Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Nov  3 21:58:19 2023
| Host         : DESKTOP-J2M8M7A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 115 register/latch pins with no clock driven by root clock pin: clk6p25m/SLOW_CLOCK_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: nolabel_line94/nolabel_line19/SLOW_CLOCK_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: nolabel_line94/nolabel_line21/sclk_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: nolabel_line94/nolabel_line58/SLOW_CLOCK_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: nolabel_line94/nolabel_line70/SLOW_CLOCK_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line94/nolabel_line77/SLOW_CLOCK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 350 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.500        0.000                      0                  959        0.171        0.000                      0                  959        4.500        0.000                       0                   528  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.500        0.000                      0                  959        0.171        0.000                      0                  959        4.500        0.000                       0                   528  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.500ns  (required time - arrival time)
  Source:                 nolabel_line94/man_lift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line94/oled_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.937ns  (logic 2.030ns (25.576%)  route 5.907ns (74.424%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=3 LUT5=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=527, routed)         1.635     5.156    nolabel_line94/clock_IBUF_BUFG
    SLICE_X3Y11          FDRE                                         r  nolabel_line94/man_lift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.456     5.612 f  nolabel_line94/man_lift_reg[1]/Q
                         net (fo=12, routed)          1.049     6.661    nolabel_line94/man_lift_reg_n_0_[1]
    SLICE_X3Y11          LUT5 (Prop_lut5_I2_O)        0.152     6.813 r  nolabel_line94/oled_data2_carry_i_9/O
                         net (fo=2, routed)           0.479     7.292    nolabel_line94/nolabel_line26/man_lift_reg[4]_0
    SLICE_X2Y11          LUT4 (Prop_lut4_I2_O)        0.326     7.618 r  nolabel_line94/nolabel_line26/oled_data2_carry_i_5/O
                         net (fo=1, routed)           0.000     7.618    nolabel_line94/nolabel_line36/man_lift_reg[5]_2[3]
    SLICE_X2Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.994 r  nolabel_line94/nolabel_line36/oled_data2_carry/CO[3]
                         net (fo=4, routed)           0.766     8.760    nolabel_line72/man_lift_reg[5]_2[0]
    SLICE_X6Y11          LUT4 (Prop_lut4_I2_O)        0.124     8.884 f  nolabel_line72/oled_data[5]_i_4/O
                         net (fo=9, routed)           1.554    10.438    nolabel_line72/oled_data_reg[5]_1
    SLICE_X32Y11         LUT2 (Prop_lut2_I0_O)        0.124    10.562 f  nolabel_line72/oled_data[0]_i_3/O
                         net (fo=11, routed)          0.481    11.043    nolabel_line94/nolabel_line26/man_lift_reg[5]_3
    SLICE_X32Y13         LUT4 (Prop_lut4_I3_O)        0.118    11.161 r  nolabel_line94/nolabel_line26/oled_data[10]_i_9__0/O
                         net (fo=3, routed)           0.871    12.032    nolabel_line94/nolabel_line26/oled_data[10]_i_9__0_n_0
    SLICE_X32Y13         LUT5 (Prop_lut5_I0_O)        0.354    12.386 r  nolabel_line94/nolabel_line26/oled_data[10]_i_2/O
                         net (fo=16, routed)          0.707    13.093    nolabel_line94/nolabel_line26_n_130
    SLICE_X32Y13         FDRE                                         r  nolabel_line94/oled_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=527, routed)         1.440    14.781    nolabel_line94/clock_IBUF_BUFG
    SLICE_X32Y13         FDRE                                         r  nolabel_line94/oled_data_reg[6]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X32Y13         FDRE (Setup_fdre_C_CE)      -0.413    14.593    nolabel_line94/oled_data_reg[6]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                         -13.093    
  -------------------------------------------------------------------
                         slack                                  1.500    

Slack (MET) :             1.500ns  (required time - arrival time)
  Source:                 nolabel_line94/man_lift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line94/oled_data_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.937ns  (logic 2.030ns (25.576%)  route 5.907ns (74.424%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=3 LUT5=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=527, routed)         1.635     5.156    nolabel_line94/clock_IBUF_BUFG
    SLICE_X3Y11          FDRE                                         r  nolabel_line94/man_lift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.456     5.612 f  nolabel_line94/man_lift_reg[1]/Q
                         net (fo=12, routed)          1.049     6.661    nolabel_line94/man_lift_reg_n_0_[1]
    SLICE_X3Y11          LUT5 (Prop_lut5_I2_O)        0.152     6.813 r  nolabel_line94/oled_data2_carry_i_9/O
                         net (fo=2, routed)           0.479     7.292    nolabel_line94/nolabel_line26/man_lift_reg[4]_0
    SLICE_X2Y11          LUT4 (Prop_lut4_I2_O)        0.326     7.618 r  nolabel_line94/nolabel_line26/oled_data2_carry_i_5/O
                         net (fo=1, routed)           0.000     7.618    nolabel_line94/nolabel_line36/man_lift_reg[5]_2[3]
    SLICE_X2Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.994 r  nolabel_line94/nolabel_line36/oled_data2_carry/CO[3]
                         net (fo=4, routed)           0.766     8.760    nolabel_line72/man_lift_reg[5]_2[0]
    SLICE_X6Y11          LUT4 (Prop_lut4_I2_O)        0.124     8.884 f  nolabel_line72/oled_data[5]_i_4/O
                         net (fo=9, routed)           1.554    10.438    nolabel_line72/oled_data_reg[5]_1
    SLICE_X32Y11         LUT2 (Prop_lut2_I0_O)        0.124    10.562 f  nolabel_line72/oled_data[0]_i_3/O
                         net (fo=11, routed)          0.481    11.043    nolabel_line94/nolabel_line26/man_lift_reg[5]_3
    SLICE_X32Y13         LUT4 (Prop_lut4_I3_O)        0.118    11.161 r  nolabel_line94/nolabel_line26/oled_data[10]_i_9__0/O
                         net (fo=3, routed)           0.871    12.032    nolabel_line94/nolabel_line26/oled_data[10]_i_9__0_n_0
    SLICE_X32Y13         LUT5 (Prop_lut5_I0_O)        0.354    12.386 r  nolabel_line94/nolabel_line26/oled_data[10]_i_2/O
                         net (fo=16, routed)          0.707    13.093    nolabel_line94/nolabel_line26_n_130
    SLICE_X33Y13         FDRE                                         r  nolabel_line94/oled_data_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=527, routed)         1.440    14.781    nolabel_line94/clock_IBUF_BUFG
    SLICE_X33Y13         FDRE                                         r  nolabel_line94/oled_data_reg[8]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X33Y13         FDRE (Setup_fdre_C_CE)      -0.413    14.593    nolabel_line94/oled_data_reg[8]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                         -13.093    
  -------------------------------------------------------------------
                         slack                                  1.500    

Slack (MET) :             1.627ns  (required time - arrival time)
  Source:                 nolabel_line94/man_lift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line94/oled_data_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.808ns  (logic 2.030ns (25.998%)  route 5.778ns (74.002%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=3 LUT5=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=527, routed)         1.635     5.156    nolabel_line94/clock_IBUF_BUFG
    SLICE_X3Y11          FDRE                                         r  nolabel_line94/man_lift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.456     5.612 f  nolabel_line94/man_lift_reg[1]/Q
                         net (fo=12, routed)          1.049     6.661    nolabel_line94/man_lift_reg_n_0_[1]
    SLICE_X3Y11          LUT5 (Prop_lut5_I2_O)        0.152     6.813 r  nolabel_line94/oled_data2_carry_i_9/O
                         net (fo=2, routed)           0.479     7.292    nolabel_line94/nolabel_line26/man_lift_reg[4]_0
    SLICE_X2Y11          LUT4 (Prop_lut4_I2_O)        0.326     7.618 r  nolabel_line94/nolabel_line26/oled_data2_carry_i_5/O
                         net (fo=1, routed)           0.000     7.618    nolabel_line94/nolabel_line36/man_lift_reg[5]_2[3]
    SLICE_X2Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.994 r  nolabel_line94/nolabel_line36/oled_data2_carry/CO[3]
                         net (fo=4, routed)           0.766     8.760    nolabel_line72/man_lift_reg[5]_2[0]
    SLICE_X6Y11          LUT4 (Prop_lut4_I2_O)        0.124     8.884 f  nolabel_line72/oled_data[5]_i_4/O
                         net (fo=9, routed)           1.554    10.438    nolabel_line72/oled_data_reg[5]_1
    SLICE_X32Y11         LUT2 (Prop_lut2_I0_O)        0.124    10.562 f  nolabel_line72/oled_data[0]_i_3/O
                         net (fo=11, routed)          0.481    11.043    nolabel_line94/nolabel_line26/man_lift_reg[5]_3
    SLICE_X32Y13         LUT4 (Prop_lut4_I3_O)        0.118    11.161 r  nolabel_line94/nolabel_line26/oled_data[10]_i_9__0/O
                         net (fo=3, routed)           0.871    12.032    nolabel_line94/nolabel_line26/oled_data[10]_i_9__0_n_0
    SLICE_X32Y13         LUT5 (Prop_lut5_I0_O)        0.354    12.386 r  nolabel_line94/nolabel_line26/oled_data[10]_i_2/O
                         net (fo=16, routed)          0.579    12.965    nolabel_line94/nolabel_line26_n_130
    SLICE_X32Y15         FDRE                                         r  nolabel_line94/oled_data_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=527, routed)         1.439    14.780    nolabel_line94/clock_IBUF_BUFG
    SLICE_X32Y15         FDRE                                         r  nolabel_line94/oled_data_reg[10]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X32Y15         FDRE (Setup_fdre_C_CE)      -0.413    14.592    nolabel_line94/oled_data_reg[10]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                         -12.965    
  -------------------------------------------------------------------
                         slack                                  1.627    

Slack (MET) :             1.627ns  (required time - arrival time)
  Source:                 nolabel_line94/man_lift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line94/oled_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.808ns  (logic 2.030ns (25.998%)  route 5.778ns (74.002%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=3 LUT5=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=527, routed)         1.635     5.156    nolabel_line94/clock_IBUF_BUFG
    SLICE_X3Y11          FDRE                                         r  nolabel_line94/man_lift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.456     5.612 f  nolabel_line94/man_lift_reg[1]/Q
                         net (fo=12, routed)          1.049     6.661    nolabel_line94/man_lift_reg_n_0_[1]
    SLICE_X3Y11          LUT5 (Prop_lut5_I2_O)        0.152     6.813 r  nolabel_line94/oled_data2_carry_i_9/O
                         net (fo=2, routed)           0.479     7.292    nolabel_line94/nolabel_line26/man_lift_reg[4]_0
    SLICE_X2Y11          LUT4 (Prop_lut4_I2_O)        0.326     7.618 r  nolabel_line94/nolabel_line26/oled_data2_carry_i_5/O
                         net (fo=1, routed)           0.000     7.618    nolabel_line94/nolabel_line36/man_lift_reg[5]_2[3]
    SLICE_X2Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.994 r  nolabel_line94/nolabel_line36/oled_data2_carry/CO[3]
                         net (fo=4, routed)           0.766     8.760    nolabel_line72/man_lift_reg[5]_2[0]
    SLICE_X6Y11          LUT4 (Prop_lut4_I2_O)        0.124     8.884 f  nolabel_line72/oled_data[5]_i_4/O
                         net (fo=9, routed)           1.554    10.438    nolabel_line72/oled_data_reg[5]_1
    SLICE_X32Y11         LUT2 (Prop_lut2_I0_O)        0.124    10.562 f  nolabel_line72/oled_data[0]_i_3/O
                         net (fo=11, routed)          0.481    11.043    nolabel_line94/nolabel_line26/man_lift_reg[5]_3
    SLICE_X32Y13         LUT4 (Prop_lut4_I3_O)        0.118    11.161 r  nolabel_line94/nolabel_line26/oled_data[10]_i_9__0/O
                         net (fo=3, routed)           0.871    12.032    nolabel_line94/nolabel_line26/oled_data[10]_i_9__0_n_0
    SLICE_X32Y13         LUT5 (Prop_lut5_I0_O)        0.354    12.386 r  nolabel_line94/nolabel_line26/oled_data[10]_i_2/O
                         net (fo=16, routed)          0.579    12.965    nolabel_line94/nolabel_line26_n_130
    SLICE_X32Y15         FDRE                                         r  nolabel_line94/oled_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=527, routed)         1.439    14.780    nolabel_line94/clock_IBUF_BUFG
    SLICE_X32Y15         FDRE                                         r  nolabel_line94/oled_data_reg[5]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X32Y15         FDRE (Setup_fdre_C_CE)      -0.413    14.592    nolabel_line94/oled_data_reg[5]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                         -12.965    
  -------------------------------------------------------------------
                         slack                                  1.627    

Slack (MET) :             1.627ns  (required time - arrival time)
  Source:                 nolabel_line94/man_lift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line94/oled_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.808ns  (logic 2.030ns (25.998%)  route 5.778ns (74.002%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=3 LUT5=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=527, routed)         1.635     5.156    nolabel_line94/clock_IBUF_BUFG
    SLICE_X3Y11          FDRE                                         r  nolabel_line94/man_lift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.456     5.612 f  nolabel_line94/man_lift_reg[1]/Q
                         net (fo=12, routed)          1.049     6.661    nolabel_line94/man_lift_reg_n_0_[1]
    SLICE_X3Y11          LUT5 (Prop_lut5_I2_O)        0.152     6.813 r  nolabel_line94/oled_data2_carry_i_9/O
                         net (fo=2, routed)           0.479     7.292    nolabel_line94/nolabel_line26/man_lift_reg[4]_0
    SLICE_X2Y11          LUT4 (Prop_lut4_I2_O)        0.326     7.618 r  nolabel_line94/nolabel_line26/oled_data2_carry_i_5/O
                         net (fo=1, routed)           0.000     7.618    nolabel_line94/nolabel_line36/man_lift_reg[5]_2[3]
    SLICE_X2Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.994 r  nolabel_line94/nolabel_line36/oled_data2_carry/CO[3]
                         net (fo=4, routed)           0.766     8.760    nolabel_line72/man_lift_reg[5]_2[0]
    SLICE_X6Y11          LUT4 (Prop_lut4_I2_O)        0.124     8.884 f  nolabel_line72/oled_data[5]_i_4/O
                         net (fo=9, routed)           1.554    10.438    nolabel_line72/oled_data_reg[5]_1
    SLICE_X32Y11         LUT2 (Prop_lut2_I0_O)        0.124    10.562 f  nolabel_line72/oled_data[0]_i_3/O
                         net (fo=11, routed)          0.481    11.043    nolabel_line94/nolabel_line26/man_lift_reg[5]_3
    SLICE_X32Y13         LUT4 (Prop_lut4_I3_O)        0.118    11.161 r  nolabel_line94/nolabel_line26/oled_data[10]_i_9__0/O
                         net (fo=3, routed)           0.871    12.032    nolabel_line94/nolabel_line26/oled_data[10]_i_9__0_n_0
    SLICE_X32Y13         LUT5 (Prop_lut5_I0_O)        0.354    12.386 r  nolabel_line94/nolabel_line26/oled_data[10]_i_2/O
                         net (fo=16, routed)          0.579    12.965    nolabel_line94/nolabel_line26_n_130
    SLICE_X32Y15         FDRE                                         r  nolabel_line94/oled_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=527, routed)         1.439    14.780    nolabel_line94/clock_IBUF_BUFG
    SLICE_X32Y15         FDRE                                         r  nolabel_line94/oled_data_reg[7]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X32Y15         FDRE (Setup_fdre_C_CE)      -0.413    14.592    nolabel_line94/oled_data_reg[7]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                         -12.965    
  -------------------------------------------------------------------
                         slack                                  1.627    

Slack (MET) :             1.627ns  (required time - arrival time)
  Source:                 nolabel_line94/man_lift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line94/oled_data_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.808ns  (logic 2.030ns (25.998%)  route 5.778ns (74.002%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=3 LUT5=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=527, routed)         1.635     5.156    nolabel_line94/clock_IBUF_BUFG
    SLICE_X3Y11          FDRE                                         r  nolabel_line94/man_lift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.456     5.612 f  nolabel_line94/man_lift_reg[1]/Q
                         net (fo=12, routed)          1.049     6.661    nolabel_line94/man_lift_reg_n_0_[1]
    SLICE_X3Y11          LUT5 (Prop_lut5_I2_O)        0.152     6.813 r  nolabel_line94/oled_data2_carry_i_9/O
                         net (fo=2, routed)           0.479     7.292    nolabel_line94/nolabel_line26/man_lift_reg[4]_0
    SLICE_X2Y11          LUT4 (Prop_lut4_I2_O)        0.326     7.618 r  nolabel_line94/nolabel_line26/oled_data2_carry_i_5/O
                         net (fo=1, routed)           0.000     7.618    nolabel_line94/nolabel_line36/man_lift_reg[5]_2[3]
    SLICE_X2Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.994 r  nolabel_line94/nolabel_line36/oled_data2_carry/CO[3]
                         net (fo=4, routed)           0.766     8.760    nolabel_line72/man_lift_reg[5]_2[0]
    SLICE_X6Y11          LUT4 (Prop_lut4_I2_O)        0.124     8.884 f  nolabel_line72/oled_data[5]_i_4/O
                         net (fo=9, routed)           1.554    10.438    nolabel_line72/oled_data_reg[5]_1
    SLICE_X32Y11         LUT2 (Prop_lut2_I0_O)        0.124    10.562 f  nolabel_line72/oled_data[0]_i_3/O
                         net (fo=11, routed)          0.481    11.043    nolabel_line94/nolabel_line26/man_lift_reg[5]_3
    SLICE_X32Y13         LUT4 (Prop_lut4_I3_O)        0.118    11.161 r  nolabel_line94/nolabel_line26/oled_data[10]_i_9__0/O
                         net (fo=3, routed)           0.871    12.032    nolabel_line94/nolabel_line26/oled_data[10]_i_9__0_n_0
    SLICE_X32Y13         LUT5 (Prop_lut5_I0_O)        0.354    12.386 r  nolabel_line94/nolabel_line26/oled_data[10]_i_2/O
                         net (fo=16, routed)          0.579    12.965    nolabel_line94/nolabel_line26_n_130
    SLICE_X32Y15         FDRE                                         r  nolabel_line94/oled_data_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=527, routed)         1.439    14.780    nolabel_line94/clock_IBUF_BUFG
    SLICE_X32Y15         FDRE                                         r  nolabel_line94/oled_data_reg[9]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X32Y15         FDRE (Setup_fdre_C_CE)      -0.413    14.592    nolabel_line94/oled_data_reg[9]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                         -12.965    
  -------------------------------------------------------------------
                         slack                                  1.627    

Slack (MET) :             1.637ns  (required time - arrival time)
  Source:                 nolabel_line94/man_lift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line94/oled_data_reg[11]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.799ns  (logic 2.030ns (26.028%)  route 5.769ns (73.972%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=3 LUT5=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=527, routed)         1.635     5.156    nolabel_line94/clock_IBUF_BUFG
    SLICE_X3Y11          FDRE                                         r  nolabel_line94/man_lift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.456     5.612 f  nolabel_line94/man_lift_reg[1]/Q
                         net (fo=12, routed)          1.049     6.661    nolabel_line94/man_lift_reg_n_0_[1]
    SLICE_X3Y11          LUT5 (Prop_lut5_I2_O)        0.152     6.813 r  nolabel_line94/oled_data2_carry_i_9/O
                         net (fo=2, routed)           0.479     7.292    nolabel_line94/nolabel_line26/man_lift_reg[4]_0
    SLICE_X2Y11          LUT4 (Prop_lut4_I2_O)        0.326     7.618 r  nolabel_line94/nolabel_line26/oled_data2_carry_i_5/O
                         net (fo=1, routed)           0.000     7.618    nolabel_line94/nolabel_line36/man_lift_reg[5]_2[3]
    SLICE_X2Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.994 r  nolabel_line94/nolabel_line36/oled_data2_carry/CO[3]
                         net (fo=4, routed)           0.766     8.760    nolabel_line72/man_lift_reg[5]_2[0]
    SLICE_X6Y11          LUT4 (Prop_lut4_I2_O)        0.124     8.884 f  nolabel_line72/oled_data[5]_i_4/O
                         net (fo=9, routed)           1.554    10.438    nolabel_line72/oled_data_reg[5]_1
    SLICE_X32Y11         LUT2 (Prop_lut2_I0_O)        0.124    10.562 f  nolabel_line72/oled_data[0]_i_3/O
                         net (fo=11, routed)          0.481    11.043    nolabel_line94/nolabel_line26/man_lift_reg[5]_3
    SLICE_X32Y13         LUT4 (Prop_lut4_I3_O)        0.118    11.161 r  nolabel_line94/nolabel_line26/oled_data[10]_i_9__0/O
                         net (fo=3, routed)           0.871    12.032    nolabel_line94/nolabel_line26/oled_data[10]_i_9__0_n_0
    SLICE_X32Y13         LUT5 (Prop_lut5_I0_O)        0.354    12.386 r  nolabel_line94/nolabel_line26/oled_data[10]_i_2/O
                         net (fo=16, routed)          0.569    12.955    nolabel_line94/nolabel_line26_n_130
    SLICE_X31Y13         FDSE                                         r  nolabel_line94/oled_data_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=527, routed)         1.440    14.781    nolabel_line94/clock_IBUF_BUFG
    SLICE_X31Y13         FDSE                                         r  nolabel_line94/oled_data_reg[11]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X31Y13         FDSE (Setup_fdse_C_CE)      -0.413    14.593    nolabel_line94/oled_data_reg[11]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                         -12.955    
  -------------------------------------------------------------------
                         slack                                  1.637    

Slack (MET) :             1.811ns  (required time - arrival time)
  Source:                 nolabel_line94/man_lift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line94/oled_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.626ns  (logic 2.030ns (26.620%)  route 5.596ns (73.380%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=3 LUT5=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=527, routed)         1.635     5.156    nolabel_line94/clock_IBUF_BUFG
    SLICE_X3Y11          FDRE                                         r  nolabel_line94/man_lift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.456     5.612 f  nolabel_line94/man_lift_reg[1]/Q
                         net (fo=12, routed)          1.049     6.661    nolabel_line94/man_lift_reg_n_0_[1]
    SLICE_X3Y11          LUT5 (Prop_lut5_I2_O)        0.152     6.813 r  nolabel_line94/oled_data2_carry_i_9/O
                         net (fo=2, routed)           0.479     7.292    nolabel_line94/nolabel_line26/man_lift_reg[4]_0
    SLICE_X2Y11          LUT4 (Prop_lut4_I2_O)        0.326     7.618 r  nolabel_line94/nolabel_line26/oled_data2_carry_i_5/O
                         net (fo=1, routed)           0.000     7.618    nolabel_line94/nolabel_line36/man_lift_reg[5]_2[3]
    SLICE_X2Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.994 r  nolabel_line94/nolabel_line36/oled_data2_carry/CO[3]
                         net (fo=4, routed)           0.766     8.760    nolabel_line72/man_lift_reg[5]_2[0]
    SLICE_X6Y11          LUT4 (Prop_lut4_I2_O)        0.124     8.884 f  nolabel_line72/oled_data[5]_i_4/O
                         net (fo=9, routed)           1.554    10.438    nolabel_line72/oled_data_reg[5]_1
    SLICE_X32Y11         LUT2 (Prop_lut2_I0_O)        0.124    10.562 f  nolabel_line72/oled_data[0]_i_3/O
                         net (fo=11, routed)          0.481    11.043    nolabel_line94/nolabel_line26/man_lift_reg[5]_3
    SLICE_X32Y13         LUT4 (Prop_lut4_I3_O)        0.118    11.161 r  nolabel_line94/nolabel_line26/oled_data[10]_i_9__0/O
                         net (fo=3, routed)           0.871    12.032    nolabel_line94/nolabel_line26/oled_data[10]_i_9__0_n_0
    SLICE_X32Y13         LUT5 (Prop_lut5_I0_O)        0.354    12.386 r  nolabel_line94/nolabel_line26/oled_data[10]_i_2/O
                         net (fo=16, routed)          0.396    12.782    nolabel_line94/nolabel_line26_n_130
    SLICE_X33Y14         FDRE                                         r  nolabel_line94/oled_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=527, routed)         1.440    14.781    nolabel_line94/clock_IBUF_BUFG
    SLICE_X33Y14         FDRE                                         r  nolabel_line94/oled_data_reg[0]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X33Y14         FDRE (Setup_fdre_C_CE)      -0.413    14.593    nolabel_line94/oled_data_reg[0]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                         -12.782    
  -------------------------------------------------------------------
                         slack                                  1.811    

Slack (MET) :             1.811ns  (required time - arrival time)
  Source:                 nolabel_line94/man_lift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line94/oled_data_reg[12]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.626ns  (logic 2.030ns (26.620%)  route 5.596ns (73.380%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=3 LUT5=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=527, routed)         1.635     5.156    nolabel_line94/clock_IBUF_BUFG
    SLICE_X3Y11          FDRE                                         r  nolabel_line94/man_lift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.456     5.612 f  nolabel_line94/man_lift_reg[1]/Q
                         net (fo=12, routed)          1.049     6.661    nolabel_line94/man_lift_reg_n_0_[1]
    SLICE_X3Y11          LUT5 (Prop_lut5_I2_O)        0.152     6.813 r  nolabel_line94/oled_data2_carry_i_9/O
                         net (fo=2, routed)           0.479     7.292    nolabel_line94/nolabel_line26/man_lift_reg[4]_0
    SLICE_X2Y11          LUT4 (Prop_lut4_I2_O)        0.326     7.618 r  nolabel_line94/nolabel_line26/oled_data2_carry_i_5/O
                         net (fo=1, routed)           0.000     7.618    nolabel_line94/nolabel_line36/man_lift_reg[5]_2[3]
    SLICE_X2Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.994 r  nolabel_line94/nolabel_line36/oled_data2_carry/CO[3]
                         net (fo=4, routed)           0.766     8.760    nolabel_line72/man_lift_reg[5]_2[0]
    SLICE_X6Y11          LUT4 (Prop_lut4_I2_O)        0.124     8.884 f  nolabel_line72/oled_data[5]_i_4/O
                         net (fo=9, routed)           1.554    10.438    nolabel_line72/oled_data_reg[5]_1
    SLICE_X32Y11         LUT2 (Prop_lut2_I0_O)        0.124    10.562 f  nolabel_line72/oled_data[0]_i_3/O
                         net (fo=11, routed)          0.481    11.043    nolabel_line94/nolabel_line26/man_lift_reg[5]_3
    SLICE_X32Y13         LUT4 (Prop_lut4_I3_O)        0.118    11.161 r  nolabel_line94/nolabel_line26/oled_data[10]_i_9__0/O
                         net (fo=3, routed)           0.871    12.032    nolabel_line94/nolabel_line26/oled_data[10]_i_9__0_n_0
    SLICE_X32Y13         LUT5 (Prop_lut5_I0_O)        0.354    12.386 r  nolabel_line94/nolabel_line26/oled_data[10]_i_2/O
                         net (fo=16, routed)          0.396    12.782    nolabel_line94/nolabel_line26_n_130
    SLICE_X32Y14         FDSE                                         r  nolabel_line94/oled_data_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=527, routed)         1.440    14.781    nolabel_line94/clock_IBUF_BUFG
    SLICE_X32Y14         FDSE                                         r  nolabel_line94/oled_data_reg[12]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X32Y14         FDSE (Setup_fdse_C_CE)      -0.413    14.593    nolabel_line94/oled_data_reg[12]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                         -12.782    
  -------------------------------------------------------------------
                         slack                                  1.811    

Slack (MET) :             1.811ns  (required time - arrival time)
  Source:                 nolabel_line94/man_lift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line94/oled_data_reg[13]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.626ns  (logic 2.030ns (26.620%)  route 5.596ns (73.380%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=3 LUT5=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=527, routed)         1.635     5.156    nolabel_line94/clock_IBUF_BUFG
    SLICE_X3Y11          FDRE                                         r  nolabel_line94/man_lift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.456     5.612 f  nolabel_line94/man_lift_reg[1]/Q
                         net (fo=12, routed)          1.049     6.661    nolabel_line94/man_lift_reg_n_0_[1]
    SLICE_X3Y11          LUT5 (Prop_lut5_I2_O)        0.152     6.813 r  nolabel_line94/oled_data2_carry_i_9/O
                         net (fo=2, routed)           0.479     7.292    nolabel_line94/nolabel_line26/man_lift_reg[4]_0
    SLICE_X2Y11          LUT4 (Prop_lut4_I2_O)        0.326     7.618 r  nolabel_line94/nolabel_line26/oled_data2_carry_i_5/O
                         net (fo=1, routed)           0.000     7.618    nolabel_line94/nolabel_line36/man_lift_reg[5]_2[3]
    SLICE_X2Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.994 r  nolabel_line94/nolabel_line36/oled_data2_carry/CO[3]
                         net (fo=4, routed)           0.766     8.760    nolabel_line72/man_lift_reg[5]_2[0]
    SLICE_X6Y11          LUT4 (Prop_lut4_I2_O)        0.124     8.884 f  nolabel_line72/oled_data[5]_i_4/O
                         net (fo=9, routed)           1.554    10.438    nolabel_line72/oled_data_reg[5]_1
    SLICE_X32Y11         LUT2 (Prop_lut2_I0_O)        0.124    10.562 f  nolabel_line72/oled_data[0]_i_3/O
                         net (fo=11, routed)          0.481    11.043    nolabel_line94/nolabel_line26/man_lift_reg[5]_3
    SLICE_X32Y13         LUT4 (Prop_lut4_I3_O)        0.118    11.161 r  nolabel_line94/nolabel_line26/oled_data[10]_i_9__0/O
                         net (fo=3, routed)           0.871    12.032    nolabel_line94/nolabel_line26/oled_data[10]_i_9__0_n_0
    SLICE_X32Y13         LUT5 (Prop_lut5_I0_O)        0.354    12.386 r  nolabel_line94/nolabel_line26/oled_data[10]_i_2/O
                         net (fo=16, routed)          0.396    12.782    nolabel_line94/nolabel_line26_n_130
    SLICE_X32Y14         FDSE                                         r  nolabel_line94/oled_data_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=527, routed)         1.440    14.781    nolabel_line94/clock_IBUF_BUFG
    SLICE_X32Y14         FDSE                                         r  nolabel_line94/oled_data_reg[13]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X32Y14         FDSE (Setup_fdse_C_CE)      -0.413    14.593    nolabel_line94/oled_data_reg[13]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                         -12.782    
  -------------------------------------------------------------------
                         slack                                  1.811    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 nolabel_line85/Inst_Ps2Interface/ps2_data_clean_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line85/Inst_Ps2Interface/ps2_data_s_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=527, routed)         0.592     1.475    nolabel_line85/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  nolabel_line85/Inst_Ps2Interface/ps2_data_clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.164     1.639 r  nolabel_line85/Inst_Ps2Interface/ps2_data_clean_reg/Q
                         net (fo=2, routed)           0.067     1.706    nolabel_line85/Inst_Ps2Interface/ps2_data_clean
    SLICE_X2Y92          FDRE                                         r  nolabel_line85/Inst_Ps2Interface/ps2_data_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=527, routed)         0.862     1.990    nolabel_line85/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  nolabel_line85/Inst_Ps2Interface/ps2_data_s_reg/C
                         clock pessimism             -0.515     1.475    
    SLICE_X2Y92          FDRE (Hold_fdre_C_D)         0.060     1.535    nolabel_line85/Inst_Ps2Interface/ps2_data_s_reg
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 nolabel_line85/Inst_Ps2Interface/frame_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line85/Inst_Ps2Interface/rx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.366%)  route 0.123ns (46.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=527, routed)         0.587     1.470    nolabel_line85/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  nolabel_line85/Inst_Ps2Interface/frame_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  nolabel_line85/Inst_Ps2Interface/frame_reg[1]/Q
                         net (fo=3, routed)           0.123     1.734    nolabel_line85/Inst_Ps2Interface/CONV_INTEGER[0]
    SLICE_X7Y86          FDRE                                         r  nolabel_line85/Inst_Ps2Interface/rx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=527, routed)         0.856     1.984    nolabel_line85/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X7Y86          FDRE                                         r  nolabel_line85/Inst_Ps2Interface/rx_data_reg[0]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X7Y86          FDRE (Hold_fdre_C_D)         0.070     1.555    nolabel_line85/Inst_Ps2Interface/rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 nolabel_line94/nolabel_line23/value_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line94/nolabel_line23/peak_vol_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.422%)  route 0.128ns (47.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=527, routed)         0.594     1.477    nolabel_line94/nolabel_line23/clock_IBUF_BUFG
    SLICE_X4Y2           FDRE                                         r  nolabel_line94/nolabel_line23/value_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  nolabel_line94/nolabel_line23/value_reg[9]/Q
                         net (fo=3, routed)           0.128     1.746    nolabel_line94/nolabel_line23/value[9]
    SLICE_X4Y1           FDRE                                         r  nolabel_line94/nolabel_line23/peak_vol_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=527, routed)         0.865     1.992    nolabel_line94/nolabel_line23/clock_IBUF_BUFG
    SLICE_X4Y1           FDRE                                         r  nolabel_line94/nolabel_line23/peak_vol_reg[9]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X4Y1           FDRE (Hold_fdre_C_D)         0.072     1.565    nolabel_line94/nolabel_line23/peak_vol_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 nolabel_line94/nolabel_line23/value_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line94/nolabel_line23/peak_vol_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.845%)  route 0.110ns (40.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=527, routed)         0.594     1.477    nolabel_line94/nolabel_line23/clock_IBUF_BUFG
    SLICE_X6Y0           FDRE                                         r  nolabel_line94/nolabel_line23/value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y0           FDRE (Prop_fdre_C_Q)         0.164     1.641 r  nolabel_line94/nolabel_line23/value_reg[6]/Q
                         net (fo=3, routed)           0.110     1.751    nolabel_line94/nolabel_line23/value[6]
    SLICE_X4Y0           FDRE                                         r  nolabel_line94/nolabel_line23/peak_vol_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=527, routed)         0.865     1.992    nolabel_line94/nolabel_line23/clock_IBUF_BUFG
    SLICE_X4Y0           FDRE                                         r  nolabel_line94/nolabel_line23/peak_vol_reg[6]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X4Y0           FDRE (Hold_fdre_C_D)         0.076     1.569    nolabel_line94/nolabel_line23/peak_vol_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 nolabel_line85/Inst_Ps2Interface/tx_parity_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line85/Inst_Ps2Interface/frame_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.190ns (56.811%)  route 0.144ns (43.189%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=527, routed)         0.587     1.470    nolabel_line85/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  nolabel_line85/Inst_Ps2Interface/tx_parity_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  nolabel_line85/Inst_Ps2Interface/tx_parity_reg/Q
                         net (fo=1, routed)           0.144     1.756    nolabel_line85/Inst_Ps2Interface/tx_parity
    SLICE_X3Y86          LUT3 (Prop_lut3_I0_O)        0.049     1.805 r  nolabel_line85/Inst_Ps2Interface/frame[9]_i_2/O
                         net (fo=1, routed)           0.000     1.805    nolabel_line85/Inst_Ps2Interface/p_1_in[9]
    SLICE_X3Y86          FDRE                                         r  nolabel_line85/Inst_Ps2Interface/frame_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=527, routed)         0.858     1.986    nolabel_line85/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  nolabel_line85/Inst_Ps2Interface/frame_reg[9]/C
                         clock pessimism             -0.478     1.508    
    SLICE_X3Y86          FDRE (Hold_fdre_C_D)         0.107     1.615    nolabel_line85/Inst_Ps2Interface/frame_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 nolabel_line85/Inst_Ps2Interface/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line85/Inst_Ps2Interface/FSM_onehot_state_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.209ns (70.718%)  route 0.087ns (29.282%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=527, routed)         0.592     1.475    nolabel_line85/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X2Y91          FDPE                                         r  nolabel_line85/Inst_Ps2Interface/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDPE (Prop_fdpe_C_Q)         0.164     1.639 r  nolabel_line85/Inst_Ps2Interface/FSM_onehot_state_reg[0]/Q
                         net (fo=8, routed)           0.087     1.726    nolabel_line85/Inst_Ps2Interface/reset_bit_count
    SLICE_X3Y91          LUT5 (Prop_lut5_I2_O)        0.045     1.771 r  nolabel_line85/Inst_Ps2Interface/FSM_onehot_state[6]_i_1/O
                         net (fo=1, routed)           0.000     1.771    nolabel_line85/Inst_Ps2Interface/FSM_onehot_state[6]_i_1_n_0
    SLICE_X3Y91          FDCE                                         r  nolabel_line85/Inst_Ps2Interface/FSM_onehot_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=527, routed)         0.862     1.990    nolabel_line85/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X3Y91          FDCE                                         r  nolabel_line85/Inst_Ps2Interface/FSM_onehot_state_reg[6]/C
                         clock pessimism             -0.502     1.488    
    SLICE_X3Y91          FDCE (Hold_fdce_C_D)         0.091     1.579    nolabel_line85/Inst_Ps2Interface/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 nolabel_line85/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line85/haswheel_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.189ns (58.463%)  route 0.134ns (41.537%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=527, routed)         0.587     1.470    nolabel_line85/clock_IBUF_BUFG
    SLICE_X4Y84          FDPE                                         r  nolabel_line85/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDPE (Prop_fdpe_C_Q)         0.141     1.611 r  nolabel_line85/FSM_onehot_state_reg[0]/Q
                         net (fo=8, routed)           0.134     1.746    nolabel_line85/Inst_Ps2Interface/out[0]
    SLICE_X5Y84          LUT5 (Prop_lut5_I3_O)        0.048     1.794 r  nolabel_line85/Inst_Ps2Interface/haswheel_i_1/O
                         net (fo=1, routed)           0.000     1.794    nolabel_line85/Inst_Ps2Interface_n_40
    SLICE_X5Y84          FDCE                                         r  nolabel_line85/haswheel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=527, routed)         0.855     1.983    nolabel_line85/clock_IBUF_BUFG
    SLICE_X5Y84          FDCE                                         r  nolabel_line85/haswheel_reg/C
                         clock pessimism             -0.500     1.483    
    SLICE_X5Y84          FDCE (Hold_fdce_C_D)         0.107     1.590    nolabel_line85/haswheel_reg
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 nolabel_line85/FSM_onehot_state_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line85/FSM_onehot_state_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.259%)  route 0.145ns (43.741%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=527, routed)         0.587     1.470    nolabel_line85/clock_IBUF_BUFG
    SLICE_X5Y84          FDCE                                         r  nolabel_line85/FSM_onehot_state_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  nolabel_line85/FSM_onehot_state_reg[34]/Q
                         net (fo=6, routed)           0.145     1.756    nolabel_line85/Inst_Ps2Interface/out[34]
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.045     1.801 r  nolabel_line85/Inst_Ps2Interface/FSM_onehot_state[35]_i_1/O
                         net (fo=1, routed)           0.000     1.801    nolabel_line85/Inst_Ps2Interface_n_4
    SLICE_X3Y83          FDCE                                         r  nolabel_line85/FSM_onehot_state_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=527, routed)         0.856     1.984    nolabel_line85/clock_IBUF_BUFG
    SLICE_X3Y83          FDCE                                         r  nolabel_line85/FSM_onehot_state_reg[35]/C
                         clock pessimism             -0.478     1.506    
    SLICE_X3Y83          FDCE (Hold_fdce_C_D)         0.091     1.597    nolabel_line85/FSM_onehot_state_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 nolabel_line85/Inst_Ps2Interface/delay_20us_done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line85/Inst_Ps2Interface/FSM_onehot_state_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.263%)  route 0.128ns (40.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=527, routed)         0.591     1.474    nolabel_line85/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X5Y93          FDRE                                         r  nolabel_line85/Inst_Ps2Interface/delay_20us_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  nolabel_line85/Inst_Ps2Interface/delay_20us_done_reg/Q
                         net (fo=2, routed)           0.128     1.743    nolabel_line85/Inst_Ps2Interface/delay_20us_done
    SLICE_X4Y91          LUT2 (Prop_lut2_I1_O)        0.045     1.788 r  nolabel_line85/Inst_Ps2Interface/FSM_onehot_state[8]_i_1/O
                         net (fo=1, routed)           0.000     1.788    nolabel_line85/Inst_Ps2Interface/FSM_onehot_state[8]_i_1_n_0
    SLICE_X4Y91          FDCE                                         r  nolabel_line85/Inst_Ps2Interface/FSM_onehot_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=527, routed)         0.860     1.988    nolabel_line85/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X4Y91          FDCE                                         r  nolabel_line85/Inst_Ps2Interface/FSM_onehot_state_reg[8]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X4Y91          FDCE (Hold_fdce_C_D)         0.092     1.581    nolabel_line85/Inst_Ps2Interface/FSM_onehot_state_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 nolabel_line85/tx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line85/Inst_Ps2Interface/frame_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.189ns (56.215%)  route 0.147ns (43.785%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=527, routed)         0.587     1.470    nolabel_line85/clock_IBUF_BUFG
    SLICE_X5Y85          FDRE                                         r  nolabel_line85/tx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  nolabel_line85/tx_data_reg[3]/Q
                         net (fo=2, routed)           0.147     1.758    nolabel_line85/Inst_Ps2Interface/Q[3]
    SLICE_X5Y86          LUT3 (Prop_lut3_I0_O)        0.048     1.806 r  nolabel_line85/Inst_Ps2Interface/frame[4]_i_1/O
                         net (fo=1, routed)           0.000     1.806    nolabel_line85/Inst_Ps2Interface/p_1_in[4]
    SLICE_X5Y86          FDRE                                         r  nolabel_line85/Inst_Ps2Interface/frame_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=527, routed)         0.856     1.984    nolabel_line85/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  nolabel_line85/Inst_Ps2Interface/frame_reg[4]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X5Y86          FDRE (Hold_fdre_C_D)         0.107     1.592    nolabel_line85/Inst_Ps2Interface/frame_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.214    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y30   an_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y93    nolabel_line85/Inst_Ps2Interface/delay_20us_done_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y94    nolabel_line85/Inst_Ps2Interface/delay_63clk_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y94    nolabel_line85/Inst_Ps2Interface/delay_63clk_count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y94    nolabel_line85/Inst_Ps2Interface/delay_63clk_count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y94    nolabel_line85/Inst_Ps2Interface/delay_63clk_count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y94    nolabel_line85/Inst_Ps2Interface/delay_63clk_count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y94    nolabel_line85/Inst_Ps2Interface/delay_63clk_count_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y94    nolabel_line85/Inst_Ps2Interface/delay_63clk_count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y88    nolabel_line85/Inst_Ps2Interface/frame_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y86    nolabel_line85/Inst_Ps2Interface/frame_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y86    nolabel_line85/Inst_Ps2Interface/frame_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y35   clk6p25m/COUNT_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y35   clk6p25m/COUNT_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y36   clk6p25m/COUNT_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y36   clk6p25m/COUNT_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y36   clk6p25m/COUNT_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y36   clk6p25m/COUNT_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y37   clk6p25m/COUNT_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y0     nolabel_line94/nolabel_line19/COUNT_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y0     nolabel_line94/nolabel_line19/COUNT_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y1     nolabel_line94/nolabel_line19/COUNT_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y1     nolabel_line94/nolabel_line19/COUNT_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y1     nolabel_line94/nolabel_line19/COUNT_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y1     nolabel_line94/nolabel_line19/COUNT_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y2     nolabel_line94/nolabel_line19/COUNT_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y6     nolabel_line94/nolabel_line58/COUNT_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y6     nolabel_line94/nolabel_line58/COUNT_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y6     nolabel_line94/nolabel_line58/COUNT_reg[27]/C



