
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.121115                       # Number of seconds simulated
sim_ticks                                121115238685                       # Number of ticks simulated
final_tick                               1173784256750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 143971                       # Simulator instruction rate (inst/s)
host_op_rate                                   181609                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3964356                       # Simulator tick rate (ticks/s)
host_mem_usage                               16922976                       # Number of bytes of host memory used
host_seconds                                 30551.05                       # Real time elapsed on the host
sim_insts                                  4398480052                       # Number of instructions simulated
sim_ops                                    5548338504                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      4324992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1527040                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1043840                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      2215168                       # Number of bytes read from this memory
system.physmem.bytes_read::total              9118080                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7040                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      3158784                       # Number of bytes written to this memory
system.physmem.bytes_written::total           3158784                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        33789                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        11930                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         8155                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        17306                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 71235                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           24678                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                24678                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        13739                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     35709726                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14796                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     12608157                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        15853                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      8618569                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        13739                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     18289755                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                75284333                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        13739                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14796                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        15853                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        13739                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              58126                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          26080814                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               26080814                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          26080814                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        13739                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     35709726                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14796                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     12608157                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        15853                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      8618569                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        13739                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     18289755                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              101365147                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               145396446                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23424583                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18983546                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2030062                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9435977                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8993343                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2503613                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        90031                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    102133998                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128958570                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23424583                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11496956                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             28170857                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6591500                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3732203                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11920189                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1636996                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    138554010                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.136310                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.551040                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       110383153     79.67%     79.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2651870      1.91%     81.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2020183      1.46%     83.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4957396      3.58%     86.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1114426      0.80%     87.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1602032      1.16%     88.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1214679      0.88%     89.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          762223      0.55%     90.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13848048      9.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    138554010                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.161108                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.886944                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       100921120                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5311235                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         27733868                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       112751                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4475034                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      4042285                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        41928                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     155546706                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        80086                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4475034                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       101779803                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1505246                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2316227                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26977332                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1500366                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153939458                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        29032                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        274869                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       602028                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       189690                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    216295904                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    716983278                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    716983278                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45600394                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        36925                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        20391                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5012547                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14845121                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7246024                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       120474                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1612741                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         151204366                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        36903                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        140450791                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       192514                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     27541212                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     59790630                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         3835                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    138554010                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.013690                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.562914                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     79714510     57.53%     57.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24733588     17.85%     75.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11559438      8.34%     83.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8466686      6.11%     89.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7524871      5.43%     95.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2987025      2.16%     97.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2960610      2.14%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       458256      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       149026      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    138554010                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         564921     68.94%     68.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        113041     13.80%     82.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       141455     17.26%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117886266     83.93%     83.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2111333      1.50%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13261547      9.44%     94.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7175111      5.11%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     140450791                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.965985                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             819417                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005834                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    420467523                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    178782893                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    136915417                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     141270208                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       344786                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3611153                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1070                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          412                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       220251                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4475034                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         883014                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        93169                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    151241269                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        50103                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14845121                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7246024                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        20369                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         81141                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          412                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1105816                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1155806                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2261622                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    137919548                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12744348                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2531243                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19917777                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19592556                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7173429                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.948576                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             137095705                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            136915417                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         82119652                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        227484868                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.941670                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.360990                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     28433972                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2032369                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    134078976                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.915948                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.690681                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     83712997     62.44%     62.44% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23564277     17.57%     80.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10383490      7.74%     87.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      5444751      4.06%     91.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4331998      3.23%     95.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1560881      1.16%     96.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1321756      0.99%     97.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       989616      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2769210      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    134078976                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2769210                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           282553173                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          306962087                       # The number of ROB writes
system.switch_cpus0.timesIdled                  76606                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                6842436                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.453964                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.453964                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.687775                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.687775                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       621905901                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      190718121                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145527544                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               145396446                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23915285                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19397092                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2040665                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9882922                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9208040                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2574387                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        94716                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    104518117                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             130763681                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23915285                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11782427                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             28784712                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6641016                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3787089                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12208622                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1604500                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    141664190                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.129772                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.534651                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       112879478     79.68%     79.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2029127      1.43%     81.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3712011      2.62%     83.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3366072      2.38%     86.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2140166      1.51%     87.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1754757      1.24%     88.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1018776      0.72%     89.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1060634      0.75%     90.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13703169      9.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    141664190                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.164483                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.899360                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       103453360                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5174269                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         28414142                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        48374                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4574041                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4134249                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          234                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     158269602                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1320                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4574041                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       104283372                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1109254                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2879951                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27614486                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1203082                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     156507607                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           45                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        232160                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       517976                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    221407769                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    728791498                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    728791498                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    175332400                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        46075327                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34528                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17264                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4310320                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14831863                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7361352                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        84686                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1645525                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         153542758                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34528                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        142710731                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       161468                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     26863576                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     58945710                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    141664190                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.007387                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.556983                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     81877000     57.80%     57.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     24617530     17.38%     75.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12931985      9.13%     84.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7476137      5.28%     89.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8277149      5.84%     95.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3068033      2.17%     97.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2727996      1.93%     99.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       522797      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       165563      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    141664190                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         572501     68.91%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        117469     14.14%     83.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       140798     16.95%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    120179706     84.21%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2019613      1.42%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17264      0.01%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13170144      9.23%     94.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7324004      5.13%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     142710731                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.981528                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             830768                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005821                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    428077887                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    180441078                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    139579713                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     143541499                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       274629                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3401845                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          216                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       120443                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4574041                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         714591                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       111334                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    153577286                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        62376                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14831863                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7361352                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17264                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         96703                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          216                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1143183                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1139043                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2282226                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    140354674                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12648769                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2356056                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19972437                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19973603                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7323668                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.965324                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             139707575                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            139579713                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         81451244                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        228735501                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.959994                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356094                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    102112892                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    125731266                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     27846422                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34528                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2066330                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    137090149                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.917143                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.689809                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     85372050     62.27%     62.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23958351     17.48%     79.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11902059      8.68%     88.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4047410      2.95%     91.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4984298      3.64%     95.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1746789      1.27%     96.29% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1229929      0.90%     97.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1018248      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2831015      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    137090149                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    102112892                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     125731266                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18670924                       # Number of memory references committed
system.switch_cpus1.commit.loads             11430015                       # Number of loads committed
system.switch_cpus1.commit.membars              17264                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18147927                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        113274353                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2593286                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2831015                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           287836822                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          311729638                       # The number of ROB writes
system.switch_cpus1.timesIdled                  43593                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                3732256                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          102112892                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            125731266                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    102112892                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.423879                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.423879                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.702307                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.702307                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       631982391                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      195398096                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      147452211                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34528                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               145396446                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        24287073                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19899420                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2054794                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9981429                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9610891                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2484164                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        94421                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    107605617                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             130316882                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           24287073                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     12095055                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             28253673                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6162921                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4886078                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12592010                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1606658                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    144835765                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.101049                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.526030                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       116582092     80.49%     80.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2279811      1.57%     82.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3891811      2.69%     84.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2247522      1.55%     86.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1762723      1.22%     87.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1564876      1.08%     88.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          948184      0.65%     89.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2369108      1.64%     90.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13189638      9.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    144835765                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.167040                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.896287                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       106943240                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6070664                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         27658133                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        73543                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4090184                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3979354                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          215                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     157097676                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1226                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4090184                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       107482077                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         613782                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      4552189                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27175333                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       922197                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     156028760                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents         95940                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       534296                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    220243693                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    725929298                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    725929298                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    176339897                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        43903796                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        35094                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17575                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2705106                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14511317                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7409048                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        71795                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1685412                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         150897970                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35095                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        141606007                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        90050                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     22519034                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     50049835                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           55                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    144835765                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.977701                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.542937                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     87047365     60.10%     60.10% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     22175158     15.31%     75.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11952199      8.25%     83.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8879319      6.13%     89.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8641501      5.97%     95.76% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3210918      2.22%     97.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2419970      1.67%     99.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       326600      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       182735      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    144835765                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         126057     28.02%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        168271     37.40%     65.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       155566     34.58%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    119512310     84.40%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1918311      1.35%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17519      0.01%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12774121      9.02%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7383746      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     141606007                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.973930                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             449894                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003177                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    428587723                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    173452339                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    138588591                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     142055901                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       292576                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3052726                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          240                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       122218                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4090184                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         411366                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        54715                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    150933065                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       848924                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14511317                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7409048                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17575                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         44257                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          240                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1178458                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1096916                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2275374                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    139406101                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12453762                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2199906                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19837307                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19734045                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7383545                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.958800                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             138588633                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            138588591                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         81965340                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        227051986                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.953177                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.360998                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    102529237                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    126382117                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     24551209                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35040                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2072156                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    140745581                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.897947                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.709111                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     89636517     63.69%     63.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24630841     17.50%     81.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9630956      6.84%     88.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5069864      3.60%     91.63% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4315217      3.07%     94.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2072026      1.47%     96.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       975249      0.69%     96.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1512008      1.07%     97.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2902903      2.06%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    140745581                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    102529237                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     126382117                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18745421                       # Number of memory references committed
system.switch_cpus2.commit.loads             11458591                       # Number of loads committed
system.switch_cpus2.commit.membars              17520                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18336650                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        113776583                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2614007                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2902903                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           288776004                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          305958532                       # The number of ROB writes
system.switch_cpus2.timesIdled                  24132                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 560681                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          102529237                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            126382117                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    102529237                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.418097                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.418097                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.705170                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.705170                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       626911593                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      193493087                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      146652439                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35040                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               145396446                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        21998880                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     18136347                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1955700                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      8738984                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8407305                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2299013                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        85580                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    106952106                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             120864348                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           21998880                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10706318                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             25225232                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5818626                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       4723278                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12403486                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1620253                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    140730767                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.054473                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.475779                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       115505535     82.08%     82.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1296319      0.92%     83.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1843904      1.31%     84.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2428804      1.73%     86.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2737392      1.95%     87.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2037276      1.45%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1168463      0.83%     90.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1725043      1.23%     91.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        11988031      8.52%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    140730767                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.151303                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.831274                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       105768192                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      6302355                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         24771747                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        58557                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3829914                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3513051                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          242                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     145824395                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1330                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3829914                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       106497016                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1074164                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      3904418                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         24104154                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1321094                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     144876401                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents         1293                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        267950                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       544814                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          932                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    201992429                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    676816421                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    676816421                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    164790164                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        37202250                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        38252                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        22163                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          3964511                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13767149                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7152113                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       118437                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1568342                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         140893757                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        38218                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        131718543                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        25193                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     20540210                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     48543232                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6042                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    140730767                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.935961                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.501172                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     85044919     60.43%     60.43% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22389321     15.91%     76.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12403131      8.81%     85.15% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8035891      5.71%     90.86% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7389327      5.25%     96.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2946098      2.09%     98.21% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1770040      1.26%     99.47% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       509071      0.36%     99.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       242969      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    140730767                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          63415     22.22%     22.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     22.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     22.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     22.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     22.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     22.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     22.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     22.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     22.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     22.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     22.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     22.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     22.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     22.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     22.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     22.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     22.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     22.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     22.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     22.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     22.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     22.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     22.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     22.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     22.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     22.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     22.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     22.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         99884     35.00%     57.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       122102     42.78%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    110598485     83.97%     83.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2015450      1.53%     85.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16087      0.01%     85.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     11990130      9.10%     94.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7098391      5.39%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     131718543                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.905927                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             285401                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002167                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    404478444                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    161472510                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    129219485                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     132003944                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       325589                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2892525                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          112                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          325                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       181825                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          149                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3829914                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         819060                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       108361                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    140931975                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1269173                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13767149                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7152113                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        22130                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         81440                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          325                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1139244                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1122051                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2261295                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    129948864                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     11829068                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1769676                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            18926152                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18199805                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7097084                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.893755                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             129219746                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            129219485                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         75703475                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        205789100                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.888739                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.367869                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     96509965                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    118614854                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     22322867                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        32176                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1987830                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    136900853                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.866429                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.676790                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     88828314     64.89%     64.89% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     23118772     16.89%     81.77% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9073268      6.63%     88.40% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4662531      3.41%     91.81% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4082203      2.98%     94.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1948784      1.42%     96.21% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1704095      1.24%     97.46% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       798437      0.58%     98.04% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2684449      1.96%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    136900853                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     96509965                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     118614854                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              17844909                       # Number of memory references committed
system.switch_cpus3.commit.loads             10874621                       # Number of loads committed
system.switch_cpus3.commit.membars              16088                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17012045                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        106915331                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2420252                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2684449                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           275154125                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          285705403                       # The number of ROB writes
system.switch_cpus3.timesIdled                  46009                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                4665679                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           96509965                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            118614854                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     96509965                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.506543                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.506543                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.663771                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.663771                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       585475399                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      179280171                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      136604228                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         32176                       # number of misc regfile writes
system.l20.replacements                         33803                       # number of replacements
system.l20.tagsinuse                             2048                       # Cycle average of tags in use
system.l20.total_refs                          148451                       # Total number of references to valid blocks.
system.l20.sampled_refs                         35851                       # Sample count of references to valid blocks.
system.l20.avg_refs                          4.140777                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            5.034124                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.838469                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1684.019177                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           358.108231                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.002458                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000409                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.822275                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.174858                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        39459                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  39459                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            8559                       # number of Writeback hits
system.l20.Writeback_hits::total                 8559                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        39459                       # number of demand (read+write) hits
system.l20.demand_hits::total                   39459                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        39459                       # number of overall hits
system.l20.overall_hits::total                  39459                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        33789                       # number of ReadReq misses
system.l20.ReadReq_misses::total                33802                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        33789                       # number of demand (read+write) misses
system.l20.demand_misses::total                 33802                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        33789                       # number of overall misses
system.l20.overall_misses::total                33802                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3424353                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data  10302300755                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total    10305725108                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3424353                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data  10302300755                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total     10305725108                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3424353                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data  10302300755                       # number of overall miss cycles
system.l20.overall_miss_latency::total    10305725108                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        73248                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              73261                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         8559                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             8559                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        73248                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               73261                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        73248                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              73261                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.461296                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.461391                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.461296                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.461391                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.461296                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.461391                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 263411.769231                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 304901.025630                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 304885.069168                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 263411.769231                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 304901.025630                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 304885.069168                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 263411.769231                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 304901.025630                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 304885.069168                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4861                       # number of writebacks
system.l20.writebacks::total                     4861                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        33789                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           33802                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        33789                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            33802                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        33789                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           33802                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2594086                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   8143849579                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   8146443665                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2594086                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   8143849579                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   8146443665                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2594086                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   8143849579                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   8146443665                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.461296                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.461391                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.461296                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.461391                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.461296                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.461391                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 199545.076923                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 241020.733937                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 241004.782705                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 199545.076923                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 241020.733937                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 241004.782705                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 199545.076923                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 241020.733937                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 241004.782705                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         11949                       # number of replacements
system.l21.tagsinuse                             2048                       # Cycle average of tags in use
system.l21.total_refs                          186453                       # Total number of references to valid blocks.
system.l21.sampled_refs                         13997                       # Sample count of references to valid blocks.
system.l21.avg_refs                         13.320926                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           24.313761                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     1.774056                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1519.753518                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           502.158664                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.011872                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000866                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.742067                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.245195                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        27611                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  27611                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9078                       # number of Writeback hits
system.l21.Writeback_hits::total                 9078                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        27611                       # number of demand (read+write) hits
system.l21.demand_hits::total                   27611                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        27611                       # number of overall hits
system.l21.overall_hits::total                  27611                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        11930                       # number of ReadReq misses
system.l21.ReadReq_misses::total                11944                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        11930                       # number of demand (read+write) misses
system.l21.demand_misses::total                 11944                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        11930                       # number of overall misses
system.l21.overall_misses::total                11944                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      4269721                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   4002631747                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     4006901468                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      4269721                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   4002631747                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      4006901468                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      4269721                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   4002631747                       # number of overall miss cycles
system.l21.overall_miss_latency::total     4006901468                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        39541                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              39555                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9078                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9078                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        39541                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               39555                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        39541                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              39555                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.301712                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.301959                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.301712                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.301959                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.301712                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.301959                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 304980.071429                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 335509.786002                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 335474.001005                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 304980.071429                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 335509.786002                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 335474.001005                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 304980.071429                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 335509.786002                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 335474.001005                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                5353                       # number of writebacks
system.l21.writebacks::total                     5353                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        11930                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           11944                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        11930                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            11944                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        11930                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           11944                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      3375545                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   3239680763                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   3243056308                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      3375545                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   3239680763                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   3243056308                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      3375545                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   3239680763                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   3243056308                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.301712                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.301959                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.301712                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.301959                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.301712                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.301959                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 241110.357143                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 271557.482230                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 271521.794039                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 241110.357143                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 271557.482230                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 271521.794039                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 241110.357143                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 271557.482230                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 271521.794039                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          8170                       # number of replacements
system.l22.tagsinuse                             2048                       # Cycle average of tags in use
system.l22.total_refs                          198166                       # Total number of references to valid blocks.
system.l22.sampled_refs                         10218                       # Sample count of references to valid blocks.
system.l22.avg_refs                         19.393815                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           35.631993                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     2.302934                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1389.144166                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data           620.920907                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.017398                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001124                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.678293                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.303184                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        25653                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  25653                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            8258                       # number of Writeback hits
system.l22.Writeback_hits::total                 8258                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        25653                       # number of demand (read+write) hits
system.l22.demand_hits::total                   25653                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        25653                       # number of overall hits
system.l22.overall_hits::total                  25653                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         8155                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 8170                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         8155                       # number of demand (read+write) misses
system.l22.demand_misses::total                  8170                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         8155                       # number of overall misses
system.l22.overall_misses::total                 8170                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3866855                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   2443132214                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     2446999069                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3866855                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   2443132214                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      2446999069                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3866855                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   2443132214                       # number of overall miss cycles
system.l22.overall_miss_latency::total     2446999069                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           15                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        33808                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              33823                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         8258                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             8258                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           15                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        33808                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               33823                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           15                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        33808                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              33823                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.241215                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.241552                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.241215                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.241552                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.241215                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.241552                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 257790.333333                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 299587.028081                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 299510.289963                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 257790.333333                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 299587.028081                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 299510.289963                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 257790.333333                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 299587.028081                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 299510.289963                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4406                       # number of writebacks
system.l22.writebacks::total                     4406                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         8155                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            8170                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         8155                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             8170                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         8155                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            8170                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2909855                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1922115523                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1925025378                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2909855                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1922115523                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1925025378                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2909855                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1922115523                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1925025378                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.241215                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.241552                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.241215                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.241552                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.241215                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.241552                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 193990.333333                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 235697.795586                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 235621.221297                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 193990.333333                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 235697.795586                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 235621.221297                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 193990.333333                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 235697.795586                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 235621.221297                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                         17326                       # number of replacements
system.l23.tagsinuse                      2047.984870                       # Cycle average of tags in use
system.l23.total_refs                          205021                       # Total number of references to valid blocks.
system.l23.sampled_refs                         19374                       # Sample count of references to valid blocks.
system.l23.avg_refs                         10.582275                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           18.238841                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     0.943565                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  1647.794119                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data           381.008345                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.008906                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000461                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.804587                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.186039                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999993                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        33333                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  33333                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           18772                       # number of Writeback hits
system.l23.Writeback_hits::total                18772                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        33333                       # number of demand (read+write) hits
system.l23.demand_hits::total                   33333                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        33333                       # number of overall hits
system.l23.overall_hits::total                  33333                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data        17301                       # number of ReadReq misses
system.l23.ReadReq_misses::total                17314                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            5                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  5                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data        17306                       # number of demand (read+write) misses
system.l23.demand_misses::total                 17319                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data        17306                       # number of overall misses
system.l23.overall_misses::total                17319                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      4139361                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   5669399188                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     5673538549                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data      1768224                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total      1768224                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      4139361                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   5671167412                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      5675306773                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      4139361                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   5671167412                       # number of overall miss cycles
system.l23.overall_miss_latency::total     5675306773                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        50634                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              50647                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        18772                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            18772                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            5                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                5                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        50639                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               50652                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        50639                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              50652                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.341687                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.341856                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.341752                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.341921                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.341752                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.341921                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 318412.384615                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 327691.993989                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 327685.026510                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 353644.800000                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 353644.800000                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 318412.384615                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 327699.492199                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 327692.521104                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 318412.384615                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 327699.492199                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 327692.521104                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks               10058                       # number of writebacks
system.l23.writebacks::total                    10058                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data        17301                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total           17314                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            5                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             5                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data        17306                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total            17319                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data        17306                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total           17319                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      3308504                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   4563669941                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   4566978445                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data      1448547                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total      1448547                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      3308504                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   4565118488                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   4568426992                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      3308504                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   4565118488                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   4568426992                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.341687                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.341856                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.341752                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.341921                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.341752                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.341921                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 254500.307692                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 263780.702907                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 263773.734839                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 289709.400000                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total 289709.400000                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 254500.307692                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 263788.194152                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 263781.222472                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 254500.307692                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 263788.194152                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 263781.222472                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               495.996284                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011927790                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2040176.995968                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996284                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020827                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11920173                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11920173                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11920173                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11920173                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11920173                       # number of overall hits
system.cpu0.icache.overall_hits::total       11920173                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4317478                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4317478                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4317478                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4317478                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4317478                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4317478                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11920189                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11920189                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11920189                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11920189                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11920189                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11920189                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 269842.375000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 269842.375000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 269842.375000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 269842.375000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 269842.375000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 269842.375000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3532253                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3532253                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3532253                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3532253                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3532253                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3532253                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 271711.769231                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 271711.769231                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 271711.769231                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 271711.769231                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 271711.769231                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 271711.769231                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73248                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179582612                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73504                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2443.167882                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.510000                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.490000                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900430                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099570                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9592818                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9592818                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        20071                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        20071                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16585523                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16585523                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16585523                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16585523                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       179554                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       179554                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       179554                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        179554                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       179554                       # number of overall misses
system.cpu0.dcache.overall_misses::total       179554                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  32251163352                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  32251163352                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  32251163352                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  32251163352                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  32251163352                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  32251163352                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9772372                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9772372                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        20071                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        20071                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16765077                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16765077                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16765077                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16765077                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.018374                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.018374                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.010710                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.010710                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.010710                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.010710                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 179618.183677                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 179618.183677                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 179618.183677                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 179618.183677                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 179618.183677                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 179618.183677                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8559                       # number of writebacks
system.cpu0.dcache.writebacks::total             8559                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       106306                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       106306                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       106306                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       106306                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       106306                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       106306                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        73248                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        73248                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73248                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73248                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73248                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73248                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  13159642848                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  13159642848                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  13159642848                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  13159642848                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  13159642848                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  13159642848                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007495                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007495                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004369                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004369                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004369                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004369                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 179658.732634                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 179658.732634                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 179658.732634                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 179658.732634                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 179658.732634                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 179658.732634                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.997451                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1010108914                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2181660.721382                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997451                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022432                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741983                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12208605                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12208605                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12208605                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12208605                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12208605                       # number of overall hits
system.cpu1.icache.overall_hits::total       12208605                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      5255579                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5255579                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      5255579                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5255579                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      5255579                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5255579                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12208622                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12208622                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12208622                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12208622                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12208622                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12208622                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 309151.705882                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 309151.705882                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 309151.705882                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 309151.705882                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 309151.705882                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 309151.705882                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4385921                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4385921                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4385921                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4385921                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4385921                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4385921                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 313280.071429                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 313280.071429                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 313280.071429                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 313280.071429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 313280.071429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 313280.071429                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 39541                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               168083702                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 39797                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4223.526949                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.759464                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.240536                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.905310                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.094690                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9514537                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9514537                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7206939                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7206939                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17264                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17264                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17264                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17264                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16721476                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16721476                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16721476                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16721476                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       119757                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       119757                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       119757                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        119757                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       119757                       # number of overall misses
system.cpu1.dcache.overall_misses::total       119757                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  20318388555                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  20318388555                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  20318388555                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  20318388555                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  20318388555                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  20318388555                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9634294                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9634294                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7206939                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7206939                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17264                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17264                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17264                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17264                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16841233                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16841233                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16841233                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16841233                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012430                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012430                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007111                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007111                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007111                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007111                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 169663.473158                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 169663.473158                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 169663.473158                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 169663.473158                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 169663.473158                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 169663.473158                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9078                       # number of writebacks
system.cpu1.dcache.writebacks::total             9078                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        80216                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        80216                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        80216                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        80216                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        80216                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        80216                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        39541                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        39541                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        39541                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        39541                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        39541                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        39541                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5897355448                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5897355448                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5897355448                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5897355448                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5897355448                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5897355448                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004104                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004104                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002348                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002348                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002348                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002348                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 149145.328849                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 149145.328849                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 149145.328849                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 149145.328849                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 149145.328849                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 149145.328849                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               460.997319                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1013888280                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   461                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2199323.817787                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    14.997319                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024034                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.738778                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12591994                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12591994                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12591994                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12591994                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12591994                       # number of overall hits
system.cpu2.icache.overall_hits::total       12591994                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4297765                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4297765                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4297765                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4297765                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4297765                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4297765                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12592010                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12592010                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12592010                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12592010                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12592010                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12592010                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 268610.312500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 268610.312500                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 268610.312500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 268610.312500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 268610.312500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 268610.312500                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3991355                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3991355                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3991355                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3991355                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3991355                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3991355                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 266090.333333                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 266090.333333                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 266090.333333                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 266090.333333                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 266090.333333                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 266090.333333                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 33808                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               162941617                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 34064                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4783.396460                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.080949                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.919051                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902660                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097340                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9285240                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9285240                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7251791                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7251791                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17543                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17543                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17520                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17520                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16537031                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16537031                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16537031                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16537031                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        86512                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        86512                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        86512                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         86512                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        86512                       # number of overall misses
system.cpu2.dcache.overall_misses::total        86512                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  10517226303                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  10517226303                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  10517226303                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  10517226303                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  10517226303                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  10517226303                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9371752                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9371752                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7251791                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7251791                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17543                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17543                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17520                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17520                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16623543                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16623543                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16623543                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16623543                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009231                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009231                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005204                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005204                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005204                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005204                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 121569.566106                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 121569.566106                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 121569.566106                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 121569.566106                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 121569.566106                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 121569.566106                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8258                       # number of writebacks
system.cpu2.dcache.writebacks::total             8258                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        52704                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        52704                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        52704                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        52704                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        52704                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        52704                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        33808                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        33808                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        33808                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        33808                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        33808                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        33808                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   4182911923                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4182911923                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   4182911923                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   4182911923                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   4182911923                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   4182911923                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003607                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003607                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002034                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002034                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002034                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002034                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 123725.506478                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 123725.506478                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 123725.506478                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 123725.506478                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 123725.506478                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 123725.506478                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.996716                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1010557740                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2037414.798387                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.996716                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020828                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12403464                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12403464                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12403464                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12403464                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12403464                       # number of overall hits
system.cpu3.icache.overall_hits::total       12403464                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           22                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           22                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           22                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            22                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           22                       # number of overall misses
system.cpu3.icache.overall_misses::total           22                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      5649545                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      5649545                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      5649545                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      5649545                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      5649545                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      5649545                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12403486                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12403486                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12403486                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12403486                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12403486                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12403486                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 256797.500000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 256797.500000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 256797.500000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 256797.500000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 256797.500000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 256797.500000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            9                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            9                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      4247357                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      4247357                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      4247357                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      4247357                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      4247357                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      4247357                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 326719.769231                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 326719.769231                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 326719.769231                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 326719.769231                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 326719.769231                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 326719.769231                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 50639                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               171456768                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 50895                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3368.833245                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.176133                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.823867                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.910844                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.089156                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8803079                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8803079                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      6934050                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6934050                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        16949                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        16949                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16088                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16088                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     15737129                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15737129                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     15737129                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15737129                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       146238                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       146238                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3083                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3083                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       149321                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        149321                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       149321                       # number of overall misses
system.cpu3.dcache.overall_misses::total       149321                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  26077959614                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  26077959614                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    799923902                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    799923902                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  26877883516                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  26877883516                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  26877883516                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  26877883516                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      8949317                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8949317                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      6937133                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6937133                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        16949                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        16949                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16088                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16088                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     15886450                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     15886450                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     15886450                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     15886450                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.016341                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016341                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000444                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000444                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.009399                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.009399                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.009399                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.009399                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 178325.466801                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 178325.466801                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 259462.829063                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 259462.829063                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 180000.693245                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 180000.693245                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 180000.693245                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 180000.693245                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      2210583                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             10                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 221058.300000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        18772                       # number of writebacks
system.cpu3.dcache.writebacks::total            18772                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        95604                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        95604                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3078                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3078                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        98682                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        98682                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        98682                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        98682                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        50634                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        50634                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            5                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        50639                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        50639                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        50639                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        50639                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   7999144751                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   7999144751                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1809724                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1809724                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   8000954475                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   8000954475                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   8000954475                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   8000954475                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005658                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005658                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003188                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003188                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003188                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003188                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 157979.712268                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 157979.712268                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 361944.800000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 361944.800000                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 157999.851399                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 157999.851399                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 157999.851399                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 157999.851399                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
