
---------- Begin Simulation Statistics ----------
final_tick                               1212433383000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  66442                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702408                       # Number of bytes of host memory used
host_op_rate                                    66637                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 21622.94                       # Real time elapsed on the host
host_tick_rate                               56071626                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436680031                       # Number of instructions simulated
sim_ops                                    1440883792                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.212433                       # Number of seconds simulated
sim_ticks                                1212433383000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.083936                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              178124049                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           206919035                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         13026071                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        276634606                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          23649908                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       24819426                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses         1169518                       # Number of indirect misses.
system.cpu0.branchPred.lookups              351927848                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2187034                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100281                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          8539866                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329550846                       # Number of branches committed
system.cpu0.commit.bw_lim_events             46860055                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309767                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       84223766                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316576062                       # Number of instructions committed
system.cpu0.commit.committedOps            1318679641                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2248203461                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.586548                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.430400                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1655817024     73.65%     73.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    340842055     15.16%     88.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     82752386      3.68%     92.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     80320180      3.57%     96.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     27721202      1.23%     97.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3294379      0.15%     97.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      5038129      0.22%     97.67% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      5558051      0.25%     97.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     46860055      2.08%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2248203461                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25144324                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273947266                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405175369                       # Number of loads committed
system.cpu0.commit.membars                    4203738                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203747      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742080544     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11831810      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099839      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407275638     30.89%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151187998     11.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1318679641                       # Class of committed instruction
system.cpu0.commit.refs                     558463671                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316576062                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318679641                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.836738                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.836738                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            409547750                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4536871                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           176154998                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1424104152                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               838478247                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1001085165                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               8552174                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             12254073                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6777254                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  351927848                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                256614057                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1421661536                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4098259                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          200                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1443990941                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  79                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               26076760                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.145533                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         829740389                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         201773957                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.597133                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2264440590                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.638611                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.870884                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1221666511     53.95%     53.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               777781245     34.35%     88.30% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               161870102      7.15%     95.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                81822484      3.61%     99.06% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                11924201      0.53%     99.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 6959201      0.31%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  308903      0.01%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2101782      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    6161      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2264440590                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       56                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      33                       # number of floating regfile writes
system.cpu0.idleCycles                      153764531                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8651586                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               339727505                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.575703                       # Inst execution rate
system.cpu0.iew.exec_refs                   603970927                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 161988594                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              345939581                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            439584489                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2106442                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5259991                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           162506209                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1402860975                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            441982333                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          9716597                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1392168581                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2115425                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              5853536                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               8552174                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             10309323                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       187993                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        25745857                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        25360                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        11721                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      6743633                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     34409120                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      9217907                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         11721                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       729585                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       7922001                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                615578581                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1380065015                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.859196                       # average fanout of values written-back
system.cpu0.iew.wb_producers                528902793                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.570698                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1380123842                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1709332329                       # number of integer regfile reads
system.cpu0.int_regfile_writes              888134808                       # number of integer regfile writes
system.cpu0.ipc                              0.544444                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.544444                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205612      0.30%      0.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            778191916     55.51%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11834246      0.84%     56.65% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100436      0.15%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           445550287     31.78%     88.59% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          160002615     11.41%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             14      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            23      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1401885179                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     70                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                137                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           67                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                69                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2807307                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002003                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 478777     17.05%     17.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     17.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1892665     67.42%     84.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               435862     15.53%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1400486804                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5071168298                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1380064948                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1487053238                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1396550597                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1401885179                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6310378                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       84181330                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           150181                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           611                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     17060470                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2264440590                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.619087                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.819849                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1241690050     54.83%     54.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          719904449     31.79%     86.63% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          250191973     11.05%     97.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           38684318      1.71%     99.38% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            8709960      0.38%     99.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1603971      0.07%     99.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            3057194      0.14%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             448429      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             150246      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2264440590                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.579721                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         16578596                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         4021690                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           439584489                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          162506209                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1908                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      2418205121                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     6661689                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              371319401                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845214520                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              13868135                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               849554222                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               9173767                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                14705                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1736982761                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1415383626                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          917508334                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                995349446                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              15351135                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               8552174                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             39229495                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                72293809                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               56                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1736982705                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        435852                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5926                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 30027446                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5925                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3604222646                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2822072131                       # The number of ROB writes
system.cpu0.timesIdled                       20737180                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1864                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            83.416592                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               21455157                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            25720491                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2998797                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         32898523                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1025377                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1040394                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           15017                       # Number of indirect misses.
system.cpu1.branchPred.lookups               37462429                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        48142                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2100000                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2116656                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28126186                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3821807                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300688                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       21055361                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120103969                       # Number of instructions committed
system.cpu1.commit.committedOps             122204151                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    428608516                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.285118                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.063715                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    379086166     88.45%     88.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     24243028      5.66%     94.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8694203      2.03%     96.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      7418683      1.73%     97.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1932406      0.45%     98.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       828278      0.19%     98.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2216417      0.52%     99.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       367528      0.09%     99.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3821807      0.89%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    428608516                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1799023                       # Number of function calls committed.
system.cpu1.commit.int_insts                116640540                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30181383                       # Number of loads committed
system.cpu1.commit.membars                    4200126                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200126      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76692757     62.76%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32281383     26.42%     92.61% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9029741      7.39%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        122204151                       # Class of committed instruction
system.cpu1.commit.refs                      41311136                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120103969                       # Number of Instructions Simulated
system.cpu1.committedOps                    122204151                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.610970                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.610970                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            329000140                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               928357                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            20116929                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             151107784                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                26404709                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 70083483                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2118276                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1913783                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5019004                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   37462429                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 22784610                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    404175487                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               284044                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     163547553                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                6000834                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.086380                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          25449707                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          22480534                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.377105                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         432625612                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.385140                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.829534                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               329529270     76.17%     76.17% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                63851674     14.76%     90.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                21798990      5.04%     95.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                13028723      3.01%     98.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2565687      0.59%     99.57% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1285470      0.30%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  565085      0.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     555      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     158      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           432625612                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1066211                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2233758                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                30947771                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.308315                       # Inst execution rate
system.cpu1.iew.exec_refs                    45218213                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11429188                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              279480941                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             36251631                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2451512                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2311561                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12406799                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          143215499                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             33789025                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1879858                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            133713642                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2017255                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3895305                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2118276                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              8205616                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        83671                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          732416                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        16879                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2097                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         9591                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6070248                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1277046                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2097                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       526525                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1707233                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 77022002                       # num instructions consuming a value
system.cpu1.iew.wb_count                    132454124                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.850502                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 65507399                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.305411                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     132503229                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               169901619                       # number of integer regfile reads
system.cpu1.int_regfile_writes               89022989                       # number of integer regfile writes
system.cpu1.ipc                              0.276934                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.276934                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200232      3.10%      3.10% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             85661283     63.18%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            36334359     26.80%     93.07% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9397480      6.93%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             135593500                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2827649                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.020854                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 603821     21.35%     21.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     21.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     21.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     21.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     21.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     21.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     21.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     21.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     21.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     21.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     21.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     21.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     21.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     21.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     21.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     21.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     21.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     21.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     21.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     21.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     21.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     21.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     21.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     21.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     21.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     21.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     21.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     21.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     21.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     21.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     21.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     21.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     21.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     21.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     21.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     21.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     21.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     21.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     21.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     21.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     21.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     21.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     21.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1798099     63.59%     84.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               425726     15.06%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             134220902                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         706808328                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    132454112                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        164228476                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 135862075                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                135593500                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            7353424                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       21011347                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           168094                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       1052736                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     10688871                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    432625612                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.313420                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.799402                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          350164971     80.94%     80.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           51247739     11.85%     92.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           19139623      4.42%     97.21% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6340816      1.47%     98.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3551569      0.82%     99.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             874526      0.20%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             790779      0.18%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             404225      0.09%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             111364      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      432625612                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.312649                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         15483267                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1692166                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            36251631                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12406799                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    106                       # number of misc regfile reads
system.cpu1.numCycles                       433691823                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1991169832                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              302152714                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81713219                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              13435791                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                30109031                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               3291427                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                24751                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            187823617                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             148255536                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           99755604                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 69869473                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              10844175                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2118276                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             28346567                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                18042385                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       187823605                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         29551                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               632                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 27710813                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           631                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   568045948                       # The number of ROB reads
system.cpu1.rob.rob_writes                  290543494                       # The number of ROB writes
system.cpu1.timesIdled                          49522                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          8875443                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 3828                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             8901910                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                240128                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     11485602                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      22865611                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       545458                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       160263                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     76567830                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5946502                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    153135239                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6106765                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1212433383000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            8849196                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3773426                       # Transaction distribution
system.membus.trans_dist::CleanEvict          7606478                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              381                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            274                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2635673                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2635666                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       8849196                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           183                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     34350473                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               34350473                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    976530432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               976530432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              555                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          11485707                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                11485707    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            11485707                       # Request fanout histogram
system.membus.respLayer1.occupancy        59570971329                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         40927126001                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1212433383000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1212433383000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1212433383000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1212433383000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1212433383000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1212433383000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1212433383000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1212433383000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1212433383000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1212433383000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       555141250                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   769054837.481551                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        40500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1931793500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1209102535500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3330847500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1212433383000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    226015923                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       226015923                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    226015923                       # number of overall hits
system.cpu0.icache.overall_hits::total      226015923                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     30598133                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      30598133                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     30598133                       # number of overall misses
system.cpu0.icache.overall_misses::total     30598133                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 415881526492                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 415881526492                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 415881526492                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 415881526492                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    256614056                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    256614056                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    256614056                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    256614056                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.119238                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.119238                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.119238                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.119238                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13591.728832                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13591.728832                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13591.728832                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13591.728832                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3219                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets           32                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               75                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    42.920000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets           32                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     29625428                       # number of writebacks
system.cpu0.icache.writebacks::total         29625428                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       972670                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       972670                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       972670                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       972670                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     29625463                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     29625463                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     29625463                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     29625463                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 376640152494                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 376640152494                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 376640152494                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 376640152494                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.115448                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.115448                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.115448                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.115448                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12713.392952                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12713.392952                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12713.392952                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12713.392952                       # average overall mshr miss latency
system.cpu0.icache.replacements              29625428                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    226015923                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      226015923                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     30598133                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     30598133                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 415881526492                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 415881526492                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    256614056                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    256614056                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.119238                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.119238                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13591.728832                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13591.728832                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       972670                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       972670                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     29625463                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     29625463                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 376640152494                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 376640152494                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.115448                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.115448                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12713.392952                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12713.392952                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1212433383000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999965                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          255641091                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         29625428                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.629110                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999965                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        542853572                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       542853572                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1212433383000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    481920391                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       481920391                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    481920391                       # number of overall hits
system.cpu0.dcache.overall_hits::total      481920391                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     78067352                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      78067352                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     78067352                       # number of overall misses
system.cpu0.dcache.overall_misses::total     78067352                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1549836170612                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1549836170612                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1549836170612                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1549836170612                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    559987743                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    559987743                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    559987743                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    559987743                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.139409                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.139409                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.139409                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.139409                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 19852.552071                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 19852.552071                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 19852.552071                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 19852.552071                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     10652664                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       123885                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           222828                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1596                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    47.806667                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    77.622180                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     43865964                       # number of writebacks
system.cpu0.dcache.writebacks::total         43865964                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     35114629                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     35114629                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     35114629                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     35114629                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     42952723                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     42952723                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     42952723                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     42952723                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 696183272329                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 696183272329                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 696183272329                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 696183272329                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.076703                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.076703                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.076703                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.076703                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16208.128931                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16208.128931                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 16208.128931                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16208.128931                       # average overall mshr miss latency
system.cpu0.dcache.replacements              43865964                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    350199320                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      350199320                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     58604277                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     58604277                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 999329905500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 999329905500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    408803597                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    408803597                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.143356                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.143356                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 17052.166781                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 17052.166781                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     20993713                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     20993713                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     37610564                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     37610564                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 551973399000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 551973399000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.092002                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.092002                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14676.020253                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14676.020253                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    131721071                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     131721071                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     19463075                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     19463075                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 550506265112                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 550506265112                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151184146                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151184146                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.128738                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.128738                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 28284.650042                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 28284.650042                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     14120916                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     14120916                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      5342159                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      5342159                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 144209873329                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 144209873329                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.035335                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.035335                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 26994.680115                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 26994.680115                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2131                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2131                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1802                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1802                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    151471000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    151471000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3933                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3933                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.458174                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.458174                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 84057.158713                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 84057.158713                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1785                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1785                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           17                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           17                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       921500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       921500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.004322                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004322                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 54205.882353                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 54205.882353                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3728                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3728                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          145                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          145                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       589000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       589000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3873                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3873                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.037439                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.037439                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4062.068966                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4062.068966                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          144                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          144                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       445000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       445000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.037180                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.037180                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3090.277778                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3090.277778                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1186136                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1186136                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       914145                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       914145                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  92537291000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  92537291000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100281                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100281                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.435249                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.435249                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 101228.241690                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 101228.241690                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       914145                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       914145                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  91623146000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  91623146000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.435249                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.435249                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 100228.241690                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 100228.241690                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1212433383000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999368                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          526978270                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         43866574                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.013208                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           299500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999368                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999980                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999980                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1168058266                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1168058266                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1212433383000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            29384905                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            41224782                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               53838                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1331095                       # number of demand (read+write) hits
system.l2.demand_hits::total                 71994620                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           29384905                       # number of overall hits
system.l2.overall_hits::.cpu0.data           41224782                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              53838                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1331095                       # number of overall hits
system.l2.overall_hits::total                71994620                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            240557                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2640484                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              6373                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1683605                       # number of demand (read+write) misses
system.l2.demand_misses::total                4571019                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           240557                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2640484                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             6373                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1683605                       # number of overall misses
system.l2.overall_misses::total               4571019                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  20310619500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 259090450987                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    584635500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 177206776986                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     457192482973                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  20310619500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 259090450987                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    584635500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 177206776986                       # number of overall miss cycles
system.l2.overall_miss_latency::total    457192482973                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        29625462                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        43865266                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           60211                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3014700                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             76565639                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       29625462                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       43865266                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          60211                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3014700                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            76565639                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.008120                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.060195                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.105844                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.558465                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.059701                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.008120                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.060195                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.105844                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.558465                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.059701                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84431.629510                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 98122.333249                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91736.309430                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 105254.366069                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100019.816801                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84431.629510                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 98122.333249                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91736.309430                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 105254.366069                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100019.816801                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   5720367                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3773426                       # number of writebacks
system.l2.writebacks::total                   3773426                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             91                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         403634                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             78                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         234694                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              638497                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            91                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        403634                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            78                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        234694                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             638497                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       240466                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2236850                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         6295                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1448911                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3932522                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       240466                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2236850                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         6295                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1448911                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      7772475                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         11704997                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  17900041501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 205633274992                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    517286500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 142455606493                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 366506209486                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  17900041501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 205633274992                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    517286500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 142455606493                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 662637976888                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1029144186374                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.008117                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.050994                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.104549                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.480615                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.051361                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.008117                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.050994                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.104549                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.480615                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.152875                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74438.970586                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 91929.845538                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 82174.185862                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 98319.086882                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93198.769005                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74438.970586                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 91929.845538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 82174.185862                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 98319.086882                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 85254.436571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87923.489974                       # average overall mshr miss latency
system.l2.replacements                       17255816                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     10489453                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         10489453                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     10489453                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     10489453                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     65534604                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         65534604                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     65534604                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     65534604                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      7772475                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        7772475                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 662637976888                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 662637976888                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 85254.436571                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 85254.436571                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   13                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            85                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 88                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1276000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1276000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           95                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              101                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.894737                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.871287                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 15011.764706                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        14500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           85                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            88                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1733500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data        60500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1794000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.894737                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.871287                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20394.117647                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20166.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20386.363636                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu1.data           18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             26                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.720000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.692308                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       368000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       368000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.720000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.692308                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20444.444444                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20444.444444                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4491247                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           487451                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4978698                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1763866                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1219692                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2983558                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 178171200493                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 129782997991                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  307954198484                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      6255113                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1707143                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7962256                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.281988                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.714464                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.374713                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 101011.755141                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 106406.369797                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 103217.098003                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       229976                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       121819                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           351795                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1533890                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1097873                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2631763                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 144489253998                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 108412091496                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 252901345494                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.245222                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.643105                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.330530                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 94197.924231                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 98747.388355                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 96095.790348                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      29384905                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         53838                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           29438743                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       240557                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         6373                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           246930                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  20310619500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    584635500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  20895255000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     29625462                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        60211                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       29685673                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.008120                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.105844                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.008318                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84431.629510                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91736.309430                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84620.155510                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           91                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           78                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           169                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       240466                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         6295                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       246761                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  17900041501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    517286500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  18417328001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.008117                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.104549                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.008312                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74438.970586                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 82174.185862                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74636.299906                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     36733535                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       843644                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          37577179                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       876618                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       463913                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1340531                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  80919250494                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  47423778995                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 128343029489                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     37610153                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1307557                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      38917710                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.023308                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.354794                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.034445                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 92308.451907                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 102225.587546                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 95740.441280                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       173658                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       112875                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       286533                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       702960                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       351038                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1053998                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  61144020994                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  34043514997                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  95187535991                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.018691                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.268469                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.027083                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 86980.796907                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 96979.572004                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90310.926578                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          289                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          169                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               458                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          227                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          140                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             367                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      4800000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      3610500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      8410500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          516                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          309                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           825                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.439922                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.453074                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.444848                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 21145.374449                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 25789.285714                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 22916.893733                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          103                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           82                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          185                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          124                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           58                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          182                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      2460999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1153000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      3613999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.240310                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.187702                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.220606                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19846.766129                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19879.310345                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19857.137363                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1212433383000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1212433383000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999951                       # Cycle average of tags in use
system.l2.tags.total_refs                   159503886                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  17256458                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.243142                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.363673                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.366383                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.480797                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.035035                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.292417                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    21.461646                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.411932                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.052600                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.179387                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000547                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.020194                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.335338                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            24                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.375000                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.625000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1237981706                       # Number of tag accesses
system.l2.tags.data_accesses               1237981706                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1212433383000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      15389824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     143388672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        402880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      92836800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    483012992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          735031168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     15389824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       402880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      15792704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    241499264                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       241499264                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         240466                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2240448                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           6295                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1450575                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      7547078                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            11484862                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3773426                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3773426                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         12693336                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        118265196                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           332290                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         76570640                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    398383118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             606244581                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     12693336                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       332290                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         13025626                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      199185594                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            199185594                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      199185594                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        12693336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       118265196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          332290                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        76570640                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    398383118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            805430175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3719850.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    240466.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2177938.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      6295.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1441488.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   7541288.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004110973750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       228505                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       228505                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            21680061                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3505428                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    11484862                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3773426                       # Number of write requests accepted
system.mem_ctrls.readBursts                  11484862                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3773426                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  77387                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 53576                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            658045                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            649025                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            689384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            971279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            862749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            807274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            682280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            646077                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            815675                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            640700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           678928                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           645374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           689027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           642688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           671835                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           657135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            232677                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            232014                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            227919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            229194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            232243                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            232237                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            231093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            229024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            241973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            231470                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           234443                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           232903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           233881                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           232611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           232792                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           233351                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.69                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.98                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 413034850765                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                57037375000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            626925007015                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     36207.39                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                54957.39                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  8256236                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1729092                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.38                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.48                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              11484862                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3773426                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2419204                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2344435                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2484973                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1378138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1134053                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  853661                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  233035                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  187286                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  138659                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   73472                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  61115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  40026                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  25737                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  18835                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   8767                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   6043                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  23537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  25427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  75858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 143495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 191803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 218164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 231710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 236823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 240313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 243963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 251727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 263807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 253439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 250052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 247244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 240525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 235758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 236535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  17804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  11339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   8690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   6847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   3754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5141957                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    188.283040                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   142.539168                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   183.159820                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1819446     35.38%     35.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2576352     50.10%     85.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       318077      6.19%     91.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       168653      3.28%     94.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        50591      0.98%     95.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        21801      0.42%     96.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        20102      0.39%     96.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        15496      0.30%     97.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       151439      2.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5141957                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       228505                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      49.921608                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     44.464767                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    297.749321                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       228500    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        228505                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       228505                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.278965                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.260641                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.809700                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           200950     87.94%     87.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2532      1.11%     89.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            17090      7.48%     96.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             5640      2.47%     99.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1637      0.72%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              450      0.20%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              149      0.07%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               40      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               13      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        228505                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              730078400                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 4952768                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               238068800                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               735031168                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            241499264                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       602.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       196.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    606.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    199.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.24                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.53                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1212433185500                       # Total gap between requests
system.mem_ctrls.avgGap                      79460.63                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     15389824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    139388032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       402880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     92255232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    482642432                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    238068800                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 12693335.745935989544                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 114965518.068385288119                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 332290.421600837726                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 76090969.857434213161                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 398077485.136352419853                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 196356190.235319495201                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       240466                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2240448                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         6295                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1450575                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      7547078                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3773426                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   7956647847                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 113052577431                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    252090076                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  82077892771                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 423585798890                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 29084644892150                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33088.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     50459.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     40046.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     56583.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     56125.80                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7707755.47                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          17942098860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           9536425140                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         38851324680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9779273280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     95708052960.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     240505029930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     263043867840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       675366072690                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        557.033551                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 681253561309                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  40485640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 490694181691                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          18771581220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           9977301675                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         42598046820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9638213220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     95708052960.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     375579830310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     149296667520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       701569693725                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        578.645972                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 384106680424                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  40485640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 787841062576                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                169                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean     11708876600                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   58266209840.017235                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           81     95.29%     95.29% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.18%     96.47% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.18%     97.65% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.18%     98.82% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.18%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        21000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 475071082000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   217178872000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 995254511000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1212433383000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     22715000                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        22715000                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     22715000                       # number of overall hits
system.cpu1.icache.overall_hits::total       22715000                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        69610                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         69610                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        69610                       # number of overall misses
system.cpu1.icache.overall_misses::total        69610                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1478262000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1478262000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1478262000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1478262000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     22784610                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     22784610                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     22784610                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     22784610                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003055                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003055                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003055                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003055                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 21236.345353                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 21236.345353                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 21236.345353                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 21236.345353                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          169                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    84.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        60179                       # number of writebacks
system.cpu1.icache.writebacks::total            60179                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         9399                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         9399                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         9399                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         9399                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        60211                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        60211                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        60211                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        60211                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1278474000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1278474000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1278474000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1278474000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002643                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002643                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002643                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002643                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 21233.229809                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 21233.229809                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 21233.229809                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 21233.229809                       # average overall mshr miss latency
system.cpu1.icache.replacements                 60179                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     22715000                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       22715000                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        69610                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        69610                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1478262000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1478262000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     22784610                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     22784610                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003055                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003055                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 21236.345353                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 21236.345353                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         9399                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         9399                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        60211                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        60211                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1278474000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1278474000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002643                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002643                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 21233.229809                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 21233.229809                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1212433383000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.979614                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           20727562                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            60179                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           344.431812                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        333018000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.979614                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999363                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999363                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         45629431                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        45629431                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1212433383000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     32242040                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        32242040                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     32242040                       # number of overall hits
system.cpu1.dcache.overall_hits::total       32242040                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      9540364                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       9540364                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      9540364                       # number of overall misses
system.cpu1.dcache.overall_misses::total      9540364                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 518734200070                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 518734200070                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 518734200070                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 518734200070                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     41782404                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     41782404                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     41782404                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     41782404                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.228334                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.228334                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.228334                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.228334                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 54372.579502                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 54372.579502                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 54372.579502                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 54372.579502                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      5796309                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       109382                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            93879                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1551                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    61.742339                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    70.523533                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3014858                       # number of writebacks
system.cpu1.dcache.writebacks::total          3014858                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      7299971                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7299971                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      7299971                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7299971                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2240393                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2240393                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2240393                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2240393                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 125457077788                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 125457077788                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 125457077788                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 125457077788                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.053620                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.053620                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.053620                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.053620                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 55997.799399                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 55997.799399                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 55997.799399                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 55997.799399                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3014858                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     27403774                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       27403774                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5349333                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5349333                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 263473827500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 263473827500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     32753107                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     32753107                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.163323                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.163323                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 49253.584980                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 49253.584980                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4041319                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4041319                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1308014                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1308014                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  59851883500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  59851883500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.039936                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.039936                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 45757.830956                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 45757.830956                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4838266                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4838266                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      4191031                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      4191031                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 255260372570                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 255260372570                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9029297                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9029297                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.464159                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.464159                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 60906.343229                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 60906.343229                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      3258652                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      3258652                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       932379                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       932379                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  65605194288                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  65605194288                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.103262                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.103262                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 70363.225993                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 70363.225993                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          323                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          323                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          191                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          191                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7811500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7811500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          514                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          514                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.371595                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.371595                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 40897.905759                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 40897.905759                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          186                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          186                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            5                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data        18000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        18000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.009728                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.009728                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         3600                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3600                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          313                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          313                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          139                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          139                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1144500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1144500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          452                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          452                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.307522                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.307522                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8233.812950                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8233.812950                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          138                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          138                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1006500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1006500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.305310                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.305310                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7293.478261                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7293.478261                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1324488                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1324488                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       775512                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       775512                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  74035450500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  74035450500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2100000                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2100000                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.369291                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.369291                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 95466.544038                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 95466.544038                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       775512                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       775512                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  73259938500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  73259938500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.369291                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.369291                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 94466.544038                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 94466.544038                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1212433383000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.900845                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           36582355                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3015765                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.130373                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        333029500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.900845                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.934401                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.934401                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         90782536                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        90782536                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1212433383000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          68604230                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     14262879                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     66076976                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        13482390                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         11923756                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             393                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           282                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            675                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7963018                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7963018                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      29685673                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     38918559                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          825                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          825                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     88876350                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    131598872                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       180601                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      9045946                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             229701769                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3792056832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5614798784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      7704960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    385891712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             9800452288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        29181732                       # Total snoops (count)
system.tol2bus.snoopTraffic                 241602432                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        105748366                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.064434                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.251622                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               99094833     93.71%     93.71% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6493263      6.14%     99.85% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 160268      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          105748366                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       153134073450                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       65806310561                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       44468646954                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        4526916675                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          90467183                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1501                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               4628375501000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  60552                       # Simulator instruction rate (inst/s)
host_mem_usage                                 704264                       # Number of bytes of host memory used
host_op_rate                                    60618                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 81676.93                       # Real time elapsed on the host
host_tick_rate                               41822609                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  4945689685                       # Number of instructions simulated
sim_ops                                    4951073603                       # Number of ops (including micro ops) simulated
sim_seconds                                  3.415942                       # Number of seconds simulated
sim_ticks                                3415942118000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.519234                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              413451605                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           415448942                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         51763474                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        503180226                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           1029509                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1040149                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           10640                       # Number of indirect misses.
system.cpu0.branchPred.lookups              535449005                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         7627                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        593897                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         51753398                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 225062323                       # Number of branches committed
system.cpu0.commit.bw_lim_events            102550459                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1785749                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts     1123933195                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1763374974                       # Number of instructions committed
system.cpu0.commit.committedOps            1763968898                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   6636362155                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.265804                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.228735                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   6176603449     93.07%     93.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    162126150      2.44%     95.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     59842053      0.90%     96.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     33422705      0.50%     96.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     27122731      0.41%     97.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     18559745      0.28%     97.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     32746835      0.49%     98.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     23388028      0.35%     98.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8    102550459      1.55%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   6636362155                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                 668152066                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1827204                       # Number of function calls committed.
system.cpu0.commit.int_insts               1405892130                       # Number of committed integer instructions.
system.cpu0.commit.loads                    445878112                       # Number of loads committed
system.cpu0.commit.membars                    1185912                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1186491      0.07%      0.07% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       814976061     46.20%     46.27% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6951      0.00%     46.27% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             990      0.00%     46.27% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd     206182293     11.69%     57.96% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           562      0.00%     57.96% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt     112959505      6.40%     64.36% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult     26964183      1.53%     65.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     65.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv      37484353      2.13%     68.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc     37737080      2.14%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      278277702     15.78%     85.93% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1368637      0.08%     86.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead    168194307      9.53%     95.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     78629783      4.46%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1763968898                       # Class of committed instruction
system.cpu0.commit.refs                     526470429                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1763374974                       # Number of Instructions Simulated
system.cpu0.committedOps                   1763968898                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.870092                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.870092                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           5299349127                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                10448                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           328583483                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            3300472510                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               289433949                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1048468967                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              57728344                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                16207                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles            123013073                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  535449005                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                277869952                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   6464445249                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4956283                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          509                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    4090018052                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 392                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         1584                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles              115477318                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.078461                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         295807067                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         414481114                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.599321                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        6817993460                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.600046                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.265175                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              4654031137     68.26%     68.26% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1486108102     21.80%     90.06% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               128610956      1.89%     91.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               312415633      4.58%     96.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                26566481      0.39%     96.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 3180761      0.05%     96.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6               161211178      2.36%     99.33% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                45860770      0.67%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    8442      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          6817993460                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                784243258                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               662523434                       # number of floating regfile writes
system.cpu0.idleCycles                        6429877                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            58260742                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               323791929                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.390619                       # Inst execution rate
system.cpu0.iew.exec_refs                  1078666546                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  85333787                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles             2894776917                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            740168831                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            901221                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         67511204                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           110877064                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2883369558                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            993332759                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         55077830                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2665748284                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents              27927714                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            597356421                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              57728344                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            650079416                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     60156397                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         1186156                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          109                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation      6512854                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           15                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads    294290719                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     30284747                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents       6512854                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect     25974217                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      32286525                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1747597977                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2196500907                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.764845                       # average fanout of values written-back
system.cpu0.iew.wb_producers               1336642364                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.321859                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2210031598                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2711756373                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1139799908                       # number of integer regfile writes
system.cpu0.ipc                              0.258392                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.258392                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1188434      0.04%      0.04% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1138658559     41.85%     41.89% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7207      0.00%     41.89% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1128      0.00%     41.89% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd          224598916      8.25%     50.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                566      0.00%     50.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt          154795528      5.69%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult          27319701      1.00%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              2      0.00%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv           37484353      1.38%     58.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc          41333619      1.52%     59.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     59.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     59.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     59.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     59.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     59.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     59.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     59.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     59.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     59.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     59.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     59.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     59.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     59.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     59.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     59.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     59.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     59.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     59.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     59.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     59.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     59.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     59.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     59.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     59.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     59.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     59.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     59.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     59.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     59.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     59.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     59.74% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           687143606     25.25%     84.99% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1378074      0.05%     85.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead      323400425     11.89%     96.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      83515995      3.07%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2720826113                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses             1111276400                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads         2008576394                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses    745275144                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes        1530149628                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                  282267044                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.103743                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                4994414      1.77%      1.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      1.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      1      0.00%      1.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                52831      0.02%      1.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      1.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt               481261      0.17%      1.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                3466      0.00%      1.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      1.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv            200294186     70.96%     72.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc              303993      0.11%     73.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     73.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     73.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     73.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     73.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     73.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     73.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     73.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     73.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     73.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     73.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     73.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     73.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     73.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     73.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     73.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     73.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     73.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     73.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     73.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     73.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     73.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     73.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     73.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     73.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     73.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     73.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     73.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     73.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     73.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     73.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     73.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     73.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     73.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     73.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     73.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              58439315     20.70%     93.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 6019      0.00%     93.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead         17659134      6.26%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite           32424      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1890628323                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads       10562497016                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1451225763                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2479131414                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2880680671                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2720826113                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            2688887                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined     1119400663                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued         29160679                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        903138                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    966548183                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   6817993460                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.399066                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.040599                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         5543641094     81.31%     81.31% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          613423974      9.00%     90.31% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          269319647      3.95%     94.26% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3          151452866      2.22%     96.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4          147519910      2.16%     98.64% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           56430089      0.83%     99.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           19344558      0.28%     99.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            8783762      0.13%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            8077560      0.12%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     6817993460                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.398690                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         61977770                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        40333374                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           740168831                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          110877064                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads              808241369                       # number of misc regfile reads
system.cpu0.misc_regfile_writes             421327976                       # number of misc regfile writes
system.cpu0.numCycles                      6824423337                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     7461035                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             4525192465                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1458935378                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents             214853717                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               365522770                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             595390059                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents             51167567                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           4376544801                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            3106432710                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         2594302222                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1045217891                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              12452415                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              57728344                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            823994621                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps              1135366849                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups       1359454892                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      3017089909                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        337369                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              6930                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                636958105                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          6920                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  9421484989                       # The number of ROB reads
system.cpu0.rob.rob_writes                 5957950738                       # The number of ROB writes
system.cpu0.timesIdled                          91991                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1587                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.514001                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              408450951                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           410445712                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         51062544                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        496893187                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            998015                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1001139                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3124                       # Number of indirect misses.
system.cpu1.branchPred.lookups              528688670                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1648                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        584801                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         51057242                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 222509241                       # Number of branches committed
system.cpu1.commit.bw_lim_events            101583991                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1760233                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts     1109333951                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts          1745634680                       # Number of instructions committed
system.cpu1.commit.committedOps            1746220913                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   6644107861                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.262822                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.222410                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   6189911467     93.16%     93.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1    159249385      2.40%     95.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     59081466      0.89%     96.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     33444219      0.50%     96.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4     27030690      0.41%     97.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5     18367725      0.28%     97.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6     32229800      0.49%     98.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7     23209118      0.35%     98.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8    101583991      1.53%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   6644107861                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                 661414341                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1767834                       # Number of function calls committed.
system.cpu1.commit.int_insts               1392366937                       # Number of committed integer instructions.
system.cpu1.commit.loads                    441399485                       # Number of loads committed
system.cpu1.commit.membars                    1170149                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1170149      0.07%      0.07% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       806965931     46.21%     46.28% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            544      0.00%     46.28% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             384      0.00%     46.28% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd     203499787     11.65%     57.93% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     57.93% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt     111947846      6.41%     64.34% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult     26605641      1.52%     65.87% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     65.87% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv      37484128      2.15%     68.01% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc     37231595      2.13%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      275462841     15.77%     85.92% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1206723      0.07%     85.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead    166521445      9.54%     95.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     78123899      4.47%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total       1746220913                       # Class of committed instruction
system.cpu1.commit.refs                     521314908                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                 1745634680                       # Number of Instructions Simulated
system.cpu1.committedOps                   1746220913                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.909563                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.909563                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           5324287352                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 5324                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           324794302                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts            3262573276                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               284056765                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles               1036464232                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              56940769                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                11418                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles            121629584                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  528688670                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                274091176                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   6476217878                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              4867438                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                    4040847265                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles              113892142                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.077467                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         290214753                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         409448966                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.592094                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        6823378702                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.592363                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.258363                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              4684698274     68.66%     68.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1              1468412349     21.52%     90.18% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2               127876742      1.87%     92.05% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3               308775158      4.53%     96.58% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                26183458      0.38%     96.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 3130733      0.05%     97.01% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6               159075157      2.33%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                45224724      0.66%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    2107      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          6823378702                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                776460172                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               656228913                       # number of floating regfile writes
system.cpu1.idleCycles                        1289930                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            57495961                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               319955563                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.386222                       # Inst execution rate
system.cpu1.iew.exec_refs                  1065304633                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  84652471                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles             2927455110                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            731834624                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            886529                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         66766084                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts           109811783                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts         2851080185                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            980652162                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         54331565                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts           2635839596                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents              28183016                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            592948555                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              56940769                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            645959942                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     59137551                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1163621                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation      6412399                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads    290435139                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores     29896360                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents       6412399                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect     25619091                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect      31876870                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers               1728764846                       # num instructions consuming a value
system.cpu1.iew.wb_count                   2174037067                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.765392                       # average fanout of values written-back
system.cpu1.iew.wb_producers               1323182675                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.318556                       # insts written-back per cycle
system.cpu1.iew.wb_sent                    2187408065                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              2681007414                       # number of integer regfile reads
system.cpu1.int_regfile_writes             1127946624                       # number of integer regfile writes
system.cpu1.ipc                              0.255783                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.255783                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1171340      0.04%      0.04% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu           1126440388     41.87%     41.92% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 546      0.00%     41.92% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  384      0.00%     41.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd          221952042      8.25%     50.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     50.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt          153417548      5.70%     55.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult          26955491      1.00%     56.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     56.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv           37484128      1.39%     58.26% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc          40910577      1.52%     59.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     59.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     59.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     59.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     59.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     59.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     59.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     59.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     59.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     59.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     59.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     59.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     59.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     59.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     59.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     59.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     59.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     59.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     59.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     59.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     59.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     59.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     59.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     59.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     59.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     59.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     59.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     59.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     59.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     59.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     59.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     59.79% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           678015366     25.20%     84.99% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1209784      0.04%     85.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead      319604708     11.88%     96.91% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      83008859      3.09%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total            2690171161                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses             1102454171                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads         1990545864                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses    738466054                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes        1512468433                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                  281562842                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.104664                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                4939083      1.75%      1.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      1.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      1.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                57849      0.02%      1.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      1.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt               498997      0.18%      1.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                3606      0.00%      1.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      1.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv            200763767     71.30%     73.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc              313139      0.11%     73.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     73.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     73.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     73.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     73.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     73.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     73.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     73.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     73.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     73.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     73.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     73.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     73.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     73.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     73.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     73.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     73.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     73.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     73.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     73.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     73.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     73.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     73.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     73.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     73.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     73.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     73.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     73.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     73.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     73.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     73.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     73.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     73.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     73.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     73.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     73.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead              57502909     20.42%     93.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   32      0.00%     93.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead         17450857      6.20%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite           32603      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses            1868108492                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads       10523346196                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses   1435571013                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes       2449881444                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                2848432771                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued               2690171161                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            2647414                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined     1104859272                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued         28608194                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        887181                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    952736633                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   6823378702                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.394258                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.034915                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         5562870475     81.53%     81.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          606745117      8.89%     90.42% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          266643649      3.91%     94.33% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3          150290732      2.20%     96.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4          145311929      2.13%     98.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           55705401      0.82%     99.48% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6           19143157      0.28%     99.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            8713049      0.13%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            7955193      0.12%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     6823378702                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.394183                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         61148396                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores        39769567                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           731834624                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores          109811783                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads              800464237                       # number of misc regfile reads
system.cpu1.misc_regfile_writes             416768997                       # number of misc regfile writes
system.cpu1.numCycles                      6824668632                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                     7114991                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles             4547669568                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps           1444390392                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents             212703231                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               359236941                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             599497693                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents             50548357                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           4326665275                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts            3071211445                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands         2564962457                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles               1033342836                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              12841590                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              56940769                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            825913371                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps              1120572065                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups       1343443572                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups      2983221703                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        275217                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              6333                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                630223570                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          6328                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  9397856642                       # The number of ROB reads
system.cpu1.rob.rob_writes                 5890890700                       # The number of ROB writes
system.cpu1.timesIdled                          17202                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued        324965168                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               281467                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified           328028624                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                505                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               7506512                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    470685549                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     936508248                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      8114647                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      5196340                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    199031648                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    173727111                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    397877928                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      178923451                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 3415942118000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          467067281                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     12504022                       # Transaction distribution
system.membus.trans_dist::CleanEvict        453321168                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           729843                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           2933                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2882995                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2878803                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     467067287                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port   1406454332                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total             1406454332                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  30876806784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             30876806784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           590792                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         470683058                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               470683058    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           470683058                       # Request fanout histogram
system.membus.respLayer1.occupancy       2406966422327                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             70.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        1123982799728                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              32.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   3415942118000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 3415942118000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 3415942118000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 3415942118000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3415942118000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   3415942118000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 3415942118000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 3415942118000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 3415942118000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3415942118000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                844                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          422                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    8840588.862559                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   10254940.481490                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          422    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        16500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     29844500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            422                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   3412211389500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3730728500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 3415942118000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    277770087                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       277770087                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    277770087                       # number of overall hits
system.cpu0.icache.overall_hits::total      277770087                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        99864                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         99864                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        99864                       # number of overall misses
system.cpu0.icache.overall_misses::total        99864                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   5519338996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5519338996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   5519338996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5519338996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    277869951                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    277869951                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    277869951                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    277869951                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000359                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000359                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000359                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000359                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 55268.555195                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 55268.555195                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 55268.555195                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 55268.555195                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         8936                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              193                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    46.300518                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        89738                       # number of writebacks
system.cpu0.icache.writebacks::total            89738                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        10127                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        10127                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        10127                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        10127                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        89737                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        89737                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        89737                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        89737                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   4942983996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   4942983996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   4942983996                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   4942983996                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000323                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000323                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000323                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000323                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 55083.009194                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 55083.009194                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 55083.009194                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 55083.009194                       # average overall mshr miss latency
system.cpu0.icache.replacements                 89738                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    277770087                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      277770087                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        99864                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        99864                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   5519338996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5519338996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    277869951                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    277869951                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000359                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000359                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 55268.555195                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 55268.555195                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        10127                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        10127                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        89737                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        89737                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   4942983996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   4942983996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000323                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000323                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 55083.009194                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 55083.009194                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 3415942118000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          277860117                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            89770                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          3095.244703                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        555829640                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       555829640                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 3415942118000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    430070141                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       430070141                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    430070141                       # number of overall hits
system.cpu0.dcache.overall_hits::total      430070141                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    237036410                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     237036410                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    237036410                       # number of overall misses
system.cpu0.dcache.overall_misses::total    237036410                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 19796331543650                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 19796331543650                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 19796331543650                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 19796331543650                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    667106551                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    667106551                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    667106551                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    667106551                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.355320                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.355320                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.355320                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.355320                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 83515.994626                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 83515.994626                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 83515.994626                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 83515.994626                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   3853646344                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1431784                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         62306901                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          23672                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    61.849431                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    60.484285                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     99124252                       # number of writebacks
system.cpu0.dcache.writebacks::total         99124252                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data    137452760                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total    137452760                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data    137452760                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total    137452760                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     99583650                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     99583650                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     99583650                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     99583650                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 10737300069163                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 10737300069163                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 10737300069163                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 10737300069163                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.149277                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.149277                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.149277                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.149277                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 107821.917244                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 107821.917244                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 107821.917244                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 107821.917244                       # average overall mshr miss latency
system.cpu0.dcache.replacements              99124184                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    371649475                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      371649475                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data    215462430                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total    215462430                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 18507331073000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 18507331073000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    587111905                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    587111905                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.366987                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.366987                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 85895.861627                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 85895.861627                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data    120076202                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total    120076202                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     95386228                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     95386228                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 10539896477500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 10539896477500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.162467                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.162467                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 110497.046570                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 110497.046570                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     58420666                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      58420666                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     21573980                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     21573980                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 1289000470650                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 1289000470650                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     79994646                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     79994646                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.269693                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.269693                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 59747.921832                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 59747.921832                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     17376558                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     17376558                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4197422                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4197422                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 197403591663                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 197403591663                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.052471                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.052471                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 47029.722449                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 47029.722449                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3247                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3247                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          980                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          980                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     45951500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     45951500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         4227                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4227                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.231843                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.231843                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 46889.285714                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 46889.285714                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          943                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          943                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           37                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           37                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       249500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       249500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.008753                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.008753                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  6743.243243                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6743.243243                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2518                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2518                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1244                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1244                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      8330000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      8330000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3762                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3762                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.330675                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.330675                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6696.141479                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6696.141479                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1243                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1243                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      7087000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      7087000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.330409                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.330409                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5701.528560                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5701.528560                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         3241                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           3241                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       590656                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       590656                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   8661196000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   8661196000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       593897                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       593897                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.994543                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.994543                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 14663.689186                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 14663.689186                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       590656                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       590656                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   8070540000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   8070540000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.994543                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.994543                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 13663.689186                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 13663.689186                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3415942118000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.946321                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          530466880                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         99795735                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.315527                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.946321                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998323                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998323                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1435212577                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1435212577                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 3415942118000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               41292                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            14935204                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                9413                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            14823762                       # number of demand (read+write) hits
system.l2.demand_hits::total                 29809671                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              41292                       # number of overall hits
system.l2.overall_hits::.cpu0.data           14935204                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               9413                       # number of overall hits
system.l2.overall_hits::.cpu1.data           14823762                       # number of overall hits
system.l2.overall_hits::total                29809671                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             48440                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          84196533                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             10811                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          83511784                       # number of demand (read+write) misses
system.l2.demand_misses::total              167767568                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            48440                       # number of overall misses
system.l2.overall_misses::.cpu0.data         84196533                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            10811                       # number of overall misses
system.l2.overall_misses::.cpu1.data         83511784                       # number of overall misses
system.l2.overall_misses::total             167767568                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4355997000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 10379751044088                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    992630500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 10306126018551                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     20691225690139                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4355997000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 10379751044088                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    992630500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 10306126018551                       # number of overall miss cycles
system.l2.overall_miss_latency::total    20691225690139                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           89732                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        99131737                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           20224                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        98335546                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            197577239                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          89732                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       99131737                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          20224                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       98335546                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           197577239                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.539830                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.849340                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.534563                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.849253                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.849124                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.539830                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.849340                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.534563                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.849253                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.849124                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 89925.619323                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 123280.029168                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91816.714457                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 123409.242683                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 123332.691394                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 89925.619323                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 123280.029168                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91816.714457                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 123409.242683                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 123332.691394                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           79866937                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                   4222606                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      18.914134                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                 287093197                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks            12504022                       # number of writebacks
system.l2.writebacks::total                  12504022                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            314                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data        2265770                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            346                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data        2311031                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             4577461                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           314                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data       2265770                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           346                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data       2311031                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            4577461                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        48126                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     81930763                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        10465                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     81200753                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         163190107                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        48126                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     81930763                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        10465                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     81200753                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher    312974667                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        476164774                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3854512001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 9415894248028                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    872636500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 9347205090024                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 18767826486553                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3854512001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 9415894248028                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    872636500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 9347205090024                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 31143845767316                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 49911672253869                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.536330                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.826484                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.517455                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.825752                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.825956                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.536330                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.826484                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.517455                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.825752                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.410018                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 80092.091614                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 114925.015992                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 83386.192069                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 115112.295695                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 115005.908333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 80092.091614                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 114925.015992                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 83386.192069                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 115112.295695                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 99509.158571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 104820.169360                       # average overall mshr miss latency
system.l2.replacements                      636234537                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     14346131                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         14346131                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     14346131                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     14346131                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    176784612                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        176784612                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    176784612                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    176784612                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher    312974667                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total      312974667                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 31143845767316                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 31143845767316                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 99509.158571                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 99509.158571                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data           71572                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data           62031                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               133603                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         70310                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         73960                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             144270                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    482200494                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    575157994                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total   1057358488                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data       141882                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data       135991                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           277873                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.495553                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.543860                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.519194                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  6858.206429                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  7776.608897                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7329.025355                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data         1444                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data         2111                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total            3555                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        68866                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        71849                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        140715                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data   1468592218                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data   1573010701                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   3041602919                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.485375                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.528336                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.506400                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 21325.359655                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 21893.285933                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 21615.342494                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            18                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            36                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 54                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          110                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          172                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              282                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      1216000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       182500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      1398500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          128                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          208                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            336                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.859375                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.826923                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.839286                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 11054.545455                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  1061.046512                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4959.219858                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          110                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          171                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          281                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      2198000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      3403500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      5601500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.859375                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.822115                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.836310                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19981.818182                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19903.508772                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19934.163701                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2446884                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data          2423085                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4869969                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1694380                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1689154                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3383534                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 163957657951                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 166631317043                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  330588974994                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      4141264                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      4112239                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8253503                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.409146                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.410763                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.409951                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 96765.576760                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 98647.794720                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97705.232161                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       247731                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       256198                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           503929                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1446649                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1432956                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2879605                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 133455737453                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 135756931045                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 269212668498                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.349325                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.348461                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.348895                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 92251.636335                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 94739.078552                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 93489.443343                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         41292                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          9413                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              50705                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        48440                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        10811                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            59251                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4355997000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    992630500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   5348627500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        89732                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        20224                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         109956                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.539830                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.534563                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.538861                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 89925.619323                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91816.714457                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90270.670537                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          314                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          346                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           660                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        48126                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        10465                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        58591                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3854512001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    872636500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4727148501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.536330                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.517455                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.532859                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 80092.091614                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 83386.192069                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80680.454353                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     12488320                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     12400677                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          24888997                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     82502153                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     81822630                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       164324783                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 10215793386137                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 10139494701508                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 20355288087645                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     94990473                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     94223307                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     189213780                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.868531                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.868391                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.868461                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 123824.567174                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 123920.420323                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 123872.295560                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data      2018039                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data      2054833                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      4072872                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     80484114                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     79767797                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    160251911                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 9282438510575                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 9211448158979                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 18493886669554                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.847286                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.846582                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.846936                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 115332.555075                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 115478.282031                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 115405.092858                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 3415942118000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3415942118000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   691049282                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 636234601                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.086155                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      16.590683                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.013030                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        7.871884                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.002570                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        7.783693                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    31.738141                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.259229                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000204                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.122998                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000040                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.121620                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.495908                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            29                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.453125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.546875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                3748171121                       # Number of tag accesses
system.l2.tags.data_accesses               3748171121                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 3415942118000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3080000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    5246059392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        669760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    5200420864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher  19626319552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        30076549568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3080000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       669760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3749760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    800257408                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       800257408                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          48125                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       81969678                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          10465                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       81256576                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher    306661243                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           469946087                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks     12504022                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           12504022                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst           901655                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1535757695                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           196069                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1522397243                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   5745507059                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            8804759720                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst       901655                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       196069                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1097724                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      234271361                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            234271361                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      234271361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst          901655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1535757695                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          196069                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1522397243                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   5745507059                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           9039031081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples  10351341.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     48108.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  81191005.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     10465.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  80469764.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples 305094857.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000260570500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       635754                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       635754                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           522054226                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            9790426                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   469946090                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   12504022                       # Number of write requests accepted
system.mem_ctrls.readBursts                 469946090                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 12504022                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                3131891                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               2152681                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0          25991853                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1          26213300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2          28243090                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3          31531356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4          30014437                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5          30179096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6          29630910                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7          29204958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          39911231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          27712764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         28955655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         29635048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         27208765                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13         27952407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14         27219127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15         27210202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            613141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            611200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            588771                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            757158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            632871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            637579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            613059                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            613199                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            805859                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            614774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           795875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           615097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           613159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           613094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           613439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           613069                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                      11.44                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.17                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 24608251485251                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               2334070995000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            33361017716501                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     52715.30                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                71465.30                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                340916997                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 9380170                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.03                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.62                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             469946090                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             12504022                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4441027                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 6061716                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 8568778                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                11647111                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                15228573                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                18743378                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                22049977                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                25309040                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                28481422                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                32713218                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10               55121354                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11              108242453                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12               75752617                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13               21458440                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14               15125489                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                9249031                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                5527101                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                2510616                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 488703                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  94155                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  28742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  40412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 336846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 496337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 582297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 628749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 653200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 668210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 678096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 685529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 691925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 705217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 677208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 669269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 665047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 659409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 658784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 655101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 113344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  37341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  12893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples    126868381                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    240.710852                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   209.603448                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   160.154952                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      6722056      5.30%      5.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     92982847     73.29%     78.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      6022919      4.75%     83.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511     13258869     10.45%     93.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      3279101      2.58%     96.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       855451      0.67%     97.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       978712      0.77%     97.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       522828      0.41%     98.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      2245598      1.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total    126868381                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       635754                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     734.268661                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    285.101082                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    707.339804                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        312606     49.17%     49.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         5242      0.82%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767         7693      1.21%     51.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023        31402      4.94%     56.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279        77686     12.22%     68.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535        95886     15.08%     83.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791        69259     10.89%     94.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047        27985      4.40%     98.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303         6267      0.99%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559         1064      0.17%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815          224      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071          110      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327           80      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583           65      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839           19      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            2      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            4      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607           31      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863           82      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119           44      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        635754                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       635754                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.281996                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.255128                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.007908                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           576435     90.67%     90.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17            10704      1.68%     92.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            15325      2.41%     94.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            13177      2.07%     96.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             9619      1.51%     98.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             5701      0.90%     99.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22             2965      0.47%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23             1232      0.19%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              429      0.07%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25              121      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               33      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        635754                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            29876108736                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               200441024                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               662486016                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             30076549760                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            800257408                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      8746.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       193.94                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   8804.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    234.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        69.84                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    68.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.52                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  3415942302000                       # Total gap between requests
system.mem_ctrls.avgGap                       7080.41                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3078912                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   5196224320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       669760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   5150064896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher  19526070848                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    662486016                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 901336.115672437823                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1521168726.079684734344                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 196068.896036253049                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1507655785.167493343353                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 5716159751.393071174622                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 193939473.537648528814                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        48126                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     81969678                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        10465                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     81256576                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher    306661245                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks     12504022                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1857478010                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 5987286663697                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    435799953                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 5948630290762                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 21422807484079                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 86294338039374                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     38596.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     73042.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41643.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     73207.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     69858.22                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6901326.47                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.41                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         456764628180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         242776172595                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        1683649120860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        27584390520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     269651787600.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     1546137139860                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       9711550080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       4236274789695                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1240.148294                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   8687689303                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 114065900000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 3293188528697                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         449075576460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         238689333300                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        1649404238580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        26449625160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     269651787600.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1547117521620                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       8885965440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       4189274048160                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1226.389061                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6534978763                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 114065900000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 3295341239237                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1152                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          577                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6253188.908146                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   7731099.041283                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          577    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     52863000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            577                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   3412334028000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   3608090000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 3415942118000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst    274068985                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       274068985                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    274068985                       # number of overall hits
system.cpu1.icache.overall_hits::total      274068985                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        22191                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         22191                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        22191                       # number of overall misses
system.cpu1.icache.overall_misses::total        22191                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1262475500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1262475500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1262475500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1262475500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst    274091176                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    274091176                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    274091176                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    274091176                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000081                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000081                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000081                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000081                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 56891.329818                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 56891.329818                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 56891.329818                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 56891.329818                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           51                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           17                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        20224                       # number of writebacks
system.cpu1.icache.writebacks::total            20224                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1967                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1967                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1967                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1967                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        20224                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        20224                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        20224                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        20224                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1128042000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1128042000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1128042000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1128042000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000074                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000074                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000074                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000074                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 55777.393196                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 55777.393196                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 55777.393196                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 55777.393196                       # average overall mshr miss latency
system.cpu1.icache.replacements                 20224                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst    274068985                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      274068985                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        22191                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        22191                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1262475500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1262475500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    274091176                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    274091176                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000081                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000081                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 56891.329818                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 56891.329818                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1967                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1967                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        20224                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        20224                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1128042000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1128042000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000074                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 55777.393196                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 55777.393196                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 3415942118000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          276136858                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            20256                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         13632.348835                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        548202576                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       548202576                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 3415942118000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    424616436                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       424616436                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    424616436                       # number of overall hits
system.cpu1.dcache.overall_hits::total      424616436                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data    235732178                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total     235732178                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data    235732178                       # number of overall misses
system.cpu1.dcache.overall_misses::total    235732178                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 19772245939571                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 19772245939571                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 19772245939571                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 19772245939571                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    660348614                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    660348614                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    660348614                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    660348614                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.356981                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.356981                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.356981                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.356981                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 83875.888762                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 83875.888762                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 83875.888762                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 83875.888762                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs   3800248738                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1527188                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         61262900                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          24179                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    62.031813                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    63.161752                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     98303264                       # number of writebacks
system.cpu1.dcache.writebacks::total         98303264                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data    136945432                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total    136945432                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data    136945432                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total    136945432                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     98786746                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     98786746                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     98786746                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     98786746                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 10660587392289                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 10660587392289                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 10660587392289                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 10660587392289                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.149598                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.149598                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.149598                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.149598                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 107915.158905                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 107915.158905                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 107915.158905                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 107915.158905                       # average overall mshr miss latency
system.cpu1.dcache.replacements              98303188                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    367090077                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      367090077                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data    213932007                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total    213932007                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 18438046080000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 18438046080000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    581022084                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    581022084                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.368199                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.368199                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 86186.477370                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 86186.477370                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data    119304542                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total    119304542                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     94627465                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     94627465                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 10460864164000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 10460864164000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.162864                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.162864                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 110547.864344                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 110547.864344                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     57526359                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      57526359                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data     21800171                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total     21800171                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 1334199859571                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 1334199859571                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     79326530                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     79326530                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.274816                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.274816                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 61201.348355                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 61201.348355                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data     17640890                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total     17640890                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      4159281                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      4159281                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 199723228289                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 199723228289                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.052432                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.052432                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 48018.690800                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 48018.690800                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         3753                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         3753                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          841                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          841                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     30769000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     30769000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         4594                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         4594                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.183065                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.183065                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 36586.206897                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 36586.206897                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          721                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          721                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          120                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          120                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       533000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       533000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.026121                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.026121                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  4441.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4441.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         2260                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         2260                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1747                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1747                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     12224500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     12224500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         4007                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         4007                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.435987                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.435987                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6997.424156                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6997.424156                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1745                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1745                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     10480500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     10480500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.435488                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.435488                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6006.017192                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6006.017192                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data         6000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total         6000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         2044                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           2044                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       582757                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       582757                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   8633460999                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   8633460999                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       584801                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       584801                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.996505                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.996505                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 14814.855933                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 14814.855933                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       582757                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       582757                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   8050703999                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   8050703999                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.996505                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.996505                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 13814.855933                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 13814.855933                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3415942118000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.935622                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          524211059                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         98995085                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             5.295324                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.935622                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.997988                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.997988                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       1420879086                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      1420879086                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3415942118000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         190122408                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     26850153                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    183190585                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       623730515                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq        488801177                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp            1117                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          861822                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          2987                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         864809                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8778454                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8778454                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        109962                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    190012447                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       269208                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    298627759                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        60672                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    296201314                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             595158953                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     11486080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side  12688395648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2588672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side  12584894144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            25287364544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                      1126947056                       # Total snoops (count)
system.tol2bus.snoopTraffic                 885040896                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples       1325025968                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.145920                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.363965                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0             1136874894     85.80%     85.80% # Request fanout histogram
system.tol2bus.snoop_fanout::1              182954734     13.81%     99.61% # Request fanout histogram
system.tol2bus.snoop_fanout::2                5196340      0.39%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total         1325025968                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       396763275221                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      150135836473                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         134761690                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy      148938053353                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             4.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          30517137                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy          1676524                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
