
./sdr_test:     Dateiformat elf32-or1k

SYMBOL TABLE:
00000000 l    d  .vectors	00000000 .vectors
00002000 l    d  .init	00000000 .init
00002028 l    d  .text	00000000 .text
0000a18c l    d  .fini	00000000 .fini
0000a1a8 l    d  .rodata	00000000 .rodata
0000a770 l    d  .eh_frame	00000000 .eh_frame
0000a774 l    d  .ctors	00000000 .ctors
0000a77c l    d  .dtors	00000000 .dtors
0000a784 l    d  .jcr	00000000 .jcr
0000a788 l    d  .data	00000000 .data
00080000 l    d  .bss	00000000 .bss
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_macro	00000000 .debug_macro
00000000 l    df *ABS*	00000000 /opt/or1k-toolchain/lib/gcc/or1k-elf/4.9.1/../../../../or1k-elf/lib/crt0.o
00000100 l       .vectors	00000000 __reset
00000000 l    df *ABS*	00000000 crtstuff.c
0000a774 l     O .ctors	00000000 __CTOR_LIST__
0000a77c l     O .dtors	00000000 __DTOR_LIST__
0000a770 l     O .eh_frame	00000000 __EH_FRAME_BEGIN__
0000a784 l     O .jcr	00000000 __JCR_LIST__
00002148 l     F .text	00000000 deregister_tm_clones
000021a4 l     F .text	00000000 register_tm_clones
00002210 l     F .text	00000000 __do_global_dtors_aux
00080000 l     O .bss	00000001 completed.2860
00080004 l     O .bss	00000004 dtor_idx.2862
000022e8 l     F .text	00000000 call___do_global_dtors_aux
00002304 l     F .text	00000000 frame_dummy
00080008 l     O .bss	00000018 object.2875
00002384 l     F .text	00000000 call_frame_dummy
00000000 l    df *ABS*	00000000 crtstuff.c
0000a778 l     O .ctors	00000000 __CTOR_END__
0000a770 l     O .eh_frame	00000000 __FRAME_END__
0000a784 l     O .jcr	00000000 __JCR_END__
0000a11c l     F .text	00000000 __do_global_ctors_aux
0000a170 l     F .text	00000000 call___do_global_ctors_aux
00000000 l    df *ABS*	00000000 adc.c
000023a0 l     F .text	000000e0 ADC_SendData
00000000 l    df *ABS*	00000000 atlys.c
00000000 l    df *ABS*	00000000 clk.c
0000a1c0 l     O .rodata	00000100 BitReverseTable256
0000a2c0 l     O .rodata	00000024 dwClkConfig
000024ec l     F .text	00000100 CLK_SpiWrite32
000025ec l     F .text	00000138 CLK_SpiRead32
00000000 l    df *ABS*	00000000 debug.c
00080020 l     O .bss	00000004 dwBlinkCnt
00080024 l     O .bss	00000004 dwDebugTimer
00000000 l    df *ABS*	00000000 fpga.c
00080028 l     O .bss	00000002 wReg
00002b0c l     F .text	000000d4 FPGA_UpdateReg
00000000 l    df *ABS*	00000000 main.c
00002cd8 l     F .text	00000064 init
00000000 l    df *ABS*	00000000 spi.c
0008002c l     O .bss	00000004 SPI_pCallback
00003370 l     F .text	00000058 SPI_Reset
00000000 l    df *ABS*	00000000 timer.c
00080030 l     O .bss	00000040 SWI_List
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 impure.c
0000a7a8 l     O .data	00000424 impure_data
00000000 l    df *ABS*	00000000 iprintf.c
00000000 l    df *ABS*	00000000 or1k-impure.c
0000abd0 l     O .data	00000424 _exception_impure_data
00000000 l    df *ABS*	00000000 lib_a-or1k-support-asm.o
0000aff4 l       .data	00000000 or1k_interrupt_handler0
0000aff8 l       .data	00000000 or1k_interrupt_handler1
0000affc l       .data	00000000 or1k_interrupt_handler2
0000b000 l       .data	00000000 or1k_interrupt_handler3
0000b004 l       .data	00000000 or1k_interrupt_handler4
0000b008 l       .data	00000000 or1k_interrupt_handler5
0000b00c l       .data	00000000 or1k_interrupt_handler6
0000b010 l       .data	00000000 or1k_interrupt_handler7
0000b014 l       .data	00000000 or1k_interrupt_handler8
0000b018 l       .data	00000000 or1k_interrupt_handler9
0000b01c l       .data	00000000 or1k_interrupt_handler10
0000b020 l       .data	00000000 or1k_interrupt_handler11
0000b024 l       .data	00000000 or1k_interrupt_handler12
0000b028 l       .data	00000000 or1k_interrupt_handler13
0000b02c l       .data	00000000 or1k_interrupt_handler14
0000b030 l       .data	00000000 or1k_interrupt_handler15
0000b034 l       .data	00000000 or1k_interrupt_handler16
0000b038 l       .data	00000000 or1k_interrupt_handler17
0000b03c l       .data	00000000 or1k_interrupt_handler18
0000b040 l       .data	00000000 or1k_interrupt_handler19
0000b044 l       .data	00000000 or1k_interrupt_handler20
0000b048 l       .data	00000000 or1k_interrupt_handler21
0000b04c l       .data	00000000 or1k_interrupt_handler22
0000b050 l       .data	00000000 or1k_interrupt_handler23
0000b054 l       .data	00000000 or1k_interrupt_handler24
0000b058 l       .data	00000000 or1k_interrupt_handler25
0000b05c l       .data	00000000 or1k_interrupt_handler26
0000b060 l       .data	00000000 or1k_interrupt_handler27
0000b064 l       .data	00000000 or1k_interrupt_handler28
0000b068 l       .data	00000000 or1k_interrupt_handler29
0000b06c l       .data	00000000 or1k_interrupt_handler30
0000b070 l       .data	00000000 or1k_interrupt_handler31
0000b074 l       .data	00000000 or1k_interrupt_handler_data_ptr0
0000b078 l       .data	00000000 or1k_interrupt_handler_data_ptr1
0000b07c l       .data	00000000 or1k_interrupt_handler_data_ptr2
0000b080 l       .data	00000000 or1k_interrupt_handler_data_ptr3
0000b084 l       .data	00000000 or1k_interrupt_handler_data_ptr4
0000b088 l       .data	00000000 or1k_interrupt_handler_data_ptr5
0000b08c l       .data	00000000 or1k_interrupt_handler_data_ptr6
0000b090 l       .data	00000000 or1k_interrupt_handler_data_ptr7
0000b094 l       .data	00000000 or1k_interrupt_handler_data_ptr8
0000b098 l       .data	00000000 or1k_interrupt_handler_data_ptr9
0000b09c l       .data	00000000 or1k_interrupt_handler_data_ptr10
0000b0a0 l       .data	00000000 or1k_interrupt_handler_data_ptr11
0000b0a4 l       .data	00000000 or1k_interrupt_handler_data_ptr12
0000b0a8 l       .data	00000000 or1k_interrupt_handler_data_ptr13
0000b0ac l       .data	00000000 or1k_interrupt_handler_data_ptr14
0000b0b0 l       .data	00000000 or1k_interrupt_handler_data_ptr15
0000b0b4 l       .data	00000000 or1k_interrupt_handler_data_ptr16
0000b0b8 l       .data	00000000 or1k_interrupt_handler_data_ptr17
0000b0bc l       .data	00000000 or1k_interrupt_handler_data_ptr18
0000b0c0 l       .data	00000000 or1k_interrupt_handler_data_ptr19
0000b0c4 l       .data	00000000 or1k_interrupt_handler_data_ptr20
0000b0c8 l       .data	00000000 or1k_interrupt_handler_data_ptr21
0000b0cc l       .data	00000000 or1k_interrupt_handler_data_ptr22
0000b0d0 l       .data	00000000 or1k_interrupt_handler_data_ptr23
0000b0d4 l       .data	00000000 or1k_interrupt_handler_data_ptr24
0000b0d8 l       .data	00000000 or1k_interrupt_handler_data_ptr25
0000b0dc l       .data	00000000 or1k_interrupt_handler_data_ptr26
0000b0e0 l       .data	00000000 or1k_interrupt_handler_data_ptr27
0000b0e4 l       .data	00000000 or1k_interrupt_handler_data_ptr28
0000b0e8 l       .data	00000000 or1k_interrupt_handler_data_ptr29
0000b0ec l       .data	00000000 or1k_interrupt_handler_data_ptr30
0000b0f0 l       .data	00000000 or1k_interrupt_handler_data_ptr31
0000b0f4 l       .data	00000000 or1k_exception_handler_buserr
0000b0f8 l       .data	00000000 or1k_exception_handler_dpfault
0000b0fc l       .data	00000000 or1k_exception_handler_ipfault
0000b100 l       .data	00000000 or1k_exception_handler_tick
0000b104 l       .data	00000000 or1k_exception_handler_align
0000b108 l       .data	00000000 or1k_exception_handler_illegal
0000b10c l       .data	00000000 or1k_exception_handler_interrupt
0000b110 l       .data	00000000 or1k_exception_handler_dtlbmiss
0000b114 l       .data	00000000 or1k_exception_handler_itlbmiss
0000b118 l       .data	00000000 or1k_exception_handler_range
0000b11c l       .data	00000000 or1k_exception_handler_systemcall
0000b120 l       .data	00000000 or1k_exception_handler_float
0000b124 l       .data	00000000 or1k_exception_handler_trap
0000b128 l       .data	00000000 or1k_exception_handler_reserved0
0000b12c l       .data	00000000 or1k_exception_handler_reserved1
0000b130 l       .data	00000000 or1k_exception_handler_reserved2
0000b134 l       .data	00000000 or1k_exception_handler_reserved3
0000b138 l       .data	00000000 or1k_exception_handler_reserved4
0000b13c l       .data	00000000 or1k_exception_handler_reserved5
0000b140 l       .data	00000000 or1k_exception_handler_reserved6
0000b144 l       .data	00000000 or1k_exception_handler_reserved7
0000b148 l       .data	00000000 or1k_exception_handler_reserved8
0000b14c l       .data	00000000 or1k_exception_handler_reserved9
0000b150 l       .data	00000000 or1k_exception_handler_reserved10
0000b154 l       .data	00000000 or1k_exception_handler_reserved11
0000b158 l       .data	00000000 or1k_exception_handler_reserved12
0000b15c l       .data	00000000 or1k_exception_handler_reserved13
0000b160 l       .data	00000000 or1k_exception_handler_reserved14
0000b164 l       .data	00000000 or1k_exception_handler_reserved15
00004620 l       .text	00000000 exception_exit
00000000 l    df *ABS*	00000000 or1k-support.c
0000b168 l     O .data	00000004 lfsr.1045
00080070 l     O .bss	00000004 period.1046
00000000 l    df *ABS*	00000000 vfprintf.c
00004aac l     F .text	0000011c __sprint_r.part.0
0000a758 l     O .rodata	00000010 blanks.4008
00005dfc l     F .text	000000e4 __sbprintf
0000a748 l     O .rodata	00000010 zeroes.4009
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
00006684 l     F .text	00000018 __fp_lock
0000669c l     F .text	00000018 __fp_unlock
000066dc l     F .text	000001a8 __sinit.part.1
00000000 l    df *ABS*	00000000 fputwc.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fvwrite.c
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 locale.c
0000b18c l     O .data	00000020 lc_ctype_charset
0000b16c l     O .data	00000020 lc_message_charset
0000b1ac l     O .data	00000038 lconv
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memchr.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 mlock.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 strcmp.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 wcrtomb.c
00000000 l    df *ABS*	00000000 wctomb_r.c
00000000 l    df *ABS*	00000000 fclose.c
00000000 l    df *ABS*	00000000 _exit.c
00000000 l    df *ABS*	00000000 close.c
00000000 l    df *ABS*	00000000 fstat.c
00000000 l    df *ABS*	00000000 isatty.c
00000000 l    df *ABS*	00000000 lseek.c
00000000 l    df *ABS*	00000000 read.c
00000000 l    df *ABS*	00000000 sbrk.c
0000b5fc l     O .data	00000004 heap_ptr.1623
00000000 l    df *ABS*	00000000 write.c
00000000 l    df *ABS*	00000000 
00004a80 g     F .text	0000002c or1k_timer_reset_ticks
00009cfc g     F .text	00000068 _isatty_r
0000abcc g     O .data	00000004 _exception_impure_ptr
00009d64 g     F .text	00000068 _lseek_r
00002abc g     F .text	00000050 __uart_getc
00009878 g     F .text	000000c4 _wcrtomb_r
000093dc g     F .text	00000068 __sseek
00006a78 g     F .text	00000030 __sinit
00009694 g     F .text	0000019c __swbuf_r
00007958 g     F .text	00000090 _setlocale_r
00006884 g     F .text	00000078 __sfmoreglue
00004438 g     F .text	00000000 or1k_interrupt_handler_add
00008ca4 g     F .text	00000070 __malloc_unlock
00002030  w      .text	00000000 _board_init_data
0000a770 g       .eh_frame	00000000 __data_load
000034b8 g     F .text	00000064 SPI_Interrupt
000088f8 g     F .text	000001a4 memmove
00006a44 g     F .text	00000034 _cleanup
0000a000 g       .text	00000000 .hidden __udivsi3_internal
00002be0 g     F .text	00000054 FPGA_SetBits
00002984 g     F .text	00000060 DEBUG_TriggerLED
0000314c g     F .text	000000f0 SPI_SetInterruptCount
00002028  w      .text	00000000 _board_init_early
000800b8 g     O .bss	00000004 dwFinished
000028e4 g     F .text	000000a0 DEBUG_LEDCallback
00009c90 g     F .text	0000006c _fstat_r
000049ec g     F .text	00000034 or1k_timer_pause
00009334 g     F .text	00000018 __seofread
000041ac g       .text	00000000 or1k_dmmu_enable
0000a798 g       .data	00000000 exception_stack_bottom
00004770 g     F .text	0000005c or1k_rand
0000879c g     F .text	0000015c memcpy
0000b600 g     O .data	00000000 .hidden __TMC_END__
000066b4 g     F .text	00000028 _cleanup_r
0000a780 g     O .dtors	00000000 .hidden __DTOR_END__
00000000  w      *UND*	00000000 malloc
0000a000 g     F .text	000000fc .hidden __udivsi3
0000418c g     F .text	00000020 __getreent
00004884 g     F .text	0000006c or1k_timer_set_period
00004360 g     F .text	00000000 or1k_dcache_enable
000079e8 g     F .text	0000001c __locale_charset
00009ff8  w      .text	00000000 _board_init
000800b0 g     O .bss	00000004 __malloc_top_pad
0000a7a0 g     O .data	00000000 .hidden __dso_handle
0000b1e4 g     O .data	00000004 __mb_cur_max
00007a58 g     F .text	0000001c _localeconv_r
00007210 g     F .text	0000059c __sfvwrite_r
00009e9c g     F .text	00000058 _sbrk_r
000800b4 g     O .bss	00000004 dwTest
00009dcc g     F .text	000000d0 _read_r
00009acc g     F .text	0000015c _fclose_r
000800d0 g     O .bss	00000004 _malloc_lock_restore_interrupts
00006614 g     F .text	00000070 fflush
0000b0f4 g       .data	00000000 or1k_exception_handler_table
000800ac g     O .bss	00000004 __malloc_max_sbrked_mem
00004990 g     F .text	00000034 or1k_timer_disable
00004740 g     F .text	00000018 or1k_mtspr
00003cfc g     F .text	000000d0 TIMER_SetReload
00009fe4  w      .text	00000000 _board_exit
0000a5b4 g     O .rodata	00000004 _global_impure_ptr
00008d14 g     F .text	000005b8 _realloc_r
00006b58 g     F .text	000001b8 _fputwc_r
0000a78c g       .data	00000000 stack_bottom
00003bc4 g     F .text	00000138 TIMER_Start
000048f0 g     F .text	00000028 or1k_timer_set_handler
00006af8 g     F .text	00000030 __fp_lock_all
00004028 g     F .text	00000164 __impure_init
00002004 g       .init	00000000 _init
000049c4 g     F .text	00000028 or1k_timer_restore
0000a1b4 g     O .rodata	00000004 _board_uart_base
000037b4 g     F .text	000002a8 TIMER_AddHandler
00003040 g     F .text	00000038 SPI_WaitBusy
000800bc g     O .bss	00000004 dwMutex
000800c4 g     O .bss	00000004 or1k_timer_mode
00002724 g     F .text	00000094 CLK_ReadRegister
00004a20 g     F .text	00000040 or1k_timer_reset
00004358 g     F .text	00000000 or1k_icache_flush
0008007c g     O .bss	00000004 __nlocale_changed
0000a0fc g     F .text	00000020 .hidden __umodsi3
000033c8 g     F .text	00000084 SPI_GetMutex
00002ca4 g     F .text	00000034 blink
00000000  w      *UND*	00000000 __deregister_frame_info
00003344 g     F .text	0000002c SPI_DefaultCallback
000800e0 g       .bss	00000000 end
000043a4 g     F .text	00000000 or1k_dcache_flush
00000000  w      *UND*	00000000 _ITM_registerTMCloneTable
00006aa8 g     F .text	00000014 __sfp_lock_acquire
00008648 g     F .text	00000154 memchr
000043ac g     F .text	00000000 or1k_interrupt_handler
00006ed0 g     F .text	00000340 _free_r
00007a04 g     F .text	00000020 __locale_mb_cur_max
00002e20 g     F .text	000001a0 SPI_ChipSelect
00006098 g     F .text	000001e8 __call_exitprocs
00080078 g     O .bss	00000004 __mlocale_changed
0000b1e8 g     O .data	00000004 __malloc_sbrk_base
00002038 g     F .text	00000110 _start
0000351c g     F .text	00000078 TIMER_Init
00004940 g     F .text	00000050 or1k_timer_enable
00003e34 g     F .text	00000140 __register_exitproc
000046fc g     F .text	00000028 or1k_interrupts_restore
00004724 g     F .text	0000001c or1k_report
00080080 g     O .bss	00000028 __malloc_current_mallinfo
00003ffc g     F .text	0000002c _iprintf_r
00002480 g     F .text	0000006c ADC_SetFormat
0000a79c g       .data	00000000 exception_stack_size
000800d4 g     O .bss	00000004 _malloc_lock_cnt
00009c70 g     F .text	00000020 _close_r
0000a790 g       .data	00000000 stack_size
0000420c g     F .text	00000000 or1k_cache_init
000041f0 g       .text	00000000 or1k_immu_disable
00005ee0 g     F .text	000001b8 __swsetup_r
000041c0 g       .text	00000000 or1k_dmmu_disable
0000a788 g       .data	00000000 stack_top
000068fc g     F .text	00000148 __sfp
0000b1f0 g     O .data	00000408 __malloc_av_
00006ae4 g     F .text	00000014 __sinit_lock_release
000092cc g     F .text	00000068 __sread
00008c04 g     F .text	000000a0 __malloc_lock
00000000  w      *UND*	00000000 _ITM_deregisterTMCloneTable
0000659c g     F .text	00000078 _fflush_r
00004628 g     F .text	00000000 or1k_exception_handler_add
00004918 g     F .text	00000028 or1k_timer_set_mode
00080000 g       .data	00000000 __bss_start
00008a9c g     F .text	00000168 memset
00002d3c g     F .text	00000060 main
0000a1bc g     O .rodata	00000004 _board_uart_IRQ
000800a8 g     O .bss	00000004 __malloc_max_total_mem
00004470 g     F .text	00000000 or1k_interrupt_enable
00009830 g     F .text	00000048 __swbuf
00009444 g     F .text	00000024 __sclose
00009c28 g     F .text	00000038 fclose
00007cc0 g     F .text	00000988 _malloc_r
00009a04 g     F .text	0000004c __ascii_wctomb
0000a1b8 g     O .rodata	00000004 _board_uart_baud
000077ac g     F .text	000000d8 _fwalk
000029e4 g     F .text	00000054 __uart_init
0000433c g     F .text	00000000 or1k_icache_disable
00006d84 g     F .text	0000014c _malloc_trim_r
000032fc g     F .text	00000048 SPI_Busy
00009468 g     F .text	00000124 strcmp
00005da4 g     F .text	00000058 vfiprintf
0000a18c g       .fini	00000000 _fini
00003fbc g     F .text	00000040 iprintf
000027b8 g     F .text	0000012c CLK_WriteConfig
00002fc0 g     F .text	00000080 SPI_Write
00080074 g     O .bss	00000004 _PathLocale
0000a1a8 g     O .rodata	00000004 _board_mem_base
00003e04 g     F .text	00000030 atexit
00009ef4 g     F .text	000000d8 _write_r
000046c8 g     F .text	00000034 or1k_interrupts_disable
00004654 g     F .text	00000050 or1k_timer_interrupt_handler
00007a74 g     F .text	00000048 setlocale
0000b074 g       .data	00000000 or1k_interrupt_handler_data_ptr_table
00004388 g     F .text	00000000 or1k_dcache_disable
0000a7a4 g     O .data	00000004 _impure_ptr
00006280 g     F .text	0000031c __sflush_r
00004498 g     F .text	00000000 or1k_interrupt_disable
00007a40 g     F .text	00000018 __locale_cjk_lang
0000aff4 g       .data	00000000 or1k_interrupt_handler_table
00006b28 g     F .text	00000030 __fp_unlock_all
0000344c g     F .text	0000006c SPI_ReleaseMutex
00004314 g     F .text	00000000 or1k_icache_enable
000041dc g       .text	00000000 or1k_immu_enable
000047cc g     F .text	000000b8 or1k_timer_init
00007abc g     F .text	00000028 localeconv
000800c8 g     O .bss	00000004 or1k_timer_ticks
0000b600 g       .data	00000000 _edata
000800e0 g       .bss	00000000 _end
000800c0 g     O .bss	00000004 _current_impure_ptr
0000323c g     F .text	000000c0 SPI_SetMode
0000934c g     F .text	00000090 __swrite
0000b1ec g     O .data	00000004 __malloc_trim_threshold
00003afc g     F .text	000000c8 TIMER_Stop
00007a24 g     F .text	0000001c __locale_msgcharset
00003f74 g     F .text	00000048 exit
00004c0c g     F .text	00001198 _vfiprintf_r
00007884 g     F .text	000000d4 _fwalk_reent
0000a1b0 g     O .rodata	00000004 _board_clk_freq
00006abc g     F .text	00000014 __sfp_lock_release
0000a794 g       .data	00000000 exception_stack_top
000800d8 g     O .bss	00000004 _malloc_lock_own
00009c60 g     F .text	00000010 _exit
00007ae4 g     F .text	000001dc __smakebuf_r
0000958c g     F .text	00000108 strlen
0000b5f8 g     O .data	00000004 __wctomb
00004bc8 g     F .text	00000044 __sprint_r
00002d9c g     F .text	00000084 SPI_Init
00004a60 g     F .text	00000020 or1k_timer_get_ticks
0000a770 g       .eh_frame	00000000 __data_start
000044c4 g     F .text	00000000 or1k_exception_handler
00009a50 g     F .text	0000007c _wctomb_r
000800dc g     O .bss	00000004 _malloc_lock_restore_timer
00000000  w      *UND*	00000000 _Jv_RegisterClasses
00002a38 g     F .text	00000084 __uart_putc
00003078 g     F .text	000000d4 SPI_Read
00002c34 g     F .text	00000070 FPGA_ClearBits
00003dcc g     F .text	00000038 TIMER_GetDelta
00003594 g     F .text	00000220 ISR_Timer
000800cc g     O .bss	00000004 or1k_timer_period
00004758 g     F .text	00000018 or1k_mfspr
00000000  w      *UND*	00000000 __register_frame_info
0000993c g     F .text	000000c8 wcrtomb
000046a4 g     F .text	00000024 or1k_interrupts_enable
00003a5c g     F .text	000000a0 TIMER_RemoveHandler
00006d10 g     F .text	00000074 fputwc
00000000  w      *UND*	00000000 free
00006ad0 g     F .text	00000014 __sinit_lock_acquire
0000a1ac g     O .rodata	00000004 _board_mem_size



Disassembly of section .vectors:

00000000 <__reset-0x100>:
	...

00000100 <__reset>:
     100:	18 00 00 00 	l.movhi r0,0x0
     104:	18 20 00 00 	l.movhi r1,0x0
     108:	18 40 00 00 	l.movhi r2,0x0
     10c:	18 60 00 00 	l.movhi r3,0x0
     110:	18 80 00 00 	l.movhi r4,0x0
     114:	18 a0 00 00 	l.movhi r5,0x0
     118:	18 c0 00 00 	l.movhi r6,0x0
     11c:	18 e0 00 00 	l.movhi r7,0x0
     120:	19 00 00 00 	l.movhi r8,0x0
     124:	19 20 00 00 	l.movhi r9,0x0
     128:	19 40 00 00 	l.movhi r10,0x0
     12c:	19 60 00 00 	l.movhi r11,0x0
     130:	19 80 00 00 	l.movhi r12,0x0
     134:	19 a0 00 00 	l.movhi r13,0x0
     138:	19 c0 00 00 	l.movhi r14,0x0
     13c:	19 e0 00 00 	l.movhi r15,0x0
     140:	1a 00 00 00 	l.movhi r16,0x0
     144:	1a 20 00 00 	l.movhi r17,0x0
     148:	1a 40 00 00 	l.movhi r18,0x0
     14c:	1a 60 00 00 	l.movhi r19,0x0
     150:	1a 80 00 00 	l.movhi r20,0x0
     154:	1a a0 00 00 	l.movhi r21,0x0
     158:	1a c0 00 00 	l.movhi r22,0x0
     15c:	1a e0 00 00 	l.movhi r23,0x0
     160:	1b 00 00 00 	l.movhi r24,0x0
     164:	1b 20 00 00 	l.movhi r25,0x0
     168:	1b 40 00 00 	l.movhi r26,0x0
     16c:	1b 60 00 00 	l.movhi r27,0x0
     170:	1b 80 00 00 	l.movhi r28,0x0
     174:	1b a0 00 00 	l.movhi r29,0x0
     178:	1b c0 00 00 	l.movhi r30,0x0
     17c:	1b e0 00 00 	l.movhi r31,0x0
     180:	a8 20 00 01 	l.ori r1,r0,0x1
     184:	c0 00 08 11 	l.mtspr r0,r1,0x11
     188:	c1 40 00 00 	l.mtspr r0,r0,0x5000
     18c:	18 80 00 00 	l.movhi r4,0x0
     190:	a8 84 20 38 	l.ori r4,r4,0x2038
     194:	44 00 20 00 	l.jr r4
     198:	15 00 00 00 	l.nop 0x0
	...
     200:	18 00 00 00 	l.movhi r0,0x0
     204:	a8 00 a7 94 	l.ori r0,r0,0xa794
     208:	84 00 00 00 	l.lwz r0,0(r0)
     20c:	9c 00 ff 00 	l.addi r0,r0,-256
     210:	d4 00 08 78 	l.sw 120(r0),r1
     214:	a8 20 00 00 	l.ori r1,r0,0x0
     218:	e0 00 00 05 	l.xor r0,r0,r0
     21c:	d4 01 18 04 	l.sw 4(r1),r3
     220:	d4 01 20 08 	l.sw 8(r1),r4
     224:	b4 60 00 10 	l.mfspr r3,r0,0x10
     228:	00 00 10 a7 	l.j 44c4 <or1k_exception_handler>
     22c:	b4 80 00 20 	l.mfspr r4,r0,0x20
	...
     300:	18 00 00 00 	l.movhi r0,0x0
     304:	a8 00 a7 94 	l.ori r0,r0,0xa794
     308:	84 00 00 00 	l.lwz r0,0(r0)
     30c:	9c 00 ff 00 	l.addi r0,r0,-256
     310:	d4 00 08 78 	l.sw 120(r0),r1
     314:	a8 20 00 00 	l.ori r1,r0,0x0
     318:	e0 00 00 05 	l.xor r0,r0,r0
     31c:	d4 01 18 04 	l.sw 4(r1),r3
     320:	d4 01 20 08 	l.sw 8(r1),r4
     324:	b4 60 00 10 	l.mfspr r3,r0,0x10
     328:	00 00 10 67 	l.j 44c4 <or1k_exception_handler>
     32c:	b4 80 00 20 	l.mfspr r4,r0,0x20
	...
     400:	18 00 00 00 	l.movhi r0,0x0
     404:	a8 00 a7 94 	l.ori r0,r0,0xa794
     408:	84 00 00 00 	l.lwz r0,0(r0)
     40c:	9c 00 ff 00 	l.addi r0,r0,-256
     410:	d4 00 08 78 	l.sw 120(r0),r1
     414:	a8 20 00 00 	l.ori r1,r0,0x0
     418:	e0 00 00 05 	l.xor r0,r0,r0
     41c:	d4 01 18 04 	l.sw 4(r1),r3
     420:	d4 01 20 08 	l.sw 8(r1),r4
     424:	b4 60 00 10 	l.mfspr r3,r0,0x10
     428:	00 00 10 27 	l.j 44c4 <or1k_exception_handler>
     42c:	b4 80 00 20 	l.mfspr r4,r0,0x20
	...
     500:	18 00 00 00 	l.movhi r0,0x0
     504:	a8 00 a7 94 	l.ori r0,r0,0xa794
     508:	84 00 00 00 	l.lwz r0,0(r0)
     50c:	9c 00 ff 00 	l.addi r0,r0,-256
     510:	d4 00 08 78 	l.sw 120(r0),r1
     514:	a8 20 00 00 	l.ori r1,r0,0x0
     518:	e0 00 00 05 	l.xor r0,r0,r0
     51c:	d4 01 18 04 	l.sw 4(r1),r3
     520:	d4 01 20 08 	l.sw 8(r1),r4
     524:	b4 60 00 10 	l.mfspr r3,r0,0x10
     528:	00 00 0f e7 	l.j 44c4 <or1k_exception_handler>
     52c:	b4 80 00 20 	l.mfspr r4,r0,0x20
	...
     600:	18 00 00 00 	l.movhi r0,0x0
     604:	a8 00 a7 94 	l.ori r0,r0,0xa794
     608:	84 00 00 00 	l.lwz r0,0(r0)
     60c:	9c 00 ff 00 	l.addi r0,r0,-256
     610:	d4 00 08 78 	l.sw 120(r0),r1
     614:	a8 20 00 00 	l.ori r1,r0,0x0
     618:	e0 00 00 05 	l.xor r0,r0,r0
     61c:	d4 01 18 04 	l.sw 4(r1),r3
     620:	d4 01 20 08 	l.sw 8(r1),r4
     624:	b4 60 00 10 	l.mfspr r3,r0,0x10
     628:	00 00 0f a7 	l.j 44c4 <or1k_exception_handler>
     62c:	b4 80 00 20 	l.mfspr r4,r0,0x20
	...
     700:	18 00 00 00 	l.movhi r0,0x0
     704:	a8 00 a7 94 	l.ori r0,r0,0xa794
     708:	84 00 00 00 	l.lwz r0,0(r0)
     70c:	9c 00 ff 00 	l.addi r0,r0,-256
     710:	d4 00 08 78 	l.sw 120(r0),r1
     714:	a8 20 00 00 	l.ori r1,r0,0x0
     718:	e0 00 00 05 	l.xor r0,r0,r0
     71c:	d4 01 18 04 	l.sw 4(r1),r3
     720:	d4 01 20 08 	l.sw 8(r1),r4
     724:	b4 60 00 10 	l.mfspr r3,r0,0x10
     728:	00 00 0f 67 	l.j 44c4 <or1k_exception_handler>
     72c:	b4 80 00 20 	l.mfspr r4,r0,0x20
	...
     800:	18 00 00 00 	l.movhi r0,0x0
     804:	a8 00 a7 94 	l.ori r0,r0,0xa794
     808:	84 00 00 00 	l.lwz r0,0(r0)
     80c:	9c 00 ff 00 	l.addi r0,r0,-256
     810:	d4 00 08 78 	l.sw 120(r0),r1
     814:	a8 20 00 00 	l.ori r1,r0,0x0
     818:	e0 00 00 05 	l.xor r0,r0,r0
     81c:	d4 01 18 04 	l.sw 4(r1),r3
     820:	d4 01 20 08 	l.sw 8(r1),r4
     824:	b4 60 00 10 	l.mfspr r3,r0,0x10
     828:	00 00 0f 27 	l.j 44c4 <or1k_exception_handler>
     82c:	b4 80 00 20 	l.mfspr r4,r0,0x20
	...
     900:	18 00 00 00 	l.movhi r0,0x0
     904:	a8 00 a7 94 	l.ori r0,r0,0xa794
     908:	84 00 00 00 	l.lwz r0,0(r0)
     90c:	9c 00 ff 00 	l.addi r0,r0,-256
     910:	d4 00 08 78 	l.sw 120(r0),r1
     914:	a8 20 00 00 	l.ori r1,r0,0x0
     918:	e0 00 00 05 	l.xor r0,r0,r0
     91c:	d4 01 18 04 	l.sw 4(r1),r3
     920:	d4 01 20 08 	l.sw 8(r1),r4
     924:	b4 60 00 10 	l.mfspr r3,r0,0x10
     928:	00 00 0e e7 	l.j 44c4 <or1k_exception_handler>
     92c:	b4 80 00 20 	l.mfspr r4,r0,0x20
	...
     a00:	18 00 00 00 	l.movhi r0,0x0
     a04:	a8 00 a7 94 	l.ori r0,r0,0xa794
     a08:	84 00 00 00 	l.lwz r0,0(r0)
     a0c:	9c 00 ff 00 	l.addi r0,r0,-256
     a10:	d4 00 08 78 	l.sw 120(r0),r1
     a14:	a8 20 00 00 	l.ori r1,r0,0x0
     a18:	e0 00 00 05 	l.xor r0,r0,r0
     a1c:	d4 01 18 04 	l.sw 4(r1),r3
     a20:	d4 01 20 08 	l.sw 8(r1),r4
     a24:	b4 60 00 10 	l.mfspr r3,r0,0x10
     a28:	00 00 0e a7 	l.j 44c4 <or1k_exception_handler>
     a2c:	b4 80 00 20 	l.mfspr r4,r0,0x20
	...
     b00:	18 00 00 00 	l.movhi r0,0x0
     b04:	a8 00 a7 94 	l.ori r0,r0,0xa794
     b08:	84 00 00 00 	l.lwz r0,0(r0)
     b0c:	9c 00 ff 00 	l.addi r0,r0,-256
     b10:	d4 00 08 78 	l.sw 120(r0),r1
     b14:	a8 20 00 00 	l.ori r1,r0,0x0
     b18:	e0 00 00 05 	l.xor r0,r0,r0
     b1c:	d4 01 18 04 	l.sw 4(r1),r3
     b20:	d4 01 20 08 	l.sw 8(r1),r4
     b24:	b4 60 00 10 	l.mfspr r3,r0,0x10
     b28:	00 00 0e 67 	l.j 44c4 <or1k_exception_handler>
     b2c:	b4 80 00 20 	l.mfspr r4,r0,0x20
	...
     c00:	18 00 00 00 	l.movhi r0,0x0
     c04:	a8 00 a7 94 	l.ori r0,r0,0xa794
     c08:	84 00 00 00 	l.lwz r0,0(r0)
     c0c:	9c 00 ff 00 	l.addi r0,r0,-256
     c10:	d4 00 08 78 	l.sw 120(r0),r1
     c14:	a8 20 00 00 	l.ori r1,r0,0x0
     c18:	e0 00 00 05 	l.xor r0,r0,r0
     c1c:	d4 01 18 04 	l.sw 4(r1),r3
     c20:	d4 01 20 08 	l.sw 8(r1),r4
     c24:	b4 60 00 10 	l.mfspr r3,r0,0x10
     c28:	00 00 0e 27 	l.j 44c4 <or1k_exception_handler>
     c2c:	b4 80 00 20 	l.mfspr r4,r0,0x20
	...
     d00:	18 00 00 00 	l.movhi r0,0x0
     d04:	a8 00 a7 94 	l.ori r0,r0,0xa794
     d08:	84 00 00 00 	l.lwz r0,0(r0)
     d0c:	9c 00 ff 00 	l.addi r0,r0,-256
     d10:	d4 00 08 78 	l.sw 120(r0),r1
     d14:	a8 20 00 00 	l.ori r1,r0,0x0
     d18:	e0 00 00 05 	l.xor r0,r0,r0
     d1c:	d4 01 18 04 	l.sw 4(r1),r3
     d20:	d4 01 20 08 	l.sw 8(r1),r4
     d24:	b4 60 00 10 	l.mfspr r3,r0,0x10
     d28:	00 00 0d e7 	l.j 44c4 <or1k_exception_handler>
     d2c:	b4 80 00 20 	l.mfspr r4,r0,0x20
	...
     e00:	18 00 00 00 	l.movhi r0,0x0
     e04:	a8 00 a7 94 	l.ori r0,r0,0xa794
     e08:	84 00 00 00 	l.lwz r0,0(r0)
     e0c:	9c 00 ff 00 	l.addi r0,r0,-256
     e10:	d4 00 08 78 	l.sw 120(r0),r1
     e14:	a8 20 00 00 	l.ori r1,r0,0x0
     e18:	e0 00 00 05 	l.xor r0,r0,r0
     e1c:	d4 01 18 04 	l.sw 4(r1),r3
     e20:	d4 01 20 08 	l.sw 8(r1),r4
     e24:	b4 60 00 10 	l.mfspr r3,r0,0x10
     e28:	00 00 0d a7 	l.j 44c4 <or1k_exception_handler>
     e2c:	b4 80 00 20 	l.mfspr r4,r0,0x20
	...
     f00:	18 00 00 00 	l.movhi r0,0x0
     f04:	a8 00 a7 94 	l.ori r0,r0,0xa794
     f08:	84 00 00 00 	l.lwz r0,0(r0)
     f0c:	9c 00 ff 00 	l.addi r0,r0,-256
     f10:	d4 00 08 78 	l.sw 120(r0),r1
     f14:	a8 20 00 00 	l.ori r1,r0,0x0
     f18:	e0 00 00 05 	l.xor r0,r0,r0
     f1c:	d4 01 18 04 	l.sw 4(r1),r3
     f20:	d4 01 20 08 	l.sw 8(r1),r4
     f24:	b4 60 00 10 	l.mfspr r3,r0,0x10
     f28:	00 00 0d 67 	l.j 44c4 <or1k_exception_handler>
     f2c:	b4 80 00 20 	l.mfspr r4,r0,0x20
	...
    1000:	18 00 00 00 	l.movhi r0,0x0
    1004:	a8 00 a7 94 	l.ori r0,r0,0xa794
    1008:	84 00 00 00 	l.lwz r0,0(r0)
    100c:	9c 00 ff 00 	l.addi r0,r0,-256
    1010:	d4 00 08 78 	l.sw 120(r0),r1
    1014:	a8 20 00 00 	l.ori r1,r0,0x0
    1018:	e0 00 00 05 	l.xor r0,r0,r0
    101c:	d4 01 18 04 	l.sw 4(r1),r3
    1020:	d4 01 20 08 	l.sw 8(r1),r4
    1024:	b4 60 00 10 	l.mfspr r3,r0,0x10
    1028:	00 00 0d 27 	l.j 44c4 <or1k_exception_handler>
    102c:	b4 80 00 20 	l.mfspr r4,r0,0x20
	...
    1100:	18 00 00 00 	l.movhi r0,0x0
    1104:	a8 00 a7 94 	l.ori r0,r0,0xa794
    1108:	84 00 00 00 	l.lwz r0,0(r0)
    110c:	9c 00 ff 00 	l.addi r0,r0,-256
    1110:	d4 00 08 78 	l.sw 120(r0),r1
    1114:	a8 20 00 00 	l.ori r1,r0,0x0
    1118:	e0 00 00 05 	l.xor r0,r0,r0
    111c:	d4 01 18 04 	l.sw 4(r1),r3
    1120:	d4 01 20 08 	l.sw 8(r1),r4
    1124:	b4 60 00 10 	l.mfspr r3,r0,0x10
    1128:	00 00 0c e7 	l.j 44c4 <or1k_exception_handler>
    112c:	b4 80 00 20 	l.mfspr r4,r0,0x20
	...
    1200:	18 00 00 00 	l.movhi r0,0x0
    1204:	a8 00 a7 94 	l.ori r0,r0,0xa794
    1208:	84 00 00 00 	l.lwz r0,0(r0)
    120c:	9c 00 ff 00 	l.addi r0,r0,-256
    1210:	d4 00 08 78 	l.sw 120(r0),r1
    1214:	a8 20 00 00 	l.ori r1,r0,0x0
    1218:	e0 00 00 05 	l.xor r0,r0,r0
    121c:	d4 01 18 04 	l.sw 4(r1),r3
    1220:	d4 01 20 08 	l.sw 8(r1),r4
    1224:	b4 60 00 10 	l.mfspr r3,r0,0x10
    1228:	00 00 0c a7 	l.j 44c4 <or1k_exception_handler>
    122c:	b4 80 00 20 	l.mfspr r4,r0,0x20
	...
    1300:	18 00 00 00 	l.movhi r0,0x0
    1304:	a8 00 a7 94 	l.ori r0,r0,0xa794
    1308:	84 00 00 00 	l.lwz r0,0(r0)
    130c:	9c 00 ff 00 	l.addi r0,r0,-256
    1310:	d4 00 08 78 	l.sw 120(r0),r1
    1314:	a8 20 00 00 	l.ori r1,r0,0x0
    1318:	e0 00 00 05 	l.xor r0,r0,r0
    131c:	d4 01 18 04 	l.sw 4(r1),r3
    1320:	d4 01 20 08 	l.sw 8(r1),r4
    1324:	b4 60 00 10 	l.mfspr r3,r0,0x10
    1328:	00 00 0c 67 	l.j 44c4 <or1k_exception_handler>
    132c:	b4 80 00 20 	l.mfspr r4,r0,0x20
	...
    1400:	18 00 00 00 	l.movhi r0,0x0
    1404:	a8 00 a7 94 	l.ori r0,r0,0xa794
    1408:	84 00 00 00 	l.lwz r0,0(r0)
    140c:	9c 00 ff 00 	l.addi r0,r0,-256
    1410:	d4 00 08 78 	l.sw 120(r0),r1
    1414:	a8 20 00 00 	l.ori r1,r0,0x0
    1418:	e0 00 00 05 	l.xor r0,r0,r0
    141c:	d4 01 18 04 	l.sw 4(r1),r3
    1420:	d4 01 20 08 	l.sw 8(r1),r4
    1424:	b4 60 00 10 	l.mfspr r3,r0,0x10
    1428:	00 00 0c 27 	l.j 44c4 <or1k_exception_handler>
    142c:	b4 80 00 20 	l.mfspr r4,r0,0x20
	...
    1500:	18 00 00 00 	l.movhi r0,0x0
    1504:	a8 00 a7 94 	l.ori r0,r0,0xa794
    1508:	84 00 00 00 	l.lwz r0,0(r0)
    150c:	9c 00 ff 00 	l.addi r0,r0,-256
    1510:	d4 00 08 78 	l.sw 120(r0),r1
    1514:	a8 20 00 00 	l.ori r1,r0,0x0
    1518:	e0 00 00 05 	l.xor r0,r0,r0
    151c:	d4 01 18 04 	l.sw 4(r1),r3
    1520:	d4 01 20 08 	l.sw 8(r1),r4
    1524:	b4 60 00 10 	l.mfspr r3,r0,0x10
    1528:	00 00 0b e7 	l.j 44c4 <or1k_exception_handler>
    152c:	b4 80 00 20 	l.mfspr r4,r0,0x20
	...
    1600:	18 00 00 00 	l.movhi r0,0x0
    1604:	a8 00 a7 94 	l.ori r0,r0,0xa794
    1608:	84 00 00 00 	l.lwz r0,0(r0)
    160c:	9c 00 ff 00 	l.addi r0,r0,-256
    1610:	d4 00 08 78 	l.sw 120(r0),r1
    1614:	a8 20 00 00 	l.ori r1,r0,0x0
    1618:	e0 00 00 05 	l.xor r0,r0,r0
    161c:	d4 01 18 04 	l.sw 4(r1),r3
    1620:	d4 01 20 08 	l.sw 8(r1),r4
    1624:	b4 60 00 10 	l.mfspr r3,r0,0x10
    1628:	00 00 0b a7 	l.j 44c4 <or1k_exception_handler>
    162c:	b4 80 00 20 	l.mfspr r4,r0,0x20
	...
    1700:	18 00 00 00 	l.movhi r0,0x0
    1704:	a8 00 a7 94 	l.ori r0,r0,0xa794
    1708:	84 00 00 00 	l.lwz r0,0(r0)
    170c:	9c 00 ff 00 	l.addi r0,r0,-256
    1710:	d4 00 08 78 	l.sw 120(r0),r1
    1714:	a8 20 00 00 	l.ori r1,r0,0x0
    1718:	e0 00 00 05 	l.xor r0,r0,r0
    171c:	d4 01 18 04 	l.sw 4(r1),r3
    1720:	d4 01 20 08 	l.sw 8(r1),r4
    1724:	b4 60 00 10 	l.mfspr r3,r0,0x10
    1728:	00 00 0b 67 	l.j 44c4 <or1k_exception_handler>
    172c:	b4 80 00 20 	l.mfspr r4,r0,0x20
	...
    1800:	18 00 00 00 	l.movhi r0,0x0
    1804:	a8 00 a7 94 	l.ori r0,r0,0xa794
    1808:	84 00 00 00 	l.lwz r0,0(r0)
    180c:	9c 00 ff 00 	l.addi r0,r0,-256
    1810:	d4 00 08 78 	l.sw 120(r0),r1
    1814:	a8 20 00 00 	l.ori r1,r0,0x0
    1818:	e0 00 00 05 	l.xor r0,r0,r0
    181c:	d4 01 18 04 	l.sw 4(r1),r3
    1820:	d4 01 20 08 	l.sw 8(r1),r4
    1824:	b4 60 00 10 	l.mfspr r3,r0,0x10
    1828:	00 00 0b 27 	l.j 44c4 <or1k_exception_handler>
    182c:	b4 80 00 20 	l.mfspr r4,r0,0x20
	...
    1900:	18 00 00 00 	l.movhi r0,0x0
    1904:	a8 00 a7 94 	l.ori r0,r0,0xa794
    1908:	84 00 00 00 	l.lwz r0,0(r0)
    190c:	9c 00 ff 00 	l.addi r0,r0,-256
    1910:	d4 00 08 78 	l.sw 120(r0),r1
    1914:	a8 20 00 00 	l.ori r1,r0,0x0
    1918:	e0 00 00 05 	l.xor r0,r0,r0
    191c:	d4 01 18 04 	l.sw 4(r1),r3
    1920:	d4 01 20 08 	l.sw 8(r1),r4
    1924:	b4 60 00 10 	l.mfspr r3,r0,0x10
    1928:	00 00 0a e7 	l.j 44c4 <or1k_exception_handler>
    192c:	b4 80 00 20 	l.mfspr r4,r0,0x20
	...
    1a00:	18 00 00 00 	l.movhi r0,0x0
    1a04:	a8 00 a7 94 	l.ori r0,r0,0xa794
    1a08:	84 00 00 00 	l.lwz r0,0(r0)
    1a0c:	9c 00 ff 00 	l.addi r0,r0,-256
    1a10:	d4 00 08 78 	l.sw 120(r0),r1
    1a14:	a8 20 00 00 	l.ori r1,r0,0x0
    1a18:	e0 00 00 05 	l.xor r0,r0,r0
    1a1c:	d4 01 18 04 	l.sw 4(r1),r3
    1a20:	d4 01 20 08 	l.sw 8(r1),r4
    1a24:	b4 60 00 10 	l.mfspr r3,r0,0x10
    1a28:	00 00 0a a7 	l.j 44c4 <or1k_exception_handler>
    1a2c:	b4 80 00 20 	l.mfspr r4,r0,0x20
	...
    1b00:	18 00 00 00 	l.movhi r0,0x0
    1b04:	a8 00 a7 94 	l.ori r0,r0,0xa794
    1b08:	84 00 00 00 	l.lwz r0,0(r0)
    1b0c:	9c 00 ff 00 	l.addi r0,r0,-256
    1b10:	d4 00 08 78 	l.sw 120(r0),r1
    1b14:	a8 20 00 00 	l.ori r1,r0,0x0
    1b18:	e0 00 00 05 	l.xor r0,r0,r0
    1b1c:	d4 01 18 04 	l.sw 4(r1),r3
    1b20:	d4 01 20 08 	l.sw 8(r1),r4
    1b24:	b4 60 00 10 	l.mfspr r3,r0,0x10
    1b28:	00 00 0a 67 	l.j 44c4 <or1k_exception_handler>
    1b2c:	b4 80 00 20 	l.mfspr r4,r0,0x20
	...
    1c00:	18 00 00 00 	l.movhi r0,0x0
    1c04:	a8 00 a7 94 	l.ori r0,r0,0xa794
    1c08:	84 00 00 00 	l.lwz r0,0(r0)
    1c0c:	9c 00 ff 00 	l.addi r0,r0,-256
    1c10:	d4 00 08 78 	l.sw 120(r0),r1
    1c14:	a8 20 00 00 	l.ori r1,r0,0x0
    1c18:	e0 00 00 05 	l.xor r0,r0,r0
    1c1c:	d4 01 18 04 	l.sw 4(r1),r3
    1c20:	d4 01 20 08 	l.sw 8(r1),r4
    1c24:	b4 60 00 10 	l.mfspr r3,r0,0x10
    1c28:	00 00 0a 27 	l.j 44c4 <or1k_exception_handler>
    1c2c:	b4 80 00 20 	l.mfspr r4,r0,0x20
	...
    1d00:	18 00 00 00 	l.movhi r0,0x0
    1d04:	a8 00 a7 94 	l.ori r0,r0,0xa794
    1d08:	84 00 00 00 	l.lwz r0,0(r0)
    1d0c:	9c 00 ff 00 	l.addi r0,r0,-256
    1d10:	d4 00 08 78 	l.sw 120(r0),r1
    1d14:	a8 20 00 00 	l.ori r1,r0,0x0
    1d18:	e0 00 00 05 	l.xor r0,r0,r0
    1d1c:	d4 01 18 04 	l.sw 4(r1),r3
    1d20:	d4 01 20 08 	l.sw 8(r1),r4
    1d24:	b4 60 00 10 	l.mfspr r3,r0,0x10
    1d28:	00 00 09 e7 	l.j 44c4 <or1k_exception_handler>
    1d2c:	b4 80 00 20 	l.mfspr r4,r0,0x20
	...
    1e00:	18 00 00 00 	l.movhi r0,0x0
    1e04:	a8 00 a7 94 	l.ori r0,r0,0xa794
    1e08:	84 00 00 00 	l.lwz r0,0(r0)
    1e0c:	9c 00 ff 00 	l.addi r0,r0,-256
    1e10:	d4 00 08 78 	l.sw 120(r0),r1
    1e14:	a8 20 00 00 	l.ori r1,r0,0x0
    1e18:	e0 00 00 05 	l.xor r0,r0,r0
    1e1c:	d4 01 18 04 	l.sw 4(r1),r3
    1e20:	d4 01 20 08 	l.sw 8(r1),r4
    1e24:	b4 60 00 10 	l.mfspr r3,r0,0x10
    1e28:	00 00 09 a7 	l.j 44c4 <or1k_exception_handler>
    1e2c:	b4 80 00 20 	l.mfspr r4,r0,0x20
	...
    1f00:	18 00 00 00 	l.movhi r0,0x0
    1f04:	a8 00 a7 94 	l.ori r0,r0,0xa794
    1f08:	84 00 00 00 	l.lwz r0,0(r0)
    1f0c:	9c 00 ff 00 	l.addi r0,r0,-256
    1f10:	d4 00 08 78 	l.sw 120(r0),r1
    1f14:	a8 20 00 00 	l.ori r1,r0,0x0
    1f18:	e0 00 00 05 	l.xor r0,r0,r0
    1f1c:	d4 01 18 04 	l.sw 4(r1),r3
    1f20:	d4 01 20 08 	l.sw 8(r1),r4
    1f24:	b4 60 00 10 	l.mfspr r3,r0,0x10
    1f28:	00 00 09 67 	l.j 44c4 <or1k_exception_handler>
    1f2c:	b4 80 00 20 	l.mfspr r4,r0,0x20
	...
    1ffc:	15 00 00 00 	l.nop 0x0

Disassembly of section .init:

00002000 <_init-0x4>:
    2000:	15 00 00 00 	l.nop 0x0

00002004 <_init>:
    2004:	9c 21 ff fc 	l.addi r1,r1,-4
    2008:	d4 01 48 00 	l.sw 0(r1),r9
    200c:	04 00 00 be 	l.jal 2304 <frame_dummy>
    2010:	15 00 00 00 	l.nop 0x0
    2014:	04 00 20 42 	l.jal a11c <__do_global_ctors_aux>
    2018:	15 00 00 00 	l.nop 0x0
    201c:	85 21 00 00 	l.lwz r9,0(r1)
    2020:	44 00 48 00 	l.jr r9
    2024:	9c 21 00 04 	l.addi r1,r1,4

Disassembly of section .text:

00002028 <_board_init_early>:
    2028:	44 00 48 00 	l.jr r9
    202c:	15 00 00 00 	l.nop 0x0

00002030 <_board_init_data>:
    2030:	44 00 48 00 	l.jr r9
    2034:	15 00 00 00 	l.nop 0x0

00002038 <_start>:
    2038:	07 ff ff fc 	l.jal 2028 <_board_init_early>
    203c:	15 00 00 00 	l.nop 0x0
    2040:	04 00 08 73 	l.jal 420c <or1k_cache_init>
    2044:	15 00 00 00 	l.nop 0x0
    2048:	07 ff ff fa 	l.jal 2030 <_board_init_data>
    204c:	15 00 00 00 	l.nop 0x0
    2050:	18 20 00 00 	l.movhi r1,0x0
    2054:	a8 21 a1 a8 	l.ori r1,r1,0xa1a8
    2058:	84 21 00 00 	l.lwz r1,0(r1)
    205c:	18 40 00 00 	l.movhi r2,0x0
    2060:	a8 42 a1 ac 	l.ori r2,r2,0xa1ac
    2064:	84 42 00 00 	l.lwz r2,0(r2)
    2068:	e0 21 10 00 	l.add r1,r1,r2
    206c:	18 60 00 00 	l.movhi r3,0x0
    2070:	a8 63 a7 94 	l.ori r3,r3,0xa794
    2074:	d4 03 08 00 	l.sw 0(r3),r1
    2078:	18 60 00 00 	l.movhi r3,0x0
    207c:	a8 63 a7 9c 	l.ori r3,r3,0xa79c
    2080:	84 63 00 00 	l.lwz r3,0(r3)
    2084:	e0 81 18 02 	l.sub r4,r1,r3
    2088:	18 a0 00 00 	l.movhi r5,0x0
    208c:	a8 a5 a7 98 	l.ori r5,r5,0xa798
    2090:	d4 05 20 00 	l.sw 0(r5),r4
    2094:	e0 20 20 04 	l.or r1,r0,r4
    2098:	e0 41 08 04 	l.or r2,r1,r1
    209c:	18 60 00 00 	l.movhi r3,0x0
    20a0:	a8 63 a7 88 	l.ori r3,r3,0xa788
    20a4:	d4 03 08 00 	l.sw 0(r3),r1
    20a8:	18 60 00 00 	l.movhi r3,0x0
    20ac:	a8 63 a7 90 	l.ori r3,r3,0xa790
    20b0:	84 63 00 00 	l.lwz r3,0(r3)
    20b4:	e0 81 18 02 	l.sub r4,r1,r3
    20b8:	18 a0 00 00 	l.movhi r5,0x0
    20bc:	a8 a5 a7 8c 	l.ori r5,r5,0xa78c
    20c0:	d4 05 20 00 	l.sw 0(r5),r4
    20c4:	18 60 00 08 	l.movhi r3,0x8
    20c8:	a8 63 00 00 	l.ori r3,r3,0x0
    20cc:	18 80 00 08 	l.movhi r4,0x8
    20d0:	a8 84 00 e0 	l.ori r4,r4,0xe0
    20d4:	d4 03 00 00 	l.sw 0(r3),r0
    20d8:	e4 83 20 00 	l.sfltu r3,r4
    20dc:	13 ff ff fe 	l.bf 20d4 <_start+0x9c>
    20e0:	9c 63 00 04 	l.addi r3,r3,4
    20e4:	04 00 07 d1 	l.jal 4028 <__impure_init>
    20e8:	15 00 00 00 	l.nop 0x0
    20ec:	07 ff ff c6 	l.jal 2004 <_init>
    20f0:	15 00 00 00 	l.nop 0x0
    20f4:	18 60 00 00 	l.movhi r3,0x0
    20f8:	04 00 07 43 	l.jal 3e04 <atexit>
    20fc:	a8 63 a1 8c 	l.ori r3,r3,0xa18c
    2100:	18 80 00 00 	l.movhi r4,0x0
    2104:	a8 84 a1 b4 	l.ori r4,r4,0xa1b4
    2108:	84 84 00 00 	l.lwz r4,0(r4)
    210c:	e4 24 00 00 	l.sfne r4,r0
    2110:	0c 00 00 04 	l.bnf 2120 <_start+0xe8>
    2114:	e0 60 00 04 	l.or r3,r0,r0
    2118:	04 00 02 33 	l.jal 29e4 <__uart_init>
    211c:	15 00 00 00 	l.nop 0x0
    2120:	04 00 1f b6 	l.jal 9ff8 <_board_init>
    2124:	15 00 00 00 	l.nop 0x0
    2128:	e0 60 00 04 	l.or r3,r0,r0
    212c:	e0 80 00 04 	l.or r4,r0,r0
    2130:	04 00 03 03 	l.jal 2d3c <main>
    2134:	e0 a0 00 04 	l.or r5,r0,r0
    2138:	04 00 07 8f 	l.jal 3f74 <exit>
    213c:	9c 6b 00 00 	l.addi r3,r11,0
    2140:	00 00 00 00 	l.j 2140 <_start+0x108>
    2144:	15 00 00 00 	l.nop 0x0

00002148 <deregister_tm_clones>:
    2148:	d7 e1 17 f8 	l.sw -8(r1),r2
    214c:	18 60 00 00 	l.movhi r3,0x0
    2150:	18 40 00 00 	l.movhi r2,0x0
    2154:	a8 63 b6 03 	l.ori r3,r3,0xb603
    2158:	a8 42 b6 00 	l.ori r2,r2,0xb600
    215c:	d7 e1 4f fc 	l.sw -4(r1),r9
    2160:	e0 63 10 02 	l.sub r3,r3,r2
    2164:	d7 e1 0f f4 	l.sw -12(r1),r1
    2168:	bc a3 00 06 	l.sfleui r3,6
    216c:	10 00 00 09 	l.bf 2190 <deregister_tm_clones+0x48>
    2170:	9c 21 ff f4 	l.addi r1,r1,-12
    2174:	18 80 00 00 	l.movhi r4,0x0
    2178:	a8 84 00 00 	l.ori r4,r4,0x0
    217c:	bc 04 00 00 	l.sfeqi r4,0
    2180:	10 00 00 04 	l.bf 2190 <deregister_tm_clones+0x48>
    2184:	15 00 00 00 	l.nop 0x0
    2188:	48 00 20 00 	l.jalr r4
    218c:	a8 62 00 00 	l.ori r3,r2,0x0
    2190:	9c 21 00 0c 	l.addi r1,r1,12
    2194:	85 21 ff fc 	l.lwz r9,-4(r1)
    2198:	84 21 ff f4 	l.lwz r1,-12(r1)
    219c:	44 00 48 00 	l.jr r9
    21a0:	84 41 ff f8 	l.lwz r2,-8(r1)

000021a4 <register_tm_clones>:
    21a4:	d7 e1 17 f8 	l.sw -8(r1),r2
    21a8:	18 60 00 00 	l.movhi r3,0x0
    21ac:	18 40 00 00 	l.movhi r2,0x0
    21b0:	a8 63 b6 00 	l.ori r3,r3,0xb600
    21b4:	a8 42 b6 00 	l.ori r2,r2,0xb600
    21b8:	d7 e1 4f fc 	l.sw -4(r1),r9
    21bc:	e0 63 10 02 	l.sub r3,r3,r2
    21c0:	d7 e1 0f f4 	l.sw -12(r1),r1
    21c4:	b8 63 00 82 	l.srai r3,r3,0x2
    21c8:	b8 83 00 5f 	l.srli r4,r3,0x1f
    21cc:	e0 84 18 00 	l.add r4,r4,r3
    21d0:	b8 84 00 81 	l.srai r4,r4,0x1
    21d4:	bc 04 00 00 	l.sfeqi r4,0
    21d8:	10 00 00 09 	l.bf 21fc <register_tm_clones+0x58>
    21dc:	9c 21 ff f4 	l.addi r1,r1,-12
    21e0:	18 a0 00 00 	l.movhi r5,0x0
    21e4:	a8 a5 00 00 	l.ori r5,r5,0x0
    21e8:	bc 05 00 00 	l.sfeqi r5,0
    21ec:	10 00 00 04 	l.bf 21fc <register_tm_clones+0x58>
    21f0:	15 00 00 00 	l.nop 0x0
    21f4:	48 00 28 00 	l.jalr r5
    21f8:	a8 62 00 00 	l.ori r3,r2,0x0
    21fc:	9c 21 00 0c 	l.addi r1,r1,12
    2200:	85 21 ff fc 	l.lwz r9,-4(r1)
    2204:	84 21 ff f4 	l.lwz r1,-12(r1)
    2208:	44 00 48 00 	l.jr r9
    220c:	84 41 ff f8 	l.lwz r2,-8(r1)

00002210 <__do_global_dtors_aux>:
    2210:	d7 e1 97 f8 	l.sw -8(r1),r18
    2214:	1a 40 00 08 	l.movhi r18,0x8
    2218:	d7 e1 17 f0 	l.sw -16(r1),r2
    221c:	aa 52 00 00 	l.ori r18,r18,0x0
    2220:	d7 e1 4f fc 	l.sw -4(r1),r9
    2224:	8c 52 00 00 	l.lbz r2,0(r18)
    2228:	d7 e1 0f ec 	l.sw -20(r1),r1
    222c:	d7 e1 77 f4 	l.sw -12(r1),r14
    2230:	bc 22 00 00 	l.sfnei r2,0
    2234:	10 00 00 26 	l.bf 22cc <__do_global_dtors_aux+0xbc>
    2238:	9c 21 ff ec 	l.addi r1,r1,-20
    223c:	19 c0 00 00 	l.movhi r14,0x0
    2240:	18 80 00 00 	l.movhi r4,0x0
    2244:	a9 ce a7 80 	l.ori r14,r14,0xa780
    2248:	a8 84 a7 7c 	l.ori r4,r4,0xa77c
    224c:	18 40 00 08 	l.movhi r2,0x8
    2250:	e1 ce 20 02 	l.sub r14,r14,r4
    2254:	a8 42 00 04 	l.ori r2,r2,0x4
    2258:	b9 ce 00 82 	l.srai r14,r14,0x2
    225c:	84 62 00 00 	l.lwz r3,0(r2)
    2260:	9d ce ff ff 	l.addi r14,r14,-1
    2264:	e4 83 70 00 	l.sfltu r3,r14
    2268:	0c 00 00 0e 	l.bnf 22a0 <__do_global_dtors_aux+0x90>
    226c:	9c 63 00 01 	l.addi r3,r3,1
    2270:	18 a0 00 00 	l.movhi r5,0x0
    2274:	b8 83 00 02 	l.slli r4,r3,0x2
    2278:	a8 a5 a7 7c 	l.ori r5,r5,0xa77c
    227c:	d4 02 18 00 	l.sw 0(r2),r3
    2280:	e0 64 28 00 	l.add r3,r4,r5
    2284:	84 63 00 00 	l.lwz r3,0(r3)
    2288:	48 00 18 00 	l.jalr r3
    228c:	15 00 00 00 	l.nop 0x0
    2290:	84 62 00 00 	l.lwz r3,0(r2)
    2294:	e4 83 70 00 	l.sfltu r3,r14
    2298:	13 ff ff f6 	l.bf 2270 <__do_global_dtors_aux+0x60>
    229c:	9c 63 00 01 	l.addi r3,r3,1
    22a0:	07 ff ff aa 	l.jal 2148 <deregister_tm_clones>
    22a4:	18 40 00 00 	l.movhi r2,0x0
    22a8:	a8 42 00 00 	l.ori r2,r2,0x0
    22ac:	bc 22 00 00 	l.sfnei r2,0
    22b0:	0c 00 00 06 	l.bnf 22c8 <__do_global_dtors_aux+0xb8>
    22b4:	9c 40 00 01 	l.addi r2,r0,1
    22b8:	18 60 00 00 	l.movhi r3,0x0
    22bc:	07 ff f7 51 	l.jal 0 <__reset-0x100>
    22c0:	a8 63 a7 70 	l.ori r3,r3,0xa770
    22c4:	9c 40 00 01 	l.addi r2,r0,1
    22c8:	d8 12 10 00 	l.sb 0(r18),r2
    22cc:	9c 21 00 14 	l.addi r1,r1,20
    22d0:	85 21 ff fc 	l.lwz r9,-4(r1)
    22d4:	84 21 ff ec 	l.lwz r1,-20(r1)
    22d8:	84 41 ff f0 	l.lwz r2,-16(r1)
    22dc:	85 c1 ff f4 	l.lwz r14,-12(r1)
    22e0:	44 00 48 00 	l.jr r9
    22e4:	86 41 ff f8 	l.lwz r18,-8(r1)

000022e8 <call___do_global_dtors_aux>:
    22e8:	d7 e1 4f fc 	l.sw -4(r1),r9
    22ec:	d7 e1 0f f8 	l.sw -8(r1),r1
    22f0:	9c 21 ff f8 	l.addi r1,r1,-8
    22f4:	9c 21 00 08 	l.addi r1,r1,8
    22f8:	85 21 ff fc 	l.lwz r9,-4(r1)
    22fc:	44 00 48 00 	l.jr r9
    2300:	84 21 ff f8 	l.lwz r1,-8(r1)

00002304 <frame_dummy>:
    2304:	18 60 00 00 	l.movhi r3,0x0
    2308:	d7 e1 4f fc 	l.sw -4(r1),r9
    230c:	a8 63 00 00 	l.ori r3,r3,0x0
    2310:	d7 e1 0f f8 	l.sw -8(r1),r1
    2314:	bc 03 00 00 	l.sfeqi r3,0
    2318:	10 00 00 07 	l.bf 2334 <frame_dummy+0x30>
    231c:	9c 21 ff f8 	l.addi r1,r1,-8
    2320:	18 60 00 00 	l.movhi r3,0x0
    2324:	18 80 00 08 	l.movhi r4,0x8
    2328:	a8 63 a7 70 	l.ori r3,r3,0xa770
    232c:	07 ff f7 35 	l.jal 0 <__reset-0x100>
    2330:	a8 84 00 08 	l.ori r4,r4,0x8
    2334:	18 60 00 00 	l.movhi r3,0x0
    2338:	a8 63 a7 84 	l.ori r3,r3,0xa784
    233c:	84 83 00 00 	l.lwz r4,0(r3)
    2340:	bc 04 00 00 	l.sfeqi r4,0
    2344:	0c 00 00 08 	l.bnf 2364 <frame_dummy+0x60>
    2348:	18 80 00 00 	l.movhi r4,0x0
    234c:	07 ff ff 96 	l.jal 21a4 <register_tm_clones>
    2350:	15 00 00 00 	l.nop 0x0
    2354:	9c 21 00 08 	l.addi r1,r1,8
    2358:	85 21 ff fc 	l.lwz r9,-4(r1)
    235c:	44 00 48 00 	l.jr r9
    2360:	84 21 ff f8 	l.lwz r1,-8(r1)
    2364:	a8 84 00 00 	l.ori r4,r4,0x0
    2368:	bc 04 00 00 	l.sfeqi r4,0
    236c:	13 ff ff f8 	l.bf 234c <frame_dummy+0x48>
    2370:	15 00 00 00 	l.nop 0x0
    2374:	48 00 20 00 	l.jalr r4
    2378:	15 00 00 00 	l.nop 0x0
    237c:	03 ff ff f4 	l.j 234c <frame_dummy+0x48>
    2380:	15 00 00 00 	l.nop 0x0

00002384 <call_frame_dummy>:
    2384:	d7 e1 4f fc 	l.sw -4(r1),r9
    2388:	d7 e1 0f f8 	l.sw -8(r1),r1
    238c:	9c 21 ff f8 	l.addi r1,r1,-8
    2390:	9c 21 00 08 	l.addi r1,r1,8
    2394:	85 21 ff fc 	l.lwz r9,-4(r1)
    2398:	44 00 48 00 	l.jr r9
    239c:	84 21 ff f8 	l.lwz r1,-8(r1)

000023a0 <ADC_SendData>:
#include "spi.h"

static void ADC_SendData(uint8_t ucRegister, uint16_t wData);

static void ADC_SendData(uint8_t ucRegister, uint16_t wData)
{
    23a0:	d7 e1 17 f8 	l.sw -8(r1),r2
    23a4:	9c 41 00 00 	l.addi r2,r1,0
    23a8:	d7 e1 4f fc 	l.sw -4(r1),r9
    23ac:	9c 21 ff ec 	l.addi r1,r1,-20
    23b0:	db e2 1f f0 	l.sb -16(r2),r3
    23b4:	a8 64 00 00 	l.ori r3,r4,0x0
    23b8:	df e2 1f ec 	l.sh -20(r2),r3
	uint16_t wBuf;
	wBuf = (ucRegister << 11) | (wData & 0x3FF);
    23bc:	8c 62 ff f0 	l.lbz r3,-16(r2)
    23c0:	b8 63 00 0b 	l.slli r3,r3,0xb
    23c4:	b8 63 00 10 	l.slli r3,r3,0x10
    23c8:	b8 83 00 90 	l.srai r4,r3,0x10
    23cc:	98 62 ff ec 	l.lhs r3,-20(r2)
    23d0:	a4 63 03 ff 	l.andi r3,r3,0x3ff
    23d4:	b8 63 00 10 	l.slli r3,r3,0x10
    23d8:	b8 63 00 90 	l.srai r3,r3,0x10
    23dc:	e0 64 18 04 	l.or r3,r4,r3
    23e0:	b8 63 00 10 	l.slli r3,r3,0x10
    23e4:	b8 63 00 90 	l.srai r3,r3,0x10
    23e8:	df e2 1f f6 	l.sh -10(r2),r3

	SPI_SetMode(1);
    23ec:	9c 60 00 01 	l.addi r3,r0,1
    23f0:	04 00 03 93 	l.jal 323c <SPI_SetMode>
    23f4:	15 00 00 00 	l.nop 0x0
	SPI_SetInterruptCount(1);
    23f8:	9c 60 00 01 	l.addi r3,r0,1
    23fc:	04 00 03 54 	l.jal 314c <SPI_SetInterruptCount>
    2400:	15 00 00 00 	l.nop 0x0
	SPI_ChipSelect(SPI_TARGET_ADC_WRITE);
    2404:	9c 60 00 04 	l.addi r3,r0,4
    2408:	04 00 02 86 	l.jal 2e20 <SPI_ChipSelect>
    240c:	15 00 00 00 	l.nop 0x0
	SPI_Write(wBuf>>8,0);
    2410:	94 62 ff f6 	l.lhz r3,-10(r2)
    2414:	b8 63 00 48 	l.srli r3,r3,0x8
    2418:	a4 63 ff ff 	l.andi r3,r3,0xffff
    241c:	a4 63 00 ff 	l.andi r3,r3,0xff
    2420:	9c 80 00 00 	l.addi r4,r0,0
    2424:	04 00 02 e7 	l.jal 2fc0 <SPI_Write>
    2428:	15 00 00 00 	l.nop 0x0
	SPI_Write(wBuf & 0xFF,0);
    242c:	94 62 ff f6 	l.lhz r3,-10(r2)
    2430:	a4 63 00 ff 	l.andi r3,r3,0xff
    2434:	9c 80 00 00 	l.addi r4,r0,0
    2438:	04 00 02 e2 	l.jal 2fc0 <SPI_Write>
    243c:	15 00 00 00 	l.nop 0x0
	SPI_WaitBusy();
    2440:	04 00 03 00 	l.jal 3040 <SPI_WaitBusy>
    2444:	15 00 00 00 	l.nop 0x0
	SPI_Read(0);
    2448:	9c 60 00 00 	l.addi r3,r0,0
    244c:	04 00 03 0b 	l.jal 3078 <SPI_Read>
    2450:	15 00 00 00 	l.nop 0x0
	SPI_Read(0);
    2454:	9c 60 00 00 	l.addi r3,r0,0
    2458:	04 00 03 08 	l.jal 3078 <SPI_Read>
    245c:	15 00 00 00 	l.nop 0x0
	SPI_ChipSelect(SPI_TARGET_NONE);
    2460:	9c 60 00 00 	l.addi r3,r0,0
    2464:	04 00 02 6f 	l.jal 2e20 <SPI_ChipSelect>
    2468:	15 00 00 00 	l.nop 0x0
}
    246c:	a8 22 00 00 	l.ori r1,r2,0x0
    2470:	84 41 ff f8 	l.lwz r2,-8(r1)
    2474:	85 21 ff fc 	l.lwz r9,-4(r1)
    2478:	44 00 48 00 	l.jr r9
    247c:	15 00 00 00 	l.nop 0x0

00002480 <ADC_SetFormat>:

void ADC_SetFormat(uint8_t ucBinary, uint8_t ucPattern)
{
    2480:	d7 e1 17 f8 	l.sw -8(r1),r2
    2484:	9c 41 00 00 	l.addi r2,r1,0
    2488:	d7 e1 4f fc 	l.sw -4(r1),r9
    248c:	9c 21 ff ec 	l.addi r1,r1,-20
    2490:	db e2 1f f0 	l.sb -16(r2),r3
    2494:	a8 64 00 00 	l.ori r3,r4,0x0
    2498:	db e2 1f ec 	l.sb -20(r2),r3
	uint16_t wData;

	wData = ucPattern << 5;	// Bits D7, D6, D5
    249c:	8c 62 ff ec 	l.lbz r3,-20(r2)
    24a0:	a4 63 ff ff 	l.andi r3,r3,0xffff
    24a4:	b8 63 00 05 	l.slli r3,r3,0x5
    24a8:	df e2 1f f6 	l.sh -10(r2),r3

	if (ucBinary)
    24ac:	8c 62 ff f0 	l.lbz r3,-16(r2)
    24b0:	bc 03 00 00 	l.sfeqi r3,0
    24b4:	10 00 00 05 	l.bf 24c8 <ADC_SetFormat+0x48>
    24b8:	15 00 00 00 	l.nop 0x0
		wData |= 0x200;		// Bit D9
    24bc:	94 62 ff f6 	l.lhz r3,-10(r2)
    24c0:	a8 63 02 00 	l.ori r3,r3,0x200
    24c4:	df e2 1f f6 	l.sh -10(r2),r3

	ADC_SendData(0x0A, wData);
    24c8:	94 82 ff f6 	l.lhz r4,-10(r2)
    24cc:	9c 60 00 0a 	l.addi r3,r0,10
    24d0:	07 ff ff b4 	l.jal 23a0 <ADC_SendData>
    24d4:	15 00 00 00 	l.nop 0x0
}
    24d8:	a8 22 00 00 	l.ori r1,r2,0x0
    24dc:	84 41 ff f8 	l.lwz r2,-8(r1)
    24e0:	85 21 ff fc 	l.lwz r9,-4(r1)
    24e4:	44 00 48 00 	l.jr r9
    24e8:	15 00 00 00 	l.nop 0x0

000024ec <CLK_SpiWrite32>:
static void CLK_SpiWrite32(uint32_t dwData, uint32_t dwAddr);
static uint32_t CLK_SpiRead32();


static void CLK_SpiWrite32(uint32_t dwData, uint32_t dwAddr)
{
    24ec:	d7 e1 17 f8 	l.sw -8(r1),r2
    24f0:	9c 41 00 00 	l.addi r2,r1,0
    24f4:	d7 e1 4f fc 	l.sw -4(r1),r9
    24f8:	9c 21 ff ec 	l.addi r1,r1,-20
    24fc:	d7 e2 1f f0 	l.sw -16(r2),r3
    2500:	d7 e2 27 ec 	l.sw -20(r2),r4
	uint8_t ucByte;

	// CLK IC receives data LSB first
	ucByte = (dwData<<4) | (dwAddr & 0x0F);
    2504:	84 62 ff f0 	l.lwz r3,-16(r2)
    2508:	a4 63 00 ff 	l.andi r3,r3,0xff
    250c:	b8 63 00 04 	l.slli r3,r3,0x4
    2510:	a4 83 00 ff 	l.andi r4,r3,0xff
    2514:	84 62 ff ec 	l.lwz r3,-20(r2)
    2518:	a4 63 00 ff 	l.andi r3,r3,0xff
    251c:	a4 63 00 0f 	l.andi r3,r3,0xf
    2520:	a4 63 00 ff 	l.andi r3,r3,0xff
    2524:	e0 64 18 04 	l.or r3,r4,r3
    2528:	db e2 1f f7 	l.sb -9(r2),r3
	SPI_Write(BitReverseTable256[ucByte],0);
    252c:	8c 62 ff f7 	l.lbz r3,-9(r2)
    2530:	18 80 00 00 	l.movhi r4,0x0
    2534:	a8 84 a1 c0 	l.ori r4,r4,0xa1c0
    2538:	e0 64 18 00 	l.add r3,r4,r3
    253c:	8c 63 00 00 	l.lbz r3,0(r3)
    2540:	9c 80 00 00 	l.addi r4,r0,0
    2544:	04 00 02 9f 	l.jal 2fc0 <SPI_Write>
    2548:	15 00 00 00 	l.nop 0x0
	ucByte = dwData>>4;
    254c:	84 62 ff f0 	l.lwz r3,-16(r2)
    2550:	b8 63 00 44 	l.srli r3,r3,0x4
    2554:	db e2 1f f7 	l.sb -9(r2),r3
	SPI_Write(BitReverseTable256[ucByte],0);
    2558:	8c 62 ff f7 	l.lbz r3,-9(r2)
    255c:	18 80 00 00 	l.movhi r4,0x0
    2560:	a8 84 a1 c0 	l.ori r4,r4,0xa1c0
    2564:	e0 64 18 00 	l.add r3,r4,r3
    2568:	8c 63 00 00 	l.lbz r3,0(r3)
    256c:	9c 80 00 00 	l.addi r4,r0,0
    2570:	04 00 02 94 	l.jal 2fc0 <SPI_Write>
    2574:	15 00 00 00 	l.nop 0x0
	ucByte = dwData>>12;
    2578:	84 62 ff f0 	l.lwz r3,-16(r2)
    257c:	b8 63 00 4c 	l.srli r3,r3,0xc
    2580:	db e2 1f f7 	l.sb -9(r2),r3
	SPI_Write(BitReverseTable256[ucByte],0);
    2584:	8c 62 ff f7 	l.lbz r3,-9(r2)
    2588:	18 80 00 00 	l.movhi r4,0x0
    258c:	a8 84 a1 c0 	l.ori r4,r4,0xa1c0
    2590:	e0 64 18 00 	l.add r3,r4,r3
    2594:	8c 63 00 00 	l.lbz r3,0(r3)
    2598:	9c 80 00 00 	l.addi r4,r0,0
    259c:	04 00 02 89 	l.jal 2fc0 <SPI_Write>
    25a0:	15 00 00 00 	l.nop 0x0
	ucByte = dwData>>20;
    25a4:	84 62 ff f0 	l.lwz r3,-16(r2)
    25a8:	b8 63 00 54 	l.srli r3,r3,0x14
    25ac:	db e2 1f f7 	l.sb -9(r2),r3
	SPI_Write(BitReverseTable256[ucByte],0);
    25b0:	8c 62 ff f7 	l.lbz r3,-9(r2)
    25b4:	18 80 00 00 	l.movhi r4,0x0
    25b8:	a8 84 a1 c0 	l.ori r4,r4,0xa1c0
    25bc:	e0 64 18 00 	l.add r3,r4,r3
    25c0:	8c 63 00 00 	l.lbz r3,0(r3)
    25c4:	9c 80 00 00 	l.addi r4,r0,0
    25c8:	04 00 02 7e 	l.jal 2fc0 <SPI_Write>
    25cc:	15 00 00 00 	l.nop 0x0
	SPI_WaitBusy();
    25d0:	04 00 02 9c 	l.jal 3040 <SPI_WaitBusy>
    25d4:	15 00 00 00 	l.nop 0x0
}
    25d8:	a8 22 00 00 	l.ori r1,r2,0x0
    25dc:	84 41 ff f8 	l.lwz r2,-8(r1)
    25e0:	85 21 ff fc 	l.lwz r9,-4(r1)
    25e4:	44 00 48 00 	l.jr r9
    25e8:	15 00 00 00 	l.nop 0x0

000025ec <CLK_SpiRead32>:

static uint32_t CLK_SpiRead32()
{
    25ec:	d7 e1 17 f8 	l.sw -8(r1),r2
    25f0:	9c 41 00 00 	l.addi r2,r1,0
    25f4:	d7 e1 4f fc 	l.sw -4(r1),r9
    25f8:	9c 21 ff f0 	l.addi r1,r1,-16
	uint8_t ucByte;
	uint32_t dwResponse;
	// CLK IC sends data LSB first
	SPI_Write(0,0);
    25fc:	9c 60 00 00 	l.addi r3,r0,0
    2600:	9c 80 00 00 	l.addi r4,r0,0
    2604:	04 00 02 6f 	l.jal 2fc0 <SPI_Write>
    2608:	15 00 00 00 	l.nop 0x0
	SPI_Write(0,0);
    260c:	9c 60 00 00 	l.addi r3,r0,0
    2610:	9c 80 00 00 	l.addi r4,r0,0
    2614:	04 00 02 6b 	l.jal 2fc0 <SPI_Write>
    2618:	15 00 00 00 	l.nop 0x0
	SPI_Write(0,0);
    261c:	9c 60 00 00 	l.addi r3,r0,0
    2620:	9c 80 00 00 	l.addi r4,r0,0
    2624:	04 00 02 67 	l.jal 2fc0 <SPI_Write>
    2628:	15 00 00 00 	l.nop 0x0
	SPI_Write(0,0);
    262c:	9c 60 00 00 	l.addi r3,r0,0
    2630:	9c 80 00 00 	l.addi r4,r0,0
    2634:	04 00 02 63 	l.jal 2fc0 <SPI_Write>
    2638:	15 00 00 00 	l.nop 0x0

	SPI_WaitBusy();
    263c:	04 00 02 81 	l.jal 3040 <SPI_WaitBusy>
    2640:	15 00 00 00 	l.nop 0x0

	SPI_Read(&ucByte);
    2644:	9c 62 ff f3 	l.addi r3,r2,-13
    2648:	04 00 02 8c 	l.jal 3078 <SPI_Read>
    264c:	15 00 00 00 	l.nop 0x0
	dwResponse = BitReverseTable256[ucByte];
    2650:	8c 62 ff f3 	l.lbz r3,-13(r2)
    2654:	a8 83 00 00 	l.ori r4,r3,0x0
    2658:	18 60 00 00 	l.movhi r3,0x0
    265c:	a8 63 a1 c0 	l.ori r3,r3,0xa1c0
    2660:	e0 63 20 00 	l.add r3,r3,r4
    2664:	8c 63 00 00 	l.lbz r3,0(r3)
    2668:	d7 e2 1f f4 	l.sw -12(r2),r3
	SPI_Read(&ucByte);
    266c:	9c 62 ff f3 	l.addi r3,r2,-13
    2670:	04 00 02 82 	l.jal 3078 <SPI_Read>
    2674:	15 00 00 00 	l.nop 0x0
	dwResponse |= ((uint32_t) BitReverseTable256[ucByte]) << 8;
    2678:	8c 62 ff f3 	l.lbz r3,-13(r2)
    267c:	a8 83 00 00 	l.ori r4,r3,0x0
    2680:	18 60 00 00 	l.movhi r3,0x0
    2684:	a8 63 a1 c0 	l.ori r3,r3,0xa1c0
    2688:	e0 63 20 00 	l.add r3,r3,r4
    268c:	8c 63 00 00 	l.lbz r3,0(r3)
    2690:	b8 63 00 08 	l.slli r3,r3,0x8
    2694:	84 82 ff f4 	l.lwz r4,-12(r2)
    2698:	e0 64 18 04 	l.or r3,r4,r3
    269c:	d7 e2 1f f4 	l.sw -12(r2),r3
	SPI_Read(&ucByte);
    26a0:	9c 62 ff f3 	l.addi r3,r2,-13
    26a4:	04 00 02 75 	l.jal 3078 <SPI_Read>
    26a8:	15 00 00 00 	l.nop 0x0
	dwResponse |= ((uint32_t) BitReverseTable256[ucByte]) << 16;
    26ac:	8c 62 ff f3 	l.lbz r3,-13(r2)
    26b0:	a8 83 00 00 	l.ori r4,r3,0x0
    26b4:	18 60 00 00 	l.movhi r3,0x0
    26b8:	a8 63 a1 c0 	l.ori r3,r3,0xa1c0
    26bc:	e0 63 20 00 	l.add r3,r3,r4
    26c0:	8c 63 00 00 	l.lbz r3,0(r3)
    26c4:	b8 63 00 10 	l.slli r3,r3,0x10
    26c8:	84 82 ff f4 	l.lwz r4,-12(r2)
    26cc:	e0 64 18 04 	l.or r3,r4,r3
    26d0:	d7 e2 1f f4 	l.sw -12(r2),r3
	SPI_Read(&ucByte);
    26d4:	9c 62 ff f3 	l.addi r3,r2,-13
    26d8:	04 00 02 68 	l.jal 3078 <SPI_Read>
    26dc:	15 00 00 00 	l.nop 0x0
	dwResponse |= ((uint32_t) BitReverseTable256[ucByte]) << 24;
    26e0:	8c 62 ff f3 	l.lbz r3,-13(r2)
    26e4:	a8 83 00 00 	l.ori r4,r3,0x0
    26e8:	18 60 00 00 	l.movhi r3,0x0
    26ec:	a8 63 a1 c0 	l.ori r3,r3,0xa1c0
    26f0:	e0 63 20 00 	l.add r3,r3,r4
    26f4:	8c 63 00 00 	l.lbz r3,0(r3)
    26f8:	b8 63 00 18 	l.slli r3,r3,0x18
    26fc:	84 82 ff f4 	l.lwz r4,-12(r2)
    2700:	e0 64 18 04 	l.or r3,r4,r3
    2704:	d7 e2 1f f4 	l.sw -12(r2),r3
	return dwResponse;
    2708:	84 62 ff f4 	l.lwz r3,-12(r2)
}
    270c:	a9 63 00 00 	l.ori r11,r3,0x0
    2710:	a8 22 00 00 	l.ori r1,r2,0x0
    2714:	84 41 ff f8 	l.lwz r2,-8(r1)
    2718:	85 21 ff fc 	l.lwz r9,-4(r1)
    271c:	44 00 48 00 	l.jr r9
    2720:	15 00 00 00 	l.nop 0x0

00002724 <CLK_ReadRegister>:

uint32_t CLK_ReadRegister(uint32_t dwRegAddr)
{
    2724:	d7 e1 17 f8 	l.sw -8(r1),r2
    2728:	9c 41 00 00 	l.addi r2,r1,0
    272c:	d7 e1 4f fc 	l.sw -4(r1),r9
    2730:	9c 21 ff f0 	l.addi r1,r1,-16
    2734:	d7 e2 1f f0 	l.sw -16(r2),r3
	uint32_t dwResponse;
	//while (SPI_Busy());

	SPI_SetMode(0);
    2738:	9c 60 00 00 	l.addi r3,r0,0
    273c:	04 00 02 c0 	l.jal 323c <SPI_SetMode>
    2740:	15 00 00 00 	l.nop 0x0
	SPI_SetInterruptCount(3);
    2744:	9c 60 00 03 	l.addi r3,r0,3
    2748:	04 00 02 81 	l.jal 314c <SPI_SetInterruptCount>
    274c:	15 00 00 00 	l.nop 0x0
	SPI_ChipSelect(SPI_TARGET_CLK);
    2750:	9c 60 00 06 	l.addi r3,r0,6
    2754:	04 00 01 b3 	l.jal 2e20 <SPI_ChipSelect>
    2758:	15 00 00 00 	l.nop 0x0
	// Send write command for register
	CLK_SpiWrite32(dwRegAddr,CLK_SPI_ADDR_READ);
    275c:	84 62 ff f0 	l.lwz r3,-16(r2)
    2760:	9c 80 00 0e 	l.addi r4,r0,14
    2764:	07 ff ff 62 	l.jal 24ec <CLK_SpiWrite32>
    2768:	15 00 00 00 	l.nop 0x0
	// Latch in command
	SPI_ChipSelect(SPI_TARGET_NONE);
    276c:	9c 60 00 00 	l.addi r3,r0,0
    2770:	04 00 01 ac 	l.jal 2e20 <SPI_ChipSelect>
    2774:	15 00 00 00 	l.nop 0x0
	SPI_ChipSelect(SPI_TARGET_CLK);
    2778:	9c 60 00 06 	l.addi r3,r0,6
    277c:	04 00 01 a9 	l.jal 2e20 <SPI_ChipSelect>
    2780:	15 00 00 00 	l.nop 0x0
	// Read Data
	dwResponse = CLK_SpiRead32();
    2784:	07 ff ff 9a 	l.jal 25ec <CLK_SpiRead32>
    2788:	15 00 00 00 	l.nop 0x0
    278c:	d7 e2 5f f4 	l.sw -12(r2),r11
	SPI_ChipSelect(SPI_TARGET_NONE);
    2790:	9c 60 00 00 	l.addi r3,r0,0
    2794:	04 00 01 a3 	l.jal 2e20 <SPI_ChipSelect>
    2798:	15 00 00 00 	l.nop 0x0
	return dwResponse;
    279c:	84 62 ff f4 	l.lwz r3,-12(r2)
}
    27a0:	a9 63 00 00 	l.ori r11,r3,0x0
    27a4:	a8 22 00 00 	l.ori r1,r2,0x0
    27a8:	84 41 ff f8 	l.lwz r2,-8(r1)
    27ac:	85 21 ff fc 	l.lwz r9,-4(r1)
    27b0:	44 00 48 00 	l.jr r9
    27b4:	15 00 00 00 	l.nop 0x0

000027b8 <CLK_WriteConfig>:


void CLK_WriteConfig()
{
    27b8:	d7 e1 17 f8 	l.sw -8(r1),r2
    27bc:	9c 41 00 00 	l.addi r2,r1,0
    27c0:	d7 e1 4f fc 	l.sw -4(r1),r9
    27c4:	9c 21 ff f0 	l.addi r1,r1,-16
	uint32_t dwReg;
	uint32_t dwNeedToWrite = 0;
    27c8:	9c 60 00 00 	l.addi r3,r0,0
    27cc:	d7 e2 1f f0 	l.sw -16(r2),r3

	if (SPI_GetMutex())
    27d0:	04 00 02 fe 	l.jal 33c8 <SPI_GetMutex>
    27d4:	15 00 00 00 	l.nop 0x0
    27d8:	a8 6b 00 00 	l.ori r3,r11,0x0
    27dc:	bc 03 00 00 	l.sfeqi r3,0
    27e0:	10 00 00 3c 	l.bf 28d0 <CLK_WriteConfig+0x118>
    27e4:	15 00 00 00 	l.nop 0x0
	{
		for (dwReg=0; dwReg <= 7; dwReg++)
    27e8:	9c 60 00 00 	l.addi r3,r0,0
    27ec:	d7 e2 1f f4 	l.sw -12(r2),r3
    27f0:	00 00 00 14 	l.j 2840 <CLK_WriteConfig+0x88>
    27f4:	15 00 00 00 	l.nop 0x0
		{
			if (CLK_ReadRegister(dwReg) != dwClkConfig[dwReg])
    27f8:	84 62 ff f4 	l.lwz r3,-12(r2)
    27fc:	07 ff ff ca 	l.jal 2724 <CLK_ReadRegister>
    2800:	15 00 00 00 	l.nop 0x0
    2804:	a8 ab 00 00 	l.ori r5,r11,0x0
    2808:	18 80 00 00 	l.movhi r4,0x0
    280c:	a8 84 a2 c0 	l.ori r4,r4,0xa2c0
    2810:	84 62 ff f4 	l.lwz r3,-12(r2)
    2814:	b8 63 00 02 	l.slli r3,r3,0x2
    2818:	e0 64 18 00 	l.add r3,r4,r3
    281c:	84 63 00 00 	l.lwz r3,0(r3)
    2820:	e4 05 18 00 	l.sfeq r5,r3
    2824:	10 00 00 04 	l.bf 2834 <CLK_WriteConfig+0x7c>
    2828:	15 00 00 00 	l.nop 0x0
				dwNeedToWrite = 1;
    282c:	9c 60 00 01 	l.addi r3,r0,1
    2830:	d7 e2 1f f0 	l.sw -16(r2),r3
	uint32_t dwReg;
	uint32_t dwNeedToWrite = 0;

	if (SPI_GetMutex())
	{
		for (dwReg=0; dwReg <= 7; dwReg++)
    2834:	84 62 ff f4 	l.lwz r3,-12(r2)
    2838:	9c 63 00 01 	l.addi r3,r3,1
    283c:	d7 e2 1f f4 	l.sw -12(r2),r3
    2840:	84 62 ff f4 	l.lwz r3,-12(r2)
    2844:	bc a3 00 07 	l.sfleui r3,7
    2848:	13 ff ff ec 	l.bf 27f8 <CLK_WriteConfig+0x40>
    284c:	15 00 00 00 	l.nop 0x0
		{
			if (CLK_ReadRegister(dwReg) != dwClkConfig[dwReg])
				dwNeedToWrite = 1;
		}

		if (dwNeedToWrite)
    2850:	84 62 ff f0 	l.lwz r3,-16(r2)
    2854:	bc 03 00 00 	l.sfeqi r3,0
    2858:	10 00 00 1c 	l.bf 28c8 <CLK_WriteConfig+0x110>
    285c:	15 00 00 00 	l.nop 0x0
		{
			// write configuration data
			for (dwReg = 0; dwReg <= 7; dwReg++)
    2860:	9c 60 00 00 	l.addi r3,r0,0
    2864:	d7 e2 1f f4 	l.sw -12(r2),r3
    2868:	00 00 00 14 	l.j 28b8 <CLK_WriteConfig+0x100>
    286c:	15 00 00 00 	l.nop 0x0
			{
				SPI_ChipSelect(SPI_TARGET_CLK);
    2870:	9c 60 00 06 	l.addi r3,r0,6
    2874:	04 00 01 6b 	l.jal 2e20 <SPI_ChipSelect>
    2878:	15 00 00 00 	l.nop 0x0
				CLK_SpiWrite32(dwClkConfig[dwReg], dwReg);
    287c:	18 80 00 00 	l.movhi r4,0x0
    2880:	a8 84 a2 c0 	l.ori r4,r4,0xa2c0
    2884:	84 62 ff f4 	l.lwz r3,-12(r2)
    2888:	b8 63 00 02 	l.slli r3,r3,0x2
    288c:	e0 64 18 00 	l.add r3,r4,r3
    2890:	84 63 00 00 	l.lwz r3,0(r3)
    2894:	84 82 ff f4 	l.lwz r4,-12(r2)
    2898:	07 ff ff 15 	l.jal 24ec <CLK_SpiWrite32>
    289c:	15 00 00 00 	l.nop 0x0
				SPI_ChipSelect(SPI_TARGET_NONE);
    28a0:	9c 60 00 00 	l.addi r3,r0,0
    28a4:	04 00 01 5f 	l.jal 2e20 <SPI_ChipSelect>
    28a8:	15 00 00 00 	l.nop 0x0
		}

		if (dwNeedToWrite)
		{
			// write configuration data
			for (dwReg = 0; dwReg <= 7; dwReg++)
    28ac:	84 62 ff f4 	l.lwz r3,-12(r2)
    28b0:	9c 63 00 01 	l.addi r3,r3,1
    28b4:	d7 e2 1f f4 	l.sw -12(r2),r3
    28b8:	84 62 ff f4 	l.lwz r3,-12(r2)
    28bc:	bc a3 00 07 	l.sfleui r3,7
    28c0:	13 ff ff ec 	l.bf 2870 <CLK_WriteConfig+0xb8>
    28c4:	15 00 00 00 	l.nop 0x0
			SPI_ChipSelect(SPI_TARGET_CLK);
			CLK_SpiWrite32(0x000001,0xF); // send unlock command
			SPI_ChipSelect(SPI_TARGET_NONE);*/
		}

		SPI_ReleaseMutex();
    28c8:	04 00 02 e1 	l.jal 344c <SPI_ReleaseMutex>
    28cc:	15 00 00 00 	l.nop 0x0
	}
}
    28d0:	a8 22 00 00 	l.ori r1,r2,0x0
    28d4:	84 41 ff f8 	l.lwz r2,-8(r1)
    28d8:	85 21 ff fc 	l.lwz r9,-4(r1)
    28dc:	44 00 48 00 	l.jr r9
    28e0:	15 00 00 00 	l.nop 0x0

000028e4 <DEBUG_LEDCallback>:

static unsigned int dwBlinkCnt;
static unsigned int dwDebugTimer;

void DEBUG_LEDCallback()
{
    28e4:	d7 e1 17 f8 	l.sw -8(r1),r2
    28e8:	9c 41 00 00 	l.addi r2,r1,0
    28ec:	d7 e1 4f fc 	l.sw -4(r1),r9
    28f0:	9c 21 ff f8 	l.addi r1,r1,-8
	*ATLYS_GPIO_DATA_PTR ^= ATLYS_GPIO_LED1;
    28f4:	18 60 91 00 	l.movhi r3,0x9100
    28f8:	18 80 91 00 	l.movhi r4,0x9100
    28fc:	84 84 00 00 	l.lwz r4,0(r4)
    2900:	18 a0 00 02 	l.movhi r5,0x2
    2904:	e0 84 28 05 	l.xor r4,r4,r5
    2908:	d4 03 20 00 	l.sw 0(r3),r4
	if (--dwBlinkCnt == 0)
    290c:	18 60 00 08 	l.movhi r3,0x8
    2910:	a8 63 00 20 	l.ori r3,r3,0x20
    2914:	84 63 00 00 	l.lwz r3,0(r3)
    2918:	9c 83 ff ff 	l.addi r4,r3,-1
    291c:	18 60 00 08 	l.movhi r3,0x8
    2920:	a8 63 00 20 	l.ori r3,r3,0x20
    2924:	d4 03 20 00 	l.sw 0(r3),r4
    2928:	18 60 00 08 	l.movhi r3,0x8
    292c:	a8 63 00 20 	l.ori r3,r3,0x20
    2930:	84 63 00 00 	l.lwz r3,0(r3)
    2934:	bc 23 00 00 	l.sfnei r3,0
    2938:	10 00 00 0e 	l.bf 2970 <DEBUG_LEDCallback+0x8c>
    293c:	15 00 00 00 	l.nop 0x0
	{
		*ATLYS_GPIO_DATA_PTR &= ~ATLYS_GPIO_LED1;
    2940:	18 60 91 00 	l.movhi r3,0x9100
    2944:	18 80 91 00 	l.movhi r4,0x9100
    2948:	84 84 00 00 	l.lwz r4,0(r4)
    294c:	18 a0 ff fd 	l.movhi r5,0xfffd
    2950:	a8 a5 ff ff 	l.ori r5,r5,0xffff
    2954:	e0 84 28 03 	l.and r4,r4,r5
    2958:	d4 03 20 00 	l.sw 0(r3),r4
		TIMER_Stop(dwDebugTimer);
    295c:	18 60 00 08 	l.movhi r3,0x8
    2960:	a8 63 00 24 	l.ori r3,r3,0x24
    2964:	84 63 00 00 	l.lwz r3,0(r3)
    2968:	04 00 04 65 	l.jal 3afc <TIMER_Stop>
    296c:	15 00 00 00 	l.nop 0x0
	}
}
    2970:	a8 22 00 00 	l.ori r1,r2,0x0
    2974:	84 41 ff f8 	l.lwz r2,-8(r1)
    2978:	85 21 ff fc 	l.lwz r9,-4(r1)
    297c:	44 00 48 00 	l.jr r9
    2980:	15 00 00 00 	l.nop 0x0

00002984 <DEBUG_TriggerLED>:

void DEBUG_TriggerLED()
{
    2984:	d7 e1 17 f8 	l.sw -8(r1),r2
    2988:	9c 41 00 00 	l.addi r2,r1,0
    298c:	d7 e1 4f fc 	l.sw -4(r1),r9
    2990:	9c 21 ff f8 	l.addi r1,r1,-8
	*ATLYS_GPIO_DATA_PTR |= ATLYS_GPIO_LED1;
    2994:	18 60 91 00 	l.movhi r3,0x9100
    2998:	18 80 91 00 	l.movhi r4,0x9100
    299c:	84 84 00 00 	l.lwz r4,0(r4)
    29a0:	18 a0 00 02 	l.movhi r5,0x2
    29a4:	e0 84 28 04 	l.or r4,r4,r5
    29a8:	d4 03 20 00 	l.sw 0(r3),r4
	dwBlinkCnt = 5;
    29ac:	18 60 00 08 	l.movhi r3,0x8
    29b0:	a8 63 00 20 	l.ori r3,r3,0x20
    29b4:	9c 80 00 05 	l.addi r4,r0,5
    29b8:	d4 03 20 00 	l.sw 0(r3),r4
	TIMER_Start(dwDebugTimer);
    29bc:	18 60 00 08 	l.movhi r3,0x8
    29c0:	a8 63 00 24 	l.ori r3,r3,0x24
    29c4:	84 63 00 00 	l.lwz r3,0(r3)
    29c8:	04 00 04 7f 	l.jal 3bc4 <TIMER_Start>
    29cc:	15 00 00 00 	l.nop 0x0
}
    29d0:	a8 22 00 00 	l.ori r1,r2,0x0
    29d4:	84 41 ff f8 	l.lwz r2,-8(r1)
    29d8:	85 21 ff fc 	l.lwz r9,-4(r1)
    29dc:	44 00 48 00 	l.jr r9
    29e0:	15 00 00 00 	l.nop 0x0

000029e4 <__uart_init>:
/*!Initialize the UART
 * called by crt0                                                             */
/* -------------------------------------------------------------------------- */
void
__uart_init ()
{
    29e4:	d7 e1 17 f8 	l.sw -8(r1),r2
    29e8:	9c 41 00 00 	l.addi r2,r1,0
    29ec:	d7 e1 4f fc 	l.sw -4(r1),r9
    29f0:	9c 21 ff f8 	l.addi r1,r1,-8
	dwDebugTimer = TIMER_AddHandler(DEBUG_LEDCallback, 100, 100, 0);
    29f4:	18 60 00 00 	l.movhi r3,0x0
    29f8:	a8 63 28 e4 	l.ori r3,r3,0x28e4
    29fc:	9c 80 00 64 	l.addi r4,r0,100
    2a00:	9c a0 00 64 	l.addi r5,r0,100
    2a04:	9c c0 00 00 	l.addi r6,r0,0
    2a08:	04 00 03 6b 	l.jal 37b4 <TIMER_AddHandler>
    2a0c:	15 00 00 00 	l.nop 0x0
    2a10:	a8 6b 00 00 	l.ori r3,r11,0x0
    2a14:	a8 83 00 00 	l.ori r4,r3,0x0
    2a18:	18 60 00 08 	l.movhi r3,0x8
    2a1c:	a8 63 00 24 	l.ori r3,r3,0x24
    2a20:	d4 03 20 00 	l.sw 0(r3),r4
}	/* __uart_init () */
    2a24:	a8 22 00 00 	l.ori r1,r2,0x0
    2a28:	84 41 ff f8 	l.lwz r2,-8(r1)
    2a2c:	85 21 ff fc 	l.lwz r9,-4(r1)
    2a30:	44 00 48 00 	l.jr r9
    2a34:	15 00 00 00 	l.nop 0x0

00002a38 <__uart_putc>:
   called by stdio
   @param[in] c  The character to output				                      */
/* -------------------------------------------------------------------------- */
void
__uart_putc (char  c)
{
    2a38:	d7 e1 17 fc 	l.sw -4(r1),r2
    2a3c:	9c 41 00 00 	l.addi r2,r1,0
    2a40:	9c 21 ff f4 	l.addi r1,r1,-12
    2a44:	db e2 1f f4 	l.sb -12(r2),r3
	unsigned int dwRetry;
	for (dwRetry = 10; dwRetry && (*ATLYS_UART_STATUS_PTR & ATLYS_UART_TX_FULL);dwRetry--);
    2a48:	9c 60 00 0a 	l.addi r3,r0,10
    2a4c:	d7 e2 1f f8 	l.sw -8(r2),r3
    2a50:	00 00 00 05 	l.j 2a64 <__uart_putc+0x2c>
    2a54:	15 00 00 00 	l.nop 0x0
    2a58:	84 62 ff f8 	l.lwz r3,-8(r2)
    2a5c:	9c 63 ff ff 	l.addi r3,r3,-1
    2a60:	d7 e2 1f f8 	l.sw -8(r2),r3
    2a64:	84 62 ff f8 	l.lwz r3,-8(r2)
    2a68:	bc 03 00 00 	l.sfeqi r3,0
    2a6c:	10 00 00 09 	l.bf 2a90 <__uart_putc+0x58>
    2a70:	15 00 00 00 	l.nop 0x0
    2a74:	18 60 90 00 	l.movhi r3,0x9000
    2a78:	a8 63 00 01 	l.ori r3,r3,0x1
    2a7c:	8c 63 00 00 	l.lbz r3,0(r3)
    2a80:	a4 63 00 01 	l.andi r3,r3,0x1
    2a84:	bc 23 00 00 	l.sfnei r3,0
    2a88:	13 ff ff f4 	l.bf 2a58 <__uart_putc+0x20>
    2a8c:	15 00 00 00 	l.nop 0x0
	if (dwRetry)
    2a90:	84 62 ff f8 	l.lwz r3,-8(r2)
    2a94:	bc 03 00 00 	l.sfeqi r3,0
    2a98:	10 00 00 05 	l.bf 2aac <__uart_putc+0x74>
    2a9c:	15 00 00 00 	l.nop 0x0
		*ATLYS_UART_DATA_PTR = c;
    2aa0:	18 60 90 00 	l.movhi r3,0x9000
    2aa4:	8c 82 ff f4 	l.lbz r4,-12(r2)
    2aa8:	d8 03 20 00 	l.sb 0(r3),r4
}
    2aac:	a8 22 00 00 	l.ori r1,r2,0x0
    2ab0:	84 41 ff fc 	l.lwz r2,-4(r1)
    2ab4:	44 00 48 00 	l.jr r9
    2ab8:	15 00 00 00 	l.nop 0x0

00002abc <__uart_getc>:
   called by stdio
   @return  The character read.                                               */
/* -------------------------------------------------------------------------- */
char
__uart_getc ()
{
    2abc:	d7 e1 17 fc 	l.sw -4(r1),r2
    2ac0:	9c 41 00 00 	l.addi r2,r1,0
    2ac4:	9c 21 ff fc 	l.addi r1,r1,-4
	/* Wait until a char is available, then get it. */
	while (*ATLYS_UART_STATUS_PTR & ATLYS_UART_RX_EMPTY);
    2ac8:	15 00 00 00 	l.nop 0x0
    2acc:	18 60 90 00 	l.movhi r3,0x9000
    2ad0:	a8 63 00 01 	l.ori r3,r3,0x1
    2ad4:	8c 63 00 00 	l.lbz r3,0(r3)
    2ad8:	a4 63 00 08 	l.andi r3,r3,0x8
    2adc:	bc 23 00 00 	l.sfnei r3,0
    2ae0:	13 ff ff fb 	l.bf 2acc <__uart_getc+0x10>
    2ae4:	15 00 00 00 	l.nop 0x0
	return *ATLYS_UART_DATA_PTR;
    2ae8:	18 60 90 00 	l.movhi r3,0x9000
    2aec:	8c 63 00 00 	l.lbz r3,0(r3)
    2af0:	b8 63 00 18 	l.slli r3,r3,0x18
    2af4:	b8 63 00 98 	l.srai r3,r3,0x18
}
    2af8:	a9 63 00 00 	l.ori r11,r3,0x0
    2afc:	a8 22 00 00 	l.ori r1,r2,0x0
    2b00:	84 41 ff fc 	l.lwz r2,-4(r1)
    2b04:	44 00 48 00 	l.jr r9
    2b08:	15 00 00 00 	l.nop 0x0

00002b0c <FPGA_UpdateReg>:
#include "spi.h"

static uint16_t wReg;

static void FPGA_UpdateReg()
{
    2b0c:	d7 e1 17 f8 	l.sw -8(r1),r2
    2b10:	9c 41 00 00 	l.addi r2,r1,0
    2b14:	d7 e1 4f fc 	l.sw -4(r1),r9
    2b18:	9c 21 ff f8 	l.addi r1,r1,-8
	if (SPI_GetMutex())
    2b1c:	04 00 02 2b 	l.jal 33c8 <SPI_GetMutex>
    2b20:	15 00 00 00 	l.nop 0x0
    2b24:	a8 6b 00 00 	l.ori r3,r11,0x0
    2b28:	bc 03 00 00 	l.sfeqi r3,0
    2b2c:	10 00 00 28 	l.bf 2bcc <FPGA_UpdateReg+0xc0>
    2b30:	15 00 00 00 	l.nop 0x0
	{
		SPI_SetMode(0);
    2b34:	9c 60 00 00 	l.addi r3,r0,0
    2b38:	04 00 01 c1 	l.jal 323c <SPI_SetMode>
    2b3c:	15 00 00 00 	l.nop 0x0
		SPI_SetInterruptCount(1);
    2b40:	9c 60 00 01 	l.addi r3,r0,1
    2b44:	04 00 01 82 	l.jal 314c <SPI_SetInterruptCount>
    2b48:	15 00 00 00 	l.nop 0x0
		SPI_ChipSelect(SPI_TARGET_FPGA);
    2b4c:	9c 60 00 01 	l.addi r3,r0,1
    2b50:	04 00 00 b4 	l.jal 2e20 <SPI_ChipSelect>
    2b54:	15 00 00 00 	l.nop 0x0
		SPI_Write(wReg>>8,0);
    2b58:	18 60 00 08 	l.movhi r3,0x8
    2b5c:	a8 63 00 28 	l.ori r3,r3,0x28
    2b60:	94 63 00 00 	l.lhz r3,0(r3)
    2b64:	b8 63 00 48 	l.srli r3,r3,0x8
    2b68:	a4 63 ff ff 	l.andi r3,r3,0xffff
    2b6c:	a4 63 00 ff 	l.andi r3,r3,0xff
    2b70:	9c 80 00 00 	l.addi r4,r0,0
    2b74:	04 00 01 13 	l.jal 2fc0 <SPI_Write>
    2b78:	15 00 00 00 	l.nop 0x0
		SPI_Write(wReg & 0xFF,0);
    2b7c:	18 60 00 08 	l.movhi r3,0x8
    2b80:	a8 63 00 28 	l.ori r3,r3,0x28
    2b84:	94 63 00 00 	l.lhz r3,0(r3)
    2b88:	a4 63 00 ff 	l.andi r3,r3,0xff
    2b8c:	9c 80 00 00 	l.addi r4,r0,0
    2b90:	04 00 01 0c 	l.jal 2fc0 <SPI_Write>
    2b94:	15 00 00 00 	l.nop 0x0
		SPI_WaitBusy();
    2b98:	04 00 01 2a 	l.jal 3040 <SPI_WaitBusy>
    2b9c:	15 00 00 00 	l.nop 0x0
		SPI_Read(0);
    2ba0:	9c 60 00 00 	l.addi r3,r0,0
    2ba4:	04 00 01 35 	l.jal 3078 <SPI_Read>
    2ba8:	15 00 00 00 	l.nop 0x0
		SPI_Read(0);
    2bac:	9c 60 00 00 	l.addi r3,r0,0
    2bb0:	04 00 01 32 	l.jal 3078 <SPI_Read>
    2bb4:	15 00 00 00 	l.nop 0x0
		SPI_ChipSelect(SPI_TARGET_NONE);
    2bb8:	9c 60 00 00 	l.addi r3,r0,0
    2bbc:	04 00 00 99 	l.jal 2e20 <SPI_ChipSelect>
    2bc0:	15 00 00 00 	l.nop 0x0
		SPI_ReleaseMutex();
    2bc4:	04 00 02 22 	l.jal 344c <SPI_ReleaseMutex>
    2bc8:	15 00 00 00 	l.nop 0x0
	}
}
    2bcc:	a8 22 00 00 	l.ori r1,r2,0x0
    2bd0:	84 41 ff f8 	l.lwz r2,-8(r1)
    2bd4:	85 21 ff fc 	l.lwz r9,-4(r1)
    2bd8:	44 00 48 00 	l.jr r9
    2bdc:	15 00 00 00 	l.nop 0x0

00002be0 <FPGA_SetBits>:

void FPGA_SetBits(uint16_t wMask)
{
    2be0:	d7 e1 17 f8 	l.sw -8(r1),r2
    2be4:	9c 41 00 00 	l.addi r2,r1,0
    2be8:	d7 e1 4f fc 	l.sw -4(r1),r9
    2bec:	9c 21 ff f4 	l.addi r1,r1,-12
    2bf0:	df e2 1f f4 	l.sh -12(r2),r3
	wReg |= wMask;
    2bf4:	18 60 00 08 	l.movhi r3,0x8
    2bf8:	a8 63 00 28 	l.ori r3,r3,0x28
    2bfc:	94 83 00 00 	l.lhz r4,0(r3)
    2c00:	94 62 ff f4 	l.lhz r3,-12(r2)
    2c04:	e0 64 18 04 	l.or r3,r4,r3
    2c08:	a4 83 ff ff 	l.andi r4,r3,0xffff
    2c0c:	18 60 00 08 	l.movhi r3,0x8
    2c10:	a8 63 00 28 	l.ori r3,r3,0x28
    2c14:	dc 03 20 00 	l.sh 0(r3),r4
	FPGA_UpdateReg();
    2c18:	07 ff ff bd 	l.jal 2b0c <FPGA_UpdateReg>
    2c1c:	15 00 00 00 	l.nop 0x0
}
    2c20:	a8 22 00 00 	l.ori r1,r2,0x0
    2c24:	84 41 ff f8 	l.lwz r2,-8(r1)
    2c28:	85 21 ff fc 	l.lwz r9,-4(r1)
    2c2c:	44 00 48 00 	l.jr r9
    2c30:	15 00 00 00 	l.nop 0x0

00002c34 <FPGA_ClearBits>:

void FPGA_ClearBits(uint16_t wMask)
{
    2c34:	d7 e1 17 f8 	l.sw -8(r1),r2
    2c38:	9c 41 00 00 	l.addi r2,r1,0
    2c3c:	d7 e1 4f fc 	l.sw -4(r1),r9
    2c40:	9c 21 ff f4 	l.addi r1,r1,-12
    2c44:	df e2 1f f4 	l.sh -12(r2),r3
	wReg &= ~wMask;
    2c48:	98 62 ff f4 	l.lhs r3,-12(r2)
    2c4c:	ac 63 ff ff 	l.xori r3,r3,-1
    2c50:	b8 63 00 10 	l.slli r3,r3,0x10
    2c54:	b8 83 00 90 	l.srai r4,r3,0x10
    2c58:	18 60 00 08 	l.movhi r3,0x8
    2c5c:	a8 63 00 28 	l.ori r3,r3,0x28
    2c60:	94 63 00 00 	l.lhz r3,0(r3)
    2c64:	b8 63 00 10 	l.slli r3,r3,0x10
    2c68:	b8 63 00 90 	l.srai r3,r3,0x10
    2c6c:	e0 64 18 03 	l.and r3,r4,r3
    2c70:	b8 63 00 10 	l.slli r3,r3,0x10
    2c74:	b8 63 00 90 	l.srai r3,r3,0x10
    2c78:	a4 83 ff ff 	l.andi r4,r3,0xffff
    2c7c:	18 60 00 08 	l.movhi r3,0x8
    2c80:	a8 63 00 28 	l.ori r3,r3,0x28
    2c84:	dc 03 20 00 	l.sh 0(r3),r4
	FPGA_UpdateReg();
    2c88:	07 ff ff a1 	l.jal 2b0c <FPGA_UpdateReg>
    2c8c:	15 00 00 00 	l.nop 0x0
}
    2c90:	a8 22 00 00 	l.ori r1,r2,0x0
    2c94:	84 41 ff f8 	l.lwz r2,-8(r1)
    2c98:	85 21 ff fc 	l.lwz r9,-4(r1)
    2c9c:	44 00 48 00 	l.jr r9
    2ca0:	15 00 00 00 	l.nop 0x0

00002ca4 <blink>:
unsigned int dwTest;

extern or1k_exception_handler_fptr or1k_interrupt_handler;

void blink()
{
    2ca4:	d7 e1 17 fc 	l.sw -4(r1),r2
    2ca8:	9c 41 00 00 	l.addi r2,r1,0
    2cac:	9c 21 ff fc 	l.addi r1,r1,-4
	// software interrupt for LED heartbeat
	*ATLYS_GPIO_DATA_PTR ^= ATLYS_GPIO_LED0;
    2cb0:	18 60 91 00 	l.movhi r3,0x9100
    2cb4:	18 80 91 00 	l.movhi r4,0x9100
    2cb8:	84 84 00 00 	l.lwz r4,0(r4)
    2cbc:	18 a0 00 01 	l.movhi r5,0x1
    2cc0:	e0 84 28 05 	l.xor r4,r4,r5
    2cc4:	d4 03 20 00 	l.sw 0(r3),r4
}
    2cc8:	a8 22 00 00 	l.ori r1,r2,0x0
    2ccc:	84 41 ff fc 	l.lwz r2,-4(r1)
    2cd0:	44 00 48 00 	l.jr r9
    2cd4:	15 00 00 00 	l.nop 0x0

00002cd8 <init>:

static void init()
{
    2cd8:	d7 e1 17 f8 	l.sw -8(r1),r2
    2cdc:	9c 41 00 00 	l.addi r2,r1,0
    2ce0:	d7 e1 4f fc 	l.sw -4(r1),r9
    2ce4:	9c 21 ff f8 	l.addi r1,r1,-8
	// GPIO
	*ATLYS_GPIO_DIR_PTR = 0xFFFF0000;
    2ce8:	18 60 91 00 	l.movhi r3,0x9100
    2cec:	a8 63 00 04 	l.ori r3,r3,0x4
    2cf0:	18 80 ff ff 	l.movhi r4,0xffff
    2cf4:	d4 03 20 00 	l.sw 0(r3),r4
	*ATLYS_GPIO_DATA_PTR = ATLYS_GPIO_LED6;
    2cf8:	18 60 91 00 	l.movhi r3,0x9100
    2cfc:	18 80 00 40 	l.movhi r4,0x40
    2d00:	d4 03 20 00 	l.sw 0(r3),r4
	// enable interrupt exception
	// TODO: there ought to be a library call for that
	or1k_exception_handler_add(0x8, (or1k_exception_handler_fptr)&or1k_interrupt_handler);
    2d04:	18 80 00 00 	l.movhi r4,0x0
    2d08:	a8 84 43 ac 	l.ori r4,r4,0x43ac
    2d0c:	9c 60 00 08 	l.addi r3,r0,8
    2d10:	04 00 06 46 	l.jal 4628 <or1k_exception_handler_add>
    2d14:	15 00 00 00 	l.nop 0x0
	TIMER_Init();
    2d18:	04 00 02 01 	l.jal 351c <TIMER_Init>
    2d1c:	15 00 00 00 	l.nop 0x0
	SPI_Init();
    2d20:	04 00 00 1f 	l.jal 2d9c <SPI_Init>
    2d24:	15 00 00 00 	l.nop 0x0
}
    2d28:	a8 22 00 00 	l.ori r1,r2,0x0
    2d2c:	84 41 ff f8 	l.lwz r2,-8(r1)
    2d30:	85 21 ff fc 	l.lwz r9,-4(r1)
    2d34:	44 00 48 00 	l.jr r9
    2d38:	15 00 00 00 	l.nop 0x0

00002d3c <main>:

int main()
{
    2d3c:	d7 e1 17 f8 	l.sw -8(r1),r2
    2d40:	9c 41 00 00 	l.addi r2,r1,0
    2d44:	d7 e1 4f fc 	l.sw -4(r1),r9
    2d48:	9c 21 ff f8 	l.addi r1,r1,-8
	init();
    2d4c:	07 ff ff e3 	l.jal 2cd8 <init>
    2d50:	15 00 00 00 	l.nop 0x0
	TIMER_AddHandler(blink, 0, 500, 1);
    2d54:	18 60 00 00 	l.movhi r3,0x0
    2d58:	a8 63 2c a4 	l.ori r3,r3,0x2ca4
    2d5c:	9c 80 00 00 	l.addi r4,r0,0
    2d60:	9c a0 01 f4 	l.addi r5,r0,500
    2d64:	9c c0 00 01 	l.addi r6,r0,1
    2d68:	04 00 02 93 	l.jal 37b4 <TIMER_AddHandler>
    2d6c:	15 00 00 00 	l.nop 0x0
	CLK_WriteConfig();
    2d70:	07 ff fe 92 	l.jal 27b8 <CLK_WriteConfig>
    2d74:	15 00 00 00 	l.nop 0x0

	ADC_SetFormat(ADC_FORMAT_TWOS_COMP, ADC_PATTERN_NORMAL);
    2d78:	9c 60 00 00 	l.addi r3,r0,0
    2d7c:	9c 80 00 00 	l.addi r4,r0,0
    2d80:	07 ff fd c0 	l.jal 2480 <ADC_SetFormat>
    2d84:	15 00 00 00 	l.nop 0x0
	FPGA_SetBits(
    2d88:	9c 60 20 43 	l.addi r3,r0,8259
    2d8c:	07 ff ff 95 	l.jal 2be0 <FPGA_SetBits>
    2d90:	15 00 00 00 	l.nop 0x0
			FPGA_REG_ADC_AMPA_ENAB |
			FPGA_REG_ADC_AMPB_ENAB);
	while (1)
	{

	}
    2d94:	00 00 00 00 	l.j 2d94 <main+0x58>
    2d98:	15 00 00 00 	l.nop 0x0

00002d9c <SPI_Init>:
void SPI_Interrupt(uint32_t dwData);
void SPI_DefaultCallback();
static void SPI_Reset();

void SPI_Init()
{
    2d9c:	d7 e1 17 f8 	l.sw -8(r1),r2
    2da0:	9c 41 00 00 	l.addi r2,r1,0
    2da4:	d7 e1 4f fc 	l.sw -4(r1),r9
    2da8:	9c 21 ff f8 	l.addi r1,r1,-8
	DEBUG_Print(LOG_DEBUG, LOG_SPI, "SPI Init\n");
    2dac:	18 60 00 00 	l.movhi r3,0x0
    2db0:	a8 63 a2 e4 	l.ori r3,r3,0xa2e4
    2db4:	04 00 04 82 	l.jal 3fbc <iprintf>
    2db8:	15 00 00 00 	l.nop 0x0
	*ATLYS_SPI_SPCR_PTR = SPI_SPCR_SPIE | SPI_SPCR_MSTR | SPI_SPCR_SPR1 | SPI_SPCR_SPR0; // Interrupt Master mode, 1/32 divider = 1.25 MHz
    2dbc:	18 60 b0 00 	l.movhi r3,0xb000
    2dc0:	9c 80 ff 93 	l.addi r4,r0,-109
    2dc4:	d8 03 20 00 	l.sb 0(r3),r4
	*ATLYS_SPI_SPER_PTR = 0;
    2dc8:	18 60 b0 00 	l.movhi r3,0xb000
    2dcc:	a8 63 00 03 	l.ori r3,r3,0x3
    2dd0:	9c 80 00 00 	l.addi r4,r0,0
    2dd4:	d8 03 20 00 	l.sb 0(r3),r4
	or1k_interrupt_handler_add(ATLYS_INTERRUPT_SPI, SPI_Interrupt, 0);
    2dd8:	9c 60 00 06 	l.addi r3,r0,6
    2ddc:	18 80 00 00 	l.movhi r4,0x0
    2de0:	a8 84 34 b8 	l.ori r4,r4,0x34b8
    2de4:	9c a0 00 00 	l.addi r5,r0,0
    2de8:	04 00 05 94 	l.jal 4438 <or1k_interrupt_handler_add>
    2dec:	15 00 00 00 	l.nop 0x0
	or1k_interrupt_enable(ATLYS_INTERRUPT_SPI);
    2df0:	9c 60 00 06 	l.addi r3,r0,6
    2df4:	04 00 05 9f 	l.jal 4470 <or1k_interrupt_enable>
    2df8:	15 00 00 00 	l.nop 0x0
	or1k_interrupts_enable();
    2dfc:	04 00 06 2a 	l.jal 46a4 <or1k_interrupts_enable>
    2e00:	15 00 00 00 	l.nop 0x0
	SPI_Reset();
    2e04:	04 00 01 5b 	l.jal 3370 <SPI_Reset>
    2e08:	15 00 00 00 	l.nop 0x0
}
    2e0c:	a8 22 00 00 	l.ori r1,r2,0x0
    2e10:	84 41 ff f8 	l.lwz r2,-8(r1)
    2e14:	85 21 ff fc 	l.lwz r9,-4(r1)
    2e18:	44 00 48 00 	l.jr r9
    2e1c:	15 00 00 00 	l.nop 0x0

00002e20 <SPI_ChipSelect>:

void SPI_ChipSelect(uint8_t ucTarget)
{
    2e20:	d7 e1 17 f8 	l.sw -8(r1),r2
    2e24:	9c 41 00 00 	l.addi r2,r1,0
    2e28:	d7 e1 4f fc 	l.sw -4(r1),r9
    2e2c:	9c 21 ff f4 	l.addi r1,r1,-12
    2e30:	db e2 1f f4 	l.sb -12(r2),r3
	DEBUG_Print(LOG_DEBUG, LOG_SPI, "Selecting SPI Target ");
    2e34:	18 60 00 00 	l.movhi r3,0x0
    2e38:	a8 63 a3 01 	l.ori r3,r3,0xa301
    2e3c:	04 00 04 60 	l.jal 3fbc <iprintf>
    2e40:	15 00 00 00 	l.nop 0x0
	switch (ucTarget)
    2e44:	8c 62 ff f4 	l.lbz r3,-12(r2)
    2e48:	bc 43 00 06 	l.sfgtui r3,6
    2e4c:	10 00 00 53 	l.bf 2f98 <SPI_ChipSelect+0x178>
    2e50:	15 00 00 00 	l.nop 0x0
    2e54:	b8 63 00 02 	l.slli r3,r3,0x2
    2e58:	18 80 00 00 	l.movhi r4,0x0
    2e5c:	a8 84 a3 50 	l.ori r4,r4,0xa350
    2e60:	e0 63 20 00 	l.add r3,r3,r4
    2e64:	84 63 00 00 	l.lwz r3,0(r3)
    2e68:	44 00 18 00 	l.jr r3
    2e6c:	15 00 00 00 	l.nop 0x0
	{
	case SPI_TARGET_CLK:
		*ATLYS_SPI_SS_PTR = SPI_SLAVE_CLK;
    2e70:	18 60 b0 00 	l.movhi r3,0xb000
    2e74:	a8 63 00 04 	l.ori r3,r3,0x4
    2e78:	9c 80 00 02 	l.addi r4,r0,2
    2e7c:	d8 03 20 00 	l.sb 0(r3),r4
		DEBUG_Print_Without_Info(LOG_DEBUG, LOG_SPI, "CLK\n");
    2e80:	18 60 00 00 	l.movhi r3,0x0
    2e84:	a8 63 a3 2a 	l.ori r3,r3,0xa32a
    2e88:	04 00 04 4d 	l.jal 3fbc <iprintf>
    2e8c:	15 00 00 00 	l.nop 0x0
		break;
    2e90:	00 00 00 47 	l.j 2fac <SPI_ChipSelect+0x18c>
    2e94:	15 00 00 00 	l.nop 0x0
	case SPI_TARGET_ADC_READ:
		*ATLYS_SPI_SS_PTR = SPI_SLAVE_ADC;
    2e98:	18 60 b0 00 	l.movhi r3,0xb000
    2e9c:	a8 63 00 04 	l.ori r3,r3,0x4
    2ea0:	9c 80 00 08 	l.addi r4,r0,8
    2ea4:	d8 03 20 00 	l.sb 0(r3),r4
		DEBUG_Print_Without_Info(LOG_DEBUG, LOG_SPI, "ADC\n");
    2ea8:	18 60 00 00 	l.movhi r3,0x0
    2eac:	a8 63 a3 2f 	l.ori r3,r3,0xa32f
    2eb0:	04 00 04 43 	l.jal 3fbc <iprintf>
    2eb4:	15 00 00 00 	l.nop 0x0
		break;
    2eb8:	00 00 00 3d 	l.j 2fac <SPI_ChipSelect+0x18c>
    2ebc:	15 00 00 00 	l.nop 0x0
	case SPI_TARGET_ADC_WRITE:
		*ATLYS_SPI_SS_PTR = SPI_SLAVE_ADC | SPI_SLAVE_OE;
    2ec0:	18 60 b0 00 	l.movhi r3,0xb000
    2ec4:	a8 63 00 04 	l.ori r3,r3,0x4
    2ec8:	9c 80 00 09 	l.addi r4,r0,9
    2ecc:	d8 03 20 00 	l.sb 0(r3),r4
		DEBUG_Print_Without_Info(LOG_DEBUG, LOG_SPI, "ADC\n");
    2ed0:	18 60 00 00 	l.movhi r3,0x0
    2ed4:	a8 63 a3 2f 	l.ori r3,r3,0xa32f
    2ed8:	04 00 04 39 	l.jal 3fbc <iprintf>
    2edc:	15 00 00 00 	l.nop 0x0
		break;
    2ee0:	00 00 00 33 	l.j 2fac <SPI_ChipSelect+0x18c>
    2ee4:	15 00 00 00 	l.nop 0x0
	case SPI_TARGET_DAC_READ:
		*ATLYS_SPI_SS_PTR = SPI_SLAVE_DAC;
    2ee8:	18 60 b0 00 	l.movhi r3,0xb000
    2eec:	a8 63 00 04 	l.ori r3,r3,0x4
    2ef0:	9c 80 00 04 	l.addi r4,r0,4
    2ef4:	d8 03 20 00 	l.sb 0(r3),r4
		DEBUG_Print_Without_Info(LOG_DEBUG, LOG_SPI, "DAC\n");
    2ef8:	18 60 00 00 	l.movhi r3,0x0
    2efc:	a8 63 a3 34 	l.ori r3,r3,0xa334
    2f00:	04 00 04 2f 	l.jal 3fbc <iprintf>
    2f04:	15 00 00 00 	l.nop 0x0
		break;
    2f08:	00 00 00 29 	l.j 2fac <SPI_ChipSelect+0x18c>
    2f0c:	15 00 00 00 	l.nop 0x0
	case SPI_TARGET_DAC_WRITE:
		*ATLYS_SPI_SS_PTR = SPI_SLAVE_DAC | SPI_SLAVE_OE;
    2f10:	18 60 b0 00 	l.movhi r3,0xb000
    2f14:	a8 63 00 04 	l.ori r3,r3,0x4
    2f18:	9c 80 00 05 	l.addi r4,r0,5
    2f1c:	d8 03 20 00 	l.sb 0(r3),r4
		DEBUG_Print_Without_Info(LOG_DEBUG, LOG_SPI, "DAC\n");
    2f20:	18 60 00 00 	l.movhi r3,0x0
    2f24:	a8 63 a3 34 	l.ori r3,r3,0xa334
    2f28:	04 00 04 25 	l.jal 3fbc <iprintf>
    2f2c:	15 00 00 00 	l.nop 0x0
		break;
    2f30:	00 00 00 1f 	l.j 2fac <SPI_ChipSelect+0x18c>
    2f34:	15 00 00 00 	l.nop 0x0
	case SPI_TARGET_FPGA:
		*ATLYS_SPI_SS_PTR = SPI_SLAVE_FPGA;
    2f38:	18 60 b0 00 	l.movhi r3,0xb000
    2f3c:	a8 63 00 04 	l.ori r3,r3,0x4
    2f40:	9c 80 00 10 	l.addi r4,r0,16
    2f44:	d8 03 20 00 	l.sb 0(r3),r4
		DEBUG_Print_Without_Info(LOG_DEBUG, LOG_SPI, "FPGA\n");
    2f48:	18 60 00 00 	l.movhi r3,0x0
    2f4c:	a8 63 a3 39 	l.ori r3,r3,0xa339
    2f50:	04 00 04 1b 	l.jal 3fbc <iprintf>
    2f54:	15 00 00 00 	l.nop 0x0
		break;
    2f58:	00 00 00 15 	l.j 2fac <SPI_ChipSelect+0x18c>
    2f5c:	15 00 00 00 	l.nop 0x0
	case SPI_TARGET_NONE:
		*ATLYS_SPI_SS_PTR = 0;
    2f60:	18 60 b0 00 	l.movhi r3,0xb000
    2f64:	a8 63 00 04 	l.ori r3,r3,0x4
    2f68:	9c 80 00 00 	l.addi r4,r0,0
    2f6c:	d8 03 20 00 	l.sb 0(r3),r4
		SPI_pCallback = 0;
    2f70:	18 60 00 08 	l.movhi r3,0x8
    2f74:	a8 63 00 2c 	l.ori r3,r3,0x2c
    2f78:	9c 80 00 00 	l.addi r4,r0,0
    2f7c:	d4 03 20 00 	l.sw 0(r3),r4
		DEBUG_Print_Without_Info(LOG_DEBUG, LOG_SPI, "None\n");
    2f80:	18 60 00 00 	l.movhi r3,0x0
    2f84:	a8 63 a3 3f 	l.ori r3,r3,0xa33f
    2f88:	04 00 04 0d 	l.jal 3fbc <iprintf>
    2f8c:	15 00 00 00 	l.nop 0x0
		break;
    2f90:	00 00 00 07 	l.j 2fac <SPI_ChipSelect+0x18c>
    2f94:	15 00 00 00 	l.nop 0x0
	default:
		DEBUG_Print_Without_Info(LOG_WARN, LOG_SPI, "Unknown\n");
    2f98:	18 60 00 00 	l.movhi r3,0x0
    2f9c:	a8 63 a3 45 	l.ori r3,r3,0xa345
    2fa0:	04 00 04 07 	l.jal 3fbc <iprintf>
    2fa4:	15 00 00 00 	l.nop 0x0
		break;
    2fa8:	15 00 00 00 	l.nop 0x0
	}
}
    2fac:	a8 22 00 00 	l.ori r1,r2,0x0
    2fb0:	84 41 ff f8 	l.lwz r2,-8(r1)
    2fb4:	85 21 ff fc 	l.lwz r9,-4(r1)
    2fb8:	44 00 48 00 	l.jr r9
    2fbc:	15 00 00 00 	l.nop 0x0

00002fc0 <SPI_Write>:

void SPI_Write(uint8_t ucData, void(*pCallback)() )
{
    2fc0:	d7 e1 17 fc 	l.sw -4(r1),r2
    2fc4:	9c 41 00 00 	l.addi r2,r1,0
    2fc8:	9c 21 ff f4 	l.addi r1,r1,-12
    2fcc:	d7 e2 27 f4 	l.sw -12(r2),r4
    2fd0:	db e2 1f f8 	l.sb -8(r2),r3
	*ATLYS_SPI_DATA_PTR = ucData;
    2fd4:	18 60 b0 00 	l.movhi r3,0xb000
    2fd8:	a8 63 00 02 	l.ori r3,r3,0x2
    2fdc:	8c 82 ff f8 	l.lbz r4,-8(r2)
    2fe0:	d8 03 20 00 	l.sb 0(r3),r4
	if (pCallback)
    2fe4:	84 62 ff f4 	l.lwz r3,-12(r2)
    2fe8:	bc 03 00 00 	l.sfeqi r3,0
    2fec:	10 00 00 08 	l.bf 300c <SPI_Write+0x4c>
    2ff0:	15 00 00 00 	l.nop 0x0
	{
		SPI_pCallback = pCallback;
    2ff4:	18 60 00 08 	l.movhi r3,0x8
    2ff8:	a8 63 00 2c 	l.ori r3,r3,0x2c
    2ffc:	84 82 ff f4 	l.lwz r4,-12(r2)
    3000:	d4 03 20 00 	l.sw 0(r3),r4
    3004:	00 00 00 0b 	l.j 3030 <SPI_Write+0x70>
    3008:	15 00 00 00 	l.nop 0x0
	}
	else
	{
		SPI_pCallback = SPI_DefaultCallback;
    300c:	18 60 00 08 	l.movhi r3,0x8
    3010:	a8 63 00 2c 	l.ori r3,r3,0x2c
    3014:	18 80 00 00 	l.movhi r4,0x0
    3018:	a8 84 33 44 	l.ori r4,r4,0x3344
    301c:	d4 03 20 00 	l.sw 0(r3),r4
		dwFinished = 0;
    3020:	18 60 00 08 	l.movhi r3,0x8
    3024:	a8 63 00 b8 	l.ori r3,r3,0xb8
    3028:	9c 80 00 00 	l.addi r4,r0,0
    302c:	d4 03 20 00 	l.sw 0(r3),r4
	}
}
    3030:	a8 22 00 00 	l.ori r1,r2,0x0
    3034:	84 41 ff fc 	l.lwz r2,-4(r1)
    3038:	44 00 48 00 	l.jr r9
    303c:	15 00 00 00 	l.nop 0x0

00003040 <SPI_WaitBusy>:

void SPI_WaitBusy()
{
    3040:	d7 e1 17 fc 	l.sw -4(r1),r2
    3044:	9c 41 00 00 	l.addi r2,r1,0
    3048:	9c 21 ff fc 	l.addi r1,r1,-4
	while (!dwFinished);
    304c:	15 00 00 00 	l.nop 0x0
    3050:	18 60 00 08 	l.movhi r3,0x8
    3054:	a8 63 00 b8 	l.ori r3,r3,0xb8
    3058:	84 63 00 00 	l.lwz r3,0(r3)
    305c:	bc 03 00 00 	l.sfeqi r3,0
    3060:	13 ff ff fc 	l.bf 3050 <SPI_WaitBusy+0x10>
    3064:	15 00 00 00 	l.nop 0x0
}
    3068:	a8 22 00 00 	l.ori r1,r2,0x0
    306c:	84 41 ff fc 	l.lwz r2,-4(r1)
    3070:	44 00 48 00 	l.jr r9
    3074:	15 00 00 00 	l.nop 0x0

00003078 <SPI_Read>:

int SPI_Read(uint8_t *ucData)
{
    3078:	d7 e1 17 f8 	l.sw -8(r1),r2
    307c:	9c 41 00 00 	l.addi r2,r1,0
    3080:	d7 e1 4f fc 	l.sw -4(r1),r9
    3084:	9c 21 ff ec 	l.addi r1,r1,-20
    3088:	d7 e2 1f f0 	l.sw -16(r2),r3
	uint8_t ucRxBuf;
	if (! (*ATLYS_SPI_SPCR_PTR & SPI_SPCR_SPE))
    308c:	18 60 b0 00 	l.movhi r3,0xb000
    3090:	8c 63 00 00 	l.lbz r3,0(r3)
    3094:	a4 63 00 40 	l.andi r3,r3,0x40
    3098:	bc 23 00 00 	l.sfnei r3,0
    309c:	10 00 00 09 	l.bf 30c0 <SPI_Read+0x48>
    30a0:	15 00 00 00 	l.nop 0x0
	{
		DEBUG_Print(LOG_INFO, LOG_SPI, "SPI_Read while SPI disabled\n");
    30a4:	18 60 00 00 	l.movhi r3,0x0
    30a8:	a8 63 a3 6c 	l.ori r3,r3,0xa36c
    30ac:	04 00 03 c4 	l.jal 3fbc <iprintf>
    30b0:	15 00 00 00 	l.nop 0x0
		return -1; // system disabled
    30b4:	9c 60 ff ff 	l.addi r3,r0,-1
    30b8:	00 00 00 1f 	l.j 3134 <SPI_Read+0xbc>
    30bc:	15 00 00 00 	l.nop 0x0
	}


	if ((*ATLYS_SPI_SPSR_PTR & SPI_SPSR_RFEMPTY))
    30c0:	18 60 b0 00 	l.movhi r3,0xb000
    30c4:	a8 63 00 01 	l.ori r3,r3,0x1
    30c8:	8c 63 00 00 	l.lbz r3,0(r3)
    30cc:	a4 63 00 ff 	l.andi r3,r3,0xff
    30d0:	a4 63 00 01 	l.andi r3,r3,0x1
    30d4:	bc 03 00 00 	l.sfeqi r3,0
    30d8:	10 00 00 09 	l.bf 30fc <SPI_Read+0x84>
    30dc:	15 00 00 00 	l.nop 0x0
	{
		DEBUG_Print(LOG_INFO, LOG_SPI, "SPI_Read but no data\n");
    30e0:	18 60 00 00 	l.movhi r3,0x0
    30e4:	a8 63 a3 9b 	l.ori r3,r3,0xa39b
    30e8:	04 00 03 b5 	l.jal 3fbc <iprintf>
    30ec:	15 00 00 00 	l.nop 0x0
		return -2; // no data
    30f0:	9c 60 ff fe 	l.addi r3,r0,-2
    30f4:	00 00 00 10 	l.j 3134 <SPI_Read+0xbc>
    30f8:	15 00 00 00 	l.nop 0x0
	}

	ucRxBuf = *ATLYS_SPI_DATA_PTR;
    30fc:	18 60 b0 00 	l.movhi r3,0xb000
    3100:	a8 63 00 02 	l.ori r3,r3,0x2
    3104:	8c 63 00 00 	l.lbz r3,0(r3)
    3108:	db e2 1f f7 	l.sb -9(r2),r3
	*ucData = ucRxBuf;
    310c:	84 62 ff f0 	l.lwz r3,-16(r2)
    3110:	8c 82 ff f7 	l.lbz r4,-9(r2)
    3114:	d8 03 20 00 	l.sb 0(r3),r4

	DEBUG_Print(LOG_DEBUG, LOG_SPI, "Received SPI Data 0x%x\n", (unsigned int)ucRxBuf);
    3118:	8c 62 ff f7 	l.lbz r3,-9(r2)
    311c:	d4 01 18 00 	l.sw 0(r1),r3
    3120:	18 60 00 00 	l.movhi r3,0x0
    3124:	a8 63 a3 c3 	l.ori r3,r3,0xa3c3
    3128:	04 00 03 a5 	l.jal 3fbc <iprintf>
    312c:	15 00 00 00 	l.nop 0x0
	return 0;
    3130:	9c 60 00 00 	l.addi r3,r0,0
}
    3134:	a9 63 00 00 	l.ori r11,r3,0x0
    3138:	a8 22 00 00 	l.ori r1,r2,0x0
    313c:	84 41 ff f8 	l.lwz r2,-8(r1)
    3140:	85 21 ff fc 	l.lwz r9,-4(r1)
    3144:	44 00 48 00 	l.jr r9
    3148:	15 00 00 00 	l.nop 0x0

0000314c <SPI_SetInterruptCount>:

void SPI_SetInterruptCount(uint32_t dwCnt)
{
    314c:	d7 e1 17 f8 	l.sw -8(r1),r2
    3150:	9c 41 00 00 	l.addi r2,r1,0
    3154:	d7 e1 4f fc 	l.sw -4(r1),r9
    3158:	9c 21 ff f0 	l.addi r1,r1,-16
    315c:	d7 e2 1f f0 	l.sw -16(r2),r3
	uint8_t ucTemp = *ATLYS_SPI_SPER_PTR;
    3160:	18 60 b0 00 	l.movhi r3,0xb000
    3164:	a8 63 00 03 	l.ori r3,r3,0x3
    3168:	8c 63 00 00 	l.lbz r3,0(r3)
    316c:	db e2 1f f7 	l.sb -9(r2),r3

	switch (dwCnt)
    3170:	84 62 ff f0 	l.lwz r3,-16(r2)
    3174:	bc 03 00 01 	l.sfeqi r3,1
    3178:	10 00 00 1a 	l.bf 31e0 <SPI_SetInterruptCount+0x94>
    317c:	15 00 00 00 	l.nop 0x0
    3180:	bc 83 00 01 	l.sfltui r3,1
    3184:	10 00 00 1f 	l.bf 3200 <SPI_SetInterruptCount+0xb4>
    3188:	15 00 00 00 	l.nop 0x0
    318c:	bc 03 00 02 	l.sfeqi r3,2
    3190:	10 00 00 0b 	l.bf 31bc <SPI_SetInterruptCount+0x70>
    3194:	15 00 00 00 	l.nop 0x0
    3198:	bc 03 00 03 	l.sfeqi r3,3
    319c:	0c 00 00 1d 	l.bnf 3210 <SPI_SetInterruptCount+0xc4>
    31a0:	15 00 00 00 	l.nop 0x0
	{
	case 3:
		ucTemp |= (SPI_SPER_ICNT0|SPI_SPER_ICNT1);
    31a4:	8c 62 ff f7 	l.lbz r3,-9(r2)
    31a8:	9c 80 ff c0 	l.addi r4,r0,-64
    31ac:	e0 63 20 04 	l.or r3,r3,r4
    31b0:	db e2 1f f7 	l.sb -9(r2),r3
		break;
    31b4:	00 00 00 17 	l.j 3210 <SPI_SetInterruptCount+0xc4>
    31b8:	15 00 00 00 	l.nop 0x0
	case 2:
		ucTemp &= ~(SPI_SPER_ICNT0|SPI_SPER_ICNT1);
    31bc:	8c 62 ff f7 	l.lbz r3,-9(r2)
    31c0:	a4 63 00 3f 	l.andi r3,r3,0x3f
    31c4:	db e2 1f f7 	l.sb -9(r2),r3
		ucTemp |= SPI_SPER_ICNT1;
    31c8:	8c 62 ff f7 	l.lbz r3,-9(r2)
    31cc:	9c 80 ff 80 	l.addi r4,r0,-128
    31d0:	e0 63 20 04 	l.or r3,r3,r4
    31d4:	db e2 1f f7 	l.sb -9(r2),r3
		break;
    31d8:	00 00 00 0e 	l.j 3210 <SPI_SetInterruptCount+0xc4>
    31dc:	15 00 00 00 	l.nop 0x0
	case 1:
		ucTemp &= ~(SPI_SPER_ICNT0|SPI_SPER_ICNT1);
    31e0:	8c 62 ff f7 	l.lbz r3,-9(r2)
    31e4:	a4 63 00 3f 	l.andi r3,r3,0x3f
    31e8:	db e2 1f f7 	l.sb -9(r2),r3
		ucTemp |= SPI_SPER_ICNT0;
    31ec:	8c 62 ff f7 	l.lbz r3,-9(r2)
    31f0:	a8 63 00 40 	l.ori r3,r3,0x40
    31f4:	db e2 1f f7 	l.sb -9(r2),r3
		break;
    31f8:	00 00 00 06 	l.j 3210 <SPI_SetInterruptCount+0xc4>
    31fc:	15 00 00 00 	l.nop 0x0
	case 0:
		ucTemp &= ~(SPI_SPER_ICNT0|SPI_SPER_ICNT1);
    3200:	8c 62 ff f7 	l.lbz r3,-9(r2)
    3204:	a4 63 00 3f 	l.andi r3,r3,0x3f
    3208:	db e2 1f f7 	l.sb -9(r2),r3
		break;
    320c:	15 00 00 00 	l.nop 0x0
	}

	*ATLYS_SPI_SPER_PTR = ucTemp;
    3210:	18 60 b0 00 	l.movhi r3,0xb000
    3214:	a8 63 00 03 	l.ori r3,r3,0x3
    3218:	8c 82 ff f7 	l.lbz r4,-9(r2)
    321c:	d8 03 20 00 	l.sb 0(r3),r4
	SPI_Reset();
    3220:	04 00 00 54 	l.jal 3370 <SPI_Reset>
    3224:	15 00 00 00 	l.nop 0x0
}
    3228:	a8 22 00 00 	l.ori r1,r2,0x0
    322c:	84 41 ff f8 	l.lwz r2,-8(r1)
    3230:	85 21 ff fc 	l.lwz r9,-4(r1)
    3234:	44 00 48 00 	l.jr r9
    3238:	15 00 00 00 	l.nop 0x0

0000323c <SPI_SetMode>:

void SPI_SetMode(uint32_t dwMode)
{
    323c:	d7 e1 17 fc 	l.sw -4(r1),r2
    3240:	9c 41 00 00 	l.addi r2,r1,0
    3244:	9c 21 ff f8 	l.addi r1,r1,-8
    3248:	d7 e2 1f f8 	l.sw -8(r2),r3
	if (dwMode & 0x01)
    324c:	84 62 ff f8 	l.lwz r3,-8(r2)
    3250:	a4 63 00 01 	l.andi r3,r3,0x1
    3254:	bc 03 00 00 	l.sfeqi r3,0
    3258:	10 00 00 0a 	l.bf 3280 <SPI_SetMode+0x44>
    325c:	15 00 00 00 	l.nop 0x0
		*ATLYS_SPI_SPCR_PTR |= SPI_SPCR_CPHA;
    3260:	18 60 b0 00 	l.movhi r3,0xb000
    3264:	18 80 b0 00 	l.movhi r4,0xb000
    3268:	8c 84 00 00 	l.lbz r4,0(r4)
    326c:	a8 84 00 04 	l.ori r4,r4,0x4
    3270:	a4 84 00 ff 	l.andi r4,r4,0xff
    3274:	d8 03 20 00 	l.sb 0(r3),r4
    3278:	00 00 00 09 	l.j 329c <SPI_SetMode+0x60>
    327c:	15 00 00 00 	l.nop 0x0
	else
		*ATLYS_SPI_SPCR_PTR &= ~SPI_SPCR_CPHA;
    3280:	18 60 b0 00 	l.movhi r3,0xb000
    3284:	18 80 b0 00 	l.movhi r4,0xb000
    3288:	8c 84 00 00 	l.lbz r4,0(r4)
    328c:	9c a0 ff fb 	l.addi r5,r0,-5
    3290:	e0 84 28 03 	l.and r4,r4,r5
    3294:	a4 84 00 ff 	l.andi r4,r4,0xff
    3298:	d8 03 20 00 	l.sb 0(r3),r4

	if (dwMode & 0x02)
    329c:	84 62 ff f8 	l.lwz r3,-8(r2)
    32a0:	a4 63 00 02 	l.andi r3,r3,0x2
    32a4:	bc 03 00 00 	l.sfeqi r3,0
    32a8:	10 00 00 0a 	l.bf 32d0 <SPI_SetMode+0x94>
    32ac:	15 00 00 00 	l.nop 0x0
		*ATLYS_SPI_SPCR_PTR |= SPI_SPCR_CPOL;
    32b0:	18 60 b0 00 	l.movhi r3,0xb000
    32b4:	18 80 b0 00 	l.movhi r4,0xb000
    32b8:	8c 84 00 00 	l.lbz r4,0(r4)
    32bc:	a8 84 00 08 	l.ori r4,r4,0x8
    32c0:	a4 84 00 ff 	l.andi r4,r4,0xff
    32c4:	d8 03 20 00 	l.sb 0(r3),r4
    32c8:	00 00 00 09 	l.j 32ec <SPI_SetMode+0xb0>
    32cc:	15 00 00 00 	l.nop 0x0
	else
		*ATLYS_SPI_SPCR_PTR &= ~SPI_SPCR_CPOL;
    32d0:	18 60 b0 00 	l.movhi r3,0xb000
    32d4:	18 80 b0 00 	l.movhi r4,0xb000
    32d8:	8c 84 00 00 	l.lbz r4,0(r4)
    32dc:	9c a0 ff f7 	l.addi r5,r0,-9
    32e0:	e0 84 28 03 	l.and r4,r4,r5
    32e4:	a4 84 00 ff 	l.andi r4,r4,0xff
    32e8:	d8 03 20 00 	l.sb 0(r3),r4
}
    32ec:	a8 22 00 00 	l.ori r1,r2,0x0
    32f0:	84 41 ff fc 	l.lwz r2,-4(r1)
    32f4:	44 00 48 00 	l.jr r9
    32f8:	15 00 00 00 	l.nop 0x0

000032fc <SPI_Busy>:

int SPI_Busy()
{
    32fc:	d7 e1 17 fc 	l.sw -4(r1),r2
    3300:	9c 41 00 00 	l.addi r2,r1,0
    3304:	9c 21 ff fc 	l.addi r1,r1,-4
	if (*ATLYS_SPI_SPCR_PTR & SPI_SPCR_SPE)
    3308:	18 60 b0 00 	l.movhi r3,0xb000
    330c:	8c 63 00 00 	l.lbz r3,0(r3)
    3310:	a4 63 00 40 	l.andi r3,r3,0x40
    3314:	bc 03 00 00 	l.sfeqi r3,0
    3318:	10 00 00 05 	l.bf 332c <SPI_Busy+0x30>
    331c:	15 00 00 00 	l.nop 0x0
		return 1;
    3320:	9c 60 00 01 	l.addi r3,r0,1
    3324:	00 00 00 03 	l.j 3330 <SPI_Busy+0x34>
    3328:	15 00 00 00 	l.nop 0x0
	return 0;
    332c:	9c 60 00 00 	l.addi r3,r0,0
}
    3330:	a9 63 00 00 	l.ori r11,r3,0x0
    3334:	a8 22 00 00 	l.ori r1,r2,0x0
    3338:	84 41 ff fc 	l.lwz r2,-4(r1)
    333c:	44 00 48 00 	l.jr r9
    3340:	15 00 00 00 	l.nop 0x0

00003344 <SPI_DefaultCallback>:

void SPI_DefaultCallback()
{
    3344:	d7 e1 17 fc 	l.sw -4(r1),r2
    3348:	9c 41 00 00 	l.addi r2,r1,0
    334c:	9c 21 ff fc 	l.addi r1,r1,-4
	dwFinished = 1;
    3350:	18 60 00 08 	l.movhi r3,0x8
    3354:	a8 63 00 b8 	l.ori r3,r3,0xb8
    3358:	9c 80 00 01 	l.addi r4,r0,1
    335c:	d4 03 20 00 	l.sw 0(r3),r4
}
    3360:	a8 22 00 00 	l.ori r1,r2,0x0
    3364:	84 41 ff fc 	l.lwz r2,-4(r1)
    3368:	44 00 48 00 	l.jr r9
    336c:	15 00 00 00 	l.nop 0x0

00003370 <SPI_Reset>:

static void SPI_Reset()
{
    3370:	d7 e1 17 fc 	l.sw -4(r1),r2
    3374:	9c 41 00 00 	l.addi r2,r1,0
    3378:	9c 21 ff fc 	l.addi r1,r1,-4
	*((volatile uint8_t*)ATLYS_SPI_SPCR_PTR) &= ~SPI_SPCR_SPE;
    337c:	18 60 b0 00 	l.movhi r3,0xb000
    3380:	18 80 b0 00 	l.movhi r4,0xb000
    3384:	8c 84 00 00 	l.lbz r4,0(r4)
    3388:	a4 84 00 ff 	l.andi r4,r4,0xff
    338c:	9c a0 ff bf 	l.addi r5,r0,-65
    3390:	e0 84 28 03 	l.and r4,r4,r5
    3394:	a4 84 00 ff 	l.andi r4,r4,0xff
    3398:	d8 03 20 00 	l.sb 0(r3),r4
	*((volatile uint8_t*)ATLYS_SPI_SPCR_PTR) |= SPI_SPCR_SPE;
    339c:	18 60 b0 00 	l.movhi r3,0xb000
    33a0:	18 80 b0 00 	l.movhi r4,0xb000
    33a4:	8c 84 00 00 	l.lbz r4,0(r4)
    33a8:	a4 84 00 ff 	l.andi r4,r4,0xff
    33ac:	a8 84 00 40 	l.ori r4,r4,0x40
    33b0:	a4 84 00 ff 	l.andi r4,r4,0xff
    33b4:	d8 03 20 00 	l.sb 0(r3),r4
}
    33b8:	a8 22 00 00 	l.ori r1,r2,0x0
    33bc:	84 41 ff fc 	l.lwz r2,-4(r1)
    33c0:	44 00 48 00 	l.jr r9
    33c4:	15 00 00 00 	l.nop 0x0

000033c8 <SPI_GetMutex>:

int SPI_GetMutex()
{
    33c8:	d7 e1 17 f8 	l.sw -8(r1),r2
    33cc:	9c 41 00 00 	l.addi r2,r1,0
    33d0:	d7 e1 4f fc 	l.sw -4(r1),r9
    33d4:	9c 21 ff ec 	l.addi r1,r1,-20
	uint32_t dwTimer, dwInterrupt;
	uint32_t dwMutex=0;
    33d8:	9c 60 00 00 	l.addi r3,r0,0
    33dc:	d7 e2 1f f4 	l.sw -12(r2),r3
	ATLYS_ENTER_CRITICAL(dwInterrupt, dwTimer);
    33e0:	04 00 04 ba 	l.jal 46c8 <or1k_interrupts_disable>
    33e4:	15 00 00 00 	l.nop 0x0
    33e8:	d7 e2 5f f0 	l.sw -16(r2),r11
    33ec:	04 00 05 69 	l.jal 4990 <or1k_timer_disable>
    33f0:	15 00 00 00 	l.nop 0x0
    33f4:	d7 e2 5f ec 	l.sw -20(r2),r11
	if (dwMutex == 0)
    33f8:	84 62 ff f4 	l.lwz r3,-12(r2)
    33fc:	bc 23 00 00 	l.sfnei r3,0
    3400:	10 00 00 06 	l.bf 3418 <SPI_GetMutex+0x50>
    3404:	15 00 00 00 	l.nop 0x0
	{
		dwMutex = 1;
    3408:	9c 60 00 01 	l.addi r3,r0,1
    340c:	d7 e2 1f f4 	l.sw -12(r2),r3
		dwMutex = 1;
    3410:	9c 60 00 01 	l.addi r3,r0,1
    3414:	d7 e2 1f f4 	l.sw -12(r2),r3
	}
	ATLYS_EXIT_CRITICAL(dwInterrupt, dwTimer);
    3418:	84 62 ff f0 	l.lwz r3,-16(r2)
    341c:	04 00 04 b8 	l.jal 46fc <or1k_interrupts_restore>
    3420:	15 00 00 00 	l.nop 0x0
    3424:	84 62 ff ec 	l.lwz r3,-20(r2)
    3428:	04 00 05 67 	l.jal 49c4 <or1k_timer_restore>
    342c:	15 00 00 00 	l.nop 0x0
	return dwMutex;
    3430:	84 62 ff f4 	l.lwz r3,-12(r2)
}
    3434:	a9 63 00 00 	l.ori r11,r3,0x0
    3438:	a8 22 00 00 	l.ori r1,r2,0x0
    343c:	84 41 ff f8 	l.lwz r2,-8(r1)
    3440:	85 21 ff fc 	l.lwz r9,-4(r1)
    3444:	44 00 48 00 	l.jr r9
    3448:	15 00 00 00 	l.nop 0x0

0000344c <SPI_ReleaseMutex>:

void SPI_ReleaseMutex()
{
    344c:	d7 e1 17 f8 	l.sw -8(r1),r2
    3450:	9c 41 00 00 	l.addi r2,r1,0
    3454:	d7 e1 4f fc 	l.sw -4(r1),r9
    3458:	9c 21 ff f8 	l.addi r1,r1,-8
	if (dwMutex)
    345c:	18 60 00 08 	l.movhi r3,0x8
    3460:	a8 63 00 bc 	l.ori r3,r3,0xbc
    3464:	84 63 00 00 	l.lwz r3,0(r3)
    3468:	bc 03 00 00 	l.sfeqi r3,0
    346c:	10 00 00 08 	l.bf 348c <SPI_ReleaseMutex+0x40>
    3470:	15 00 00 00 	l.nop 0x0
	{
		dwMutex = 0;
    3474:	18 60 00 08 	l.movhi r3,0x8
    3478:	a8 63 00 bc 	l.ori r3,r3,0xbc
    347c:	9c 80 00 00 	l.addi r4,r0,0
    3480:	d4 03 20 00 	l.sw 0(r3),r4
    3484:	00 00 00 08 	l.j 34a4 <SPI_ReleaseMutex+0x58>
    3488:	15 00 00 00 	l.nop 0x0
	}
	else
	{
		DEBUG_Print(LOG_WARN, LOG_SPI, "SPI_ReleaseMutex but already released!\n");
    348c:	18 60 00 00 	l.movhi r3,0x0
    3490:	a8 63 a3 ee 	l.ori r3,r3,0xa3ee
    3494:	04 00 02 ca 	l.jal 3fbc <iprintf>
    3498:	15 00 00 00 	l.nop 0x0
    349c:	07 ff fd 3a 	l.jal 2984 <DEBUG_TriggerLED>
    34a0:	15 00 00 00 	l.nop 0x0
	}
}
    34a4:	a8 22 00 00 	l.ori r1,r2,0x0
    34a8:	84 41 ff f8 	l.lwz r2,-8(r1)
    34ac:	85 21 ff fc 	l.lwz r9,-4(r1)
    34b0:	44 00 48 00 	l.jr r9
    34b4:	15 00 00 00 	l.nop 0x0

000034b8 <SPI_Interrupt>:

void SPI_Interrupt(uint32_t dwData)
{
    34b8:	d7 e1 17 f8 	l.sw -8(r1),r2
    34bc:	9c 41 00 00 	l.addi r2,r1,0
    34c0:	d7 e1 4f fc 	l.sw -4(r1),r9
    34c4:	9c 21 ff f4 	l.addi r1,r1,-12
    34c8:	d7 e2 1f f4 	l.sw -12(r2),r3
	if (SPI_pCallback)
    34cc:	18 60 00 08 	l.movhi r3,0x8
    34d0:	a8 63 00 2c 	l.ori r3,r3,0x2c
    34d4:	84 63 00 00 	l.lwz r3,0(r3)
    34d8:	bc 03 00 00 	l.sfeqi r3,0
    34dc:	10 00 00 07 	l.bf 34f8 <SPI_Interrupt+0x40>
    34e0:	15 00 00 00 	l.nop 0x0
		SPI_pCallback();
    34e4:	18 60 00 08 	l.movhi r3,0x8
    34e8:	a8 63 00 2c 	l.ori r3,r3,0x2c
    34ec:	84 63 00 00 	l.lwz r3,0(r3)
    34f0:	48 00 18 00 	l.jalr r3
    34f4:	15 00 00 00 	l.nop 0x0
	// clear interrupt
	*ATLYS_SPI_SPSR_PTR = SPI_SPSR_SPIF;
    34f8:	18 60 b0 00 	l.movhi r3,0xb000
    34fc:	a8 63 00 01 	l.ori r3,r3,0x1
    3500:	9c 80 ff 80 	l.addi r4,r0,-128
    3504:	d8 03 20 00 	l.sb 0(r3),r4
}
    3508:	a8 22 00 00 	l.ori r1,r2,0x0
    350c:	84 41 ff f8 	l.lwz r2,-8(r1)
    3510:	85 21 ff fc 	l.lwz r9,-4(r1)
    3514:	44 00 48 00 	l.jr r9
    3518:	15 00 00 00 	l.nop 0x0

0000351c <TIMER_Init>:
	unsigned int dwRunning;
	void (*handler)();
} SWI_List[MAX_SWI];

void TIMER_Init ()
{
    351c:	d7 e1 17 f8 	l.sw -8(r1),r2
    3520:	9c 41 00 00 	l.addi r2,r1,0
    3524:	d7 e1 4f fc 	l.sw -4(r1),r9
    3528:	9c 21 ff f8 	l.addi r1,r1,-8
	if (or1k_timer_init(1000)) // 1000 Hz
    352c:	9c 60 03 e8 	l.addi r3,r0,1000
    3530:	04 00 04 a7 	l.jal 47cc <or1k_timer_init>
    3534:	15 00 00 00 	l.nop 0x0
    3538:	a8 6b 00 00 	l.ori r3,r11,0x0
    353c:	bc 03 00 00 	l.sfeqi r3,0
    3540:	10 00 00 0a 	l.bf 3568 <TIMER_Init+0x4c>
    3544:	15 00 00 00 	l.nop 0x0
	{
		DEBUG_Print(LOG_ERR, LOG_TIMER, "Timer init failed\n");
    3548:	18 60 00 00 	l.movhi r3,0x0
    354c:	a8 63 a4 28 	l.ori r3,r3,0xa428
    3550:	04 00 02 9b 	l.jal 3fbc <iprintf>
    3554:	15 00 00 00 	l.nop 0x0
    3558:	07 ff fd 0b 	l.jal 2984 <DEBUG_TriggerLED>
    355c:	15 00 00 00 	l.nop 0x0
		return;
    3560:	00 00 00 08 	l.j 3580 <TIMER_Init+0x64>
    3564:	15 00 00 00 	l.nop 0x0
	}
	or1k_timer_set_handler(ISR_Timer);
    3568:	18 60 00 00 	l.movhi r3,0x0
    356c:	a8 63 35 94 	l.ori r3,r3,0x3594
    3570:	04 00 04 e0 	l.jal 48f0 <or1k_timer_set_handler>
    3574:	15 00 00 00 	l.nop 0x0
	or1k_timer_enable();
    3578:	04 00 04 f2 	l.jal 4940 <or1k_timer_enable>
    357c:	15 00 00 00 	l.nop 0x0
}
    3580:	a8 22 00 00 	l.ori r1,r2,0x0
    3584:	84 41 ff f8 	l.lwz r2,-8(r1)
    3588:	85 21 ff fc 	l.lwz r9,-4(r1)
    358c:	44 00 48 00 	l.jr r9
    3590:	15 00 00 00 	l.nop 0x0

00003594 <ISR_Timer>:

void ISR_Timer()
{
    3594:	d7 e1 17 f8 	l.sw -8(r1),r2
    3598:	9c 41 00 00 	l.addi r2,r1,0
    359c:	d7 e1 4f fc 	l.sw -4(r1),r9
    35a0:	9c 21 ff e8 	l.addi r1,r1,-24
	unsigned int i;
	uint32_t ttmr = (or1k_mfspr(SPR_TTMR) & SPR_TTMR_PERIOD);
    35a4:	9c 60 50 00 	l.addi r3,r0,20480
    35a8:	04 00 04 6c 	l.jal 4758 <or1k_mfspr>
    35ac:	15 00 00 00 	l.nop 0x0
    35b0:	a8 6b 00 00 	l.ori r3,r11,0x0
    35b4:	18 80 0f ff 	l.movhi r4,0xfff
    35b8:	a8 84 ff ff 	l.ori r4,r4,0xffff
    35bc:	e0 63 20 03 	l.and r3,r3,r4
    35c0:	d7 e2 1f f0 	l.sw -16(r2),r3
	or1k_mtspr(SPR_TTMR, ttmr | SPR_TTMR_IE | SPR_TTMR_RT);
    35c4:	84 62 ff f0 	l.lwz r3,-16(r2)
    35c8:	18 a0 60 00 	l.movhi r5,0x6000
    35cc:	e0 83 28 04 	l.or r4,r3,r5
    35d0:	9c 60 50 00 	l.addi r3,r0,20480
    35d4:	04 00 04 5b 	l.jal 4740 <or1k_mtspr>
    35d8:	15 00 00 00 	l.nop 0x0

	or1k_timer_ticks++;
    35dc:	18 60 00 08 	l.movhi r3,0x8
    35e0:	a8 63 00 c8 	l.ori r3,r3,0xc8
    35e4:	84 63 00 00 	l.lwz r3,0(r3)
    35e8:	9c 83 00 01 	l.addi r4,r3,1
    35ec:	18 60 00 08 	l.movhi r3,0x8
    35f0:	a8 63 00 c8 	l.ori r3,r3,0xc8
    35f4:	d4 03 20 00 	l.sw 0(r3),r4

	for (i=0; i<MAX_SWI; i++)
    35f8:	9c 60 00 00 	l.addi r3,r0,0
    35fc:	d7 e2 1f f4 	l.sw -12(r2),r3
    3600:	00 00 00 64 	l.j 3790 <ISR_Timer+0x1fc>
    3604:	15 00 00 00 	l.nop 0x0
	{
		if (SWI_List[i].handler && SWI_List[i].dwRunning)
    3608:	18 80 00 08 	l.movhi r4,0x8
    360c:	a8 84 00 30 	l.ori r4,r4,0x30
    3610:	84 62 ff f4 	l.lwz r3,-12(r2)
    3614:	b8 63 00 04 	l.slli r3,r3,0x4
    3618:	e0 64 18 00 	l.add r3,r4,r3
    361c:	9c 63 00 0c 	l.addi r3,r3,12
    3620:	84 63 00 00 	l.lwz r3,0(r3)
    3624:	bc 03 00 00 	l.sfeqi r3,0
    3628:	10 00 00 57 	l.bf 3784 <ISR_Timer+0x1f0>
    362c:	15 00 00 00 	l.nop 0x0
    3630:	18 80 00 08 	l.movhi r4,0x8
    3634:	a8 84 00 30 	l.ori r4,r4,0x30
    3638:	84 62 ff f4 	l.lwz r3,-12(r2)
    363c:	b8 63 00 04 	l.slli r3,r3,0x4
    3640:	e0 64 18 00 	l.add r3,r4,r3
    3644:	9c 63 00 08 	l.addi r3,r3,8
    3648:	84 63 00 00 	l.lwz r3,0(r3)
    364c:	bc 03 00 00 	l.sfeqi r3,0
    3650:	10 00 00 4d 	l.bf 3784 <ISR_Timer+0x1f0>
    3654:	15 00 00 00 	l.nop 0x0
		{
			if (--SWI_List[i].dwCnt == 0)
    3658:	18 80 00 08 	l.movhi r4,0x8
    365c:	a8 84 00 30 	l.ori r4,r4,0x30
    3660:	84 62 ff f4 	l.lwz r3,-12(r2)
    3664:	b8 63 00 04 	l.slli r3,r3,0x4
    3668:	e0 64 18 00 	l.add r3,r4,r3
    366c:	9c 63 00 04 	l.addi r3,r3,4
    3670:	84 63 00 00 	l.lwz r3,0(r3)
    3674:	9c 83 ff ff 	l.addi r4,r3,-1
    3678:	18 a0 00 08 	l.movhi r5,0x8
    367c:	a8 a5 00 30 	l.ori r5,r5,0x30
    3680:	84 62 ff f4 	l.lwz r3,-12(r2)
    3684:	b8 63 00 04 	l.slli r3,r3,0x4
    3688:	e0 65 18 00 	l.add r3,r5,r3
    368c:	9c 63 00 04 	l.addi r3,r3,4
    3690:	d4 03 20 00 	l.sw 0(r3),r4
    3694:	18 80 00 08 	l.movhi r4,0x8
    3698:	a8 84 00 30 	l.ori r4,r4,0x30
    369c:	84 62 ff f4 	l.lwz r3,-12(r2)
    36a0:	b8 63 00 04 	l.slli r3,r3,0x4
    36a4:	e0 64 18 00 	l.add r3,r4,r3
    36a8:	9c 63 00 04 	l.addi r3,r3,4
    36ac:	84 63 00 00 	l.lwz r3,0(r3)
    36b0:	bc 23 00 00 	l.sfnei r3,0
    36b4:	10 00 00 34 	l.bf 3784 <ISR_Timer+0x1f0>
    36b8:	15 00 00 00 	l.nop 0x0
			{
				// call software interrupt and reload counter
				DEBUG_Print(LOG_DEBUG, LOG_TIMER, "Calling SWI %u @ %p\n", i, (void *)SWI_List[i].handler);
    36bc:	18 80 00 08 	l.movhi r4,0x8
    36c0:	a8 84 00 30 	l.ori r4,r4,0x30
    36c4:	84 62 ff f4 	l.lwz r3,-12(r2)
    36c8:	b8 63 00 04 	l.slli r3,r3,0x4
    36cc:	e0 64 18 00 	l.add r3,r4,r3
    36d0:	9c 63 00 0c 	l.addi r3,r3,12
    36d4:	84 63 00 00 	l.lwz r3,0(r3)
    36d8:	84 82 ff f4 	l.lwz r4,-12(r2)
    36dc:	d4 01 20 00 	l.sw 0(r1),r4
    36e0:	d4 01 18 04 	l.sw 4(r1),r3
    36e4:	18 60 00 00 	l.movhi r3,0x0
    36e8:	a8 63 a4 4e 	l.ori r3,r3,0xa44e
    36ec:	04 00 02 34 	l.jal 3fbc <iprintf>
    36f0:	15 00 00 00 	l.nop 0x0
				SWI_List[i].handler();
    36f4:	18 80 00 08 	l.movhi r4,0x8
    36f8:	a8 84 00 30 	l.ori r4,r4,0x30
    36fc:	84 62 ff f4 	l.lwz r3,-12(r2)
    3700:	b8 63 00 04 	l.slli r3,r3,0x4
    3704:	e0 64 18 00 	l.add r3,r4,r3
    3708:	9c 63 00 0c 	l.addi r3,r3,12
    370c:	84 63 00 00 	l.lwz r3,0(r3)
    3710:	48 00 18 00 	l.jalr r3
    3714:	15 00 00 00 	l.nop 0x0
				if (SWI_List[i].dwReload)
    3718:	18 80 00 08 	l.movhi r4,0x8
    371c:	a8 84 00 30 	l.ori r4,r4,0x30
    3720:	84 62 ff f4 	l.lwz r3,-12(r2)
    3724:	b8 63 00 04 	l.slli r3,r3,0x4
    3728:	e0 64 18 00 	l.add r3,r4,r3
    372c:	84 63 00 00 	l.lwz r3,0(r3)
    3730:	bc 03 00 00 	l.sfeqi r3,0
    3734:	10 00 00 11 	l.bf 3778 <ISR_Timer+0x1e4>
    3738:	15 00 00 00 	l.nop 0x0
					SWI_List[i].dwCnt = SWI_List[i].dwReload;
    373c:	18 80 00 08 	l.movhi r4,0x8
    3740:	a8 84 00 30 	l.ori r4,r4,0x30
    3744:	84 62 ff f4 	l.lwz r3,-12(r2)
    3748:	b8 63 00 04 	l.slli r3,r3,0x4
    374c:	e0 64 18 00 	l.add r3,r4,r3
    3750:	84 83 00 00 	l.lwz r4,0(r3)
    3754:	18 a0 00 08 	l.movhi r5,0x8
    3758:	a8 a5 00 30 	l.ori r5,r5,0x30
    375c:	84 62 ff f4 	l.lwz r3,-12(r2)
    3760:	b8 63 00 04 	l.slli r3,r3,0x4
    3764:	e0 65 18 00 	l.add r3,r5,r3
    3768:	9c 63 00 04 	l.addi r3,r3,4
    376c:	d4 03 20 00 	l.sw 0(r3),r4
    3770:	00 00 00 05 	l.j 3784 <ISR_Timer+0x1f0>
    3774:	15 00 00 00 	l.nop 0x0
				else
					TIMER_RemoveHandler(i);
    3778:	84 62 ff f4 	l.lwz r3,-12(r2)
    377c:	04 00 00 b8 	l.jal 3a5c <TIMER_RemoveHandler>
    3780:	15 00 00 00 	l.nop 0x0
	uint32_t ttmr = (or1k_mfspr(SPR_TTMR) & SPR_TTMR_PERIOD);
	or1k_mtspr(SPR_TTMR, ttmr | SPR_TTMR_IE | SPR_TTMR_RT);

	or1k_timer_ticks++;

	for (i=0; i<MAX_SWI; i++)
    3784:	84 62 ff f4 	l.lwz r3,-12(r2)
    3788:	9c 63 00 01 	l.addi r3,r3,1
    378c:	d7 e2 1f f4 	l.sw -12(r2),r3
    3790:	84 62 ff f4 	l.lwz r3,-12(r2)
    3794:	bc a3 00 03 	l.sfleui r3,3
    3798:	13 ff ff 9c 	l.bf 3608 <ISR_Timer+0x74>
    379c:	15 00 00 00 	l.nop 0x0
				else
					TIMER_RemoveHandler(i);
			}
		}
	}
}
    37a0:	a8 22 00 00 	l.ori r1,r2,0x0
    37a4:	84 41 ff f8 	l.lwz r2,-8(r1)
    37a8:	85 21 ff fc 	l.lwz r9,-4(r1)
    37ac:	44 00 48 00 	l.jr r9
    37b0:	15 00 00 00 	l.nop 0x0

000037b4 <TIMER_AddHandler>:

int TIMER_AddHandler(void (*handler)(), unsigned int dwCount, unsigned int dwReload, unsigned int dwRunning)
{
    37b4:	d7 e1 17 f8 	l.sw -8(r1),r2
    37b8:	9c 41 00 00 	l.addi r2,r1,0
    37bc:	d7 e1 4f fc 	l.sw -4(r1),r9
    37c0:	9c 21 ff cc 	l.addi r1,r1,-52
    37c4:	d7 e2 1f e8 	l.sw -24(r2),r3
    37c8:	d7 e2 27 e4 	l.sw -28(r2),r4
    37cc:	d7 e2 2f e0 	l.sw -32(r2),r5
    37d0:	d7 e2 37 dc 	l.sw -36(r2),r6
	int i;
	unsigned int dwInterrupts, dwTimer;
	DEBUG_Print(LOG_DEBUG, LOG_TIMER, "Add Timer@%p(%u/%u %u) ", (void*)handler, dwCount, dwReload, dwRunning);
    37d4:	84 62 ff e8 	l.lwz r3,-24(r2)
    37d8:	d4 01 18 00 	l.sw 0(r1),r3
    37dc:	84 62 ff e4 	l.lwz r3,-28(r2)
    37e0:	d4 01 18 04 	l.sw 4(r1),r3
    37e4:	84 62 ff e0 	l.lwz r3,-32(r2)
    37e8:	d4 01 18 08 	l.sw 8(r1),r3
    37ec:	84 62 ff dc 	l.lwz r3,-36(r2)
    37f0:	d4 01 18 0c 	l.sw 12(r1),r3
    37f4:	18 60 00 00 	l.movhi r3,0x0
    37f8:	a8 63 a4 78 	l.ori r3,r3,0xa478
    37fc:	04 00 01 f0 	l.jal 3fbc <iprintf>
    3800:	15 00 00 00 	l.nop 0x0
	ATLYS_ENTER_CRITICAL(dwInterrupts, dwTimer);
    3804:	04 00 03 b1 	l.jal 46c8 <or1k_interrupts_disable>
    3808:	15 00 00 00 	l.nop 0x0
    380c:	d7 e2 5f f0 	l.sw -16(r2),r11
    3810:	04 00 04 60 	l.jal 4990 <or1k_timer_disable>
    3814:	15 00 00 00 	l.nop 0x0
    3818:	d7 e2 5f ec 	l.sw -20(r2),r11
	for (i=0; i<MAX_SWI; i++)
    381c:	9c 60 00 00 	l.addi r3,r0,0
    3820:	d7 e2 1f f4 	l.sw -12(r2),r3
    3824:	00 00 00 77 	l.j 3a00 <TIMER_AddHandler+0x24c>
    3828:	15 00 00 00 	l.nop 0x0
	{
		if (!SWI_List[i].handler)
    382c:	18 80 00 08 	l.movhi r4,0x8
    3830:	a8 84 00 30 	l.ori r4,r4,0x30
    3834:	84 62 ff f4 	l.lwz r3,-12(r2)
    3838:	b8 63 00 04 	l.slli r3,r3,0x4
    383c:	e0 64 18 00 	l.add r3,r4,r3
    3840:	9c 63 00 0c 	l.addi r3,r3,12
    3844:	84 63 00 00 	l.lwz r3,0(r3)
    3848:	bc 23 00 00 	l.sfnei r3,0
    384c:	10 00 00 6a 	l.bf 39f4 <TIMER_AddHandler+0x240>
    3850:	15 00 00 00 	l.nop 0x0
		{
			SWI_List[i].dwReload = dwReload;
    3854:	18 80 00 08 	l.movhi r4,0x8
    3858:	a8 84 00 30 	l.ori r4,r4,0x30
    385c:	84 62 ff f4 	l.lwz r3,-12(r2)
    3860:	b8 63 00 04 	l.slli r3,r3,0x4
    3864:	e0 64 18 00 	l.add r3,r4,r3
    3868:	84 82 ff e0 	l.lwz r4,-32(r2)
    386c:	d4 03 20 00 	l.sw 0(r3),r4
			SWI_List[i].dwCnt = dwCount;
    3870:	18 80 00 08 	l.movhi r4,0x8
    3874:	a8 84 00 30 	l.ori r4,r4,0x30
    3878:	84 62 ff f4 	l.lwz r3,-12(r2)
    387c:	b8 63 00 04 	l.slli r3,r3,0x4
    3880:	e0 64 18 00 	l.add r3,r4,r3
    3884:	9c 63 00 04 	l.addi r3,r3,4
    3888:	84 82 ff e4 	l.lwz r4,-28(r2)
    388c:	d4 03 20 00 	l.sw 0(r3),r4
			SWI_List[i].dwRunning = dwRunning;
    3890:	18 80 00 08 	l.movhi r4,0x8
    3894:	a8 84 00 30 	l.ori r4,r4,0x30
    3898:	84 62 ff f4 	l.lwz r3,-12(r2)
    389c:	b8 63 00 04 	l.slli r3,r3,0x4
    38a0:	e0 64 18 00 	l.add r3,r4,r3
    38a4:	9c 63 00 08 	l.addi r3,r3,8
    38a8:	84 82 ff dc 	l.lwz r4,-36(r2)
    38ac:	d4 03 20 00 	l.sw 0(r3),r4
			SWI_List[i].handler = handler;
    38b0:	18 80 00 08 	l.movhi r4,0x8
    38b4:	a8 84 00 30 	l.ori r4,r4,0x30
    38b8:	84 62 ff f4 	l.lwz r3,-12(r2)
    38bc:	b8 63 00 04 	l.slli r3,r3,0x4
    38c0:	e0 64 18 00 	l.add r3,r4,r3
    38c4:	9c 63 00 0c 	l.addi r3,r3,12
    38c8:	84 82 ff e8 	l.lwz r4,-24(r2)
    38cc:	d4 03 20 00 	l.sw 0(r3),r4

			if (SWI_List[i].dwCnt == 0)
    38d0:	18 80 00 08 	l.movhi r4,0x8
    38d4:	a8 84 00 30 	l.ori r4,r4,0x30
    38d8:	84 62 ff f4 	l.lwz r3,-12(r2)
    38dc:	b8 63 00 04 	l.slli r3,r3,0x4
    38e0:	e0 64 18 00 	l.add r3,r4,r3
    38e4:	9c 63 00 04 	l.addi r3,r3,4
    38e8:	84 63 00 00 	l.lwz r3,0(r3)
    38ec:	bc 23 00 00 	l.sfnei r3,0
    38f0:	10 00 00 32 	l.bf 39b8 <TIMER_AddHandler+0x204>
    38f4:	15 00 00 00 	l.nop 0x0
			{
				// call software interrupt and reload counter
				DEBUG_Print(LOG_DEBUG, LOG_TIMER, "Calling initial SWI @ %p\n", (void *)SWI_List[i].handler);
    38f8:	18 80 00 08 	l.movhi r4,0x8
    38fc:	a8 84 00 30 	l.ori r4,r4,0x30
    3900:	84 62 ff f4 	l.lwz r3,-12(r2)
    3904:	b8 63 00 04 	l.slli r3,r3,0x4
    3908:	e0 64 18 00 	l.add r3,r4,r3
    390c:	9c 63 00 0c 	l.addi r3,r3,12
    3910:	84 63 00 00 	l.lwz r3,0(r3)
    3914:	d4 01 18 00 	l.sw 0(r1),r3
    3918:	18 60 00 00 	l.movhi r3,0x0
    391c:	a8 63 a4 a5 	l.ori r3,r3,0xa4a5
    3920:	04 00 01 a7 	l.jal 3fbc <iprintf>
    3924:	15 00 00 00 	l.nop 0x0
				SWI_List[i].handler();
    3928:	18 80 00 08 	l.movhi r4,0x8
    392c:	a8 84 00 30 	l.ori r4,r4,0x30
    3930:	84 62 ff f4 	l.lwz r3,-12(r2)
    3934:	b8 63 00 04 	l.slli r3,r3,0x4
    3938:	e0 64 18 00 	l.add r3,r4,r3
    393c:	9c 63 00 0c 	l.addi r3,r3,12
    3940:	84 63 00 00 	l.lwz r3,0(r3)
    3944:	48 00 18 00 	l.jalr r3
    3948:	15 00 00 00 	l.nop 0x0
				if (SWI_List[i].dwReload)
    394c:	18 80 00 08 	l.movhi r4,0x8
    3950:	a8 84 00 30 	l.ori r4,r4,0x30
    3954:	84 62 ff f4 	l.lwz r3,-12(r2)
    3958:	b8 63 00 04 	l.slli r3,r3,0x4
    395c:	e0 64 18 00 	l.add r3,r4,r3
    3960:	84 63 00 00 	l.lwz r3,0(r3)
    3964:	bc 03 00 00 	l.sfeqi r3,0
    3968:	10 00 00 11 	l.bf 39ac <TIMER_AddHandler+0x1f8>
    396c:	15 00 00 00 	l.nop 0x0
					SWI_List[i].dwCnt = SWI_List[i].dwReload;
    3970:	18 80 00 08 	l.movhi r4,0x8
    3974:	a8 84 00 30 	l.ori r4,r4,0x30
    3978:	84 62 ff f4 	l.lwz r3,-12(r2)
    397c:	b8 63 00 04 	l.slli r3,r3,0x4
    3980:	e0 64 18 00 	l.add r3,r4,r3
    3984:	84 83 00 00 	l.lwz r4,0(r3)
    3988:	18 a0 00 08 	l.movhi r5,0x8
    398c:	a8 a5 00 30 	l.ori r5,r5,0x30
    3990:	84 62 ff f4 	l.lwz r3,-12(r2)
    3994:	b8 63 00 04 	l.slli r3,r3,0x4
    3998:	e0 65 18 00 	l.add r3,r5,r3
    399c:	9c 63 00 04 	l.addi r3,r3,4
    39a0:	d4 03 20 00 	l.sw 0(r3),r4
    39a4:	00 00 00 05 	l.j 39b8 <TIMER_AddHandler+0x204>
    39a8:	15 00 00 00 	l.nop 0x0
				else
					TIMER_RemoveHandler(i);
    39ac:	84 62 ff f4 	l.lwz r3,-12(r2)
    39b0:	04 00 00 2b 	l.jal 3a5c <TIMER_RemoveHandler>
    39b4:	15 00 00 00 	l.nop 0x0
			}

			ATLYS_EXIT_CRITICAL(dwInterrupts, dwTimer);
    39b8:	84 62 ff f0 	l.lwz r3,-16(r2)
    39bc:	04 00 03 50 	l.jal 46fc <or1k_interrupts_restore>
    39c0:	15 00 00 00 	l.nop 0x0
    39c4:	84 62 ff ec 	l.lwz r3,-20(r2)
    39c8:	04 00 03 ff 	l.jal 49c4 <or1k_timer_restore>
    39cc:	15 00 00 00 	l.nop 0x0
			DEBUG_Print(LOG_DEBUG, LOG_TIMER, "Used SWI %u\n", i);
    39d0:	84 62 ff f4 	l.lwz r3,-12(r2)
    39d4:	d4 01 18 00 	l.sw 0(r1),r3
    39d8:	18 60 00 00 	l.movhi r3,0x0
    39dc:	a8 63 a4 d4 	l.ori r3,r3,0xa4d4
    39e0:	04 00 01 77 	l.jal 3fbc <iprintf>
    39e4:	15 00 00 00 	l.nop 0x0
			return i;
    39e8:	84 62 ff f4 	l.lwz r3,-12(r2)
    39ec:	00 00 00 16 	l.j 3a44 <TIMER_AddHandler+0x290>
    39f0:	15 00 00 00 	l.nop 0x0
{
	int i;
	unsigned int dwInterrupts, dwTimer;
	DEBUG_Print(LOG_DEBUG, LOG_TIMER, "Add Timer@%p(%u/%u %u) ", (void*)handler, dwCount, dwReload, dwRunning);
	ATLYS_ENTER_CRITICAL(dwInterrupts, dwTimer);
	for (i=0; i<MAX_SWI; i++)
    39f4:	84 62 ff f4 	l.lwz r3,-12(r2)
    39f8:	9c 63 00 01 	l.addi r3,r3,1
    39fc:	d7 e2 1f f4 	l.sw -12(r2),r3
    3a00:	84 62 ff f4 	l.lwz r3,-12(r2)
    3a04:	bd a3 00 03 	l.sflesi r3,3
    3a08:	13 ff ff 89 	l.bf 382c <TIMER_AddHandler+0x78>
    3a0c:	15 00 00 00 	l.nop 0x0
			ATLYS_EXIT_CRITICAL(dwInterrupts, dwTimer);
			DEBUG_Print(LOG_DEBUG, LOG_TIMER, "Used SWI %u\n", i);
			return i;
		}
	}
	ATLYS_EXIT_CRITICAL(dwInterrupts, dwTimer);
    3a10:	84 62 ff f0 	l.lwz r3,-16(r2)
    3a14:	04 00 03 3a 	l.jal 46fc <or1k_interrupts_restore>
    3a18:	15 00 00 00 	l.nop 0x0
    3a1c:	84 62 ff ec 	l.lwz r3,-20(r2)
    3a20:	04 00 03 e9 	l.jal 49c4 <or1k_timer_restore>
    3a24:	15 00 00 00 	l.nop 0x0
	DEBUG_Print(LOG_ERR, LOG_TIMER, "No SWI entry available\n");
    3a28:	18 60 00 00 	l.movhi r3,0x0
    3a2c:	a8 63 a4 f6 	l.ori r3,r3,0xa4f6
    3a30:	04 00 01 63 	l.jal 3fbc <iprintf>
    3a34:	15 00 00 00 	l.nop 0x0
    3a38:	07 ff fb d3 	l.jal 2984 <DEBUG_TriggerLED>
    3a3c:	15 00 00 00 	l.nop 0x0
	return -1;
    3a40:	9c 60 ff ff 	l.addi r3,r0,-1
}
    3a44:	a9 63 00 00 	l.ori r11,r3,0x0
    3a48:	a8 22 00 00 	l.ori r1,r2,0x0
    3a4c:	84 41 ff f8 	l.lwz r2,-8(r1)
    3a50:	85 21 ff fc 	l.lwz r9,-4(r1)
    3a54:	44 00 48 00 	l.jr r9
    3a58:	15 00 00 00 	l.nop 0x0

00003a5c <TIMER_RemoveHandler>:

void TIMER_RemoveHandler(unsigned int dwHandle)
{
    3a5c:	d7 e1 17 f8 	l.sw -8(r1),r2
    3a60:	9c 41 00 00 	l.addi r2,r1,0
    3a64:	d7 e1 4f fc 	l.sw -4(r1),r9
    3a68:	9c 21 ff e8 	l.addi r1,r1,-24
    3a6c:	d7 e2 1f ec 	l.sw -20(r2),r3
	unsigned int dwInterrupts, dwTimer;
	DEBUG_Print(LOG_DEBUG, LOG_TIMER, "RemoveHandler %u\n", dwHandle);
    3a70:	84 62 ff ec 	l.lwz r3,-20(r2)
    3a74:	d4 01 18 00 	l.sw 0(r1),r3
    3a78:	18 60 00 00 	l.movhi r3,0x0
    3a7c:	a8 63 a5 21 	l.ori r3,r3,0xa521
    3a80:	04 00 01 4f 	l.jal 3fbc <iprintf>
    3a84:	15 00 00 00 	l.nop 0x0
	ATLYS_ENTER_CRITICAL(dwInterrupts, dwTimer);
    3a88:	04 00 03 10 	l.jal 46c8 <or1k_interrupts_disable>
    3a8c:	15 00 00 00 	l.nop 0x0
    3a90:	d7 e2 5f f4 	l.sw -12(r2),r11
    3a94:	04 00 03 bf 	l.jal 4990 <or1k_timer_disable>
    3a98:	15 00 00 00 	l.nop 0x0
    3a9c:	d7 e2 5f f0 	l.sw -16(r2),r11
	if (dwHandle < MAX_SWI)
    3aa0:	84 62 ff ec 	l.lwz r3,-20(r2)
    3aa4:	bc 43 00 03 	l.sfgtui r3,3
    3aa8:	10 00 00 0a 	l.bf 3ad0 <TIMER_RemoveHandler+0x74>
    3aac:	15 00 00 00 	l.nop 0x0
		SWI_List[dwHandle].handler = 0;
    3ab0:	18 80 00 08 	l.movhi r4,0x8
    3ab4:	a8 84 00 30 	l.ori r4,r4,0x30
    3ab8:	84 62 ff ec 	l.lwz r3,-20(r2)
    3abc:	b8 63 00 04 	l.slli r3,r3,0x4
    3ac0:	e0 64 18 00 	l.add r3,r4,r3
    3ac4:	9c 63 00 0c 	l.addi r3,r3,12
    3ac8:	9c 80 00 00 	l.addi r4,r0,0
    3acc:	d4 03 20 00 	l.sw 0(r3),r4
	ATLYS_EXIT_CRITICAL(dwInterrupts, dwTimer);
    3ad0:	84 62 ff f4 	l.lwz r3,-12(r2)
    3ad4:	04 00 03 0a 	l.jal 46fc <or1k_interrupts_restore>
    3ad8:	15 00 00 00 	l.nop 0x0
    3adc:	84 62 ff f0 	l.lwz r3,-16(r2)
    3ae0:	04 00 03 b9 	l.jal 49c4 <or1k_timer_restore>
    3ae4:	15 00 00 00 	l.nop 0x0
}
    3ae8:	a8 22 00 00 	l.ori r1,r2,0x0
    3aec:	84 41 ff f8 	l.lwz r2,-8(r1)
    3af0:	85 21 ff fc 	l.lwz r9,-4(r1)
    3af4:	44 00 48 00 	l.jr r9
    3af8:	15 00 00 00 	l.nop 0x0

00003afc <TIMER_Stop>:

void TIMER_Stop(unsigned int dwHandle)
{
    3afc:	d7 e1 17 f8 	l.sw -8(r1),r2
    3b00:	9c 41 00 00 	l.addi r2,r1,0
    3b04:	d7 e1 4f fc 	l.sw -4(r1),r9
    3b08:	9c 21 ff e8 	l.addi r1,r1,-24
    3b0c:	d7 e2 1f ec 	l.sw -20(r2),r3
	unsigned int dwInterrupts, dwTimer;
	DEBUG_Print(LOG_DEBUG, LOG_TIMER, "Stop %u\n", dwHandle);
    3b10:	84 62 ff ec 	l.lwz r3,-20(r2)
    3b14:	d4 01 18 00 	l.sw 0(r1),r3
    3b18:	18 60 00 00 	l.movhi r3,0x0
    3b1c:	a8 63 a5 48 	l.ori r3,r3,0xa548
    3b20:	04 00 01 27 	l.jal 3fbc <iprintf>
    3b24:	15 00 00 00 	l.nop 0x0
	ATLYS_ENTER_CRITICAL(dwInterrupts, dwTimer);
    3b28:	04 00 02 e8 	l.jal 46c8 <or1k_interrupts_disable>
    3b2c:	15 00 00 00 	l.nop 0x0
    3b30:	d7 e2 5f f4 	l.sw -12(r2),r11
    3b34:	04 00 03 97 	l.jal 4990 <or1k_timer_disable>
    3b38:	15 00 00 00 	l.nop 0x0
    3b3c:	d7 e2 5f f0 	l.sw -16(r2),r11
	if (dwHandle < MAX_SWI && SWI_List[dwHandle].handler)
    3b40:	84 62 ff ec 	l.lwz r3,-20(r2)
    3b44:	bc 43 00 03 	l.sfgtui r3,3
    3b48:	10 00 00 14 	l.bf 3b98 <TIMER_Stop+0x9c>
    3b4c:	15 00 00 00 	l.nop 0x0
    3b50:	18 80 00 08 	l.movhi r4,0x8
    3b54:	a8 84 00 30 	l.ori r4,r4,0x30
    3b58:	84 62 ff ec 	l.lwz r3,-20(r2)
    3b5c:	b8 63 00 04 	l.slli r3,r3,0x4
    3b60:	e0 64 18 00 	l.add r3,r4,r3
    3b64:	9c 63 00 0c 	l.addi r3,r3,12
    3b68:	84 63 00 00 	l.lwz r3,0(r3)
    3b6c:	bc 03 00 00 	l.sfeqi r3,0
    3b70:	10 00 00 0a 	l.bf 3b98 <TIMER_Stop+0x9c>
    3b74:	15 00 00 00 	l.nop 0x0
		SWI_List[dwHandle].dwRunning = 0;
    3b78:	18 80 00 08 	l.movhi r4,0x8
    3b7c:	a8 84 00 30 	l.ori r4,r4,0x30
    3b80:	84 62 ff ec 	l.lwz r3,-20(r2)
    3b84:	b8 63 00 04 	l.slli r3,r3,0x4
    3b88:	e0 64 18 00 	l.add r3,r4,r3
    3b8c:	9c 63 00 08 	l.addi r3,r3,8
    3b90:	9c 80 00 00 	l.addi r4,r0,0
    3b94:	d4 03 20 00 	l.sw 0(r3),r4
	ATLYS_EXIT_CRITICAL(dwInterrupts, dwTimer);
    3b98:	84 62 ff f4 	l.lwz r3,-12(r2)
    3b9c:	04 00 02 d8 	l.jal 46fc <or1k_interrupts_restore>
    3ba0:	15 00 00 00 	l.nop 0x0
    3ba4:	84 62 ff f0 	l.lwz r3,-16(r2)
    3ba8:	04 00 03 87 	l.jal 49c4 <or1k_timer_restore>
    3bac:	15 00 00 00 	l.nop 0x0
}
    3bb0:	a8 22 00 00 	l.ori r1,r2,0x0
    3bb4:	84 41 ff f8 	l.lwz r2,-8(r1)
    3bb8:	85 21 ff fc 	l.lwz r9,-4(r1)
    3bbc:	44 00 48 00 	l.jr r9
    3bc0:	15 00 00 00 	l.nop 0x0

00003bc4 <TIMER_Start>:

void TIMER_Start(unsigned int dwHandle)
{
    3bc4:	d7 e1 17 f8 	l.sw -8(r1),r2
    3bc8:	9c 41 00 00 	l.addi r2,r1,0
    3bcc:	d7 e1 4f fc 	l.sw -4(r1),r9
    3bd0:	9c 21 ff e0 	l.addi r1,r1,-32
    3bd4:	d7 e2 1f ec 	l.sw -20(r2),r3
	unsigned int dwInterrupts, dwTimer;
	DEBUG_Print(LOG_DEBUG, LOG_TIMER, "Start %u (%u/%u)\n", dwHandle, SWI_List[dwHandle].dwCnt, SWI_List[dwHandle].dwReload);
    3bd8:	18 80 00 08 	l.movhi r4,0x8
    3bdc:	a8 84 00 30 	l.ori r4,r4,0x30
    3be0:	84 62 ff ec 	l.lwz r3,-20(r2)
    3be4:	b8 63 00 04 	l.slli r3,r3,0x4
    3be8:	e0 64 18 00 	l.add r3,r4,r3
    3bec:	9c 63 00 04 	l.addi r3,r3,4
    3bf0:	84 83 00 00 	l.lwz r4,0(r3)
    3bf4:	18 a0 00 08 	l.movhi r5,0x8
    3bf8:	a8 a5 00 30 	l.ori r5,r5,0x30
    3bfc:	84 62 ff ec 	l.lwz r3,-20(r2)
    3c00:	b8 63 00 04 	l.slli r3,r3,0x4
    3c04:	e0 65 18 00 	l.add r3,r5,r3
    3c08:	84 63 00 00 	l.lwz r3,0(r3)
    3c0c:	84 a2 ff ec 	l.lwz r5,-20(r2)
    3c10:	d4 01 28 00 	l.sw 0(r1),r5
    3c14:	d4 01 20 04 	l.sw 4(r1),r4
    3c18:	d4 01 18 08 	l.sw 8(r1),r3
    3c1c:	18 60 00 00 	l.movhi r3,0x0
    3c20:	a8 63 a5 66 	l.ori r3,r3,0xa566
    3c24:	04 00 00 e6 	l.jal 3fbc <iprintf>
    3c28:	15 00 00 00 	l.nop 0x0
	ATLYS_ENTER_CRITICAL(dwInterrupts, dwTimer);
    3c2c:	04 00 02 a7 	l.jal 46c8 <or1k_interrupts_disable>
    3c30:	15 00 00 00 	l.nop 0x0
    3c34:	d7 e2 5f f4 	l.sw -12(r2),r11
    3c38:	04 00 03 56 	l.jal 4990 <or1k_timer_disable>
    3c3c:	15 00 00 00 	l.nop 0x0
    3c40:	d7 e2 5f f0 	l.sw -16(r2),r11
	if (dwHandle < MAX_SWI && SWI_List[dwHandle].handler)
    3c44:	84 62 ff ec 	l.lwz r3,-20(r2)
    3c48:	bc 43 00 03 	l.sfgtui r3,3
    3c4c:	10 00 00 21 	l.bf 3cd0 <TIMER_Start+0x10c>
    3c50:	15 00 00 00 	l.nop 0x0
    3c54:	18 80 00 08 	l.movhi r4,0x8
    3c58:	a8 84 00 30 	l.ori r4,r4,0x30
    3c5c:	84 62 ff ec 	l.lwz r3,-20(r2)
    3c60:	b8 63 00 04 	l.slli r3,r3,0x4
    3c64:	e0 64 18 00 	l.add r3,r4,r3
    3c68:	9c 63 00 0c 	l.addi r3,r3,12
    3c6c:	84 63 00 00 	l.lwz r3,0(r3)
    3c70:	bc 03 00 00 	l.sfeqi r3,0
    3c74:	10 00 00 17 	l.bf 3cd0 <TIMER_Start+0x10c>
    3c78:	15 00 00 00 	l.nop 0x0
	{
		SWI_List[dwHandle].dwCnt = SWI_List[dwHandle].dwReload;
    3c7c:	18 80 00 08 	l.movhi r4,0x8
    3c80:	a8 84 00 30 	l.ori r4,r4,0x30
    3c84:	84 62 ff ec 	l.lwz r3,-20(r2)
    3c88:	b8 63 00 04 	l.slli r3,r3,0x4
    3c8c:	e0 64 18 00 	l.add r3,r4,r3
    3c90:	84 83 00 00 	l.lwz r4,0(r3)
    3c94:	18 a0 00 08 	l.movhi r5,0x8
    3c98:	a8 a5 00 30 	l.ori r5,r5,0x30
    3c9c:	84 62 ff ec 	l.lwz r3,-20(r2)
    3ca0:	b8 63 00 04 	l.slli r3,r3,0x4
    3ca4:	e0 65 18 00 	l.add r3,r5,r3
    3ca8:	9c 63 00 04 	l.addi r3,r3,4
    3cac:	d4 03 20 00 	l.sw 0(r3),r4
		SWI_List[dwHandle].dwRunning = 1;
    3cb0:	18 80 00 08 	l.movhi r4,0x8
    3cb4:	a8 84 00 30 	l.ori r4,r4,0x30
    3cb8:	84 62 ff ec 	l.lwz r3,-20(r2)
    3cbc:	b8 63 00 04 	l.slli r3,r3,0x4
    3cc0:	e0 64 18 00 	l.add r3,r4,r3
    3cc4:	9c 63 00 08 	l.addi r3,r3,8
    3cc8:	9c 80 00 01 	l.addi r4,r0,1
    3ccc:	d4 03 20 00 	l.sw 0(r3),r4
	}
	ATLYS_EXIT_CRITICAL(dwInterrupts, dwTimer);
    3cd0:	84 62 ff f4 	l.lwz r3,-12(r2)
    3cd4:	04 00 02 8a 	l.jal 46fc <or1k_interrupts_restore>
    3cd8:	15 00 00 00 	l.nop 0x0
    3cdc:	84 62 ff f0 	l.lwz r3,-16(r2)
    3ce0:	04 00 03 39 	l.jal 49c4 <or1k_timer_restore>
    3ce4:	15 00 00 00 	l.nop 0x0
}
    3ce8:	a8 22 00 00 	l.ori r1,r2,0x0
    3cec:	84 41 ff f8 	l.lwz r2,-8(r1)
    3cf0:	85 21 ff fc 	l.lwz r9,-4(r1)
    3cf4:	44 00 48 00 	l.jr r9
    3cf8:	15 00 00 00 	l.nop 0x0

00003cfc <TIMER_SetReload>:

void TIMER_SetReload(unsigned int dwHandle, unsigned int dwReload)
{
    3cfc:	d7 e1 17 f8 	l.sw -8(r1),r2
    3d00:	9c 41 00 00 	l.addi r2,r1,0
    3d04:	d7 e1 4f fc 	l.sw -4(r1),r9
    3d08:	9c 21 ff e0 	l.addi r1,r1,-32
    3d0c:	d7 e2 1f ec 	l.sw -20(r2),r3
    3d10:	d7 e2 27 e8 	l.sw -24(r2),r4
	unsigned int dwInterrupts, dwTimer;
	DEBUG_Print(LOG_DEBUG, LOG_TIMER, "SetReload %u=%u\n", dwHandle, dwReload);
    3d14:	84 62 ff ec 	l.lwz r3,-20(r2)
    3d18:	d4 01 18 00 	l.sw 0(r1),r3
    3d1c:	84 62 ff e8 	l.lwz r3,-24(r2)
    3d20:	d4 01 18 04 	l.sw 4(r1),r3
    3d24:	18 60 00 00 	l.movhi r3,0x0
    3d28:	a8 63 a5 8d 	l.ori r3,r3,0xa58d
    3d2c:	04 00 00 a4 	l.jal 3fbc <iprintf>
    3d30:	15 00 00 00 	l.nop 0x0
	ATLYS_ENTER_CRITICAL(dwInterrupts, dwTimer);
    3d34:	04 00 02 65 	l.jal 46c8 <or1k_interrupts_disable>
    3d38:	15 00 00 00 	l.nop 0x0
    3d3c:	d7 e2 5f f4 	l.sw -12(r2),r11
    3d40:	04 00 03 14 	l.jal 4990 <or1k_timer_disable>
    3d44:	15 00 00 00 	l.nop 0x0
    3d48:	d7 e2 5f f0 	l.sw -16(r2),r11
	if (dwHandle < MAX_SWI && SWI_List[dwHandle].handler)
    3d4c:	84 62 ff ec 	l.lwz r3,-20(r2)
    3d50:	bc 43 00 03 	l.sfgtui r3,3
    3d54:	10 00 00 13 	l.bf 3da0 <TIMER_SetReload+0xa4>
    3d58:	15 00 00 00 	l.nop 0x0
    3d5c:	18 80 00 08 	l.movhi r4,0x8
    3d60:	a8 84 00 30 	l.ori r4,r4,0x30
    3d64:	84 62 ff ec 	l.lwz r3,-20(r2)
    3d68:	b8 63 00 04 	l.slli r3,r3,0x4
    3d6c:	e0 64 18 00 	l.add r3,r4,r3
    3d70:	9c 63 00 0c 	l.addi r3,r3,12
    3d74:	84 63 00 00 	l.lwz r3,0(r3)
    3d78:	bc 03 00 00 	l.sfeqi r3,0
    3d7c:	10 00 00 09 	l.bf 3da0 <TIMER_SetReload+0xa4>
    3d80:	15 00 00 00 	l.nop 0x0
	{
		SWI_List[dwHandle].dwReload = dwReload;
    3d84:	18 80 00 08 	l.movhi r4,0x8
    3d88:	a8 84 00 30 	l.ori r4,r4,0x30
    3d8c:	84 62 ff ec 	l.lwz r3,-20(r2)
    3d90:	b8 63 00 04 	l.slli r3,r3,0x4
    3d94:	e0 64 18 00 	l.add r3,r4,r3
    3d98:	84 82 ff e8 	l.lwz r4,-24(r2)
    3d9c:	d4 03 20 00 	l.sw 0(r3),r4
	}
	ATLYS_EXIT_CRITICAL(dwInterrupts, dwTimer);
    3da0:	84 62 ff f4 	l.lwz r3,-12(r2)
    3da4:	04 00 02 56 	l.jal 46fc <or1k_interrupts_restore>
    3da8:	15 00 00 00 	l.nop 0x0
    3dac:	84 62 ff f0 	l.lwz r3,-16(r2)
    3db0:	04 00 03 05 	l.jal 49c4 <or1k_timer_restore>
    3db4:	15 00 00 00 	l.nop 0x0
}
    3db8:	a8 22 00 00 	l.ori r1,r2,0x0
    3dbc:	84 41 ff f8 	l.lwz r2,-8(r1)
    3dc0:	85 21 ff fc 	l.lwz r9,-4(r1)
    3dc4:	44 00 48 00 	l.jr r9
    3dc8:	15 00 00 00 	l.nop 0x0

00003dcc <TIMER_GetDelta>:

unsigned int TIMER_GetDelta(unsigned int dwTimestamp)
{
    3dcc:	d7 e1 17 fc 	l.sw -4(r1),r2
    3dd0:	9c 41 00 00 	l.addi r2,r1,0
    3dd4:	9c 21 ff f8 	l.addi r1,r1,-8
    3dd8:	d7 e2 1f f8 	l.sw -8(r2),r3
	return TIMER_GetTicks() - dwTimestamp;
    3ddc:	18 60 00 08 	l.movhi r3,0x8
    3de0:	a8 63 00 c8 	l.ori r3,r3,0xc8
    3de4:	84 83 00 00 	l.lwz r4,0(r3)
    3de8:	84 62 ff f8 	l.lwz r3,-8(r2)
    3dec:	e0 64 18 02 	l.sub r3,r4,r3
}
    3df0:	a9 63 00 00 	l.ori r11,r3,0x0
    3df4:	a8 22 00 00 	l.ori r1,r2,0x0
    3df8:	84 41 ff fc 	l.lwz r2,-4(r1)
    3dfc:	44 00 48 00 	l.jr r9
    3e00:	15 00 00 00 	l.nop 0x0

00003e04 <atexit>:
    3e04:	a8 83 00 00 	l.ori r4,r3,0x0
    3e08:	9c 60 00 00 	l.addi r3,r0,0
    3e0c:	d7 e1 4f fc 	l.sw -4(r1),r9
    3e10:	d7 e1 0f f8 	l.sw -8(r1),r1
    3e14:	a8 a3 00 00 	l.ori r5,r3,0x0
    3e18:	9c 21 ff f8 	l.addi r1,r1,-8
    3e1c:	04 00 00 06 	l.jal 3e34 <__register_exitproc>
    3e20:	a8 c3 00 00 	l.ori r6,r3,0x0
    3e24:	9c 21 00 08 	l.addi r1,r1,8
    3e28:	85 21 ff fc 	l.lwz r9,-4(r1)
    3e2c:	44 00 48 00 	l.jr r9
    3e30:	84 21 ff f8 	l.lwz r1,-8(r1)

00003e34 <__register_exitproc>:
    3e34:	d7 e1 17 e8 	l.sw -24(r1),r2
    3e38:	18 40 00 00 	l.movhi r2,0x0
    3e3c:	d7 e1 77 ec 	l.sw -20(r1),r14
    3e40:	a8 42 a5 b4 	l.ori r2,r2,0xa5b4
    3e44:	d7 e1 97 f0 	l.sw -16(r1),r18
    3e48:	85 c2 00 00 	l.lwz r14,0(r2)
    3e4c:	d7 e1 a7 f4 	l.sw -12(r1),r20
    3e50:	85 0e 01 48 	l.lwz r8,328(r14)
    3e54:	d7 e1 b7 f8 	l.sw -8(r1),r22
    3e58:	d7 e1 4f fc 	l.sw -4(r1),r9
    3e5c:	d7 e1 0f e4 	l.sw -28(r1),r1
    3e60:	bc 28 00 00 	l.sfnei r8,0
    3e64:	9c 21 ff e4 	l.addi r1,r1,-28
    3e68:	aa c3 00 00 	l.ori r22,r3,0x0
    3e6c:	a8 44 00 00 	l.ori r2,r4,0x0
    3e70:	aa 85 00 00 	l.ori r20,r5,0x0
    3e74:	0c 00 00 3b 	l.bnf 3f60 <__register_exitproc+0x12c>
    3e78:	aa 46 00 00 	l.ori r18,r6,0x0
    3e7c:	84 e8 00 04 	l.lwz r7,4(r8)
    3e80:	bd 47 00 1f 	l.sfgtsi r7,31
    3e84:	10 00 00 14 	l.bf 3ed4 <__register_exitproc+0xa0>
    3e88:	18 60 00 00 	l.movhi r3,0x0
    3e8c:	bc 36 00 00 	l.sfnei r22,0
    3e90:	10 00 00 25 	l.bf 3f24 <__register_exitproc+0xf0>
    3e94:	9c a7 00 01 	l.addi r5,r7,1
    3e98:	9c e7 00 02 	l.addi r7,r7,2
    3e9c:	d4 08 28 04 	l.sw 4(r8),r5
    3ea0:	b8 e7 00 02 	l.slli r7,r7,0x2
    3ea4:	9d 60 00 00 	l.addi r11,r0,0
    3ea8:	e0 e8 38 00 	l.add r7,r8,r7
    3eac:	d4 07 10 00 	l.sw 0(r7),r2
    3eb0:	9c 21 00 1c 	l.addi r1,r1,28
    3eb4:	85 21 ff fc 	l.lwz r9,-4(r1)
    3eb8:	84 21 ff e4 	l.lwz r1,-28(r1)
    3ebc:	84 41 ff e8 	l.lwz r2,-24(r1)
    3ec0:	85 c1 ff ec 	l.lwz r14,-20(r1)
    3ec4:	86 41 ff f0 	l.lwz r18,-16(r1)
    3ec8:	86 81 ff f4 	l.lwz r20,-12(r1)
    3ecc:	44 00 48 00 	l.jr r9
    3ed0:	86 c1 ff f8 	l.lwz r22,-8(r1)
    3ed4:	a8 63 00 00 	l.ori r3,r3,0x0
    3ed8:	bc 23 00 00 	l.sfnei r3,0
    3edc:	0f ff ff f5 	l.bnf 3eb0 <__register_exitproc+0x7c>
    3ee0:	9d 60 ff ff 	l.addi r11,r0,-1
    3ee4:	07 ff f0 47 	l.jal 0 <__reset-0x100>
    3ee8:	9c 60 01 90 	l.addi r3,r0,400
    3eec:	bc 0b 00 00 	l.sfeqi r11,0
    3ef0:	10 00 00 1f 	l.bf 3f6c <__register_exitproc+0x138>
    3ef4:	a9 0b 00 00 	l.ori r8,r11,0x0
    3ef8:	84 6e 01 48 	l.lwz r3,328(r14)
    3efc:	9c 80 00 00 	l.addi r4,r0,0
    3f00:	d4 0b 18 00 	l.sw 0(r11),r3
    3f04:	d4 0b 20 04 	l.sw 4(r11),r4
    3f08:	d4 0e 59 48 	l.sw 328(r14),r11
    3f0c:	d4 0b 21 88 	l.sw 392(r11),r4
    3f10:	d4 0b 21 8c 	l.sw 396(r11),r4
    3f14:	bc 36 00 00 	l.sfnei r22,0
    3f18:	9c a0 00 01 	l.addi r5,r0,1
    3f1c:	0f ff ff df 	l.bnf 3e98 <__register_exitproc+0x64>
    3f20:	a8 e4 00 00 	l.ori r7,r4,0x0
    3f24:	b9 67 00 02 	l.slli r11,r7,0x2
    3f28:	9c 80 00 01 	l.addi r4,r0,1
    3f2c:	bc 36 00 02 	l.sfnei r22,2
    3f30:	e0 68 58 00 	l.add r3,r8,r11
    3f34:	e0 84 38 08 	l.sll r4,r4,r7
    3f38:	d4 03 a0 88 	l.sw 136(r3),r20
    3f3c:	84 c8 01 88 	l.lwz r6,392(r8)
    3f40:	e0 c6 20 04 	l.or r6,r6,r4
    3f44:	d4 08 31 88 	l.sw 392(r8),r6
    3f48:	13 ff ff d4 	l.bf 3e98 <__register_exitproc+0x64>
    3f4c:	d4 03 91 08 	l.sw 264(r3),r18
    3f50:	84 68 01 8c 	l.lwz r3,396(r8)
    3f54:	e0 83 20 04 	l.or r4,r3,r4
    3f58:	03 ff ff d0 	l.j 3e98 <__register_exitproc+0x64>
    3f5c:	d4 08 21 8c 	l.sw 396(r8),r4
    3f60:	9d 0e 01 4c 	l.addi r8,r14,332
    3f64:	03 ff ff c6 	l.j 3e7c <__register_exitproc+0x48>
    3f68:	d4 0e 41 48 	l.sw 328(r14),r8
    3f6c:	03 ff ff d1 	l.j 3eb0 <__register_exitproc+0x7c>
    3f70:	9d 60 ff ff 	l.addi r11,r0,-1

00003f74 <exit>:
    3f74:	d7 e1 17 f8 	l.sw -8(r1),r2
    3f78:	d7 e1 4f fc 	l.sw -4(r1),r9
    3f7c:	d7 e1 0f f4 	l.sw -12(r1),r1
    3f80:	9c 80 00 00 	l.addi r4,r0,0
    3f84:	9c 21 ff f4 	l.addi r1,r1,-12
    3f88:	04 00 08 44 	l.jal 6098 <__call_exitprocs>
    3f8c:	a8 43 00 00 	l.ori r2,r3,0x0
    3f90:	18 60 00 00 	l.movhi r3,0x0
    3f94:	a8 63 a5 b4 	l.ori r3,r3,0xa5b4
    3f98:	84 63 00 00 	l.lwz r3,0(r3)
    3f9c:	84 83 00 3c 	l.lwz r4,60(r3)
    3fa0:	bc 04 00 00 	l.sfeqi r4,0
    3fa4:	10 00 00 04 	l.bf 3fb4 <exit+0x40>
    3fa8:	15 00 00 00 	l.nop 0x0
    3fac:	48 00 20 00 	l.jalr r4
    3fb0:	15 00 00 00 	l.nop 0x0
    3fb4:	04 00 17 2b 	l.jal 9c60 <_exit>
    3fb8:	a8 62 00 00 	l.ori r3,r2,0x0

00003fbc <iprintf>:
    3fbc:	d7 e1 4f fc 	l.sw -4(r1),r9
    3fc0:	d7 e1 17 f8 	l.sw -8(r1),r2
    3fc4:	d7 e1 0f f4 	l.sw -12(r1),r1
    3fc8:	9c 21 ff f4 	l.addi r1,r1,-12
    3fcc:	04 00 00 70 	l.jal 418c <__getreent>
    3fd0:	a8 43 00 00 	l.ori r2,r3,0x0
    3fd4:	a8 a2 00 00 	l.ori r5,r2,0x0
    3fd8:	9c c1 00 0c 	l.addi r6,r1,12
    3fdc:	a8 6b 00 00 	l.ori r3,r11,0x0
    3fe0:	04 00 03 0b 	l.jal 4c0c <_vfiprintf_r>
    3fe4:	84 8b 00 08 	l.lwz r4,8(r11)
    3fe8:	9c 21 00 0c 	l.addi r1,r1,12
    3fec:	85 21 ff fc 	l.lwz r9,-4(r1)
    3ff0:	84 21 ff f4 	l.lwz r1,-12(r1)
    3ff4:	44 00 48 00 	l.jr r9
    3ff8:	84 41 ff f8 	l.lwz r2,-8(r1)

00003ffc <_iprintf_r>:
    3ffc:	d7 e1 4f fc 	l.sw -4(r1),r9
    4000:	d7 e1 0f f8 	l.sw -8(r1),r1
    4004:	9c 21 ff f8 	l.addi r1,r1,-8
    4008:	a8 a4 00 00 	l.ori r5,r4,0x0
    400c:	9c c1 00 08 	l.addi r6,r1,8
    4010:	04 00 02 ff 	l.jal 4c0c <_vfiprintf_r>
    4014:	84 83 00 08 	l.lwz r4,8(r3)
    4018:	9c 21 00 08 	l.addi r1,r1,8
    401c:	85 21 ff fc 	l.lwz r9,-4(r1)
    4020:	44 00 48 00 	l.jr r9
    4024:	84 21 ff f8 	l.lwz r1,-8(r1)

00004028 <__impure_init>:
    4028:	d7 e1 17 d8 	l.sw -40(r1),r2
    402c:	18 40 00 00 	l.movhi r2,0x0
    4030:	d7 e1 4f fc 	l.sw -4(r1),r9
    4034:	a8 42 a7 a4 	l.ori r2,r2,0xa7a4
    4038:	d7 e1 77 dc 	l.sw -36(r1),r14
    403c:	d7 e1 97 e0 	l.sw -32(r1),r18
    4040:	d7 e1 a7 e4 	l.sw -28(r1),r20
    4044:	d7 e1 b7 e8 	l.sw -24(r1),r22
    4048:	d7 e1 c7 ec 	l.sw -20(r1),r24
    404c:	d7 e1 d7 f0 	l.sw -16(r1),r26
    4050:	d7 e1 e7 f4 	l.sw -12(r1),r28
    4054:	d7 e1 f7 f8 	l.sw -8(r1),r30
    4058:	84 62 00 00 	l.lwz r3,0(r2)
    405c:	d7 e1 0f d4 	l.sw -44(r1),r1
    4060:	9c 80 00 00 	l.addi r4,r0,0
    4064:	9c 21 ff d4 	l.addi r1,r1,-44
    4068:	9c a0 04 24 	l.addi r5,r0,1060
    406c:	04 00 12 8c 	l.jal 8a9c <memset>
    4070:	1b 80 00 00 	l.movhi r28,0x0
    4074:	84 c2 00 00 	l.lwz r6,0(r2)
    4078:	1b c0 00 00 	l.movhi r30,0x0
    407c:	9c 66 03 bc 	l.addi r3,r6,956
    4080:	9c a6 02 ec 	l.addi r5,r6,748
    4084:	9c 86 03 54 	l.addi r4,r6,852
    4088:	ab 9c a5 b8 	l.ori r28,r28,0xa5b8
    408c:	9f 40 33 0e 	l.addi r26,r0,13070
    4090:	9f 00 ab cd 	l.addi r24,r0,-21555
    4094:	9e c0 12 34 	l.addi r22,r0,4660
    4098:	9e 80 e6 6d 	l.addi r20,r0,-6547
    409c:	9e 40 de ec 	l.addi r18,r0,-8468
    40a0:	9d c0 00 05 	l.addi r14,r0,5
    40a4:	ab de ab cc 	l.ori r30,r30,0xabcc
    40a8:	d4 06 18 0c 	l.sw 12(r6),r3
    40ac:	9c 60 00 0b 	l.addi r3,r0,11
    40b0:	d4 06 28 04 	l.sw 4(r6),r5
    40b4:	d4 06 20 08 	l.sw 8(r6),r4
    40b8:	d4 06 e0 34 	l.sw 52(r6),r28
    40bc:	dc 06 d0 ac 	l.sh 172(r6),r26
    40c0:	dc 06 c0 ae 	l.sh 174(r6),r24
    40c4:	dc 06 b0 b0 	l.sh 176(r6),r22
    40c8:	dc 06 a0 b2 	l.sh 178(r6),r20
    40cc:	dc 06 90 b4 	l.sh 180(r6),r18
    40d0:	dc 06 70 b6 	l.sh 182(r6),r14
    40d4:	dc 06 18 b8 	l.sh 184(r6),r3
    40d8:	9c e0 00 00 	l.addi r7,r0,0
    40dc:	84 7e 00 00 	l.lwz r3,0(r30)
    40e0:	9d 00 00 01 	l.addi r8,r0,1
    40e4:	9c 80 00 00 	l.addi r4,r0,0
    40e8:	d4 06 38 a4 	l.sw 164(r6),r7
    40ec:	d4 06 40 a8 	l.sw 168(r6),r8
    40f0:	04 00 12 6b 	l.jal 8a9c <memset>
    40f4:	9c a0 04 24 	l.addi r5,r0,1060
    40f8:	84 7e 00 00 	l.lwz r3,0(r30)
    40fc:	84 82 00 00 	l.lwz r4,0(r2)
    4100:	18 40 00 08 	l.movhi r2,0x8
    4104:	9c a3 03 bc 	l.addi r5,r3,956
    4108:	a8 42 00 c0 	l.ori r2,r2,0xc0
    410c:	d4 03 28 0c 	l.sw 12(r3),r5
    4110:	d4 02 20 00 	l.sw 0(r2),r4
    4114:	9c e3 02 ec 	l.addi r7,r3,748
    4118:	9c c3 03 54 	l.addi r6,r3,852
    411c:	9d 00 00 0b 	l.addi r8,r0,11
    4120:	9c 80 00 00 	l.addi r4,r0,0
    4124:	9c a0 00 01 	l.addi r5,r0,1
    4128:	dc 03 d0 ac 	l.sh 172(r3),r26
    412c:	dc 03 c0 ae 	l.sh 174(r3),r24
    4130:	dc 03 b0 b0 	l.sh 176(r3),r22
    4134:	dc 03 a0 b2 	l.sh 178(r3),r20
    4138:	dc 03 90 b4 	l.sh 180(r3),r18
    413c:	dc 03 70 b6 	l.sh 182(r3),r14
    4140:	dc 03 40 b8 	l.sh 184(r3),r8
    4144:	d4 03 20 a4 	l.sw 164(r3),r4
    4148:	d4 03 28 a8 	l.sw 168(r3),r5
    414c:	d4 03 e0 34 	l.sw 52(r3),r28
    4150:	d4 03 38 04 	l.sw 4(r3),r7
    4154:	d4 03 30 08 	l.sw 8(r3),r6
    4158:	9c 21 00 2c 	l.addi r1,r1,44
    415c:	85 21 ff fc 	l.lwz r9,-4(r1)
    4160:	84 21 ff d4 	l.lwz r1,-44(r1)
    4164:	84 41 ff d8 	l.lwz r2,-40(r1)
    4168:	85 c1 ff dc 	l.lwz r14,-36(r1)
    416c:	86 41 ff e0 	l.lwz r18,-32(r1)
    4170:	86 81 ff e4 	l.lwz r20,-28(r1)
    4174:	86 c1 ff e8 	l.lwz r22,-24(r1)
    4178:	87 01 ff ec 	l.lwz r24,-20(r1)
    417c:	87 41 ff f0 	l.lwz r26,-16(r1)
    4180:	87 81 ff f4 	l.lwz r28,-12(r1)
    4184:	44 00 48 00 	l.jr r9
    4188:	87 c1 ff f8 	l.lwz r30,-8(r1)

0000418c <__getreent>:
    418c:	18 60 00 08 	l.movhi r3,0x8
    4190:	d7 e1 0f fc 	l.sw -4(r1),r1
    4194:	a8 63 00 c0 	l.ori r3,r3,0xc0
    4198:	9c 21 ff fc 	l.addi r1,r1,-4
    419c:	85 63 00 00 	l.lwz r11,0(r3)
    41a0:	9c 21 00 04 	l.addi r1,r1,4
    41a4:	44 00 48 00 	l.jr r9
    41a8:	84 21 ff fc 	l.lwz r1,-4(r1)

000041ac <or1k_dmmu_enable>:
    41ac:	b4 60 00 11 	l.mfspr r3,r0,0x11
    41b0:	a8 63 00 20 	l.ori r3,r3,0x20
    41b4:	c0 00 18 40 	l.mtspr r0,r3,0x40
    41b8:	c0 00 48 20 	l.mtspr r0,r9,0x20
    41bc:	24 00 00 00 	l.rfe

000041c0 <or1k_dmmu_disable>:
    41c0:	a8 60 00 20 	l.ori r3,r0,0x20
    41c4:	ac 83 ff ff 	l.xori r4,r3,-1
    41c8:	b4 60 00 11 	l.mfspr r3,r0,0x11
    41cc:	e0 64 18 03 	l.and r3,r4,r3
    41d0:	c0 00 18 40 	l.mtspr r0,r3,0x40
    41d4:	c0 00 48 20 	l.mtspr r0,r9,0x20
    41d8:	24 00 00 00 	l.rfe

000041dc <or1k_immu_enable>:
    41dc:	b4 60 00 11 	l.mfspr r3,r0,0x11
    41e0:	a8 63 00 40 	l.ori r3,r3,0x40
    41e4:	c0 00 18 40 	l.mtspr r0,r3,0x40
    41e8:	c0 00 48 20 	l.mtspr r0,r9,0x20
    41ec:	24 00 00 00 	l.rfe

000041f0 <or1k_immu_disable>:
    41f0:	a8 60 00 40 	l.ori r3,r0,0x40
    41f4:	ac 83 ff ff 	l.xori r4,r3,-1
    41f8:	b4 60 00 11 	l.mfspr r3,r0,0x11
    41fc:	e0 64 18 03 	l.and r3,r4,r3
    4200:	c0 00 18 40 	l.mtspr r0,r3,0x40
    4204:	c0 00 48 20 	l.mtspr r0,r9,0x20
    4208:	24 00 00 00 	l.rfe

0000420c <or1k_cache_init>:
    420c:	b4 60 00 01 	l.mfspr r3,r0,0x1
    4210:	a4 83 00 04 	l.andi r4,r3,0x4
    4214:	e4 04 00 00 	l.sfeq r4,r0
    4218:	10 00 00 21 	l.bf 429c <or1k_cache_init+0x90>
    421c:	15 00 00 00 	l.nop 0x0
    4220:	b4 c0 00 11 	l.mfspr r6,r0,0x11
    4224:	9c a0 ff ff 	l.addi r5,r0,-1
    4228:	ac a5 00 10 	l.xori r5,r5,16
    422c:	e0 a6 28 03 	l.and r5,r6,r5
    4230:	c0 00 28 11 	l.mtspr r0,r5,0x11
    4234:	b4 60 00 06 	l.mfspr r3,r0,0x6
    4238:	a4 83 00 80 	l.andi r4,r3,0x80
    423c:	b8 e4 00 47 	l.srli r7,r4,0x7
    4240:	a9 00 00 10 	l.ori r8,r0,0x10
    4244:	e1 c8 38 08 	l.sll r14,r8,r7
    4248:	a4 83 00 78 	l.andi r4,r3,0x78
    424c:	b8 e4 00 43 	l.srli r7,r4,0x3
    4250:	a9 00 00 01 	l.ori r8,r0,0x1
    4254:	e1 a8 38 08 	l.sll r13,r8,r7
    4258:	9c c0 00 00 	l.addi r6,r0,0
    425c:	e0 ae 38 08 	l.sll r5,r14,r7
    4260:	c0 80 30 02 	l.mtspr r0,r6,0x2002
    4264:	e4 26 28 00 	l.sfne r6,r5
    4268:	13 ff ff fe 	l.bf 4260 <or1k_cache_init+0x54>
    426c:	e0 c6 70 00 	l.add r6,r6,r14
    4270:	b4 c0 00 11 	l.mfspr r6,r0,0x11
    4274:	a8 c6 00 10 	l.ori r6,r6,0x10
    4278:	c0 00 30 11 	l.mtspr r0,r6,0x11
    427c:	15 00 00 00 	l.nop 0x0
    4280:	15 00 00 00 	l.nop 0x0
    4284:	15 00 00 00 	l.nop 0x0
    4288:	15 00 00 00 	l.nop 0x0
    428c:	15 00 00 00 	l.nop 0x0
    4290:	15 00 00 00 	l.nop 0x0
    4294:	15 00 00 00 	l.nop 0x0
    4298:	15 00 00 00 	l.nop 0x0
    429c:	b4 60 00 01 	l.mfspr r3,r0,0x1
    42a0:	a4 83 00 02 	l.andi r4,r3,0x2
    42a4:	e4 04 00 00 	l.sfeq r4,r0
    42a8:	10 00 00 19 	l.bf 430c <or1k_cache_init+0x100>
    42ac:	15 00 00 00 	l.nop 0x0
    42b0:	b4 c0 00 11 	l.mfspr r6,r0,0x11
    42b4:	9c a0 ff ff 	l.addi r5,r0,-1
    42b8:	ac a5 00 08 	l.xori r5,r5,8
    42bc:	e0 a6 28 03 	l.and r5,r6,r5
    42c0:	c0 00 28 11 	l.mtspr r0,r5,0x11
    42c4:	b4 60 00 05 	l.mfspr r3,r0,0x5
    42c8:	a4 83 00 80 	l.andi r4,r3,0x80
    42cc:	b8 e4 00 47 	l.srli r7,r4,0x7
    42d0:	a9 00 00 10 	l.ori r8,r0,0x10
    42d4:	e1 c8 38 08 	l.sll r14,r8,r7
    42d8:	a4 83 00 78 	l.andi r4,r3,0x78
    42dc:	b8 e4 00 43 	l.srli r7,r4,0x3
    42e0:	a9 00 00 01 	l.ori r8,r0,0x1
    42e4:	e1 a8 38 08 	l.sll r13,r8,r7
    42e8:	9c c0 00 00 	l.addi r6,r0,0
    42ec:	e0 ae 38 08 	l.sll r5,r14,r7
    42f0:	c0 60 30 03 	l.mtspr r0,r6,0x1803
    42f4:	e4 26 28 00 	l.sfne r6,r5
    42f8:	13 ff ff fe 	l.bf 42f0 <or1k_cache_init+0xe4>
    42fc:	e0 c6 70 00 	l.add r6,r6,r14
    4300:	b4 c0 00 11 	l.mfspr r6,r0,0x11
    4304:	a8 c6 00 08 	l.ori r6,r6,0x8
    4308:	c0 00 30 11 	l.mtspr r0,r6,0x11
    430c:	44 00 48 00 	l.jr r9
    4310:	15 00 00 00 	l.nop 0x0

00004314 <or1k_icache_enable>:
    4314:	b5 a0 00 11 	l.mfspr r13,r0,0x11
    4318:	a9 ad 00 10 	l.ori r13,r13,0x10
    431c:	c0 00 68 11 	l.mtspr r0,r13,0x11
    4320:	15 00 00 00 	l.nop 0x0
    4324:	15 00 00 00 	l.nop 0x0
    4328:	15 00 00 00 	l.nop 0x0
    432c:	15 00 00 00 	l.nop 0x0
    4330:	15 00 00 00 	l.nop 0x0
    4334:	44 00 48 00 	l.jr r9
    4338:	15 00 00 00 	l.nop 0x0

0000433c <or1k_icache_disable>:
    433c:	b5 a0 00 11 	l.mfspr r13,r0,0x11
    4340:	9d 80 ff ff 	l.addi r12,r0,-1
    4344:	ad 8c 00 10 	l.xori r12,r12,16
    4348:	e1 8d 60 03 	l.and r12,r13,r12
    434c:	c0 00 60 11 	l.mtspr r0,r12,0x11
    4350:	44 00 48 00 	l.jr r9
    4354:	15 00 00 00 	l.nop 0x0

00004358 <or1k_icache_flush>:
    4358:	44 00 48 00 	l.jr r9
    435c:	c0 80 18 02 	l.mtspr r0,r3,0x2002

00004360 <or1k_dcache_enable>:
    4360:	b5 a0 00 11 	l.mfspr r13,r0,0x11
    4364:	a9 ad 00 08 	l.ori r13,r13,0x8
    4368:	c0 00 68 11 	l.mtspr r0,r13,0x11
    436c:	15 00 00 00 	l.nop 0x0
    4370:	15 00 00 00 	l.nop 0x0
    4374:	15 00 00 00 	l.nop 0x0
    4378:	15 00 00 00 	l.nop 0x0
    437c:	15 00 00 00 	l.nop 0x0
    4380:	44 00 48 00 	l.jr r9
    4384:	15 00 00 00 	l.nop 0x0

00004388 <or1k_dcache_disable>:
    4388:	b5 a0 00 11 	l.mfspr r13,r0,0x11
    438c:	9d 80 ff ff 	l.addi r12,r0,-1
    4390:	ad 8c 00 08 	l.xori r12,r12,8
    4394:	e1 8d 60 03 	l.and r12,r13,r12
    4398:	c0 00 60 11 	l.mtspr r0,r12,0x11
    439c:	44 00 48 00 	l.jr r9
    43a0:	15 00 00 00 	l.nop 0x0

000043a4 <or1k_dcache_flush>:
    43a4:	44 00 48 00 	l.jr r9
    43a8:	c0 60 18 03 	l.mtspr r0,r3,0x1803

000043ac <or1k_interrupt_handler>:
    43ac:	9c 21 ff f4 	l.addi r1,r1,-12
    43b0:	d4 01 48 00 	l.sw 0(r1),r9
    43b4:	b4 60 48 02 	l.mfspr r3,r0,0x4802
    43b8:	18 e0 00 00 	l.movhi r7,0x0
    43bc:	a8 e7 af f4 	l.ori r7,r7,0xaff4
    43c0:	19 00 ff ff 	l.movhi r8,0xffff
    43c4:	a9 08 ff ff 	l.ori r8,r8,0xffff
    43c8:	19 80 00 00 	l.movhi r12,0x0
    43cc:	a9 8c b0 74 	l.ori r12,r12,0xb074
    43d0:	e0 83 00 0f 	l.ff1 r4,r3
    43d4:	e4 24 00 00 	l.sfne r4,r0
    43d8:	0c 00 00 14 	l.bnf 4428 <or1k_interrupt_handler+0x7c>
    43dc:	15 00 00 00 	l.nop 0x0
    43e0:	9c a4 ff ff 	l.addi r5,r4,-1
    43e4:	b8 c5 00 02 	l.slli r6,r5,0x2
    43e8:	e1 c6 38 00 	l.add r14,r6,r7
    43ec:	e1 a6 60 00 	l.add r13,r6,r12
    43f0:	85 ce 00 00 	l.lwz r14,0(r14)
    43f4:	e4 2e 40 00 	l.sfne r14,r8
    43f8:	0c 00 00 08 	l.bnf 4418 <or1k_interrupt_handler+0x6c>
    43fc:	15 00 00 00 	l.nop 0x0
    4400:	d4 01 18 04 	l.sw 4(r1),r3
    4404:	84 6d 00 00 	l.lwz r3,0(r13)
    4408:	48 00 70 00 	l.jalr r14
    440c:	d4 01 28 08 	l.sw 8(r1),r5
    4410:	84 61 00 04 	l.lwz r3,4(r1)
    4414:	84 a1 00 08 	l.lwz r5,8(r1)
    4418:	a8 c0 00 01 	l.ori r6,r0,0x1
    441c:	e0 c6 28 08 	l.sll r6,r6,r5
    4420:	03 ff ff ec 	l.j 43d0 <or1k_interrupt_handler+0x24>
    4424:	e0 63 30 05 	l.xor r3,r3,r6
    4428:	85 21 00 00 	l.lwz r9,0(r1)
    442c:	c1 20 18 02 	l.mtspr r0,r3,0x4802
    4430:	44 00 48 00 	l.jr r9
    4434:	9c 21 00 0c 	l.addi r1,r1,12

00004438 <or1k_interrupt_handler_add>:
    4438:	9c 21 ff fc 	l.addi r1,r1,-4
    443c:	d4 01 30 00 	l.sw 0(r1),r6
    4440:	b8 63 00 02 	l.slli r3,r3,0x2
    4444:	18 c0 00 00 	l.movhi r6,0x0
    4448:	a8 c6 af f4 	l.ori r6,r6,0xaff4
    444c:	e0 c6 18 00 	l.add r6,r6,r3
    4450:	d4 06 20 00 	l.sw 0(r6),r4
    4454:	18 c0 00 00 	l.movhi r6,0x0
    4458:	a8 c6 b0 74 	l.ori r6,r6,0xb074
    445c:	e0 c6 18 00 	l.add r6,r6,r3
    4460:	d4 06 28 00 	l.sw 0(r6),r5
    4464:	84 c1 00 00 	l.lwz r6,0(r1)
    4468:	44 00 48 00 	l.jr r9
    446c:	9c 21 00 04 	l.addi r1,r1,4

00004470 <or1k_interrupt_enable>:
    4470:	9c 21 ff fc 	l.addi r1,r1,-4
    4474:	d4 01 20 00 	l.sw 0(r1),r4
    4478:	a8 80 00 01 	l.ori r4,r0,0x1
    447c:	e0 84 18 08 	l.sll r4,r4,r3
    4480:	b4 60 48 00 	l.mfspr r3,r0,0x4800
    4484:	e0 63 20 04 	l.or r3,r3,r4
    4488:	c1 20 18 00 	l.mtspr r0,r3,0x4800
    448c:	84 81 00 00 	l.lwz r4,0(r1)
    4490:	44 00 48 00 	l.jr r9
    4494:	9c 21 00 04 	l.addi r1,r1,4

00004498 <or1k_interrupt_disable>:
    4498:	9c 21 ff fc 	l.addi r1,r1,-4
    449c:	d4 01 20 00 	l.sw 0(r1),r4
    44a0:	a8 80 00 01 	l.ori r4,r0,0x1
    44a4:	e0 84 18 08 	l.sll r4,r4,r3
    44a8:	ac 84 ff ff 	l.xori r4,r4,-1
    44ac:	b4 60 48 00 	l.mfspr r3,r0,0x4800
    44b0:	e0 63 20 03 	l.and r3,r3,r4
    44b4:	c1 20 18 00 	l.mtspr r0,r3,0x4800
    44b8:	84 81 00 00 	l.lwz r4,0(r1)
    44bc:	44 00 48 00 	l.jr r9
    44c0:	9c 21 00 04 	l.addi r1,r1,4

000044c4 <or1k_exception_handler>:
    44c4:	d4 01 10 00 	l.sw 0(r1),r2
    44c8:	d4 01 28 0c 	l.sw 12(r1),r5
    44cc:	d4 01 30 10 	l.sw 16(r1),r6
    44d0:	d4 01 38 14 	l.sw 20(r1),r7
    44d4:	d4 01 40 18 	l.sw 24(r1),r8
    44d8:	d4 01 48 1c 	l.sw 28(r1),r9
    44dc:	d4 01 50 20 	l.sw 32(r1),r10
    44e0:	d4 01 58 24 	l.sw 36(r1),r11
    44e4:	d4 01 60 28 	l.sw 40(r1),r12
    44e8:	d4 01 68 2c 	l.sw 44(r1),r13
    44ec:	d4 01 70 30 	l.sw 48(r1),r14
    44f0:	d4 01 78 34 	l.sw 52(r1),r15
    44f4:	d4 01 80 38 	l.sw 56(r1),r16
    44f8:	d4 01 88 3c 	l.sw 60(r1),r17
    44fc:	d4 01 90 40 	l.sw 64(r1),r18
    4500:	d4 01 98 44 	l.sw 68(r1),r19
    4504:	d4 01 a0 48 	l.sw 72(r1),r20
    4508:	d4 01 a8 4c 	l.sw 76(r1),r21
    450c:	d4 01 b0 50 	l.sw 80(r1),r22
    4510:	d4 01 b8 54 	l.sw 84(r1),r23
    4514:	d4 01 c0 58 	l.sw 88(r1),r24
    4518:	d4 01 c8 5c 	l.sw 92(r1),r25
    451c:	d4 01 d0 60 	l.sw 96(r1),r26
    4520:	d4 01 d8 64 	l.sw 100(r1),r27
    4524:	d4 01 e0 68 	l.sw 104(r1),r28
    4528:	d4 01 e8 6c 	l.sw 108(r1),r29
    452c:	d4 01 f0 70 	l.sw 112(r1),r30
    4530:	d4 01 f8 74 	l.sw 116(r1),r31
    4534:	1a 80 00 00 	l.movhi r20,0x0
    4538:	aa 94 ab cc 	l.ori r20,r20,0xabcc
    453c:	86 94 00 00 	l.lwz r20,0(r20)
    4540:	1a a0 00 08 	l.movhi r21,0x8
    4544:	aa b5 00 c0 	l.ori r21,r21,0xc0
    4548:	d4 15 a0 00 	l.sw 0(r21),r20
    454c:	a5 a3 ff 00 	l.andi r13,r3,0xff00
    4550:	b9 ad 00 46 	l.srli r13,r13,0x6
    4554:	9d ad ff f8 	l.addi r13,r13,-8
    4558:	19 c0 00 00 	l.movhi r14,0x0
    455c:	a9 ce b0 f4 	l.ori r14,r14,0xb0f4
    4560:	e1 ce 68 00 	l.add r14,r14,r13
    4564:	85 ae 00 00 	l.lwz r13,0(r14)
    4568:	19 e0 ff ff 	l.movhi r15,0xffff
    456c:	a9 ef ff ff 	l.ori r15,r15,0xffff
    4570:	e4 2d 78 00 	l.sfne r13,r15
    4574:	0c 00 00 2b 	l.bnf 4620 <exception_exit>
    4578:	15 00 00 00 	l.nop 0x0
    457c:	48 00 68 00 	l.jalr r13
    4580:	e0 64 20 04 	l.or r3,r4,r4
    4584:	1a 80 00 00 	l.movhi r20,0x0
    4588:	aa 94 a7 a4 	l.ori r20,r20,0xa7a4
    458c:	86 94 00 00 	l.lwz r20,0(r20)
    4590:	1a a0 00 08 	l.movhi r21,0x8
    4594:	aa b5 00 c0 	l.ori r21,r21,0xc0
    4598:	d4 15 a0 00 	l.sw 0(r21),r20
    459c:	84 41 00 00 	l.lwz r2,0(r1)
    45a0:	84 61 00 04 	l.lwz r3,4(r1)
    45a4:	84 81 00 08 	l.lwz r4,8(r1)
    45a8:	84 a1 00 0c 	l.lwz r5,12(r1)
    45ac:	84 c1 00 10 	l.lwz r6,16(r1)
    45b0:	84 e1 00 14 	l.lwz r7,20(r1)
    45b4:	85 01 00 18 	l.lwz r8,24(r1)
    45b8:	85 21 00 1c 	l.lwz r9,28(r1)
    45bc:	85 41 00 20 	l.lwz r10,32(r1)
    45c0:	85 61 00 24 	l.lwz r11,36(r1)
    45c4:	85 81 00 28 	l.lwz r12,40(r1)
    45c8:	85 a1 00 2c 	l.lwz r13,44(r1)
    45cc:	85 c1 00 30 	l.lwz r14,48(r1)
    45d0:	85 e1 00 34 	l.lwz r15,52(r1)
    45d4:	86 01 00 38 	l.lwz r16,56(r1)
    45d8:	86 21 00 3c 	l.lwz r17,60(r1)
    45dc:	86 41 00 40 	l.lwz r18,64(r1)
    45e0:	86 61 00 44 	l.lwz r19,68(r1)
    45e4:	86 81 00 48 	l.lwz r20,72(r1)
    45e8:	86 a1 00 4c 	l.lwz r21,76(r1)
    45ec:	86 c1 00 50 	l.lwz r22,80(r1)
    45f0:	86 e1 00 54 	l.lwz r23,84(r1)
    45f4:	87 01 00 58 	l.lwz r24,88(r1)
    45f8:	87 21 00 5c 	l.lwz r25,92(r1)
    45fc:	87 41 00 60 	l.lwz r26,96(r1)
    4600:	87 61 00 64 	l.lwz r27,100(r1)
    4604:	87 81 00 68 	l.lwz r28,104(r1)
    4608:	87 a1 00 6c 	l.lwz r29,108(r1)
    460c:	87 c1 00 70 	l.lwz r30,112(r1)
    4610:	87 e1 00 74 	l.lwz r31,116(r1)
    4614:	84 21 00 78 	l.lwz r1,120(r1)
    4618:	24 00 00 00 	l.rfe
    461c:	15 00 00 00 	l.nop 0x0

00004620 <exception_exit>:
    4620:	07 ff fe 55 	l.jal 3f74 <exit>
    4624:	e0 64 20 04 	l.or r3,r4,r4

00004628 <or1k_exception_handler_add>:
    4628:	9c 21 ff fc 	l.addi r1,r1,-4
    462c:	d4 01 28 00 	l.sw 0(r1),r5
    4630:	b8 63 00 02 	l.slli r3,r3,0x2
    4634:	9c 63 ff f8 	l.addi r3,r3,-8
    4638:	18 a0 00 00 	l.movhi r5,0x0
    463c:	a8 a5 b0 f4 	l.ori r5,r5,0xb0f4
    4640:	e0 a5 18 00 	l.add r5,r5,r3
    4644:	d4 05 20 00 	l.sw 0(r5),r4
    4648:	84 a1 00 00 	l.lwz r5,0(r1)
    464c:	44 00 48 00 	l.jr r9
    4650:	9c 21 00 04 	l.addi r1,r1,4

00004654 <or1k_timer_interrupt_handler>:
    4654:	18 a0 00 08 	l.movhi r5,0x8
    4658:	d7 e1 0f f8 	l.sw -8(r1),r1
    465c:	a8 a5 00 c8 	l.ori r5,r5,0xc8
    4660:	d7 e1 17 fc 	l.sw -4(r1),r2
    4664:	84 65 00 00 	l.lwz r3,0(r5)
    4668:	9c 21 ff f8 	l.addi r1,r1,-8
    466c:	9c 63 00 01 	l.addi r3,r3,1
    4670:	9c 80 50 00 	l.addi r4,r0,20480
    4674:	d4 05 18 00 	l.sw 0(r5),r3
    4678:	b4 64 00 00 	l.mfspr r3,r4,0x0
    467c:	18 40 0f ff 	l.movhi r2,0xfff
    4680:	a8 42 ff ff 	l.ori r2,r2,0xffff
    4684:	e0 63 10 03 	l.and r3,r3,r2
    4688:	18 40 60 00 	l.movhi r2,0x6000
    468c:	e0 63 10 04 	l.or r3,r3,r2
    4690:	c0 04 18 00 	l.mtspr r4,r3,0x0
    4694:	9c 21 00 08 	l.addi r1,r1,8
    4698:	84 21 ff f8 	l.lwz r1,-8(r1)
    469c:	44 00 48 00 	l.jr r9
    46a0:	84 41 ff fc 	l.lwz r2,-4(r1)

000046a4 <or1k_interrupts_enable>:
    46a4:	d7 e1 0f fc 	l.sw -4(r1),r1
    46a8:	9c 80 00 11 	l.addi r4,r0,17
    46ac:	9c 21 ff fc 	l.addi r1,r1,-4
    46b0:	b4 64 00 00 	l.mfspr r3,r4,0x0
    46b4:	a8 63 00 04 	l.ori r3,r3,0x4
    46b8:	c0 04 18 00 	l.mtspr r4,r3,0x0
    46bc:	9c 21 00 04 	l.addi r1,r1,4
    46c0:	44 00 48 00 	l.jr r9
    46c4:	84 21 ff fc 	l.lwz r1,-4(r1)

000046c8 <or1k_interrupts_disable>:
    46c8:	d7 e1 0f f8 	l.sw -8(r1),r1
    46cc:	d7 e1 17 fc 	l.sw -4(r1),r2
    46d0:	9c 60 00 11 	l.addi r3,r0,17
    46d4:	9c 21 ff f8 	l.addi r1,r1,-8
    46d8:	b5 63 00 00 	l.mfspr r11,r3,0x0
    46dc:	9c 40 ff fb 	l.addi r2,r0,-5
    46e0:	e0 8b 10 03 	l.and r4,r11,r2
    46e4:	c0 03 20 00 	l.mtspr r3,r4,0x0
    46e8:	9c 21 00 08 	l.addi r1,r1,8
    46ec:	a5 6b 00 04 	l.andi r11,r11,0x4
    46f0:	84 21 ff f8 	l.lwz r1,-8(r1)
    46f4:	44 00 48 00 	l.jr r9
    46f8:	84 41 ff fc 	l.lwz r2,-4(r1)

000046fc <or1k_interrupts_restore>:
    46fc:	d7 e1 0f fc 	l.sw -4(r1),r1
    4700:	9c 80 00 11 	l.addi r4,r0,17
    4704:	9c 21 ff fc 	l.addi r1,r1,-4
    4708:	b4 a4 00 00 	l.mfspr r5,r4,0x0
    470c:	a4 63 00 04 	l.andi r3,r3,0x4
    4710:	e0 65 18 04 	l.or r3,r5,r3
    4714:	c0 04 18 00 	l.mtspr r4,r3,0x0
    4718:	9c 21 00 04 	l.addi r1,r1,4
    471c:	44 00 48 00 	l.jr r9
    4720:	84 21 ff fc 	l.lwz r1,-4(r1)

00004724 <or1k_report>:
    4724:	d7 e1 0f fc 	l.sw -4(r1),r1
    4728:	9c 21 ff fc 	l.addi r1,r1,-4
    472c:	9c 63 00 00 	l.addi r3,r3,0
    4730:	15 00 00 02 	l.nop 0x2
    4734:	9c 21 00 04 	l.addi r1,r1,4
    4738:	44 00 48 00 	l.jr r9
    473c:	84 21 ff fc 	l.lwz r1,-4(r1)

00004740 <or1k_mtspr>:
    4740:	d7 e1 0f fc 	l.sw -4(r1),r1
    4744:	9c 21 ff fc 	l.addi r1,r1,-4
    4748:	c0 03 20 00 	l.mtspr r3,r4,0x0
    474c:	9c 21 00 04 	l.addi r1,r1,4
    4750:	44 00 48 00 	l.jr r9
    4754:	84 21 ff fc 	l.lwz r1,-4(r1)

00004758 <or1k_mfspr>:
    4758:	d7 e1 0f fc 	l.sw -4(r1),r1
    475c:	9c 21 ff fc 	l.addi r1,r1,-4
    4760:	b5 63 00 00 	l.mfspr r11,r3,0x0
    4764:	9c 21 00 04 	l.addi r1,r1,4
    4768:	44 00 48 00 	l.jr r9
    476c:	84 21 ff fc 	l.lwz r1,-4(r1)

00004770 <or1k_rand>:
    4770:	18 a0 00 00 	l.movhi r5,0x0
    4774:	d7 e1 17 fc 	l.sw -4(r1),r2
    4778:	a8 a5 b1 68 	l.ori r5,r5,0xb168
    477c:	18 c0 00 08 	l.movhi r6,0x8
    4780:	85 65 00 00 	l.lwz r11,0(r5)
    4784:	18 40 d0 00 	l.movhi r2,0xd000
    4788:	a4 6b 00 01 	l.andi r3,r11,0x1
    478c:	a8 c6 00 70 	l.ori r6,r6,0x70
    4790:	a8 42 00 01 	l.ori r2,r2,0x1
    4794:	e0 60 18 02 	l.sub r3,r0,r3
    4798:	b9 6b 00 41 	l.srli r11,r11,0x1
    479c:	84 86 00 00 	l.lwz r4,0(r6)
    47a0:	e0 63 10 03 	l.and r3,r3,r2
    47a4:	9c 84 00 01 	l.addi r4,r4,1
    47a8:	e1 63 58 05 	l.xor r11,r3,r11
    47ac:	d7 e1 0f f8 	l.sw -8(r1),r1
    47b0:	9c 21 ff f8 	l.addi r1,r1,-8
    47b4:	d4 06 20 00 	l.sw 0(r6),r4
    47b8:	d4 05 58 00 	l.sw 0(r5),r11
    47bc:	9c 21 00 08 	l.addi r1,r1,8
    47c0:	84 21 ff f8 	l.lwz r1,-8(r1)
    47c4:	44 00 48 00 	l.jr r9
    47c8:	84 41 ff fc 	l.lwz r2,-4(r1)

000047cc <or1k_timer_init>:
    47cc:	d7 e1 4f fc 	l.sw -4(r1),r9
    47d0:	d7 e1 0f f4 	l.sw -12(r1),r1
    47d4:	d7 e1 17 f8 	l.sw -8(r1),r2
    47d8:	9c a0 00 01 	l.addi r5,r0,1
    47dc:	9c 21 ff f4 	l.addi r1,r1,-12
    47e0:	b4 a5 00 00 	l.mfspr r5,r5,0x0
    47e4:	a4 a5 04 00 	l.andi r5,r5,0x400
    47e8:	bc 05 00 00 	l.sfeqi r5,0
    47ec:	10 00 00 24 	l.bf 487c <or1k_timer_init+0xb0>
    47f0:	a8 83 00 00 	l.ori r4,r3,0x0
    47f4:	18 40 00 00 	l.movhi r2,0x0
    47f8:	a8 42 a1 b0 	l.ori r2,r2,0xa1b0
    47fc:	84 62 00 00 	l.lwz r3,0(r2)
    4800:	04 00 16 00 	l.jal a000 <__udivsi3>
    4804:	18 40 0f ff 	l.movhi r2,0xfff
    4808:	a8 42 ff ff 	l.ori r2,r2,0xffff
    480c:	9d 6b ff ff 	l.addi r11,r11,-1
    4810:	e1 6b 10 03 	l.and r11,r11,r2
    4814:	18 40 00 08 	l.movhi r2,0x8
    4818:	a8 42 00 cc 	l.ori r2,r2,0xcc
    481c:	d4 02 58 00 	l.sw 0(r2),r11
    4820:	9c 40 50 00 	l.addi r2,r0,20480
    4824:	c0 02 58 00 	l.mtspr r2,r11,0x0
    4828:	18 80 00 00 	l.movhi r4,0x0
    482c:	18 a0 00 08 	l.movhi r5,0x8
    4830:	9c 40 00 00 	l.addi r2,r0,0
    4834:	a8 a5 00 c8 	l.ori r5,r5,0xc8
    4838:	9c 60 00 05 	l.addi r3,r0,5
    483c:	a8 84 46 54 	l.ori r4,r4,0x4654
    4840:	d4 05 10 00 	l.sw 0(r5),r2
    4844:	07 ff ff 79 	l.jal 4628 <or1k_exception_handler_add>
    4848:	15 00 00 00 	l.nop 0x0
    484c:	18 60 00 08 	l.movhi r3,0x8
    4850:	18 80 40 00 	l.movhi r4,0x4000
    4854:	a8 63 00 c4 	l.ori r3,r3,0xc4
    4858:	d4 03 20 00 	l.sw 0(r3),r4
    485c:	9c 60 50 01 	l.addi r3,r0,20481
    4860:	c0 03 10 00 	l.mtspr r3,r2,0x0
    4864:	a9 62 00 00 	l.ori r11,r2,0x0
    4868:	9c 21 00 0c 	l.addi r1,r1,12
    486c:	85 21 ff fc 	l.lwz r9,-4(r1)
    4870:	84 21 ff f4 	l.lwz r1,-12(r1)
    4874:	44 00 48 00 	l.jr r9
    4878:	84 41 ff f8 	l.lwz r2,-8(r1)
    487c:	03 ff ff fb 	l.j 4868 <or1k_timer_init+0x9c>
    4880:	9d 60 ff ff 	l.addi r11,r0,-1

00004884 <or1k_timer_set_period>:
    4884:	a8 83 00 00 	l.ori r4,r3,0x0
    4888:	18 60 00 00 	l.movhi r3,0x0
    488c:	d7 e1 4f fc 	l.sw -4(r1),r9
    4890:	a8 63 a1 b0 	l.ori r3,r3,0xa1b0
    4894:	d7 e1 17 f8 	l.sw -8(r1),r2
    4898:	d7 e1 0f f4 	l.sw -12(r1),r1
    489c:	84 63 00 00 	l.lwz r3,0(r3)
    48a0:	9c 21 ff f4 	l.addi r1,r1,-12
    48a4:	04 00 15 d7 	l.jal a000 <__udivsi3>
    48a8:	18 40 0f ff 	l.movhi r2,0xfff
    48ac:	a8 42 ff ff 	l.ori r2,r2,0xffff
    48b0:	9d 6b ff ff 	l.addi r11,r11,-1
    48b4:	9c 80 50 00 	l.addi r4,r0,20480
    48b8:	e1 6b 10 03 	l.and r11,r11,r2
    48bc:	b4 64 00 00 	l.mfspr r3,r4,0x0
    48c0:	18 40 f0 00 	l.movhi r2,0xf000
    48c4:	e0 63 10 03 	l.and r3,r3,r2
    48c8:	e0 63 58 04 	l.or r3,r3,r11
    48cc:	c0 04 18 00 	l.mtspr r4,r3,0x0
    48d0:	18 60 00 08 	l.movhi r3,0x8
    48d4:	a8 63 00 cc 	l.ori r3,r3,0xcc
    48d8:	d4 03 58 00 	l.sw 0(r3),r11
    48dc:	9c 21 00 0c 	l.addi r1,r1,12
    48e0:	85 21 ff fc 	l.lwz r9,-4(r1)
    48e4:	84 21 ff f4 	l.lwz r1,-12(r1)
    48e8:	44 00 48 00 	l.jr r9
    48ec:	84 41 ff f8 	l.lwz r2,-8(r1)

000048f0 <or1k_timer_set_handler>:
    48f0:	d7 e1 4f fc 	l.sw -4(r1),r9
    48f4:	d7 e1 0f f8 	l.sw -8(r1),r1
    48f8:	a8 83 00 00 	l.ori r4,r3,0x0
    48fc:	9c 21 ff f8 	l.addi r1,r1,-8
    4900:	07 ff ff 4a 	l.jal 4628 <or1k_exception_handler_add>
    4904:	9c 60 00 05 	l.addi r3,r0,5
    4908:	9c 21 00 08 	l.addi r1,r1,8
    490c:	85 21 ff fc 	l.lwz r9,-4(r1)
    4910:	44 00 48 00 	l.jr r9
    4914:	84 21 ff f8 	l.lwz r1,-8(r1)

00004918 <or1k_timer_set_mode>:
    4918:	18 80 00 08 	l.movhi r4,0x8
    491c:	d7 e1 0f fc 	l.sw -4(r1),r1
    4920:	a8 84 00 c4 	l.ori r4,r4,0xc4
    4924:	9c 21 ff fc 	l.addi r1,r1,-4
    4928:	d4 04 18 00 	l.sw 0(r4),r3
    492c:	9c 60 50 00 	l.addi r3,r0,20480
    4930:	b4 63 00 00 	l.mfspr r3,r3,0x0
    4934:	9c 21 00 04 	l.addi r1,r1,4
    4938:	44 00 48 00 	l.jr r9
    493c:	84 21 ff fc 	l.lwz r1,-4(r1)

00004940 <or1k_timer_enable>:
    4940:	d7 e1 0f f8 	l.sw -8(r1),r1
    4944:	d7 e1 17 fc 	l.sw -4(r1),r2
    4948:	9c a0 50 00 	l.addi r5,r0,20480
    494c:	9c 21 ff f8 	l.addi r1,r1,-8
    4950:	b4 85 00 00 	l.mfspr r4,r5,0x0
    4954:	18 60 00 08 	l.movhi r3,0x8
    4958:	18 40 20 00 	l.movhi r2,0x2000
    495c:	a8 63 00 c4 	l.ori r3,r3,0xc4
    4960:	84 63 00 00 	l.lwz r3,0(r3)
    4964:	e0 63 10 04 	l.or r3,r3,r2
    4968:	e0 63 20 04 	l.or r3,r3,r4
    496c:	c0 05 18 00 	l.mtspr r5,r3,0x0
    4970:	9c 80 00 11 	l.addi r4,r0,17
    4974:	b4 64 00 00 	l.mfspr r3,r4,0x0
    4978:	a8 63 00 02 	l.ori r3,r3,0x2
    497c:	c0 04 18 00 	l.mtspr r4,r3,0x0
    4980:	9c 21 00 08 	l.addi r1,r1,8
    4984:	84 21 ff f8 	l.lwz r1,-8(r1)
    4988:	44 00 48 00 	l.jr r9
    498c:	84 41 ff fc 	l.lwz r2,-4(r1)

00004990 <or1k_timer_disable>:
    4990:	d7 e1 0f f8 	l.sw -8(r1),r1
    4994:	d7 e1 17 fc 	l.sw -4(r1),r2
    4998:	9c 60 00 11 	l.addi r3,r0,17
    499c:	9c 21 ff f8 	l.addi r1,r1,-8
    49a0:	b5 63 00 00 	l.mfspr r11,r3,0x0
    49a4:	9c 40 ff fd 	l.addi r2,r0,-3
    49a8:	e0 8b 10 03 	l.and r4,r11,r2
    49ac:	c0 03 20 00 	l.mtspr r3,r4,0x0
    49b0:	9c 21 00 08 	l.addi r1,r1,8
    49b4:	a5 6b 00 02 	l.andi r11,r11,0x2
    49b8:	84 21 ff f8 	l.lwz r1,-8(r1)
    49bc:	44 00 48 00 	l.jr r9
    49c0:	84 41 ff fc 	l.lwz r2,-4(r1)

000049c4 <or1k_timer_restore>:
    49c4:	d7 e1 0f fc 	l.sw -4(r1),r1
    49c8:	9c 80 00 11 	l.addi r4,r0,17
    49cc:	9c 21 ff fc 	l.addi r1,r1,-4
    49d0:	b4 a4 00 00 	l.mfspr r5,r4,0x0
    49d4:	a4 63 00 02 	l.andi r3,r3,0x2
    49d8:	e0 65 18 04 	l.or r3,r5,r3
    49dc:	c0 04 18 00 	l.mtspr r4,r3,0x0
    49e0:	9c 21 00 04 	l.addi r1,r1,4
    49e4:	44 00 48 00 	l.jr r9
    49e8:	84 21 ff fc 	l.lwz r1,-4(r1)

000049ec <or1k_timer_pause>:
    49ec:	d7 e1 0f f8 	l.sw -8(r1),r1
    49f0:	d7 e1 17 fc 	l.sw -4(r1),r2
    49f4:	9c 80 50 00 	l.addi r4,r0,20480
    49f8:	9c 21 ff f8 	l.addi r1,r1,-8
    49fc:	b4 64 00 00 	l.mfspr r3,r4,0x0
    4a00:	18 40 3f ff 	l.movhi r2,0x3fff
    4a04:	a8 42 ff ff 	l.ori r2,r2,0xffff
    4a08:	e0 63 10 03 	l.and r3,r3,r2
    4a0c:	c0 04 18 00 	l.mtspr r4,r3,0x0
    4a10:	9c 21 00 08 	l.addi r1,r1,8
    4a14:	84 21 ff f8 	l.lwz r1,-8(r1)
    4a18:	44 00 48 00 	l.jr r9
    4a1c:	84 41 ff fc 	l.lwz r2,-4(r1)

00004a20 <or1k_timer_reset>:
    4a20:	d7 e1 0f f8 	l.sw -8(r1),r1
    4a24:	d7 e1 17 fc 	l.sw -4(r1),r2
    4a28:	9c 80 50 00 	l.addi r4,r0,20480
    4a2c:	9c 21 ff f8 	l.addi r1,r1,-8
    4a30:	b4 64 00 00 	l.mfspr r3,r4,0x0
    4a34:	18 40 ef ff 	l.movhi r2,0xefff
    4a38:	a8 42 ff ff 	l.ori r2,r2,0xffff
    4a3c:	e0 63 10 03 	l.and r3,r3,r2
    4a40:	c0 04 18 00 	l.mtspr r4,r3,0x0
    4a44:	9c 80 00 00 	l.addi r4,r0,0
    4a48:	9c 60 50 01 	l.addi r3,r0,20481
    4a4c:	c0 03 20 00 	l.mtspr r3,r4,0x0
    4a50:	9c 21 00 08 	l.addi r1,r1,8
    4a54:	84 21 ff f8 	l.lwz r1,-8(r1)
    4a58:	44 00 48 00 	l.jr r9
    4a5c:	84 41 ff fc 	l.lwz r2,-4(r1)

00004a60 <or1k_timer_get_ticks>:
    4a60:	18 60 00 08 	l.movhi r3,0x8
    4a64:	d7 e1 0f fc 	l.sw -4(r1),r1
    4a68:	a8 63 00 c8 	l.ori r3,r3,0xc8
    4a6c:	9c 21 ff fc 	l.addi r1,r1,-4
    4a70:	85 63 00 00 	l.lwz r11,0(r3)
    4a74:	9c 21 00 04 	l.addi r1,r1,4
    4a78:	44 00 48 00 	l.jr r9
    4a7c:	84 21 ff fc 	l.lwz r1,-4(r1)

00004a80 <or1k_timer_reset_ticks>:
    4a80:	18 60 00 08 	l.movhi r3,0x8
    4a84:	d7 e1 17 fc 	l.sw -4(r1),r2
    4a88:	a8 63 00 c8 	l.ori r3,r3,0xc8
    4a8c:	9c 40 00 00 	l.addi r2,r0,0
    4a90:	d7 e1 0f f8 	l.sw -8(r1),r1
    4a94:	9c 21 ff f8 	l.addi r1,r1,-8
    4a98:	d4 03 10 00 	l.sw 0(r3),r2
    4a9c:	9c 21 00 08 	l.addi r1,r1,8
    4aa0:	84 21 ff f8 	l.lwz r1,-8(r1)
    4aa4:	44 00 48 00 	l.jr r9
    4aa8:	84 41 ff fc 	l.lwz r2,-4(r1)

00004aac <__sprint_r.part.0>:
    4aac:	d7 e1 17 dc 	l.sw -36(r1),r2
    4ab0:	84 44 00 64 	l.lwz r2,100(r4)
    4ab4:	d7 e1 a7 e8 	l.sw -24(r1),r20
    4ab8:	a4 42 20 00 	l.andi r2,r2,0x2000
    4abc:	d7 e1 b7 ec 	l.sw -20(r1),r22
    4ac0:	d7 e1 c7 f0 	l.sw -16(r1),r24
    4ac4:	d7 e1 4f fc 	l.sw -4(r1),r9
    4ac8:	d7 e1 0f d8 	l.sw -40(r1),r1
    4acc:	d7 e1 77 e0 	l.sw -32(r1),r14
    4ad0:	d7 e1 97 e4 	l.sw -28(r1),r18
    4ad4:	d7 e1 d7 f4 	l.sw -12(r1),r26
    4ad8:	d7 e1 e7 f8 	l.sw -8(r1),r28
    4adc:	bc 02 00 00 	l.sfeqi r2,0
    4ae0:	9c 21 ff d8 	l.addi r1,r1,-40
    4ae4:	aa 84 00 00 	l.ori r20,r4,0x0
    4ae8:	aa c3 00 00 	l.ori r22,r3,0x0
    4aec:	10 00 00 33 	l.bf 4bb8 <__sprint_r.part.0+0x10c>
    4af0:	ab 05 00 00 	l.ori r24,r5,0x0
    4af4:	84 45 00 08 	l.lwz r2,8(r5)
    4af8:	87 45 00 00 	l.lwz r26,0(r5)
    4afc:	bc 22 00 00 	l.sfnei r2,0
    4b00:	0c 00 00 2c 	l.bnf 4bb0 <__sprint_r.part.0+0x104>
    4b04:	9f 9a 00 04 	l.addi r28,r26,4
    4b08:	86 5c 00 00 	l.lwz r18,0(r28)
    4b0c:	9d c0 00 00 	l.addi r14,r0,0
    4b10:	ba 52 00 42 	l.srli r18,r18,0x2
    4b14:	e5 52 70 00 	l.sfgts r18,r14
    4b18:	10 00 00 07 	l.bf 4b34 <__sprint_r.part.0+0x88>
    4b1c:	84 5a 00 00 	l.lwz r2,0(r26)
    4b20:	00 00 00 1d 	l.j 4b94 <__sprint_r.part.0+0xe8>
    4b24:	ba 52 00 02 	l.slli r18,r18,0x2
    4b28:	e4 32 70 00 	l.sfne r18,r14
    4b2c:	0c 00 00 19 	l.bnf 4b90 <__sprint_r.part.0+0xe4>
    4b30:	15 00 00 00 	l.nop 0x0
    4b34:	84 82 00 00 	l.lwz r4,0(r2)
    4b38:	a8 76 00 00 	l.ori r3,r22,0x0
    4b3c:	a8 b4 00 00 	l.ori r5,r20,0x0
    4b40:	04 00 08 06 	l.jal 6b58 <_fputwc_r>
    4b44:	9d ce 00 01 	l.addi r14,r14,1
    4b48:	bc 0b ff ff 	l.sfeqi r11,-1
    4b4c:	0f ff ff f7 	l.bnf 4b28 <__sprint_r.part.0+0x7c>
    4b50:	9c 42 00 04 	l.addi r2,r2,4
    4b54:	9c 40 00 00 	l.addi r2,r0,0
    4b58:	d4 18 10 08 	l.sw 8(r24),r2
    4b5c:	d4 18 10 04 	l.sw 4(r24),r2
    4b60:	9c 21 00 28 	l.addi r1,r1,40
    4b64:	85 21 ff fc 	l.lwz r9,-4(r1)
    4b68:	84 21 ff d8 	l.lwz r1,-40(r1)
    4b6c:	84 41 ff dc 	l.lwz r2,-36(r1)
    4b70:	85 c1 ff e0 	l.lwz r14,-32(r1)
    4b74:	86 41 ff e4 	l.lwz r18,-28(r1)
    4b78:	86 81 ff e8 	l.lwz r20,-24(r1)
    4b7c:	86 c1 ff ec 	l.lwz r22,-20(r1)
    4b80:	87 01 ff f0 	l.lwz r24,-16(r1)
    4b84:	87 41 ff f4 	l.lwz r26,-12(r1)
    4b88:	44 00 48 00 	l.jr r9
    4b8c:	87 81 ff f8 	l.lwz r28,-8(r1)
    4b90:	ba 52 00 02 	l.slli r18,r18,0x2
    4b94:	84 58 00 08 	l.lwz r2,8(r24)
    4b98:	9f 5a 00 08 	l.addi r26,r26,8
    4b9c:	e2 42 90 02 	l.sub r18,r2,r18
    4ba0:	9f 9c 00 08 	l.addi r28,r28,8
    4ba4:	bc 32 00 00 	l.sfnei r18,0
    4ba8:	13 ff ff d8 	l.bf 4b08 <__sprint_r.part.0+0x5c>
    4bac:	d4 18 90 08 	l.sw 8(r24),r18
    4bb0:	03 ff ff e9 	l.j 4b54 <__sprint_r.part.0+0xa8>
    4bb4:	9d 60 00 00 	l.addi r11,r0,0
    4bb8:	04 00 09 96 	l.jal 7210 <__sfvwrite_r>
    4bbc:	9c 40 00 00 	l.addi r2,r0,0
    4bc0:	03 ff ff e7 	l.j 4b5c <__sprint_r.part.0+0xb0>
    4bc4:	d4 18 10 08 	l.sw 8(r24),r2

00004bc8 <__sprint_r>:
    4bc8:	85 65 00 08 	l.lwz r11,8(r5)
    4bcc:	d7 e1 4f fc 	l.sw -4(r1),r9
    4bd0:	d7 e1 0f f8 	l.sw -8(r1),r1
    4bd4:	bc 2b 00 00 	l.sfnei r11,0
    4bd8:	0c 00 00 08 	l.bnf 4bf8 <__sprint_r+0x30>
    4bdc:	9c 21 ff f8 	l.addi r1,r1,-8
    4be0:	07 ff ff b3 	l.jal 4aac <__sprint_r.part.0>
    4be4:	15 00 00 00 	l.nop 0x0
    4be8:	9c 21 00 08 	l.addi r1,r1,8
    4bec:	85 21 ff fc 	l.lwz r9,-4(r1)
    4bf0:	44 00 48 00 	l.jr r9
    4bf4:	84 21 ff f8 	l.lwz r1,-8(r1)
    4bf8:	9c 21 00 08 	l.addi r1,r1,8
    4bfc:	d4 05 58 04 	l.sw 4(r5),r11
    4c00:	85 21 ff fc 	l.lwz r9,-4(r1)
    4c04:	44 00 48 00 	l.jr r9
    4c08:	84 21 ff f8 	l.lwz r1,-8(r1)

00004c0c <_vfiprintf_r>:
    4c0c:	d7 e1 a7 e4 	l.sw -28(r1),r20
    4c10:	d7 e1 e7 f4 	l.sw -12(r1),r28
    4c14:	d7 e1 4f fc 	l.sw -4(r1),r9
    4c18:	d7 e1 0f d4 	l.sw -44(r1),r1
    4c1c:	d7 e1 17 d8 	l.sw -40(r1),r2
    4c20:	d7 e1 77 dc 	l.sw -36(r1),r14
    4c24:	d7 e1 97 e0 	l.sw -32(r1),r18
    4c28:	d7 e1 b7 e8 	l.sw -24(r1),r22
    4c2c:	d7 e1 c7 ec 	l.sw -20(r1),r24
    4c30:	d7 e1 d7 f0 	l.sw -16(r1),r26
    4c34:	d7 e1 f7 f8 	l.sw -8(r1),r30
    4c38:	9c 21 ff 30 	l.addi r1,r1,-208
    4c3c:	bc 03 00 00 	l.sfeqi r3,0
    4c40:	d4 01 18 0c 	l.sw 12(r1),r3
    4c44:	d4 01 30 14 	l.sw 20(r1),r6
    4c48:	ab 84 00 00 	l.ori r28,r4,0x0
    4c4c:	10 00 00 06 	l.bf 4c64 <_vfiprintf_r+0x58>
    4c50:	aa 85 00 00 	l.ori r20,r5,0x0
    4c54:	84 43 00 38 	l.lwz r2,56(r3)
    4c58:	bc 22 00 00 	l.sfnei r2,0
    4c5c:	0c 00 01 0e 	l.bnf 5094 <_vfiprintf_r+0x488>
    4c60:	15 00 00 00 	l.nop 0x0
    4c64:	98 7c 00 0c 	l.lhs r3,12(r28)
    4c68:	a4 43 ff ff 	l.andi r2,r3,0xffff
    4c6c:	a4 82 20 00 	l.andi r4,r2,0x2000
    4c70:	bc 24 00 00 	l.sfnei r4,0
    4c74:	10 00 00 08 	l.bf 4c94 <_vfiprintf_r+0x88>
    4c78:	9c a0 df ff 	l.addi r5,r0,-8193
    4c7c:	84 9c 00 64 	l.lwz r4,100(r28)
    4c80:	a8 43 20 00 	l.ori r2,r3,0x2000
    4c84:	e0 64 28 03 	l.and r3,r4,r5
    4c88:	dc 1c 10 0c 	l.sh 12(r28),r2
    4c8c:	d4 1c 18 64 	l.sw 100(r28),r3
    4c90:	a4 42 ff ff 	l.andi r2,r2,0xffff
    4c94:	a4 62 00 08 	l.andi r3,r2,0x8
    4c98:	bc 03 00 00 	l.sfeqi r3,0
    4c9c:	10 00 00 db 	l.bf 5008 <_vfiprintf_r+0x3fc>
    4ca0:	84 61 00 0c 	l.lwz r3,12(r1)
    4ca4:	84 7c 00 10 	l.lwz r3,16(r28)
    4ca8:	bc 23 00 00 	l.sfnei r3,0
    4cac:	0c 00 00 d6 	l.bnf 5004 <_vfiprintf_r+0x3f8>
    4cb0:	a4 42 00 1a 	l.andi r2,r2,0x1a
    4cb4:	bc 22 00 0a 	l.sfnei r2,10
    4cb8:	0c 00 00 de 	l.bnf 5030 <_vfiprintf_r+0x424>
    4cbc:	9c 40 00 00 	l.addi r2,r0,0
    4cc0:	9e 41 00 64 	l.addi r18,r1,100
    4cc4:	d4 01 10 24 	l.sw 36(r1),r2
    4cc8:	9c 41 00 63 	l.addi r2,r1,99
    4ccc:	9c 60 00 00 	l.addi r3,r0,0
    4cd0:	d4 01 10 00 	l.sw 0(r1),r2
    4cd4:	d4 01 90 30 	l.sw 48(r1),r18
    4cd8:	84 a1 00 00 	l.lwz r5,0(r1)
    4cdc:	d4 01 18 38 	l.sw 56(r1),r3
    4ce0:	e0 b2 28 02 	l.sub r5,r18,r5
    4ce4:	d4 01 18 34 	l.sw 52(r1),r3
    4ce8:	a8 52 00 00 	l.ori r2,r18,0x0
    4cec:	d4 01 18 1c 	l.sw 28(r1),r3
    4cf0:	d4 01 28 28 	l.sw 40(r1),r5
    4cf4:	90 74 00 00 	l.lbs r3,0(r20)
    4cf8:	ac 83 00 25 	l.xori r4,r3,37
    4cfc:	a4 84 00 ff 	l.andi r4,r4,0xff
    4d00:	bc 04 00 00 	l.sfeqi r4,0
    4d04:	10 00 00 27 	l.bf 4da0 <_vfiprintf_r+0x194>
    4d08:	a9 d4 00 00 	l.ori r14,r20,0x0
    4d0c:	a4 63 00 ff 	l.andi r3,r3,0xff
    4d10:	bc 03 00 00 	l.sfeqi r3,0
    4d14:	0c 00 00 09 	l.bnf 4d38 <_vfiprintf_r+0x12c>
    4d18:	9d ce 00 01 	l.addi r14,r14,1
    4d1c:	9d ce ff ff 	l.addi r14,r14,-1
    4d20:	00 00 00 21 	l.j 4da4 <_vfiprintf_r+0x198>
    4d24:	90 6e 00 00 	l.lbs r3,0(r14)
    4d28:	bc 23 00 00 	l.sfnei r3,0
    4d2c:	0c 00 00 0a 	l.bnf 4d54 <_vfiprintf_r+0x148>
    4d30:	e2 ce a0 02 	l.sub r22,r14,r20
    4d34:	9d ce 00 01 	l.addi r14,r14,1
    4d38:	90 6e 00 00 	l.lbs r3,0(r14)
    4d3c:	ac 83 00 25 	l.xori r4,r3,37
    4d40:	a4 84 00 ff 	l.andi r4,r4,0xff
    4d44:	bc 04 00 00 	l.sfeqi r4,0
    4d48:	0f ff ff f8 	l.bnf 4d28 <_vfiprintf_r+0x11c>
    4d4c:	a4 63 00 ff 	l.andi r3,r3,0xff
    4d50:	e2 ce a0 02 	l.sub r22,r14,r20
    4d54:	bc 16 00 00 	l.sfeqi r22,0
    4d58:	10 00 00 12 	l.bf 4da0 <_vfiprintf_r+0x194>
    4d5c:	84 81 00 38 	l.lwz r4,56(r1)
    4d60:	84 61 00 34 	l.lwz r3,52(r1)
    4d64:	e0 96 20 00 	l.add r4,r22,r4
    4d68:	9c 63 00 01 	l.addi r3,r3,1
    4d6c:	d4 02 a0 00 	l.sw 0(r2),r20
    4d70:	d4 02 b0 04 	l.sw 4(r2),r22
    4d74:	d4 01 20 38 	l.sw 56(r1),r4
    4d78:	bd 43 00 07 	l.sfgtsi r3,7
    4d7c:	0c 00 00 1f 	l.bnf 4df8 <_vfiprintf_r+0x1ec>
    4d80:	d4 01 18 34 	l.sw 52(r1),r3
    4d84:	bc 24 00 00 	l.sfnei r4,0
    4d88:	10 00 03 64 	l.bf 5b18 <_vfiprintf_r+0xf0c>
    4d8c:	84 c1 00 1c 	l.lwz r6,28(r1)
    4d90:	d4 01 20 34 	l.sw 52(r1),r4
    4d94:	e0 c6 b0 00 	l.add r6,r6,r22
    4d98:	a8 52 00 00 	l.ori r2,r18,0x0
    4d9c:	d4 01 30 1c 	l.sw 28(r1),r6
    4da0:	90 6e 00 00 	l.lbs r3,0(r14)
    4da4:	bc 03 00 00 	l.sfeqi r3,0
    4da8:	10 00 02 2f 	l.bf 5664 <_vfiprintf_r+0xa58>
    4dac:	9c a0 00 00 	l.addi r5,r0,0
    4db0:	9c e0 00 00 	l.addi r7,r0,0
    4db4:	9d ce 00 01 	l.addi r14,r14,1
    4db8:	d8 01 38 2d 	l.sb 45(r1),r7
    4dbc:	9f 40 ff ff 	l.addi r26,r0,-1
    4dc0:	d4 01 28 04 	l.sw 4(r1),r5
    4dc4:	ab c5 00 00 	l.ori r30,r5,0x0
    4dc8:	90 8e 00 00 	l.lbs r4,0(r14)
    4dcc:	9e 8e 00 01 	l.addi r20,r14,1
    4dd0:	9c 64 ff e0 	l.addi r3,r4,-32
    4dd4:	bc 43 00 58 	l.sfgtui r3,88
    4dd8:	10 00 01 91 	l.bf 541c <_vfiprintf_r+0x810>
    4ddc:	18 c0 00 00 	l.movhi r6,0x0
    4de0:	b8 63 00 02 	l.slli r3,r3,0x2
    4de4:	a8 c6 a5 e4 	l.ori r6,r6,0xa5e4
    4de8:	e0 63 30 00 	l.add r3,r3,r6
    4dec:	84 63 00 00 	l.lwz r3,0(r3)
    4df0:	44 00 18 00 	l.jr r3
    4df4:	15 00 00 00 	l.nop 0x0
    4df8:	9c 42 00 08 	l.addi r2,r2,8
    4dfc:	84 c1 00 1c 	l.lwz r6,28(r1)
    4e00:	e0 c6 b0 00 	l.add r6,r6,r22
    4e04:	03 ff ff e7 	l.j 4da0 <_vfiprintf_r+0x194>
    4e08:	d4 01 30 1c 	l.sw 28(r1),r6
    4e0c:	ab de 00 10 	l.ori r30,r30,0x10
    4e10:	03 ff ff ee 	l.j 4dc8 <_vfiprintf_r+0x1bc>
    4e14:	a9 d4 00 00 	l.ori r14,r20,0x0
    4e18:	ab de 00 10 	l.ori r30,r30,0x10
    4e1c:	a4 7e 00 10 	l.andi r3,r30,0x10
    4e20:	bc 03 00 00 	l.sfeqi r3,0
    4e24:	0c 00 00 cb 	l.bnf 5150 <_vfiprintf_r+0x544>
    4e28:	84 81 00 14 	l.lwz r4,20(r1)
    4e2c:	a4 7e 00 40 	l.andi r3,r30,0x40
    4e30:	bc 03 00 00 	l.sfeqi r3,0
    4e34:	10 00 03 7b 	l.bf 5c20 <_vfiprintf_r+0x1014>
    4e38:	84 a1 00 14 	l.lwz r5,20(r1)
    4e3c:	84 61 00 14 	l.lwz r3,20(r1)
    4e40:	85 c4 00 00 	l.lwz r14,0(r4)
    4e44:	9c 63 00 04 	l.addi r3,r3,4
    4e48:	a5 ce ff ff 	l.andi r14,r14,0xffff
    4e4c:	d4 01 18 14 	l.sw 20(r1),r3
    4e50:	9c a0 00 01 	l.addi r5,r0,1
    4e54:	9c 60 00 00 	l.addi r3,r0,0
    4e58:	9e c0 00 00 	l.addi r22,r0,0
    4e5c:	d8 01 18 2d 	l.sb 45(r1),r3
    4e60:	bd 9a 00 00 	l.sfltsi r26,0
    4e64:	10 00 00 03 	l.bf 4e70 <_vfiprintf_r+0x264>
    4e68:	9c 80 ff 7f 	l.addi r4,r0,-129
    4e6c:	e3 de 20 03 	l.and r30,r30,r4
    4e70:	e0 60 d0 02 	l.sub r3,r0,r26
    4e74:	e0 63 d0 04 	l.or r3,r3,r26
    4e78:	bd 83 00 00 	l.sfltsi r3,0
    4e7c:	10 00 02 08 	l.bf 569c <_vfiprintf_r+0xa90>
    4e80:	e0 60 70 02 	l.sub r3,r0,r14
    4e84:	e0 63 70 04 	l.or r3,r3,r14
    4e88:	b8 63 00 5f 	l.srli r3,r3,0x1f
    4e8c:	bc 03 00 00 	l.sfeqi r3,0
    4e90:	0c 00 02 03 	l.bnf 569c <_vfiprintf_r+0xa90>
    4e94:	bc 25 00 00 	l.sfnei r5,0
    4e98:	10 00 02 dc 	l.bf 5a08 <_vfiprintf_r+0xdfc>
    4e9c:	15 00 00 00 	l.nop 0x0
    4ea0:	a4 7e 00 01 	l.andi r3,r30,0x1
    4ea4:	bc 03 00 00 	l.sfeqi r3,0
    4ea8:	10 00 03 00 	l.bf 5aa8 <_vfiprintf_r+0xe9c>
    4eac:	9c 60 00 30 	l.addi r3,r0,48
    4eb0:	84 81 00 28 	l.lwz r4,40(r1)
    4eb4:	d8 01 18 63 	l.sb 99(r1),r3
    4eb8:	d4 01 20 10 	l.sw 16(r1),r4
    4ebc:	9f 01 00 63 	l.addi r24,r1,99
    4ec0:	84 e1 00 10 	l.lwz r7,16(r1)
    4ec4:	e5 67 d0 00 	l.sfges r7,r26
    4ec8:	10 00 00 03 	l.bf 4ed4 <_vfiprintf_r+0x2c8>
    4ecc:	d4 01 38 08 	l.sw 8(r1),r7
    4ed0:	d4 01 d0 08 	l.sw 8(r1),r26
    4ed4:	bc 16 00 00 	l.sfeqi r22,0
    4ed8:	10 00 00 04 	l.bf 4ee8 <_vfiprintf_r+0x2dc>
    4edc:	84 61 00 08 	l.lwz r3,8(r1)
    4ee0:	9c 63 00 01 	l.addi r3,r3,1
    4ee4:	d4 01 18 08 	l.sw 8(r1),r3
    4ee8:	a4 9e 00 02 	l.andi r4,r30,0x2
    4eec:	bc 04 00 00 	l.sfeqi r4,0
    4ef0:	10 00 00 05 	l.bf 4f04 <_vfiprintf_r+0x2f8>
    4ef4:	d4 01 20 18 	l.sw 24(r1),r4
    4ef8:	84 a1 00 08 	l.lwz r5,8(r1)
    4efc:	9c a5 00 02 	l.addi r5,r5,2
    4f00:	d4 01 28 08 	l.sw 8(r1),r5
    4f04:	a4 de 00 84 	l.andi r6,r30,0x84
    4f08:	bc 06 00 00 	l.sfeqi r6,0
    4f0c:	0c 00 01 62 	l.bnf 5494 <_vfiprintf_r+0x888>
    4f10:	d4 01 30 20 	l.sw 32(r1),r6
    4f14:	84 e1 00 04 	l.lwz r7,4(r1)
    4f18:	84 61 00 08 	l.lwz r3,8(r1)
    4f1c:	e1 c7 18 02 	l.sub r14,r7,r3
    4f20:	bd 4e 00 00 	l.sfgtsi r14,0
    4f24:	0c 00 01 5c 	l.bnf 5494 <_vfiprintf_r+0x888>
    4f28:	bd 4e 00 10 	l.sfgtsi r14,16
    4f2c:	0c 00 03 72 	l.bnf 5cf4 <_vfiprintf_r+0x10e8>
    4f30:	84 61 00 38 	l.lwz r3,56(r1)
    4f34:	1a c0 00 00 	l.movhi r22,0x0
    4f38:	84 c1 00 34 	l.lwz r6,52(r1)
    4f3c:	00 00 00 09 	l.j 4f60 <_vfiprintf_r+0x354>
    4f40:	aa d6 a7 58 	l.ori r22,r22,0xa758
    4f44:	9c 86 00 02 	l.addi r4,r6,2
    4f48:	9c 42 00 08 	l.addi r2,r2,8
    4f4c:	a8 c5 00 00 	l.ori r6,r5,0x0
    4f50:	9d ce ff f0 	l.addi r14,r14,-16
    4f54:	bd 4e 00 10 	l.sfgtsi r14,16
    4f58:	0c 00 00 13 	l.bnf 4fa4 <_vfiprintf_r+0x398>
    4f5c:	15 00 00 00 	l.nop 0x0
    4f60:	9c a6 00 01 	l.addi r5,r6,1
    4f64:	9c 63 00 10 	l.addi r3,r3,16
    4f68:	9c 80 00 10 	l.addi r4,r0,16
    4f6c:	d4 02 b0 00 	l.sw 0(r2),r22
    4f70:	d4 02 20 04 	l.sw 4(r2),r4
    4f74:	d4 01 18 38 	l.sw 56(r1),r3
    4f78:	bd 45 00 07 	l.sfgtsi r5,7
    4f7c:	0f ff ff f2 	l.bnf 4f44 <_vfiprintf_r+0x338>
    4f80:	d4 01 28 34 	l.sw 52(r1),r5
    4f84:	bc 23 00 00 	l.sfnei r3,0
    4f88:	10 00 01 38 	l.bf 5468 <_vfiprintf_r+0x85c>
    4f8c:	a8 c3 00 00 	l.ori r6,r3,0x0
    4f90:	9d ce ff f0 	l.addi r14,r14,-16
    4f94:	bd 4e 00 10 	l.sfgtsi r14,16
    4f98:	9c 80 00 01 	l.addi r4,r0,1
    4f9c:	13 ff ff f1 	l.bf 4f60 <_vfiprintf_r+0x354>
    4fa0:	a8 52 00 00 	l.ori r2,r18,0x0
    4fa4:	e0 6e 18 00 	l.add r3,r14,r3
    4fa8:	d4 02 b0 00 	l.sw 0(r2),r22
    4fac:	d4 02 70 04 	l.sw 4(r2),r14
    4fb0:	d4 01 18 38 	l.sw 56(r1),r3
    4fb4:	bd 44 00 07 	l.sfgtsi r4,7
    4fb8:	10 00 02 97 	l.bf 5a14 <_vfiprintf_r+0xe08>
    4fbc:	d4 01 20 34 	l.sw 52(r1),r4
    4fc0:	9c 42 00 08 	l.addi r2,r2,8
    4fc4:	00 00 01 37 	l.j 54a0 <_vfiprintf_r+0x894>
    4fc8:	9c c4 00 01 	l.addi r6,r4,1
    4fcc:	ab de 00 10 	l.ori r30,r30,0x10
    4fd0:	a4 be 00 10 	l.andi r5,r30,0x10
    4fd4:	bc 05 00 00 	l.sfeqi r5,0
    4fd8:	0c 00 00 76 	l.bnf 51b0 <_vfiprintf_r+0x5a4>
    4fdc:	84 81 00 14 	l.lwz r4,20(r1)
    4fe0:	a4 7e 00 40 	l.andi r3,r30,0x40
    4fe4:	bc 03 00 00 	l.sfeqi r3,0
    4fe8:	10 00 03 13 	l.bf 5c34 <_vfiprintf_r+0x1028>
    4fec:	84 e1 00 14 	l.lwz r7,20(r1)
    4ff0:	85 c4 00 00 	l.lwz r14,0(r4)
    4ff4:	9c e7 00 04 	l.addi r7,r7,4
    4ff8:	a5 ce ff ff 	l.andi r14,r14,0xffff
    4ffc:	03 ff ff 96 	l.j 4e54 <_vfiprintf_r+0x248>
    5000:	d4 01 38 14 	l.sw 20(r1),r7
    5004:	84 61 00 0c 	l.lwz r3,12(r1)
    5008:	04 00 03 b6 	l.jal 5ee0 <__swsetup_r>
    500c:	a8 9c 00 00 	l.ori r4,r28,0x0
    5010:	bc 0b 00 00 	l.sfeqi r11,0
    5014:	0c 00 00 12 	l.bnf 505c <_vfiprintf_r+0x450>
    5018:	15 00 00 00 	l.nop 0x0
    501c:	94 5c 00 0c 	l.lhz r2,12(r28)
    5020:	a4 42 00 1a 	l.andi r2,r2,0x1a
    5024:	bc 22 00 0a 	l.sfnei r2,10
    5028:	13 ff ff 26 	l.bf 4cc0 <_vfiprintf_r+0xb4>
    502c:	9c 40 00 00 	l.addi r2,r0,0
    5030:	98 5c 00 0e 	l.lhs r2,14(r28)
    5034:	bd 82 00 00 	l.sfltsi r2,0
    5038:	13 ff ff 22 	l.bf 4cc0 <_vfiprintf_r+0xb4>
    503c:	9c 40 00 00 	l.addi r2,r0,0
    5040:	84 61 00 0c 	l.lwz r3,12(r1)
    5044:	a8 9c 00 00 	l.ori r4,r28,0x0
    5048:	a8 b4 00 00 	l.ori r5,r20,0x0
    504c:	04 00 03 6c 	l.jal 5dfc <__sbprintf>
    5050:	84 c1 00 14 	l.lwz r6,20(r1)
    5054:	00 00 00 04 	l.j 5064 <_vfiprintf_r+0x458>
    5058:	9c 21 00 d0 	l.addi r1,r1,208
    505c:	9d 60 ff ff 	l.addi r11,r0,-1
    5060:	9c 21 00 d0 	l.addi r1,r1,208
    5064:	85 21 ff fc 	l.lwz r9,-4(r1)
    5068:	84 21 ff d4 	l.lwz r1,-44(r1)
    506c:	84 41 ff d8 	l.lwz r2,-40(r1)
    5070:	85 c1 ff dc 	l.lwz r14,-36(r1)
    5074:	86 41 ff e0 	l.lwz r18,-32(r1)
    5078:	86 81 ff e4 	l.lwz r20,-28(r1)
    507c:	86 c1 ff e8 	l.lwz r22,-24(r1)
    5080:	87 01 ff ec 	l.lwz r24,-20(r1)
    5084:	87 41 ff f0 	l.lwz r26,-16(r1)
    5088:	87 81 ff f4 	l.lwz r28,-12(r1)
    508c:	44 00 48 00 	l.jr r9
    5090:	87 c1 ff f8 	l.lwz r30,-8(r1)
    5094:	04 00 06 79 	l.jal 6a78 <__sinit>
    5098:	15 00 00 00 	l.nop 0x0
    509c:	03 ff fe f3 	l.j 4c68 <_vfiprintf_r+0x5c>
    50a0:	98 7c 00 0c 	l.lhs r3,12(r28)
    50a4:	84 61 00 14 	l.lwz r3,20(r1)
    50a8:	84 81 00 14 	l.lwz r4,20(r1)
    50ac:	84 63 00 00 	l.lwz r3,0(r3)
    50b0:	9c 84 00 04 	l.addi r4,r4,4
    50b4:	d4 01 18 04 	l.sw 4(r1),r3
    50b8:	bd 63 00 00 	l.sfgesi r3,0
    50bc:	d4 01 20 14 	l.sw 20(r1),r4
    50c0:	13 ff ff 42 	l.bf 4dc8 <_vfiprintf_r+0x1bc>
    50c4:	a9 d4 00 00 	l.ori r14,r20,0x0
    50c8:	e0 60 18 02 	l.sub r3,r0,r3
    50cc:	d4 01 18 04 	l.sw 4(r1),r3
    50d0:	ab de 00 04 	l.ori r30,r30,0x4
    50d4:	03 ff ff 3d 	l.j 4dc8 <_vfiprintf_r+0x1bc>
    50d8:	a9 d4 00 00 	l.ori r14,r20,0x0
    50dc:	a9 d4 00 00 	l.ori r14,r20,0x0
    50e0:	03 ff ff 3a 	l.j 4dc8 <_vfiprintf_r+0x1bc>
    50e4:	9c a0 00 2b 	l.addi r5,r0,43
    50e8:	90 94 00 00 	l.lbs r4,0(r20)
    50ec:	bc 04 00 2a 	l.sfeqi r4,42
    50f0:	10 00 03 25 	l.bf 5d84 <_vfiprintf_r+0x1178>
    50f4:	9d d4 00 01 	l.addi r14,r20,1
    50f8:	9c 64 ff d0 	l.addi r3,r4,-48
    50fc:	aa 8e 00 00 	l.ori r20,r14,0x0
    5100:	bc a3 00 09 	l.sfleui r3,9
    5104:	0f ff ff 33 	l.bnf 4dd0 <_vfiprintf_r+0x1c4>
    5108:	9f 40 00 00 	l.addi r26,r0,0
    510c:	e3 5a d0 00 	l.add r26,r26,r26
    5110:	90 94 00 00 	l.lbs r4,0(r20)
    5114:	b9 da 00 02 	l.slli r14,r26,0x2
    5118:	e3 5a 70 00 	l.add r26,r26,r14
    511c:	e3 43 d0 00 	l.add r26,r3,r26
    5120:	9c 64 ff d0 	l.addi r3,r4,-48
    5124:	bc a3 00 09 	l.sfleui r3,9
    5128:	13 ff ff f9 	l.bf 510c <_vfiprintf_r+0x500>
    512c:	9e 94 00 01 	l.addi r20,r20,1
    5130:	bd 7a 00 00 	l.sfgesi r26,0
    5134:	13 ff ff 28 	l.bf 4dd4 <_vfiprintf_r+0x1c8>
    5138:	9c 64 ff e0 	l.addi r3,r4,-32
    513c:	03 ff ff 26 	l.j 4dd4 <_vfiprintf_r+0x1c8>
    5140:	9f 40 ff ff 	l.addi r26,r0,-1
    5144:	ab de 00 80 	l.ori r30,r30,0x80
    5148:	03 ff ff 20 	l.j 4dc8 <_vfiprintf_r+0x1bc>
    514c:	a9 d4 00 00 	l.ori r14,r20,0x0
    5150:	84 e1 00 14 	l.lwz r7,20(r1)
    5154:	9c a0 00 01 	l.addi r5,r0,1
    5158:	9c e7 00 04 	l.addi r7,r7,4
    515c:	d4 01 38 14 	l.sw 20(r1),r7
    5160:	03 ff ff 3d 	l.j 4e54 <_vfiprintf_r+0x248>
    5164:	85 c4 00 00 	l.lwz r14,0(r4)
    5168:	9c e0 00 00 	l.addi r7,r0,0
    516c:	a9 14 00 00 	l.ori r8,r20,0x0
    5170:	d4 01 38 04 	l.sw 4(r1),r7
    5174:	9c 64 ff d0 	l.addi r3,r4,-48
    5178:	84 81 00 04 	l.lwz r4,4(r1)
    517c:	9e 94 00 01 	l.addi r20,r20,1
    5180:	e0 e4 20 00 	l.add r7,r4,r4
    5184:	90 88 00 00 	l.lbs r4,0(r8)
    5188:	b8 c7 00 02 	l.slli r6,r7,0x2
    518c:	e0 c7 30 00 	l.add r6,r7,r6
    5190:	e0 66 18 00 	l.add r3,r6,r3
    5194:	d4 01 18 04 	l.sw 4(r1),r3
    5198:	9c 64 ff d0 	l.addi r3,r4,-48
    519c:	bc a3 00 09 	l.sfleui r3,9
    51a0:	13 ff ff f6 	l.bf 5178 <_vfiprintf_r+0x56c>
    51a4:	a9 14 00 00 	l.ori r8,r20,0x0
    51a8:	03 ff ff 0b 	l.j 4dd4 <_vfiprintf_r+0x1c8>
    51ac:	9c 64 ff e0 	l.addi r3,r4,-32
    51b0:	84 c1 00 14 	l.lwz r6,20(r1)
    51b4:	9c a0 00 00 	l.addi r5,r0,0
    51b8:	9c c6 00 04 	l.addi r6,r6,4
    51bc:	d4 01 30 14 	l.sw 20(r1),r6
    51c0:	03 ff ff 25 	l.j 4e54 <_vfiprintf_r+0x248>
    51c4:	85 c4 00 00 	l.lwz r14,0(r4)
    51c8:	ab de 00 01 	l.ori r30,r30,0x1
    51cc:	03 ff fe ff 	l.j 4dc8 <_vfiprintf_r+0x1bc>
    51d0:	a9 d4 00 00 	l.ori r14,r20,0x0
    51d4:	18 c0 00 00 	l.movhi r6,0x0
    51d8:	a4 7e 00 10 	l.andi r3,r30,0x10
    51dc:	a8 c6 a5 cb 	l.ori r6,r6,0xa5cb
    51e0:	d8 01 28 2d 	l.sb 45(r1),r5
    51e4:	d4 01 30 24 	l.sw 36(r1),r6
    51e8:	bc 03 00 00 	l.sfeqi r3,0
    51ec:	10 00 00 82 	l.bf 53f4 <_vfiprintf_r+0x7e8>
    51f0:	84 a1 00 14 	l.lwz r5,20(r1)
    51f4:	84 e1 00 14 	l.lwz r7,20(r1)
    51f8:	9c e7 00 04 	l.addi r7,r7,4
    51fc:	d4 01 38 14 	l.sw 20(r1),r7
    5200:	85 c5 00 00 	l.lwz r14,0(r5)
    5204:	a4 7e 00 01 	l.andi r3,r30,0x1
    5208:	bc 03 00 00 	l.sfeqi r3,0
    520c:	13 ff ff 12 	l.bf 4e54 <_vfiprintf_r+0x248>
    5210:	9c a0 00 02 	l.addi r5,r0,2
    5214:	bc 0e 00 00 	l.sfeqi r14,0
    5218:	13 ff ff 10 	l.bf 4e58 <_vfiprintf_r+0x24c>
    521c:	9c 60 00 00 	l.addi r3,r0,0
    5220:	9c e0 00 30 	l.addi r7,r0,48
    5224:	d8 01 20 2f 	l.sb 47(r1),r4
    5228:	d8 01 38 2e 	l.sb 46(r1),r7
    522c:	03 ff ff 0b 	l.j 4e58 <_vfiprintf_r+0x24c>
    5230:	e3 de 28 04 	l.or r30,r30,r5
    5234:	a4 7e 00 10 	l.andi r3,r30,0x10
    5238:	bc 03 00 00 	l.sfeqi r3,0
    523c:	0c 00 00 84 	l.bnf 544c <_vfiprintf_r+0x840>
    5240:	d8 01 28 2d 	l.sb 45(r1),r5
    5244:	a4 7e 00 40 	l.andi r3,r30,0x40
    5248:	bc 03 00 00 	l.sfeqi r3,0
    524c:	10 00 00 81 	l.bf 5450 <_vfiprintf_r+0x844>
    5250:	84 81 00 14 	l.lwz r4,20(r1)
    5254:	84 c1 00 14 	l.lwz r6,20(r1)
    5258:	84 e1 00 1c 	l.lwz r7,28(r1)
    525c:	84 66 00 00 	l.lwz r3,0(r6)
    5260:	9c c6 00 04 	l.addi r6,r6,4
    5264:	dc 03 38 00 	l.sh 0(r3),r7
    5268:	03 ff fe a3 	l.j 4cf4 <_vfiprintf_r+0xe8>
    526c:	d4 01 30 14 	l.sw 20(r1),r6
    5270:	ab de 00 10 	l.ori r30,r30,0x10
    5274:	d8 01 28 2d 	l.sb 45(r1),r5
    5278:	a4 7e 00 10 	l.andi r3,r30,0x10
    527c:	bc 03 00 00 	l.sfeqi r3,0
    5280:	10 00 00 3b 	l.bf 536c <_vfiprintf_r+0x760>
    5284:	84 81 00 14 	l.lwz r4,20(r1)
    5288:	84 61 00 14 	l.lwz r3,20(r1)
    528c:	9c 63 00 04 	l.addi r3,r3,4
    5290:	d4 01 18 14 	l.sw 20(r1),r3
    5294:	85 c4 00 00 	l.lwz r14,0(r4)
    5298:	bd 8e 00 00 	l.sfltsi r14,0
    529c:	10 00 02 52 	l.bf 5be4 <_vfiprintf_r+0xfd8>
    52a0:	9c e0 00 2d 	l.addi r7,r0,45
    52a4:	92 c1 00 2d 	l.lbs r22,45(r1)
    52a8:	03 ff fe ee 	l.j 4e60 <_vfiprintf_r+0x254>
    52ac:	9c a0 00 01 	l.addi r5,r0,1
    52b0:	84 a1 00 14 	l.lwz r5,20(r1)
    52b4:	9c c0 00 00 	l.addi r6,r0,0
    52b8:	87 05 00 00 	l.lwz r24,0(r5)
    52bc:	d8 01 30 2d 	l.sb 45(r1),r6
    52c0:	bc 38 00 00 	l.sfnei r24,0
    52c4:	0c 00 02 94 	l.bnf 5d14 <_vfiprintf_r+0x1108>
    52c8:	9d c5 00 04 	l.addi r14,r5,4
    52cc:	bd 9a 00 00 	l.sfltsi r26,0
    52d0:	10 00 02 78 	l.bf 5cb0 <_vfiprintf_r+0x10a4>
    52d4:	a8 78 00 00 	l.ori r3,r24,0x0
    52d8:	9c 80 00 00 	l.addi r4,r0,0
    52dc:	04 00 0c db 	l.jal 8648 <memchr>
    52e0:	a8 ba 00 00 	l.ori r5,r26,0x0
    52e4:	bc 0b 00 00 	l.sfeqi r11,0
    52e8:	10 00 02 a2 	l.bf 5d70 <_vfiprintf_r+0x1164>
    52ec:	15 00 00 00 	l.nop 0x0
    52f0:	e1 6b c0 02 	l.sub r11,r11,r24
    52f4:	e5 ab d0 00 	l.sfles r11,r26
    52f8:	0c 00 02 6a 	l.bnf 5ca0 <_vfiprintf_r+0x1094>
    52fc:	d4 01 58 10 	l.sw 16(r1),r11
    5300:	92 c1 00 2d 	l.lbs r22,45(r1)
    5304:	d4 01 70 14 	l.sw 20(r1),r14
    5308:	03 ff fe ee 	l.j 4ec0 <_vfiprintf_r+0x2b4>
    530c:	9f 40 00 00 	l.addi r26,r0,0
    5310:	bc 25 00 00 	l.sfnei r5,0
    5314:	13 ff fe ad 	l.bf 4dc8 <_vfiprintf_r+0x1bc>
    5318:	a9 d4 00 00 	l.ori r14,r20,0x0
    531c:	03 ff fe ab 	l.j 4dc8 <_vfiprintf_r+0x1bc>
    5320:	9c a0 00 20 	l.addi r5,r0,32
    5324:	84 a1 00 14 	l.lwz r5,20(r1)
    5328:	9c c0 00 01 	l.addi r6,r0,1
    532c:	84 65 00 00 	l.lwz r3,0(r5)
    5330:	9c e0 00 00 	l.addi r7,r0,0
    5334:	9c a5 00 04 	l.addi r5,r5,4
    5338:	d4 01 30 08 	l.sw 8(r1),r6
    533c:	d8 01 18 3c 	l.sb 60(r1),r3
    5340:	d8 01 38 2d 	l.sb 45(r1),r7
    5344:	d4 01 28 14 	l.sw 20(r1),r5
    5348:	d4 01 30 10 	l.sw 16(r1),r6
    534c:	9f 01 00 3c 	l.addi r24,r1,60
    5350:	03 ff fe e6 	l.j 4ee8 <_vfiprintf_r+0x2dc>
    5354:	9f 40 00 00 	l.addi r26,r0,0
    5358:	a4 7e 00 10 	l.andi r3,r30,0x10
    535c:	d8 01 28 2d 	l.sb 45(r1),r5
    5360:	bc 03 00 00 	l.sfeqi r3,0
    5364:	0f ff ff c9 	l.bnf 5288 <_vfiprintf_r+0x67c>
    5368:	84 81 00 14 	l.lwz r4,20(r1)
    536c:	a4 7e 00 40 	l.andi r3,r30,0x40
    5370:	bc 03 00 00 	l.sfeqi r3,0
    5374:	10 00 02 3a 	l.bf 5c5c <_vfiprintf_r+0x1050>
    5378:	84 c1 00 14 	l.lwz r6,20(r1)
    537c:	84 a1 00 14 	l.lwz r5,20(r1)
    5380:	99 c4 00 02 	l.lhs r14,2(r4)
    5384:	9c a5 00 04 	l.addi r5,r5,4
    5388:	03 ff ff c4 	l.j 5298 <_vfiprintf_r+0x68c>
    538c:	d4 01 28 14 	l.sw 20(r1),r5
    5390:	84 c1 00 14 	l.lwz r6,20(r1)
    5394:	18 80 00 00 	l.movhi r4,0x0
    5398:	85 c6 00 00 	l.lwz r14,0(r6)
    539c:	9c e0 00 30 	l.addi r7,r0,48
    53a0:	9c 60 00 78 	l.addi r3,r0,120
    53a4:	9c c6 00 04 	l.addi r6,r6,4
    53a8:	a8 84 a5 cb 	l.ori r4,r4,0xa5cb
    53ac:	ab de 00 02 	l.ori r30,r30,0x2
    53b0:	d8 01 38 2e 	l.sb 46(r1),r7
    53b4:	d8 01 18 2f 	l.sb 47(r1),r3
    53b8:	d4 01 30 14 	l.sw 20(r1),r6
    53bc:	d4 01 20 24 	l.sw 36(r1),r4
    53c0:	03 ff fe a5 	l.j 4e54 <_vfiprintf_r+0x248>
    53c4:	9c a0 00 02 	l.addi r5,r0,2
    53c8:	ab de 00 40 	l.ori r30,r30,0x40
    53cc:	03 ff fe 7f 	l.j 4dc8 <_vfiprintf_r+0x1bc>
    53d0:	a9 d4 00 00 	l.ori r14,r20,0x0
    53d4:	18 e0 00 00 	l.movhi r7,0x0
    53d8:	a4 7e 00 10 	l.andi r3,r30,0x10
    53dc:	a8 e7 a5 ba 	l.ori r7,r7,0xa5ba
    53e0:	d8 01 28 2d 	l.sb 45(r1),r5
    53e4:	d4 01 38 24 	l.sw 36(r1),r7
    53e8:	bc 03 00 00 	l.sfeqi r3,0
    53ec:	0f ff ff 82 	l.bnf 51f4 <_vfiprintf_r+0x5e8>
    53f0:	84 a1 00 14 	l.lwz r5,20(r1)
    53f4:	a4 7e 00 40 	l.andi r3,r30,0x40
    53f8:	bc 03 00 00 	l.sfeqi r3,0
    53fc:	10 00 02 14 	l.bf 5c4c <_vfiprintf_r+0x1040>
    5400:	84 c1 00 14 	l.lwz r6,20(r1)
    5404:	84 61 00 14 	l.lwz r3,20(r1)
    5408:	85 c5 00 00 	l.lwz r14,0(r5)
    540c:	9c 63 00 04 	l.addi r3,r3,4
    5410:	a5 ce ff ff 	l.andi r14,r14,0xffff
    5414:	03 ff ff 7c 	l.j 5204 <_vfiprintf_r+0x5f8>
    5418:	d4 01 18 14 	l.sw 20(r1),r3
    541c:	bc 04 00 00 	l.sfeqi r4,0
    5420:	10 00 00 91 	l.bf 5664 <_vfiprintf_r+0xa58>
    5424:	d8 01 28 2d 	l.sb 45(r1),r5
    5428:	9c a0 00 01 	l.addi r5,r0,1
    542c:	9c c0 00 00 	l.addi r6,r0,0
    5430:	d4 01 28 08 	l.sw 8(r1),r5
    5434:	d8 01 20 3c 	l.sb 60(r1),r4
    5438:	d8 01 30 2d 	l.sb 45(r1),r6
    543c:	d4 01 28 10 	l.sw 16(r1),r5
    5440:	9f 01 00 3c 	l.addi r24,r1,60
    5444:	03 ff fe a9 	l.j 4ee8 <_vfiprintf_r+0x2dc>
    5448:	9f 40 00 00 	l.addi r26,r0,0
    544c:	84 81 00 14 	l.lwz r4,20(r1)
    5450:	84 a1 00 1c 	l.lwz r5,28(r1)
    5454:	84 64 00 00 	l.lwz r3,0(r4)
    5458:	9c 84 00 04 	l.addi r4,r4,4
    545c:	d4 01 20 14 	l.sw 20(r1),r4
    5460:	03 ff fe 25 	l.j 4cf4 <_vfiprintf_r+0xe8>
    5464:	d4 03 28 00 	l.sw 0(r3),r5
    5468:	84 61 00 0c 	l.lwz r3,12(r1)
    546c:	a8 9c 00 00 	l.ori r4,r28,0x0
    5470:	07 ff fd 8f 	l.jal 4aac <__sprint_r.part.0>
    5474:	9c a1 00 30 	l.addi r5,r1,48
    5478:	bc 2b 00 00 	l.sfnei r11,0
    547c:	10 00 00 81 	l.bf 5680 <_vfiprintf_r+0xa74>
    5480:	84 c1 00 34 	l.lwz r6,52(r1)
    5484:	84 61 00 38 	l.lwz r3,56(r1)
    5488:	9c 86 00 01 	l.addi r4,r6,1
    548c:	03 ff fe b1 	l.j 4f50 <_vfiprintf_r+0x344>
    5490:	a8 52 00 00 	l.ori r2,r18,0x0
    5494:	84 81 00 34 	l.lwz r4,52(r1)
    5498:	84 61 00 38 	l.lwz r3,56(r1)
    549c:	9c c4 00 01 	l.addi r6,r4,1
    54a0:	90 a1 00 2d 	l.lbs r5,45(r1)
    54a4:	bc 05 00 00 	l.sfeqi r5,0
    54a8:	10 00 00 0f 	l.bf 54e4 <_vfiprintf_r+0x8d8>
    54ac:	84 a1 00 18 	l.lwz r5,24(r1)
    54b0:	9c a0 00 01 	l.addi r5,r0,1
    54b4:	9c 81 00 2d 	l.addi r4,r1,45
    54b8:	e0 63 28 00 	l.add r3,r3,r5
    54bc:	d4 02 20 00 	l.sw 0(r2),r4
    54c0:	d4 02 28 04 	l.sw 4(r2),r5
    54c4:	d4 01 18 38 	l.sw 56(r1),r3
    54c8:	bd 46 00 07 	l.sfgtsi r6,7
    54cc:	10 00 01 3c 	l.bf 59bc <_vfiprintf_r+0xdb0>
    54d0:	d4 01 30 34 	l.sw 52(r1),r6
    54d4:	a8 86 00 00 	l.ori r4,r6,0x0
    54d8:	9c 42 00 08 	l.addi r2,r2,8
    54dc:	9c c6 00 01 	l.addi r6,r6,1
    54e0:	84 a1 00 18 	l.lwz r5,24(r1)
    54e4:	bc 05 00 00 	l.sfeqi r5,0
    54e8:	10 00 00 0f 	l.bf 5524 <_vfiprintf_r+0x918>
    54ec:	84 a1 00 20 	l.lwz r5,32(r1)
    54f0:	9c 63 00 02 	l.addi r3,r3,2
    54f4:	9c e1 00 2e 	l.addi r7,r1,46
    54f8:	9c 80 00 02 	l.addi r4,r0,2
    54fc:	d4 02 38 00 	l.sw 0(r2),r7
    5500:	d4 02 20 04 	l.sw 4(r2),r4
    5504:	d4 01 18 38 	l.sw 56(r1),r3
    5508:	bd 46 00 07 	l.sfgtsi r6,7
    550c:	10 00 01 39 	l.bf 59f0 <_vfiprintf_r+0xde4>
    5510:	d4 01 30 34 	l.sw 52(r1),r6
    5514:	a8 86 00 00 	l.ori r4,r6,0x0
    5518:	9c 42 00 08 	l.addi r2,r2,8
    551c:	9c c6 00 01 	l.addi r6,r6,1
    5520:	84 a1 00 20 	l.lwz r5,32(r1)
    5524:	bc 25 00 80 	l.sfnei r5,128
    5528:	0c 00 00 ed 	l.bnf 58dc <_vfiprintf_r+0xcd0>
    552c:	84 e1 00 04 	l.lwz r7,4(r1)
    5530:	84 e1 00 10 	l.lwz r7,16(r1)
    5534:	e1 da 38 02 	l.sub r14,r26,r7
    5538:	bd ae 00 00 	l.sflesi r14,0
    553c:	10 00 00 28 	l.bf 55dc <_vfiprintf_r+0x9d0>
    5540:	1a c0 00 00 	l.movhi r22,0x0
    5544:	bd ae 00 10 	l.sflesi r14,16
    5548:	aa d6 a7 48 	l.ori r22,r22,0xa748
    554c:	0c 00 00 0b 	l.bnf 5578 <_vfiprintf_r+0x96c>
    5550:	9f 40 00 10 	l.addi r26,r0,16
    5554:	00 00 00 1a 	l.j 55bc <_vfiprintf_r+0x9b0>
    5558:	e0 63 70 00 	l.add r3,r3,r14
    555c:	9c c4 00 02 	l.addi r6,r4,2
    5560:	9c 42 00 08 	l.addi r2,r2,8
    5564:	a8 85 00 00 	l.ori r4,r5,0x0
    5568:	9d ce ff f0 	l.addi r14,r14,-16
    556c:	bd 4e 00 10 	l.sfgtsi r14,16
    5570:	0c 00 00 12 	l.bnf 55b8 <_vfiprintf_r+0x9ac>
    5574:	15 00 00 00 	l.nop 0x0
    5578:	9c a4 00 01 	l.addi r5,r4,1
    557c:	9c 63 00 10 	l.addi r3,r3,16
    5580:	d4 02 b0 00 	l.sw 0(r2),r22
    5584:	d4 02 d0 04 	l.sw 4(r2),r26
    5588:	d4 01 18 38 	l.sw 56(r1),r3
    558c:	bd 45 00 07 	l.sfgtsi r5,7
    5590:	0f ff ff f3 	l.bnf 555c <_vfiprintf_r+0x950>
    5594:	d4 01 28 34 	l.sw 52(r1),r5
    5598:	bc 23 00 00 	l.sfnei r3,0
    559c:	10 00 00 27 	l.bf 5638 <_vfiprintf_r+0xa2c>
    55a0:	a8 83 00 00 	l.ori r4,r3,0x0
    55a4:	9d ce ff f0 	l.addi r14,r14,-16
    55a8:	bd 4e 00 10 	l.sfgtsi r14,16
    55ac:	9c c0 00 01 	l.addi r6,r0,1
    55b0:	13 ff ff f2 	l.bf 5578 <_vfiprintf_r+0x96c>
    55b4:	a8 52 00 00 	l.ori r2,r18,0x0
    55b8:	e0 63 70 00 	l.add r3,r3,r14
    55bc:	d4 02 b0 00 	l.sw 0(r2),r22
    55c0:	d4 02 70 04 	l.sw 4(r2),r14
    55c4:	d4 01 18 38 	l.sw 56(r1),r3
    55c8:	bd 46 00 07 	l.sfgtsi r6,7
    55cc:	10 00 00 58 	l.bf 572c <_vfiprintf_r+0xb20>
    55d0:	d4 01 30 34 	l.sw 52(r1),r6
    55d4:	9c 42 00 08 	l.addi r2,r2,8
    55d8:	9c c6 00 01 	l.addi r6,r6,1
    55dc:	84 81 00 10 	l.lwz r4,16(r1)
    55e0:	d4 02 c0 00 	l.sw 0(r2),r24
    55e4:	e0 64 18 00 	l.add r3,r4,r3
    55e8:	d4 02 20 04 	l.sw 4(r2),r4
    55ec:	d4 01 18 38 	l.sw 56(r1),r3
    55f0:	bd 46 00 07 	l.sfgtsi r6,7
    55f4:	0c 00 00 58 	l.bnf 5754 <_vfiprintf_r+0xb48>
    55f8:	d4 01 30 34 	l.sw 52(r1),r6
    55fc:	bc 23 00 00 	l.sfnei r3,0
    5600:	10 00 01 3d 	l.bf 5af4 <_vfiprintf_r+0xee8>
    5604:	a4 5e 00 04 	l.andi r2,r30,0x4
    5608:	bc 22 00 00 	l.sfnei r2,0
    560c:	10 00 01 0f 	l.bf 5a48 <_vfiprintf_r+0xe3c>
    5610:	d4 01 18 34 	l.sw 52(r1),r3
    5614:	84 41 00 08 	l.lwz r2,8(r1)
    5618:	84 61 00 04 	l.lwz r3,4(r1)
    561c:	e5 62 18 00 	l.sfges r2,r3
    5620:	10 00 00 03 	l.bf 562c <_vfiprintf_r+0xa20>
    5624:	84 81 00 1c 	l.lwz r4,28(r1)
    5628:	a8 43 00 00 	l.ori r2,r3,0x0
    562c:	e0 84 10 00 	l.add r4,r4,r2
    5630:	00 00 00 9c 	l.j 58a0 <_vfiprintf_r+0xc94>
    5634:	d4 01 20 1c 	l.sw 28(r1),r4
    5638:	84 61 00 0c 	l.lwz r3,12(r1)
    563c:	a8 9c 00 00 	l.ori r4,r28,0x0
    5640:	07 ff fd 1b 	l.jal 4aac <__sprint_r.part.0>
    5644:	9c a1 00 30 	l.addi r5,r1,48
    5648:	bc 2b 00 00 	l.sfnei r11,0
    564c:	10 00 00 0d 	l.bf 5680 <_vfiprintf_r+0xa74>
    5650:	84 81 00 34 	l.lwz r4,52(r1)
    5654:	84 61 00 38 	l.lwz r3,56(r1)
    5658:	9c c4 00 01 	l.addi r6,r4,1
    565c:	03 ff ff c3 	l.j 5568 <_vfiprintf_r+0x95c>
    5660:	a8 52 00 00 	l.ori r2,r18,0x0
    5664:	84 41 00 38 	l.lwz r2,56(r1)
    5668:	bc 22 00 00 	l.sfnei r2,0
    566c:	0c 00 00 05 	l.bnf 5680 <_vfiprintf_r+0xa74>
    5670:	84 61 00 0c 	l.lwz r3,12(r1)
    5674:	a8 9c 00 00 	l.ori r4,r28,0x0
    5678:	07 ff fd 0d 	l.jal 4aac <__sprint_r.part.0>
    567c:	9c a1 00 30 	l.addi r5,r1,48
    5680:	94 5c 00 0c 	l.lhz r2,12(r28)
    5684:	a4 42 00 40 	l.andi r2,r2,0x40
    5688:	bc 22 00 00 	l.sfnei r2,0
    568c:	13 ff fe 74 	l.bf 505c <_vfiprintf_r+0x450>
    5690:	85 61 00 1c 	l.lwz r11,28(r1)
    5694:	03 ff fe 74 	l.j 5064 <_vfiprintf_r+0x458>
    5698:	9c 21 00 d0 	l.addi r1,r1,208
    569c:	bc 05 00 01 	l.sfeqi r5,1
    56a0:	10 00 00 f9 	l.bf 5a84 <_vfiprintf_r+0xe78>
    56a4:	bc 05 00 02 	l.sfeqi r5,2
    56a8:	10 00 00 15 	l.bf 56fc <_vfiprintf_r+0xaf0>
    56ac:	ab 12 00 00 	l.ori r24,r18,0x0
    56b0:	a4 6e 00 07 	l.andi r3,r14,0x7
    56b4:	b9 ce 00 43 	l.srli r14,r14,0x3
    56b8:	9f 18 ff ff 	l.addi r24,r24,-1
    56bc:	9c 63 00 30 	l.addi r3,r3,48
    56c0:	bc 2e 00 00 	l.sfnei r14,0
    56c4:	13 ff ff fb 	l.bf 56b0 <_vfiprintf_r+0xaa4>
    56c8:	d8 18 18 00 	l.sb 0(r24),r3
    56cc:	a4 9e 00 01 	l.andi r4,r30,0x1
    56d0:	bc 24 00 00 	l.sfnei r4,0
    56d4:	0c 00 01 05 	l.bnf 5ae8 <_vfiprintf_r+0xedc>
    56d8:	a8 b8 00 00 	l.ori r5,r24,0x0
    56dc:	bc 23 00 30 	l.sfnei r3,48
    56e0:	0c 00 01 8a 	l.bnf 5d08 <_vfiprintf_r+0x10fc>
    56e4:	9c e0 00 30 	l.addi r7,r0,48
    56e8:	9f 18 ff ff 	l.addi r24,r24,-1
    56ec:	e0 72 c0 02 	l.sub r3,r18,r24
    56f0:	db e5 3f ff 	l.sb -1(r5),r7
    56f4:	03 ff fd f3 	l.j 4ec0 <_vfiprintf_r+0x2b4>
    56f8:	d4 01 18 10 	l.sw 16(r1),r3
    56fc:	a4 6e 00 0f 	l.andi r3,r14,0xf
    5700:	84 c1 00 24 	l.lwz r6,36(r1)
    5704:	b9 ce 00 44 	l.srli r14,r14,0x4
    5708:	e0 66 18 00 	l.add r3,r6,r3
    570c:	9f 18 ff ff 	l.addi r24,r24,-1
    5710:	8c 63 00 00 	l.lbz r3,0(r3)
    5714:	bc 2e 00 00 	l.sfnei r14,0
    5718:	13 ff ff f9 	l.bf 56fc <_vfiprintf_r+0xaf0>
    571c:	d8 18 18 00 	l.sb 0(r24),r3
    5720:	e0 f2 c0 02 	l.sub r7,r18,r24
    5724:	03 ff fd e7 	l.j 4ec0 <_vfiprintf_r+0x2b4>
    5728:	d4 01 38 10 	l.sw 16(r1),r7
    572c:	bc 23 00 00 	l.sfnei r3,0
    5730:	10 00 01 22 	l.bf 5bb8 <_vfiprintf_r+0xfac>
    5734:	84 41 00 10 	l.lwz r2,16(r1)
    5738:	d4 01 c0 64 	l.sw 100(r1),r24
    573c:	d4 01 10 68 	l.sw 104(r1),r2
    5740:	d4 01 10 38 	l.sw 56(r1),r2
    5744:	9c 40 00 01 	l.addi r2,r0,1
    5748:	84 61 00 10 	l.lwz r3,16(r1)
    574c:	d4 01 10 34 	l.sw 52(r1),r2
    5750:	a8 52 00 00 	l.ori r2,r18,0x0
    5754:	9c 42 00 08 	l.addi r2,r2,8
    5758:	a4 9e 00 04 	l.andi r4,r30,0x4
    575c:	bc 04 00 00 	l.sfeqi r4,0
    5760:	10 00 00 3f 	l.bf 585c <_vfiprintf_r+0xc50>
    5764:	84 a1 00 04 	l.lwz r5,4(r1)
    5768:	84 c1 00 08 	l.lwz r6,8(r1)
    576c:	e1 c5 30 02 	l.sub r14,r5,r6
    5770:	bd ae 00 00 	l.sflesi r14,0
    5774:	10 00 00 3a 	l.bf 585c <_vfiprintf_r+0xc50>
    5778:	15 00 00 00 	l.nop 0x0
    577c:	bd 4e 00 10 	l.sfgtsi r14,16
    5780:	0c 00 01 73 	l.bnf 5d4c <_vfiprintf_r+0x1140>
    5784:	15 00 00 00 	l.nop 0x0
    5788:	1a c0 00 00 	l.movhi r22,0x0
    578c:	84 a1 00 34 	l.lwz r5,52(r1)
    5790:	aa d6 a7 58 	l.ori r22,r22,0xa758
    5794:	00 00 00 09 	l.j 57b8 <_vfiprintf_r+0xbac>
    5798:	9f 00 00 10 	l.addi r24,r0,16
    579c:	9c c5 00 02 	l.addi r6,r5,2
    57a0:	9c 42 00 08 	l.addi r2,r2,8
    57a4:	a8 a4 00 00 	l.ori r5,r4,0x0
    57a8:	9d ce ff f0 	l.addi r14,r14,-16
    57ac:	bd 4e 00 10 	l.sfgtsi r14,16
    57b0:	0c 00 00 12 	l.bnf 57f8 <_vfiprintf_r+0xbec>
    57b4:	15 00 00 00 	l.nop 0x0
    57b8:	9c 85 00 01 	l.addi r4,r5,1
    57bc:	9c 63 00 10 	l.addi r3,r3,16
    57c0:	d4 02 b0 00 	l.sw 0(r2),r22
    57c4:	d4 02 c0 04 	l.sw 4(r2),r24
    57c8:	d4 01 18 38 	l.sw 56(r1),r3
    57cc:	bd 44 00 07 	l.sfgtsi r4,7
    57d0:	0f ff ff f3 	l.bnf 579c <_vfiprintf_r+0xb90>
    57d4:	d4 01 20 34 	l.sw 52(r1),r4
    57d8:	bc 23 00 00 	l.sfnei r3,0
    57dc:	10 00 00 35 	l.bf 58b0 <_vfiprintf_r+0xca4>
    57e0:	a8 a3 00 00 	l.ori r5,r3,0x0
    57e4:	9d ce ff f0 	l.addi r14,r14,-16
    57e8:	bd 4e 00 10 	l.sfgtsi r14,16
    57ec:	9c c0 00 01 	l.addi r6,r0,1
    57f0:	13 ff ff f2 	l.bf 57b8 <_vfiprintf_r+0xbac>
    57f4:	a8 52 00 00 	l.ori r2,r18,0x0
    57f8:	e0 63 70 00 	l.add r3,r3,r14
    57fc:	d4 02 b0 00 	l.sw 0(r2),r22
    5800:	d4 02 70 04 	l.sw 4(r2),r14
    5804:	d4 01 18 38 	l.sw 56(r1),r3
    5808:	bd a6 00 07 	l.sflesi r6,7
    580c:	10 00 00 14 	l.bf 585c <_vfiprintf_r+0xc50>
    5810:	d4 01 30 34 	l.sw 52(r1),r6
    5814:	bc 23 00 00 	l.sfnei r3,0
    5818:	10 00 00 0a 	l.bf 5840 <_vfiprintf_r+0xc34>
    581c:	84 41 00 08 	l.lwz r2,8(r1)
    5820:	84 e1 00 04 	l.lwz r7,4(r1)
    5824:	e5 62 38 00 	l.sfges r2,r7
    5828:	0c 00 01 1c 	l.bnf 5c98 <_vfiprintf_r+0x108c>
    582c:	15 00 00 00 	l.nop 0x0
    5830:	84 61 00 1c 	l.lwz r3,28(r1)
    5834:	e0 63 10 00 	l.add r3,r3,r2
    5838:	00 00 00 1a 	l.j 58a0 <_vfiprintf_r+0xc94>
    583c:	d4 01 18 1c 	l.sw 28(r1),r3
    5840:	84 61 00 0c 	l.lwz r3,12(r1)
    5844:	a8 9c 00 00 	l.ori r4,r28,0x0
    5848:	07 ff fc 99 	l.jal 4aac <__sprint_r.part.0>
    584c:	9c a1 00 30 	l.addi r5,r1,48
    5850:	bc 2b 00 00 	l.sfnei r11,0
    5854:	13 ff ff 8b 	l.bf 5680 <_vfiprintf_r+0xa74>
    5858:	84 61 00 38 	l.lwz r3,56(r1)
    585c:	84 41 00 08 	l.lwz r2,8(r1)
    5860:	84 a1 00 04 	l.lwz r5,4(r1)
    5864:	e5 62 28 00 	l.sfges r2,r5
    5868:	10 00 00 03 	l.bf 5874 <_vfiprintf_r+0xc68>
    586c:	84 c1 00 1c 	l.lwz r6,28(r1)
    5870:	a8 45 00 00 	l.ori r2,r5,0x0
    5874:	bc 23 00 00 	l.sfnei r3,0
    5878:	e0 c6 10 00 	l.add r6,r6,r2
    587c:	0c 00 00 09 	l.bnf 58a0 <_vfiprintf_r+0xc94>
    5880:	d4 01 30 1c 	l.sw 28(r1),r6
    5884:	84 61 00 0c 	l.lwz r3,12(r1)
    5888:	a8 9c 00 00 	l.ori r4,r28,0x0
    588c:	07 ff fc 88 	l.jal 4aac <__sprint_r.part.0>
    5890:	9c a1 00 30 	l.addi r5,r1,48
    5894:	bc 2b 00 00 	l.sfnei r11,0
    5898:	13 ff ff 7a 	l.bf 5680 <_vfiprintf_r+0xa74>
    589c:	15 00 00 00 	l.nop 0x0
    58a0:	9c 80 00 00 	l.addi r4,r0,0
    58a4:	a8 52 00 00 	l.ori r2,r18,0x0
    58a8:	03 ff fd 13 	l.j 4cf4 <_vfiprintf_r+0xe8>
    58ac:	d4 01 20 34 	l.sw 52(r1),r4
    58b0:	84 61 00 0c 	l.lwz r3,12(r1)
    58b4:	a8 9c 00 00 	l.ori r4,r28,0x0
    58b8:	07 ff fc 7d 	l.jal 4aac <__sprint_r.part.0>
    58bc:	9c a1 00 30 	l.addi r5,r1,48
    58c0:	bc 2b 00 00 	l.sfnei r11,0
    58c4:	13 ff ff 6f 	l.bf 5680 <_vfiprintf_r+0xa74>
    58c8:	84 61 00 38 	l.lwz r3,56(r1)
    58cc:	84 a1 00 34 	l.lwz r5,52(r1)
    58d0:	9c c5 00 01 	l.addi r6,r5,1
    58d4:	03 ff ff b5 	l.j 57a8 <_vfiprintf_r+0xb9c>
    58d8:	a8 52 00 00 	l.ori r2,r18,0x0
    58dc:	84 a1 00 08 	l.lwz r5,8(r1)
    58e0:	e1 c7 28 02 	l.sub r14,r7,r5
    58e4:	bd ae 00 00 	l.sflesi r14,0
    58e8:	13 ff ff 12 	l.bf 5530 <_vfiprintf_r+0x924>
    58ec:	bd ae 00 10 	l.sflesi r14,16
    58f0:	10 00 01 1c 	l.bf 5d60 <_vfiprintf_r+0x1154>
    58f4:	15 00 00 00 	l.nop 0x0
    58f8:	1a c0 00 00 	l.movhi r22,0x0
    58fc:	00 00 00 09 	l.j 5920 <_vfiprintf_r+0xd14>
    5900:	aa d6 a7 48 	l.ori r22,r22,0xa748
    5904:	9c e4 00 02 	l.addi r7,r4,2
    5908:	9c 42 00 08 	l.addi r2,r2,8
    590c:	a8 85 00 00 	l.ori r4,r5,0x0
    5910:	9d ce ff f0 	l.addi r14,r14,-16
    5914:	bd 4e 00 10 	l.sfgtsi r14,16
    5918:	0c 00 00 13 	l.bnf 5964 <_vfiprintf_r+0xd58>
    591c:	15 00 00 00 	l.nop 0x0
    5920:	9c a4 00 01 	l.addi r5,r4,1
    5924:	9c 63 00 10 	l.addi r3,r3,16
    5928:	9c c0 00 10 	l.addi r6,r0,16
    592c:	d4 02 b0 00 	l.sw 0(r2),r22
    5930:	d4 02 30 04 	l.sw 4(r2),r6
    5934:	d4 01 18 38 	l.sw 56(r1),r3
    5938:	bd 45 00 07 	l.sfgtsi r5,7
    593c:	0f ff ff f2 	l.bnf 5904 <_vfiprintf_r+0xcf8>
    5940:	d4 01 28 34 	l.sw 52(r1),r5
    5944:	bc 23 00 00 	l.sfnei r3,0
    5948:	10 00 00 12 	l.bf 5990 <_vfiprintf_r+0xd84>
    594c:	a8 83 00 00 	l.ori r4,r3,0x0
    5950:	9d ce ff f0 	l.addi r14,r14,-16
    5954:	bd 4e 00 10 	l.sfgtsi r14,16
    5958:	9c e0 00 01 	l.addi r7,r0,1
    595c:	13 ff ff f1 	l.bf 5920 <_vfiprintf_r+0xd14>
    5960:	a8 52 00 00 	l.ori r2,r18,0x0
    5964:	e0 63 70 00 	l.add r3,r3,r14
    5968:	d4 02 b0 00 	l.sw 0(r2),r22
    596c:	d4 02 70 04 	l.sw 4(r2),r14
    5970:	d4 01 18 38 	l.sw 56(r1),r3
    5974:	bd 47 00 07 	l.sfgtsi r7,7
    5978:	10 00 00 8a 	l.bf 5ba0 <_vfiprintf_r+0xf94>
    597c:	d4 01 38 34 	l.sw 52(r1),r7
    5980:	9c 42 00 08 	l.addi r2,r2,8
    5984:	9c c7 00 01 	l.addi r6,r7,1
    5988:	03 ff fe ea 	l.j 5530 <_vfiprintf_r+0x924>
    598c:	a8 87 00 00 	l.ori r4,r7,0x0
    5990:	84 61 00 0c 	l.lwz r3,12(r1)
    5994:	a8 9c 00 00 	l.ori r4,r28,0x0
    5998:	07 ff fc 45 	l.jal 4aac <__sprint_r.part.0>
    599c:	9c a1 00 30 	l.addi r5,r1,48
    59a0:	bc 2b 00 00 	l.sfnei r11,0
    59a4:	13 ff ff 37 	l.bf 5680 <_vfiprintf_r+0xa74>
    59a8:	84 81 00 34 	l.lwz r4,52(r1)
    59ac:	84 61 00 38 	l.lwz r3,56(r1)
    59b0:	9c e4 00 01 	l.addi r7,r4,1
    59b4:	03 ff ff d7 	l.j 5910 <_vfiprintf_r+0xd04>
    59b8:	a8 52 00 00 	l.ori r2,r18,0x0
    59bc:	bc 23 00 00 	l.sfnei r3,0
    59c0:	10 00 00 62 	l.bf 5b48 <_vfiprintf_r+0xf3c>
    59c4:	84 41 00 18 	l.lwz r2,24(r1)
    59c8:	bc 22 00 00 	l.sfnei r2,0
    59cc:	0c 00 00 5c 	l.bnf 5b3c <_vfiprintf_r+0xf30>
    59d0:	a8 83 00 00 	l.ori r4,r3,0x0
    59d4:	9c 41 00 2e 	l.addi r2,r1,46
    59d8:	9c 60 00 02 	l.addi r3,r0,2
    59dc:	d4 01 10 64 	l.sw 100(r1),r2
    59e0:	d4 01 18 68 	l.sw 104(r1),r3
    59e4:	a8 c5 00 00 	l.ori r6,r5,0x0
    59e8:	03 ff fe cb 	l.j 5514 <_vfiprintf_r+0x908>
    59ec:	a8 52 00 00 	l.ori r2,r18,0x0
    59f0:	bc 23 00 00 	l.sfnei r3,0
    59f4:	10 00 00 60 	l.bf 5b74 <_vfiprintf_r+0xf68>
    59f8:	a8 83 00 00 	l.ori r4,r3,0x0
    59fc:	9c c0 00 01 	l.addi r6,r0,1
    5a00:	03 ff fe c8 	l.j 5520 <_vfiprintf_r+0x914>
    5a04:	a8 52 00 00 	l.ori r2,r18,0x0
    5a08:	d4 01 18 10 	l.sw 16(r1),r3
    5a0c:	03 ff fd 2d 	l.j 4ec0 <_vfiprintf_r+0x2b4>
    5a10:	ab 12 00 00 	l.ori r24,r18,0x0
    5a14:	bc 23 00 00 	l.sfnei r3,0
    5a18:	10 00 00 95 	l.bf 5c6c <_vfiprintf_r+0x1060>
    5a1c:	90 41 00 2d 	l.lbs r2,45(r1)
    5a20:	bc 22 00 00 	l.sfnei r2,0
    5a24:	0c 00 00 75 	l.bnf 5bf8 <_vfiprintf_r+0xfec>
    5a28:	9c e1 00 2d 	l.addi r7,r1,45
    5a2c:	9c 40 00 01 	l.addi r2,r0,1
    5a30:	a8 c2 00 00 	l.ori r6,r2,0x0
    5a34:	d4 01 10 68 	l.sw 104(r1),r2
    5a38:	a8 62 00 00 	l.ori r3,r2,0x0
    5a3c:	d4 01 38 64 	l.sw 100(r1),r7
    5a40:	03 ff fe a5 	l.j 54d4 <_vfiprintf_r+0x8c8>
    5a44:	a8 52 00 00 	l.ori r2,r18,0x0
    5a48:	84 41 00 04 	l.lwz r2,4(r1)
    5a4c:	84 81 00 08 	l.lwz r4,8(r1)
    5a50:	e1 c2 20 02 	l.sub r14,r2,r4
    5a54:	bd 4e 00 00 	l.sfgtsi r14,0
    5a58:	13 ff ff 49 	l.bf 577c <_vfiprintf_r+0xb70>
    5a5c:	a8 52 00 00 	l.ori r2,r18,0x0
    5a60:	84 41 00 08 	l.lwz r2,8(r1)
    5a64:	84 c1 00 04 	l.lwz r6,4(r1)
    5a68:	e5 62 30 00 	l.sfges r2,r6
    5a6c:	10 00 00 03 	l.bf 5a78 <_vfiprintf_r+0xe6c>
    5a70:	84 e1 00 1c 	l.lwz r7,28(r1)
    5a74:	a8 46 00 00 	l.ori r2,r6,0x0
    5a78:	e0 e7 10 00 	l.add r7,r7,r2
    5a7c:	03 ff ff 89 	l.j 58a0 <_vfiprintf_r+0xc94>
    5a80:	d4 01 38 1c 	l.sw 28(r1),r7
    5a84:	bc 4e 00 09 	l.sfgtui r14,9
    5a88:	10 00 00 0b 	l.bf 5ab4 <_vfiprintf_r+0xea8>
    5a8c:	15 00 00 00 	l.nop 0x0
    5a90:	9d ce 00 30 	l.addi r14,r14,48
    5a94:	84 81 00 28 	l.lwz r4,40(r1)
    5a98:	d8 01 70 63 	l.sb 99(r1),r14
    5a9c:	d4 01 20 10 	l.sw 16(r1),r4
    5aa0:	03 ff fd 08 	l.j 4ec0 <_vfiprintf_r+0x2b4>
    5aa4:	9f 01 00 63 	l.addi r24,r1,99
    5aa8:	d4 01 28 10 	l.sw 16(r1),r5
    5aac:	03 ff fd 05 	l.j 4ec0 <_vfiprintf_r+0x2b4>
    5ab0:	ab 12 00 00 	l.ori r24,r18,0x0
    5ab4:	ab 12 00 00 	l.ori r24,r18,0x0
    5ab8:	a8 6e 00 00 	l.ori r3,r14,0x0
    5abc:	9c 80 00 0a 	l.addi r4,r0,10
    5ac0:	04 00 11 8f 	l.jal a0fc <__umodsi3>
    5ac4:	9f 18 ff ff 	l.addi r24,r24,-1
    5ac8:	9d 6b 00 30 	l.addi r11,r11,48
    5acc:	a8 6e 00 00 	l.ori r3,r14,0x0
    5ad0:	d8 18 58 00 	l.sb 0(r24),r11
    5ad4:	04 00 11 4b 	l.jal a000 <__udivsi3>
    5ad8:	9c 80 00 0a 	l.addi r4,r0,10
    5adc:	bc 2b 00 00 	l.sfnei r11,0
    5ae0:	13 ff ff f6 	l.bf 5ab8 <_vfiprintf_r+0xeac>
    5ae4:	a9 cb 00 00 	l.ori r14,r11,0x0
    5ae8:	e0 b2 c0 02 	l.sub r5,r18,r24
    5aec:	03 ff fc f5 	l.j 4ec0 <_vfiprintf_r+0x2b4>
    5af0:	d4 01 28 10 	l.sw 16(r1),r5
    5af4:	84 61 00 0c 	l.lwz r3,12(r1)
    5af8:	a8 9c 00 00 	l.ori r4,r28,0x0
    5afc:	07 ff fb ec 	l.jal 4aac <__sprint_r.part.0>
    5b00:	9c a1 00 30 	l.addi r5,r1,48
    5b04:	bc 2b 00 00 	l.sfnei r11,0
    5b08:	13 ff fe de 	l.bf 5680 <_vfiprintf_r+0xa74>
    5b0c:	84 61 00 38 	l.lwz r3,56(r1)
    5b10:	03 ff ff 12 	l.j 5758 <_vfiprintf_r+0xb4c>
    5b14:	a8 52 00 00 	l.ori r2,r18,0x0
    5b18:	84 61 00 0c 	l.lwz r3,12(r1)
    5b1c:	a8 9c 00 00 	l.ori r4,r28,0x0
    5b20:	07 ff fb e3 	l.jal 4aac <__sprint_r.part.0>
    5b24:	9c a1 00 30 	l.addi r5,r1,48
    5b28:	bc 2b 00 00 	l.sfnei r11,0
    5b2c:	13 ff fe d5 	l.bf 5680 <_vfiprintf_r+0xa74>
    5b30:	a8 52 00 00 	l.ori r2,r18,0x0
    5b34:	03 ff fc b3 	l.j 4e00 <_vfiprintf_r+0x1f4>
    5b38:	84 c1 00 1c 	l.lwz r6,28(r1)
    5b3c:	a8 c5 00 00 	l.ori r6,r5,0x0
    5b40:	03 ff fe 78 	l.j 5520 <_vfiprintf_r+0x914>
    5b44:	a8 52 00 00 	l.ori r2,r18,0x0
    5b48:	84 61 00 0c 	l.lwz r3,12(r1)
    5b4c:	a8 9c 00 00 	l.ori r4,r28,0x0
    5b50:	07 ff fb d7 	l.jal 4aac <__sprint_r.part.0>
    5b54:	9c a1 00 30 	l.addi r5,r1,48
    5b58:	bc 2b 00 00 	l.sfnei r11,0
    5b5c:	13 ff fe c9 	l.bf 5680 <_vfiprintf_r+0xa74>
    5b60:	84 81 00 34 	l.lwz r4,52(r1)
    5b64:	84 61 00 38 	l.lwz r3,56(r1)
    5b68:	9c c4 00 01 	l.addi r6,r4,1
    5b6c:	03 ff fe 5d 	l.j 54e0 <_vfiprintf_r+0x8d4>
    5b70:	a8 52 00 00 	l.ori r2,r18,0x0
    5b74:	84 61 00 0c 	l.lwz r3,12(r1)
    5b78:	a8 9c 00 00 	l.ori r4,r28,0x0
    5b7c:	07 ff fb cc 	l.jal 4aac <__sprint_r.part.0>
    5b80:	9c a1 00 30 	l.addi r5,r1,48
    5b84:	bc 2b 00 00 	l.sfnei r11,0
    5b88:	13 ff fe be 	l.bf 5680 <_vfiprintf_r+0xa74>
    5b8c:	84 81 00 34 	l.lwz r4,52(r1)
    5b90:	84 61 00 38 	l.lwz r3,56(r1)
    5b94:	9c c4 00 01 	l.addi r6,r4,1
    5b98:	03 ff fe 62 	l.j 5520 <_vfiprintf_r+0x914>
    5b9c:	a8 52 00 00 	l.ori r2,r18,0x0
    5ba0:	bc 23 00 00 	l.sfnei r3,0
    5ba4:	10 00 00 49 	l.bf 5cc8 <_vfiprintf_r+0x10bc>
    5ba8:	a8 83 00 00 	l.ori r4,r3,0x0
    5bac:	9c c0 00 01 	l.addi r6,r0,1
    5bb0:	03 ff fe 60 	l.j 5530 <_vfiprintf_r+0x924>
    5bb4:	a8 52 00 00 	l.ori r2,r18,0x0
    5bb8:	84 61 00 0c 	l.lwz r3,12(r1)
    5bbc:	a8 9c 00 00 	l.ori r4,r28,0x0
    5bc0:	07 ff fb bb 	l.jal 4aac <__sprint_r.part.0>
    5bc4:	9c a1 00 30 	l.addi r5,r1,48
    5bc8:	bc 2b 00 00 	l.sfnei r11,0
    5bcc:	13 ff fe ad 	l.bf 5680 <_vfiprintf_r+0xa74>
    5bd0:	84 c1 00 34 	l.lwz r6,52(r1)
    5bd4:	84 61 00 38 	l.lwz r3,56(r1)
    5bd8:	9c c6 00 01 	l.addi r6,r6,1
    5bdc:	03 ff fe 80 	l.j 55dc <_vfiprintf_r+0x9d0>
    5be0:	a8 52 00 00 	l.ori r2,r18,0x0
    5be4:	e1 c0 70 02 	l.sub r14,r0,r14
    5be8:	d8 01 38 2d 	l.sb 45(r1),r7
    5bec:	9e c0 00 2d 	l.addi r22,r0,45
    5bf0:	03 ff fc 9c 	l.j 4e60 <_vfiprintf_r+0x254>
    5bf4:	9c a0 00 01 	l.addi r5,r0,1
    5bf8:	84 41 00 18 	l.lwz r2,24(r1)
    5bfc:	9c c0 00 01 	l.addi r6,r0,1
    5c00:	bc 22 00 00 	l.sfnei r2,0
    5c04:	0c 00 00 29 	l.bnf 5ca8 <_vfiprintf_r+0x109c>
    5c08:	a8 52 00 00 	l.ori r2,r18,0x0
    5c0c:	9c 60 00 02 	l.addi r3,r0,2
    5c10:	9c a1 00 2e 	l.addi r5,r1,46
    5c14:	d4 12 18 04 	l.sw 4(r18),r3
    5c18:	03 ff fe 3f 	l.j 5514 <_vfiprintf_r+0x908>
    5c1c:	d4 12 28 00 	l.sw 0(r18),r5
    5c20:	9c a5 00 04 	l.addi r5,r5,4
    5c24:	d4 01 28 14 	l.sw 20(r1),r5
    5c28:	9c a0 00 01 	l.addi r5,r0,1
    5c2c:	03 ff fc 8a 	l.j 4e54 <_vfiprintf_r+0x248>
    5c30:	85 c4 00 00 	l.lwz r14,0(r4)
    5c34:	84 a1 00 14 	l.lwz r5,20(r1)
    5c38:	9c a5 00 04 	l.addi r5,r5,4
    5c3c:	d4 01 28 14 	l.sw 20(r1),r5
    5c40:	a8 a3 00 00 	l.ori r5,r3,0x0
    5c44:	03 ff fc 84 	l.j 4e54 <_vfiprintf_r+0x248>
    5c48:	85 c4 00 00 	l.lwz r14,0(r4)
    5c4c:	9c c6 00 04 	l.addi r6,r6,4
    5c50:	d4 01 30 14 	l.sw 20(r1),r6
    5c54:	03 ff fd 6c 	l.j 5204 <_vfiprintf_r+0x5f8>
    5c58:	85 c5 00 00 	l.lwz r14,0(r5)
    5c5c:	9c c6 00 04 	l.addi r6,r6,4
    5c60:	d4 01 30 14 	l.sw 20(r1),r6
    5c64:	03 ff fd 8d 	l.j 5298 <_vfiprintf_r+0x68c>
    5c68:	85 c4 00 00 	l.lwz r14,0(r4)
    5c6c:	84 61 00 0c 	l.lwz r3,12(r1)
    5c70:	a8 9c 00 00 	l.ori r4,r28,0x0
    5c74:	07 ff fb 8e 	l.jal 4aac <__sprint_r.part.0>
    5c78:	9c a1 00 30 	l.addi r5,r1,48
    5c7c:	bc 2b 00 00 	l.sfnei r11,0
    5c80:	13 ff fe 80 	l.bf 5680 <_vfiprintf_r+0xa74>
    5c84:	84 81 00 34 	l.lwz r4,52(r1)
    5c88:	84 61 00 38 	l.lwz r3,56(r1)
    5c8c:	9c c4 00 01 	l.addi r6,r4,1
    5c90:	03 ff fe 04 	l.j 54a0 <_vfiprintf_r+0x894>
    5c94:	a8 52 00 00 	l.ori r2,r18,0x0
    5c98:	03 ff fe e6 	l.j 5830 <_vfiprintf_r+0xc24>
    5c9c:	a8 47 00 00 	l.ori r2,r7,0x0
    5ca0:	03 ff fd 98 	l.j 5300 <_vfiprintf_r+0x6f4>
    5ca4:	d4 01 d0 10 	l.sw 16(r1),r26
    5ca8:	03 ff fe 22 	l.j 5530 <_vfiprintf_r+0x924>
    5cac:	a8 83 00 00 	l.ori r4,r3,0x0
    5cb0:	d4 01 70 14 	l.sw 20(r1),r14
    5cb4:	04 00 0e 36 	l.jal 958c <strlen>
    5cb8:	9f 40 00 00 	l.addi r26,r0,0
    5cbc:	92 c1 00 2d 	l.lbs r22,45(r1)
    5cc0:	03 ff fc 80 	l.j 4ec0 <_vfiprintf_r+0x2b4>
    5cc4:	d4 01 58 10 	l.sw 16(r1),r11
    5cc8:	84 61 00 0c 	l.lwz r3,12(r1)
    5ccc:	a8 9c 00 00 	l.ori r4,r28,0x0
    5cd0:	07 ff fb 77 	l.jal 4aac <__sprint_r.part.0>
    5cd4:	9c a1 00 30 	l.addi r5,r1,48
    5cd8:	bc 2b 00 00 	l.sfnei r11,0
    5cdc:	13 ff fe 69 	l.bf 5680 <_vfiprintf_r+0xa74>
    5ce0:	84 81 00 34 	l.lwz r4,52(r1)
    5ce4:	84 61 00 38 	l.lwz r3,56(r1)
    5ce8:	9c c4 00 01 	l.addi r6,r4,1
    5cec:	03 ff fe 11 	l.j 5530 <_vfiprintf_r+0x924>
    5cf0:	a8 52 00 00 	l.ori r2,r18,0x0
    5cf4:	84 81 00 34 	l.lwz r4,52(r1)
    5cf8:	1a c0 00 00 	l.movhi r22,0x0
    5cfc:	9c 84 00 01 	l.addi r4,r4,1
    5d00:	03 ff fc a9 	l.j 4fa4 <_vfiprintf_r+0x398>
    5d04:	aa d6 a7 58 	l.ori r22,r22,0xa758
    5d08:	e0 d2 c0 02 	l.sub r6,r18,r24
    5d0c:	03 ff fc 6d 	l.j 4ec0 <_vfiprintf_r+0x2b4>
    5d10:	d4 01 30 10 	l.sw 16(r1),r6
    5d14:	bc ba 00 06 	l.sfleui r26,6
    5d18:	10 00 00 04 	l.bf 5d28 <_vfiprintf_r+0x111c>
    5d1c:	ac 7a ff ff 	l.xori r3,r26,-1
    5d20:	9f 40 00 06 	l.addi r26,r0,6
    5d24:	ac 7a ff ff 	l.xori r3,r26,-1
    5d28:	1b 00 00 00 	l.movhi r24,0x0
    5d2c:	b8 63 00 9f 	l.srai r3,r3,0x1f
    5d30:	d4 01 d0 10 	l.sw 16(r1),r26
    5d34:	d4 01 70 14 	l.sw 20(r1),r14
    5d38:	e0 7a 18 03 	l.and r3,r26,r3
    5d3c:	ab 18 a5 dc 	l.ori r24,r24,0xa5dc
    5d40:	d4 01 18 08 	l.sw 8(r1),r3
    5d44:	03 ff fc 69 	l.j 4ee8 <_vfiprintf_r+0x2dc>
    5d48:	9f 40 00 00 	l.addi r26,r0,0
    5d4c:	1a c0 00 00 	l.movhi r22,0x0
    5d50:	84 c1 00 34 	l.lwz r6,52(r1)
    5d54:	aa d6 a7 58 	l.ori r22,r22,0xa758
    5d58:	03 ff fe a8 	l.j 57f8 <_vfiprintf_r+0xbec>
    5d5c:	9c c6 00 01 	l.addi r6,r6,1
    5d60:	1a c0 00 00 	l.movhi r22,0x0
    5d64:	a8 e6 00 00 	l.ori r7,r6,0x0
    5d68:	03 ff fe ff 	l.j 5964 <_vfiprintf_r+0xd58>
    5d6c:	aa d6 a7 48 	l.ori r22,r22,0xa748
    5d70:	d4 01 d0 10 	l.sw 16(r1),r26
    5d74:	92 c1 00 2d 	l.lbs r22,45(r1)
    5d78:	d4 01 70 14 	l.sw 20(r1),r14
    5d7c:	03 ff fc 51 	l.j 4ec0 <_vfiprintf_r+0x2b4>
    5d80:	ab 4b 00 00 	l.ori r26,r11,0x0
    5d84:	84 c1 00 14 	l.lwz r6,20(r1)
    5d88:	87 46 00 00 	l.lwz r26,0(r6)
    5d8c:	9c c6 00 04 	l.addi r6,r6,4
    5d90:	bd 7a 00 00 	l.sfgesi r26,0
    5d94:	13 ff fc 0d 	l.bf 4dc8 <_vfiprintf_r+0x1bc>
    5d98:	d4 01 30 14 	l.sw 20(r1),r6
    5d9c:	03 ff fc 0b 	l.j 4dc8 <_vfiprintf_r+0x1bc>
    5da0:	9f 40 ff ff 	l.addi r26,r0,-1

00005da4 <vfiprintf>:
    5da4:	d7 e1 4f fc 	l.sw -4(r1),r9
    5da8:	d7 e1 17 f0 	l.sw -16(r1),r2
    5dac:	d7 e1 77 f4 	l.sw -12(r1),r14
    5db0:	d7 e1 97 f8 	l.sw -8(r1),r18
    5db4:	d7 e1 0f ec 	l.sw -20(r1),r1
    5db8:	9c 21 ff ec 	l.addi r1,r1,-20
    5dbc:	aa 43 00 00 	l.ori r18,r3,0x0
    5dc0:	a9 c4 00 00 	l.ori r14,r4,0x0
    5dc4:	07 ff f8 f2 	l.jal 418c <__getreent>
    5dc8:	a8 45 00 00 	l.ori r2,r5,0x0
    5dcc:	a8 92 00 00 	l.ori r4,r18,0x0
    5dd0:	a8 ae 00 00 	l.ori r5,r14,0x0
    5dd4:	a8 c2 00 00 	l.ori r6,r2,0x0
    5dd8:	07 ff fb 8d 	l.jal 4c0c <_vfiprintf_r>
    5ddc:	a8 6b 00 00 	l.ori r3,r11,0x0
    5de0:	9c 21 00 14 	l.addi r1,r1,20
    5de4:	85 21 ff fc 	l.lwz r9,-4(r1)
    5de8:	84 21 ff ec 	l.lwz r1,-20(r1)
    5dec:	84 41 ff f0 	l.lwz r2,-16(r1)
    5df0:	85 c1 ff f4 	l.lwz r14,-12(r1)
    5df4:	44 00 48 00 	l.jr r9
    5df8:	86 41 ff f8 	l.lwz r18,-8(r1)

00005dfc <__sbprintf>:
    5dfc:	94 e4 00 0c 	l.lhz r7,12(r4)
    5e00:	d7 e1 17 f0 	l.sw -16(r1),r2
    5e04:	d7 e1 77 f4 	l.sw -12(r1),r14
    5e08:	a8 44 00 00 	l.ori r2,r4,0x0
    5e0c:	85 c4 00 64 	l.lwz r14,100(r4)
    5e10:	9c 80 ff fd 	l.addi r4,r0,-3
    5e14:	d7 e1 97 f8 	l.sw -8(r1),r18
    5e18:	e0 e7 20 03 	l.and r7,r7,r4
    5e1c:	d7 e1 4f fc 	l.sw -4(r1),r9
    5e20:	d7 e1 0f ec 	l.sw -20(r1),r1
    5e24:	9c 21 fb 84 	l.addi r1,r1,-1148
    5e28:	9d 00 04 00 	l.addi r8,r0,1024
    5e2c:	dc 01 38 0c 	l.sh 12(r1),r7
    5e30:	94 e2 00 0e 	l.lhz r7,14(r2)
    5e34:	9d 61 00 68 	l.addi r11,r1,104
    5e38:	85 a2 00 1c 	l.lwz r13,28(r2)
    5e3c:	85 82 00 24 	l.lwz r12,36(r2)
    5e40:	dc 01 38 0e 	l.sh 14(r1),r7
    5e44:	a8 81 00 00 	l.ori r4,r1,0x0
    5e48:	9c e0 00 00 	l.addi r7,r0,0
    5e4c:	d4 01 70 64 	l.sw 100(r1),r14
    5e50:	aa 43 00 00 	l.ori r18,r3,0x0
    5e54:	d4 01 68 1c 	l.sw 28(r1),r13
    5e58:	d4 01 60 24 	l.sw 36(r1),r12
    5e5c:	d4 01 58 00 	l.sw 0(r1),r11
    5e60:	d4 01 58 10 	l.sw 16(r1),r11
    5e64:	d4 01 40 08 	l.sw 8(r1),r8
    5e68:	d4 01 40 14 	l.sw 20(r1),r8
    5e6c:	07 ff fb 68 	l.jal 4c0c <_vfiprintf_r>
    5e70:	d4 01 38 18 	l.sw 24(r1),r7
    5e74:	bd 8b 00 00 	l.sfltsi r11,0
    5e78:	10 00 00 08 	l.bf 5e98 <__sbprintf+0x9c>
    5e7c:	a9 cb 00 00 	l.ori r14,r11,0x0
    5e80:	a8 72 00 00 	l.ori r3,r18,0x0
    5e84:	04 00 01 c6 	l.jal 659c <_fflush_r>
    5e88:	a8 81 00 00 	l.ori r4,r1,0x0
    5e8c:	bc 0b 00 00 	l.sfeqi r11,0
    5e90:	0c 00 00 12 	l.bnf 5ed8 <__sbprintf+0xdc>
    5e94:	15 00 00 00 	l.nop 0x0
    5e98:	94 61 00 0c 	l.lhz r3,12(r1)
    5e9c:	a4 63 00 40 	l.andi r3,r3,0x40
    5ea0:	bc 03 00 00 	l.sfeqi r3,0
    5ea4:	10 00 00 05 	l.bf 5eb8 <__sbprintf+0xbc>
    5ea8:	15 00 00 00 	l.nop 0x0
    5eac:	94 62 00 0c 	l.lhz r3,12(r2)
    5eb0:	a8 63 00 40 	l.ori r3,r3,0x40
    5eb4:	dc 02 18 0c 	l.sh 12(r2),r3
    5eb8:	9c 21 04 7c 	l.addi r1,r1,1148
    5ebc:	a9 6e 00 00 	l.ori r11,r14,0x0
    5ec0:	85 21 ff fc 	l.lwz r9,-4(r1)
    5ec4:	84 21 ff ec 	l.lwz r1,-20(r1)
    5ec8:	84 41 ff f0 	l.lwz r2,-16(r1)
    5ecc:	85 c1 ff f4 	l.lwz r14,-12(r1)
    5ed0:	44 00 48 00 	l.jr r9
    5ed4:	86 41 ff f8 	l.lwz r18,-8(r1)
    5ed8:	03 ff ff f0 	l.j 5e98 <__sbprintf+0x9c>
    5edc:	9d c0 ff ff 	l.addi r14,r0,-1

00005ee0 <__swsetup_r>:
    5ee0:	d7 e1 17 f4 	l.sw -12(r1),r2
    5ee4:	d7 e1 77 f8 	l.sw -8(r1),r14
    5ee8:	d7 e1 4f fc 	l.sw -4(r1),r9
    5eec:	d7 e1 0f f0 	l.sw -16(r1),r1
    5ef0:	9c 21 ff f0 	l.addi r1,r1,-16
    5ef4:	a9 c3 00 00 	l.ori r14,r3,0x0
    5ef8:	07 ff f8 a5 	l.jal 418c <__getreent>
    5efc:	a8 44 00 00 	l.ori r2,r4,0x0
    5f00:	bc 0b 00 00 	l.sfeqi r11,0
    5f04:	10 00 00 06 	l.bf 5f1c <__swsetup_r+0x3c>
    5f08:	15 00 00 00 	l.nop 0x0
    5f0c:	84 6b 00 38 	l.lwz r3,56(r11)
    5f10:	bc 23 00 00 	l.sfnei r3,0
    5f14:	0c 00 00 44 	l.bnf 6024 <__swsetup_r+0x144>
    5f18:	15 00 00 00 	l.nop 0x0
    5f1c:	98 a2 00 0c 	l.lhs r5,12(r2)
    5f20:	a4 85 ff ff 	l.andi r4,r5,0xffff
    5f24:	a4 64 00 08 	l.andi r3,r4,0x8
    5f28:	bc 03 00 00 	l.sfeqi r3,0
    5f2c:	10 00 00 18 	l.bf 5f8c <__swsetup_r+0xac>
    5f30:	a4 64 00 10 	l.andi r3,r4,0x10
    5f34:	84 c2 00 10 	l.lwz r6,16(r2)
    5f38:	bc 26 00 00 	l.sfnei r6,0
    5f3c:	0c 00 00 21 	l.bnf 5fc0 <__swsetup_r+0xe0>
    5f40:	a4 64 02 80 	l.andi r3,r4,0x280
    5f44:	a4 64 00 01 	l.andi r3,r4,0x1
    5f48:	bc 03 00 00 	l.sfeqi r3,0
    5f4c:	10 00 00 26 	l.bf 5fe4 <__swsetup_r+0x104>
    5f50:	a4 84 00 02 	l.andi r4,r4,0x2
    5f54:	84 62 00 14 	l.lwz r3,20(r2)
    5f58:	9c 80 00 00 	l.addi r4,r0,0
    5f5c:	e0 60 18 02 	l.sub r3,r0,r3
    5f60:	d4 02 20 08 	l.sw 8(r2),r4
    5f64:	d4 02 18 18 	l.sw 24(r2),r3
    5f68:	bc 26 00 00 	l.sfnei r6,0
    5f6c:	0c 00 00 26 	l.bnf 6004 <__swsetup_r+0x124>
    5f70:	9d 60 00 00 	l.addi r11,r0,0
    5f74:	9c 21 00 10 	l.addi r1,r1,16
    5f78:	85 21 ff fc 	l.lwz r9,-4(r1)
    5f7c:	84 21 ff f0 	l.lwz r1,-16(r1)
    5f80:	84 41 ff f4 	l.lwz r2,-12(r1)
    5f84:	44 00 48 00 	l.jr r9
    5f88:	85 c1 ff f8 	l.lwz r14,-8(r1)
    5f8c:	bc 23 00 00 	l.sfnei r3,0
    5f90:	0c 00 00 3c 	l.bnf 6080 <__swsetup_r+0x1a0>
    5f94:	a4 84 00 04 	l.andi r4,r4,0x4
    5f98:	bc 24 00 00 	l.sfnei r4,0
    5f9c:	10 00 00 26 	l.bf 6034 <__swsetup_r+0x154>
    5fa0:	15 00 00 00 	l.nop 0x0
    5fa4:	84 c2 00 10 	l.lwz r6,16(r2)
    5fa8:	a8 85 00 08 	l.ori r4,r5,0x8
    5fac:	bc 26 00 00 	l.sfnei r6,0
    5fb0:	dc 02 20 0c 	l.sh 12(r2),r4
    5fb4:	13 ff ff e4 	l.bf 5f44 <__swsetup_r+0x64>
    5fb8:	a4 84 ff ff 	l.andi r4,r4,0xffff
    5fbc:	a4 64 02 80 	l.andi r3,r4,0x280
    5fc0:	bc 03 02 00 	l.sfeqi r3,512
    5fc4:	13 ff ff e1 	l.bf 5f48 <__swsetup_r+0x68>
    5fc8:	a4 64 00 01 	l.andi r3,r4,0x1
    5fcc:	a8 82 00 00 	l.ori r4,r2,0x0
    5fd0:	04 00 06 c5 	l.jal 7ae4 <__smakebuf_r>
    5fd4:	a8 6e 00 00 	l.ori r3,r14,0x0
    5fd8:	94 82 00 0c 	l.lhz r4,12(r2)
    5fdc:	03 ff ff da 	l.j 5f44 <__swsetup_r+0x64>
    5fe0:	84 c2 00 10 	l.lwz r6,16(r2)
    5fe4:	bc 24 00 00 	l.sfnei r4,0
    5fe8:	10 00 00 03 	l.bf 5ff4 <__swsetup_r+0x114>
    5fec:	15 00 00 00 	l.nop 0x0
    5ff0:	84 62 00 14 	l.lwz r3,20(r2)
    5ff4:	d4 02 18 08 	l.sw 8(r2),r3
    5ff8:	bc 26 00 00 	l.sfnei r6,0
    5ffc:	13 ff ff de 	l.bf 5f74 <__swsetup_r+0x94>
    6000:	9d 60 00 00 	l.addi r11,r0,0
    6004:	98 62 00 0c 	l.lhs r3,12(r2)
    6008:	a4 83 00 80 	l.andi r4,r3,0x80
    600c:	e4 04 58 00 	l.sfeq r4,r11
    6010:	13 ff ff d9 	l.bf 5f74 <__swsetup_r+0x94>
    6014:	a8 63 00 40 	l.ori r3,r3,0x40
    6018:	9d 60 ff ff 	l.addi r11,r0,-1
    601c:	03 ff ff d6 	l.j 5f74 <__swsetup_r+0x94>
    6020:	dc 02 18 0c 	l.sh 12(r2),r3
    6024:	04 00 02 95 	l.jal 6a78 <__sinit>
    6028:	a8 6b 00 00 	l.ori r3,r11,0x0
    602c:	03 ff ff bd 	l.j 5f20 <__swsetup_r+0x40>
    6030:	98 a2 00 0c 	l.lhs r5,12(r2)
    6034:	84 82 00 30 	l.lwz r4,48(r2)
    6038:	bc 04 00 00 	l.sfeqi r4,0
    603c:	10 00 00 0a 	l.bf 6064 <__swsetup_r+0x184>
    6040:	9c 62 00 40 	l.addi r3,r2,64
    6044:	e4 04 18 00 	l.sfeq r4,r3
    6048:	10 00 00 06 	l.bf 6060 <__swsetup_r+0x180>
    604c:	9c 60 00 00 	l.addi r3,r0,0
    6050:	04 00 03 a0 	l.jal 6ed0 <_free_r>
    6054:	a8 6e 00 00 	l.ori r3,r14,0x0
    6058:	98 a2 00 0c 	l.lhs r5,12(r2)
    605c:	9c 60 00 00 	l.addi r3,r0,0
    6060:	d4 02 18 30 	l.sw 48(r2),r3
    6064:	84 c2 00 10 	l.lwz r6,16(r2)
    6068:	9c 80 ff db 	l.addi r4,r0,-37
    606c:	9c 60 00 00 	l.addi r3,r0,0
    6070:	e0 a5 20 03 	l.and r5,r5,r4
    6074:	d4 02 18 04 	l.sw 4(r2),r3
    6078:	03 ff ff cc 	l.j 5fa8 <__swsetup_r+0xc8>
    607c:	d4 02 30 00 	l.sw 0(r2),r6
    6080:	9c 60 00 09 	l.addi r3,r0,9
    6084:	a8 a5 00 40 	l.ori r5,r5,0x40
    6088:	d4 0e 18 00 	l.sw 0(r14),r3
    608c:	dc 02 28 0c 	l.sh 12(r2),r5
    6090:	03 ff ff b9 	l.j 5f74 <__swsetup_r+0x94>
    6094:	9d 60 ff ff 	l.addi r11,r0,-1

00006098 <__call_exitprocs>:
    6098:	d7 e1 17 d8 	l.sw -40(r1),r2
    609c:	18 40 00 00 	l.movhi r2,0x0
    60a0:	d7 e1 f7 f8 	l.sw -8(r1),r30
    60a4:	a8 42 a5 b4 	l.ori r2,r2,0xa5b4
    60a8:	d7 e1 97 e0 	l.sw -32(r1),r18
    60ac:	87 c2 00 00 	l.lwz r30,0(r2)
    60b0:	d7 e1 d7 f0 	l.sw -16(r1),r26
    60b4:	d7 e1 e7 f4 	l.sw -12(r1),r28
    60b8:	d7 e1 4f fc 	l.sw -4(r1),r9
    60bc:	d7 e1 0f d4 	l.sw -44(r1),r1
    60c0:	d7 e1 77 dc 	l.sw -36(r1),r14
    60c4:	d7 e1 a7 e4 	l.sw -28(r1),r20
    60c8:	d7 e1 b7 e8 	l.sw -24(r1),r22
    60cc:	d7 e1 c7 ec 	l.sw -20(r1),r24
    60d0:	9c 5e 01 48 	l.addi r2,r30,328
    60d4:	9c 21 ff d0 	l.addi r1,r1,-48
    60d8:	1b 80 00 00 	l.movhi r28,0x0
    60dc:	ab 43 00 00 	l.ori r26,r3,0x0
    60e0:	aa 44 00 00 	l.ori r18,r4,0x0
    60e4:	d4 01 10 00 	l.sw 0(r1),r2
    60e8:	ab 9c 00 00 	l.ori r28,r28,0x0
    60ec:	86 9e 01 48 	l.lwz r20,328(r30)
    60f0:	bc 34 00 00 	l.sfnei r20,0
    60f4:	0c 00 00 43 	l.bnf 6200 <__call_exitprocs+0x168>
    60f8:	86 c1 00 00 	l.lwz r22,0(r1)
    60fc:	84 54 00 04 	l.lwz r2,4(r20)
    6100:	9d c2 ff ff 	l.addi r14,r2,-1
    6104:	bd 6e 00 00 	l.sfgesi r14,0
    6108:	0c 00 00 2f 	l.bnf 61c4 <__call_exitprocs+0x12c>
    610c:	bc 1c 00 00 	l.sfeqi r28,0
    6110:	9c 42 00 01 	l.addi r2,r2,1
    6114:	b8 42 00 02 	l.slli r2,r2,0x2
    6118:	00 00 00 0a 	l.j 6140 <__call_exitprocs+0xa8>
    611c:	e0 54 10 00 	l.add r2,r20,r2
    6120:	84 62 01 00 	l.lwz r3,256(r2)
    6124:	e4 03 90 00 	l.sfeq r3,r18
    6128:	10 00 00 09 	l.bf 614c <__call_exitprocs+0xb4>
    612c:	15 00 00 00 	l.nop 0x0
    6130:	9d ce ff ff 	l.addi r14,r14,-1
    6134:	bc 2e ff ff 	l.sfnei r14,-1
    6138:	0c 00 00 22 	l.bnf 61c0 <__call_exitprocs+0x128>
    613c:	9c 42 ff fc 	l.addi r2,r2,-4
    6140:	bc 12 00 00 	l.sfeqi r18,0
    6144:	0f ff ff f7 	l.bnf 6120 <__call_exitprocs+0x88>
    6148:	15 00 00 00 	l.nop 0x0
    614c:	84 74 00 04 	l.lwz r3,4(r20)
    6150:	9c 63 ff ff 	l.addi r3,r3,-1
    6154:	e4 23 70 00 	l.sfne r3,r14
    6158:	0c 00 00 41 	l.bnf 625c <__call_exitprocs+0x1c4>
    615c:	84 a2 00 00 	l.lwz r5,0(r2)
    6160:	9c 60 00 00 	l.addi r3,r0,0
    6164:	d4 02 18 00 	l.sw 0(r2),r3
    6168:	bc 05 00 00 	l.sfeqi r5,0
    616c:	13 ff ff f1 	l.bf 6130 <__call_exitprocs+0x98>
    6170:	9c 60 00 01 	l.addi r3,r0,1
    6174:	e0 83 70 08 	l.sll r4,r3,r14
    6178:	84 74 01 88 	l.lwz r3,392(r20)
    617c:	e0 64 18 03 	l.and r3,r4,r3
    6180:	bc 03 00 00 	l.sfeqi r3,0
    6184:	0c 00 00 2c 	l.bnf 6234 <__call_exitprocs+0x19c>
    6188:	87 14 00 04 	l.lwz r24,4(r20)
    618c:	48 00 28 00 	l.jalr r5
    6190:	15 00 00 00 	l.nop 0x0
    6194:	84 74 00 04 	l.lwz r3,4(r20)
    6198:	e4 23 c0 00 	l.sfne r3,r24
    619c:	13 ff ff d4 	l.bf 60ec <__call_exitprocs+0x54>
    61a0:	15 00 00 00 	l.nop 0x0
    61a4:	84 76 00 00 	l.lwz r3,0(r22)
    61a8:	e4 23 a0 00 	l.sfne r3,r20
    61ac:	13 ff ff d0 	l.bf 60ec <__call_exitprocs+0x54>
    61b0:	9d ce ff ff 	l.addi r14,r14,-1
    61b4:	bc 2e ff ff 	l.sfnei r14,-1
    61b8:	13 ff ff e2 	l.bf 6140 <__call_exitprocs+0xa8>
    61bc:	9c 42 ff fc 	l.addi r2,r2,-4
    61c0:	bc 1c 00 00 	l.sfeqi r28,0
    61c4:	10 00 00 0f 	l.bf 6200 <__call_exitprocs+0x168>
    61c8:	15 00 00 00 	l.nop 0x0
    61cc:	84 54 00 04 	l.lwz r2,4(r20)
    61d0:	bc 22 00 00 	l.sfnei r2,0
    61d4:	10 00 00 28 	l.bf 6274 <__call_exitprocs+0x1dc>
    61d8:	84 54 00 00 	l.lwz r2,0(r20)
    61dc:	bc 02 00 00 	l.sfeqi r2,0
    61e0:	10 00 00 25 	l.bf 6274 <__call_exitprocs+0x1dc>
    61e4:	a8 74 00 00 	l.ori r3,r20,0x0
    61e8:	07 ff e7 86 	l.jal 0 <__reset-0x100>
    61ec:	d4 16 10 00 	l.sw 0(r22),r2
    61f0:	86 96 00 00 	l.lwz r20,0(r22)
    61f4:	bc 34 00 00 	l.sfnei r20,0
    61f8:	13 ff ff c1 	l.bf 60fc <__call_exitprocs+0x64>
    61fc:	15 00 00 00 	l.nop 0x0
    6200:	9c 21 00 30 	l.addi r1,r1,48
    6204:	85 21 ff fc 	l.lwz r9,-4(r1)
    6208:	84 21 ff d4 	l.lwz r1,-44(r1)
    620c:	84 41 ff d8 	l.lwz r2,-40(r1)
    6210:	85 c1 ff dc 	l.lwz r14,-36(r1)
    6214:	86 41 ff e0 	l.lwz r18,-32(r1)
    6218:	86 81 ff e4 	l.lwz r20,-28(r1)
    621c:	86 c1 ff e8 	l.lwz r22,-24(r1)
    6220:	87 01 ff ec 	l.lwz r24,-20(r1)
    6224:	87 41 ff f0 	l.lwz r26,-16(r1)
    6228:	87 81 ff f4 	l.lwz r28,-12(r1)
    622c:	44 00 48 00 	l.jr r9
    6230:	87 c1 ff f8 	l.lwz r30,-8(r1)
    6234:	84 74 01 8c 	l.lwz r3,396(r20)
    6238:	e0 64 18 03 	l.and r3,r4,r3
    623c:	bc 23 00 00 	l.sfnei r3,0
    6240:	10 00 00 09 	l.bf 6264 <__call_exitprocs+0x1cc>
    6244:	15 00 00 00 	l.nop 0x0
    6248:	a8 7a 00 00 	l.ori r3,r26,0x0
    624c:	48 00 28 00 	l.jalr r5
    6250:	84 82 00 80 	l.lwz r4,128(r2)
    6254:	03 ff ff d1 	l.j 6198 <__call_exitprocs+0x100>
    6258:	84 74 00 04 	l.lwz r3,4(r20)
    625c:	03 ff ff c3 	l.j 6168 <__call_exitprocs+0xd0>
    6260:	d4 14 70 04 	l.sw 4(r20),r14
    6264:	48 00 28 00 	l.jalr r5
    6268:	84 62 00 80 	l.lwz r3,128(r2)
    626c:	03 ff ff cb 	l.j 6198 <__call_exitprocs+0x100>
    6270:	84 74 00 04 	l.lwz r3,4(r20)
    6274:	aa d4 00 00 	l.ori r22,r20,0x0
    6278:	03 ff ff df 	l.j 61f4 <__call_exitprocs+0x15c>
    627c:	aa 82 00 00 	l.ori r20,r2,0x0

00006280 <__sflush_r>:
    6280:	d7 e1 17 ec 	l.sw -20(r1),r2
    6284:	98 44 00 0c 	l.lhs r2,12(r4)
    6288:	d7 e1 a7 f8 	l.sw -8(r1),r20
    628c:	aa 83 00 00 	l.ori r20,r3,0x0
    6290:	a4 62 00 08 	l.andi r3,r2,0x8
    6294:	d7 e1 77 f0 	l.sw -16(r1),r14
    6298:	d7 e1 4f fc 	l.sw -4(r1),r9
    629c:	d7 e1 0f e8 	l.sw -24(r1),r1
    62a0:	d7 e1 97 f4 	l.sw -12(r1),r18
    62a4:	bc 23 00 00 	l.sfnei r3,0
    62a8:	9c 21 ff e8 	l.addi r1,r1,-24
    62ac:	10 00 00 44 	l.bf 63bc <__sflush_r+0x13c>
    62b0:	a9 c4 00 00 	l.ori r14,r4,0x0
    62b4:	a8 42 08 00 	l.ori r2,r2,0x800
    62b8:	84 64 00 04 	l.lwz r3,4(r4)
    62bc:	bd 43 00 00 	l.sfgtsi r3,0
    62c0:	0c 00 00 a3 	l.bnf 654c <__sflush_r+0x2cc>
    62c4:	dc 04 10 0c 	l.sh 12(r4),r2
    62c8:	85 6e 00 28 	l.lwz r11,40(r14)
    62cc:	bc 0b 00 00 	l.sfeqi r11,0
    62d0:	10 00 00 73 	l.bf 649c <__sflush_r+0x21c>
    62d4:	a4 42 ff ff 	l.andi r2,r2,0xffff
    62d8:	9c 60 00 00 	l.addi r3,r0,0
    62dc:	a4 a2 10 00 	l.andi r5,r2,0x1000
    62e0:	86 54 00 00 	l.lwz r18,0(r20)
    62e4:	a4 a5 ff ff 	l.andi r5,r5,0xffff
    62e8:	e4 05 18 00 	l.sfeq r5,r3
    62ec:	10 00 00 9e 	l.bf 6564 <__sflush_r+0x2e4>
    62f0:	d4 14 18 00 	l.sw 0(r20),r3
    62f4:	84 ae 00 50 	l.lwz r5,80(r14)
    62f8:	a4 42 00 04 	l.andi r2,r2,0x4
    62fc:	bc 02 00 00 	l.sfeqi r2,0
    6300:	10 00 00 0a 	l.bf 6328 <__sflush_r+0xa8>
    6304:	a8 74 00 00 	l.ori r3,r20,0x0
    6308:	84 6e 00 30 	l.lwz r3,48(r14)
    630c:	84 4e 00 04 	l.lwz r2,4(r14)
    6310:	bc 03 00 00 	l.sfeqi r3,0
    6314:	10 00 00 04 	l.bf 6324 <__sflush_r+0xa4>
    6318:	e0 a5 10 02 	l.sub r5,r5,r2
    631c:	84 4e 00 3c 	l.lwz r2,60(r14)
    6320:	e0 a5 10 02 	l.sub r5,r5,r2
    6324:	a8 74 00 00 	l.ori r3,r20,0x0
    6328:	84 8e 00 1c 	l.lwz r4,28(r14)
    632c:	48 00 58 00 	l.jalr r11
    6330:	9c c0 00 00 	l.addi r6,r0,0
    6334:	bc 2b ff ff 	l.sfnei r11,-1
    6338:	0c 00 00 62 	l.bnf 64c0 <__sflush_r+0x240>
    633c:	9c 60 f7 ff 	l.addi r3,r0,-2049
    6340:	98 4e 00 0c 	l.lhs r2,12(r14)
    6344:	84 8e 00 10 	l.lwz r4,16(r14)
    6348:	e0 42 18 03 	l.and r2,r2,r3
    634c:	d4 0e 20 00 	l.sw 0(r14),r4
    6350:	a4 62 10 00 	l.andi r3,r2,0x1000
    6354:	dc 0e 10 0c 	l.sh 12(r14),r2
    6358:	9c 40 00 00 	l.addi r2,r0,0
    635c:	e4 23 10 00 	l.sfne r3,r2
    6360:	10 00 00 79 	l.bf 6544 <__sflush_r+0x2c4>
    6364:	d4 0e 10 04 	l.sw 4(r14),r2
    6368:	84 8e 00 30 	l.lwz r4,48(r14)
    636c:	bc 04 00 00 	l.sfeqi r4,0
    6370:	10 00 00 4b 	l.bf 649c <__sflush_r+0x21c>
    6374:	d4 14 90 00 	l.sw 0(r20),r18
    6378:	9c 4e 00 40 	l.addi r2,r14,64
    637c:	e4 04 10 00 	l.sfeq r4,r2
    6380:	10 00 00 04 	l.bf 6390 <__sflush_r+0x110>
    6384:	15 00 00 00 	l.nop 0x0
    6388:	04 00 02 d2 	l.jal 6ed0 <_free_r>
    638c:	a8 74 00 00 	l.ori r3,r20,0x0
    6390:	9c 80 00 00 	l.addi r4,r0,0
    6394:	d4 0e 20 30 	l.sw 48(r14),r4
    6398:	9c 21 00 18 	l.addi r1,r1,24
    639c:	a9 64 00 00 	l.ori r11,r4,0x0
    63a0:	85 21 ff fc 	l.lwz r9,-4(r1)
    63a4:	84 21 ff e8 	l.lwz r1,-24(r1)
    63a8:	84 41 ff ec 	l.lwz r2,-20(r1)
    63ac:	85 c1 ff f0 	l.lwz r14,-16(r1)
    63b0:	86 41 ff f4 	l.lwz r18,-12(r1)
    63b4:	44 00 48 00 	l.jr r9
    63b8:	86 81 ff f8 	l.lwz r20,-8(r1)
    63bc:	86 44 00 10 	l.lwz r18,16(r4)
    63c0:	bc 12 00 00 	l.sfeqi r18,0
    63c4:	10 00 00 36 	l.bf 649c <__sflush_r+0x21c>
    63c8:	a4 62 00 03 	l.andi r3,r2,0x3
    63cc:	84 44 00 00 	l.lwz r2,0(r4)
    63d0:	bc 23 00 00 	l.sfnei r3,0
    63d4:	d4 04 90 00 	l.sw 0(r4),r18
    63d8:	e0 42 90 02 	l.sub r2,r2,r18
    63dc:	10 00 00 03 	l.bf 63e8 <__sflush_r+0x168>
    63e0:	9c 60 00 00 	l.addi r3,r0,0
    63e4:	84 64 00 14 	l.lwz r3,20(r4)
    63e8:	bd a2 00 00 	l.sflesi r2,0
    63ec:	0c 00 00 07 	l.bnf 6408 <__sflush_r+0x188>
    63f0:	d4 0e 18 08 	l.sw 8(r14),r3
    63f4:	00 00 00 2b 	l.j 64a0 <__sflush_r+0x220>
    63f8:	9d 60 00 00 	l.addi r11,r0,0
    63fc:	bd 42 00 00 	l.sfgtsi r2,0
    6400:	0c 00 00 28 	l.bnf 64a0 <__sflush_r+0x220>
    6404:	9d 60 00 00 	l.addi r11,r0,0
    6408:	a8 b2 00 00 	l.ori r5,r18,0x0
    640c:	a8 c2 00 00 	l.ori r6,r2,0x0
    6410:	85 6e 00 24 	l.lwz r11,36(r14)
    6414:	a8 74 00 00 	l.ori r3,r20,0x0
    6418:	48 00 58 00 	l.jalr r11
    641c:	84 8e 00 1c 	l.lwz r4,28(r14)
    6420:	bd 4b 00 00 	l.sfgtsi r11,0
    6424:	e0 42 58 02 	l.sub r2,r2,r11
    6428:	13 ff ff f5 	l.bf 63fc <__sflush_r+0x17c>
    642c:	e2 52 58 00 	l.add r18,r18,r11
    6430:	94 4e 00 0c 	l.lhz r2,12(r14)
    6434:	a8 42 00 40 	l.ori r2,r2,0x40
    6438:	9d 60 ff ff 	l.addi r11,r0,-1
    643c:	dc 0e 10 0c 	l.sh 12(r14),r2
    6440:	9c 21 00 18 	l.addi r1,r1,24
    6444:	85 21 ff fc 	l.lwz r9,-4(r1)
    6448:	84 21 ff e8 	l.lwz r1,-24(r1)
    644c:	84 41 ff ec 	l.lwz r2,-20(r1)
    6450:	85 c1 ff f0 	l.lwz r14,-16(r1)
    6454:	86 41 ff f4 	l.lwz r18,-12(r1)
    6458:	44 00 48 00 	l.jr r9
    645c:	86 81 ff f8 	l.lwz r20,-8(r1)
    6460:	84 54 00 00 	l.lwz r2,0(r20)
    6464:	bc 22 00 00 	l.sfnei r2,0
    6468:	0c 00 00 46 	l.bnf 6580 <__sflush_r+0x300>
    646c:	ac 62 00 16 	l.xori r3,r2,22
    6470:	e0 80 18 02 	l.sub r4,r0,r3
    6474:	e0 64 18 04 	l.or r3,r4,r3
    6478:	bd 63 00 00 	l.sfgesi r3,0
    647c:	10 00 00 07 	l.bf 6498 <__sflush_r+0x218>
    6480:	ac 42 00 1d 	l.xori r2,r2,29
    6484:	e0 60 10 02 	l.sub r3,r0,r2
    6488:	e0 43 10 04 	l.or r2,r3,r2
    648c:	bd 82 00 00 	l.sfltsi r2,0
    6490:	13 ff ff e8 	l.bf 6430 <__sflush_r+0x1b0>
    6494:	15 00 00 00 	l.nop 0x0
    6498:	d4 14 90 00 	l.sw 0(r20),r18
    649c:	9d 60 00 00 	l.addi r11,r0,0
    64a0:	9c 21 00 18 	l.addi r1,r1,24
    64a4:	85 21 ff fc 	l.lwz r9,-4(r1)
    64a8:	84 21 ff e8 	l.lwz r1,-24(r1)
    64ac:	84 41 ff ec 	l.lwz r2,-20(r1)
    64b0:	85 c1 ff f0 	l.lwz r14,-16(r1)
    64b4:	86 41 ff f4 	l.lwz r18,-12(r1)
    64b8:	44 00 48 00 	l.jr r9
    64bc:	86 81 ff f8 	l.lwz r20,-8(r1)
    64c0:	84 94 00 00 	l.lwz r4,0(r20)
    64c4:	ac 44 00 1d 	l.xori r2,r4,29
    64c8:	e0 60 20 02 	l.sub r3,r0,r4
    64cc:	e0 a0 10 02 	l.sub r5,r0,r2
    64d0:	e0 63 20 04 	l.or r3,r3,r4
    64d4:	e0 45 10 04 	l.or r2,r5,r2
    64d8:	ac 63 ff ff 	l.xori r3,r3,-1
    64dc:	ac 42 ff ff 	l.xori r2,r2,-1
    64e0:	b8 63 00 5f 	l.srli r3,r3,0x1f
    64e4:	b8 42 00 5f 	l.srli r2,r2,0x1f
    64e8:	e0 43 10 04 	l.or r2,r3,r2
    64ec:	bc 22 00 00 	l.sfnei r2,0
    64f0:	10 00 00 07 	l.bf 650c <__sflush_r+0x28c>
    64f4:	ac 84 00 16 	l.xori r4,r4,22
    64f8:	e0 40 20 02 	l.sub r2,r0,r4
    64fc:	e0 82 20 04 	l.or r4,r2,r4
    6500:	bd 64 00 00 	l.sfgesi r4,0
    6504:	0c 00 00 22 	l.bnf 658c <__sflush_r+0x30c>
    6508:	15 00 00 00 	l.nop 0x0
    650c:	98 4e 00 0c 	l.lhs r2,12(r14)
    6510:	9c 80 f7 ff 	l.addi r4,r0,-2049
    6514:	84 ae 00 10 	l.lwz r5,16(r14)
    6518:	e0 42 20 03 	l.and r2,r2,r4
    651c:	d4 0e 28 00 	l.sw 0(r14),r5
    6520:	a4 82 10 00 	l.andi r4,r2,0x1000
    6524:	dc 0e 10 0c 	l.sh 12(r14),r2
    6528:	9c 40 00 00 	l.addi r2,r0,0
    652c:	e4 24 10 00 	l.sfne r4,r2
    6530:	0f ff ff 8e 	l.bnf 6368 <__sflush_r+0xe8>
    6534:	d4 0e 10 04 	l.sw 4(r14),r2
    6538:	bc 23 00 00 	l.sfnei r3,0
    653c:	0f ff ff 8b 	l.bnf 6368 <__sflush_r+0xe8>
    6540:	15 00 00 00 	l.nop 0x0
    6544:	03 ff ff 89 	l.j 6368 <__sflush_r+0xe8>
    6548:	d4 0e 58 50 	l.sw 80(r14),r11
    654c:	84 64 00 3c 	l.lwz r3,60(r4)
    6550:	bd 43 00 00 	l.sfgtsi r3,0
    6554:	13 ff ff 5d 	l.bf 62c8 <__sflush_r+0x48>
    6558:	9d 60 00 00 	l.addi r11,r0,0
    655c:	03 ff ff d2 	l.j 64a4 <__sflush_r+0x224>
    6560:	9c 21 00 18 	l.addi r1,r1,24
    6564:	a8 74 00 00 	l.ori r3,r20,0x0
    6568:	84 8e 00 1c 	l.lwz r4,28(r14)
    656c:	48 00 58 00 	l.jalr r11
    6570:	9c c0 00 01 	l.addi r6,r0,1
    6574:	bc 2b ff ff 	l.sfnei r11,-1
    6578:	0f ff ff ba 	l.bnf 6460 <__sflush_r+0x1e0>
    657c:	a8 ab 00 00 	l.ori r5,r11,0x0
    6580:	94 4e 00 0c 	l.lhz r2,12(r14)
    6584:	03 ff ff 5d 	l.j 62f8 <__sflush_r+0x78>
    6588:	85 6e 00 28 	l.lwz r11,40(r14)
    658c:	94 4e 00 0c 	l.lhz r2,12(r14)
    6590:	a8 42 00 40 	l.ori r2,r2,0x40
    6594:	03 ff ff ab 	l.j 6440 <__sflush_r+0x1c0>
    6598:	dc 0e 10 0c 	l.sh 12(r14),r2

0000659c <_fflush_r>:
    659c:	d7 e1 17 f4 	l.sw -12(r1),r2
    65a0:	d7 e1 77 f8 	l.sw -8(r1),r14
    65a4:	d7 e1 4f fc 	l.sw -4(r1),r9
    65a8:	d7 e1 0f f0 	l.sw -16(r1),r1
    65ac:	bc 03 00 00 	l.sfeqi r3,0
    65b0:	9c 21 ff f0 	l.addi r1,r1,-16
    65b4:	a8 43 00 00 	l.ori r2,r3,0x0
    65b8:	10 00 00 06 	l.bf 65d0 <_fflush_r+0x34>
    65bc:	a9 c4 00 00 	l.ori r14,r4,0x0
    65c0:	84 83 00 38 	l.lwz r4,56(r3)
    65c4:	bc 24 00 00 	l.sfnei r4,0
    65c8:	0c 00 00 0f 	l.bnf 6604 <_fflush_r+0x68>
    65cc:	15 00 00 00 	l.nop 0x0
    65d0:	98 6e 00 0c 	l.lhs r3,12(r14)
    65d4:	bc 03 00 00 	l.sfeqi r3,0
    65d8:	10 00 00 05 	l.bf 65ec <_fflush_r+0x50>
    65dc:	9d 60 00 00 	l.addi r11,r0,0
    65e0:	a8 62 00 00 	l.ori r3,r2,0x0
    65e4:	07 ff ff 27 	l.jal 6280 <__sflush_r>
    65e8:	a8 8e 00 00 	l.ori r4,r14,0x0
    65ec:	9c 21 00 10 	l.addi r1,r1,16
    65f0:	85 21 ff fc 	l.lwz r9,-4(r1)
    65f4:	84 21 ff f0 	l.lwz r1,-16(r1)
    65f8:	84 41 ff f4 	l.lwz r2,-12(r1)
    65fc:	44 00 48 00 	l.jr r9
    6600:	85 c1 ff f8 	l.lwz r14,-8(r1)
    6604:	04 00 01 1d 	l.jal 6a78 <__sinit>
    6608:	15 00 00 00 	l.nop 0x0
    660c:	03 ff ff f2 	l.j 65d4 <_fflush_r+0x38>
    6610:	98 6e 00 0c 	l.lhs r3,12(r14)

00006614 <fflush>:
    6614:	d7 e1 17 f8 	l.sw -8(r1),r2
    6618:	d7 e1 4f fc 	l.sw -4(r1),r9
    661c:	d7 e1 0f f4 	l.sw -12(r1),r1
    6620:	bc 23 00 00 	l.sfnei r3,0
    6624:	9c 21 ff f4 	l.addi r1,r1,-12
    6628:	0c 00 00 0c 	l.bnf 6658 <fflush+0x44>
    662c:	a8 43 00 00 	l.ori r2,r3,0x0
    6630:	07 ff f6 d7 	l.jal 418c <__getreent>
    6634:	15 00 00 00 	l.nop 0x0
    6638:	a8 82 00 00 	l.ori r4,r2,0x0
    663c:	07 ff ff d8 	l.jal 659c <_fflush_r>
    6640:	a8 6b 00 00 	l.ori r3,r11,0x0
    6644:	9c 21 00 0c 	l.addi r1,r1,12
    6648:	85 21 ff fc 	l.lwz r9,-4(r1)
    664c:	84 21 ff f4 	l.lwz r1,-12(r1)
    6650:	44 00 48 00 	l.jr r9
    6654:	84 41 ff f8 	l.lwz r2,-8(r1)
    6658:	18 40 00 00 	l.movhi r2,0x0
    665c:	18 80 00 00 	l.movhi r4,0x0
    6660:	a8 42 a5 b4 	l.ori r2,r2,0xa5b4
    6664:	a8 84 65 9c 	l.ori r4,r4,0x659c
    6668:	04 00 04 87 	l.jal 7884 <_fwalk_reent>
    666c:	84 62 00 00 	l.lwz r3,0(r2)
    6670:	9c 21 00 0c 	l.addi r1,r1,12
    6674:	85 21 ff fc 	l.lwz r9,-4(r1)
    6678:	84 21 ff f4 	l.lwz r1,-12(r1)
    667c:	44 00 48 00 	l.jr r9
    6680:	84 41 ff f8 	l.lwz r2,-8(r1)

00006684 <__fp_lock>:
    6684:	d7 e1 0f fc 	l.sw -4(r1),r1
    6688:	9c 21 ff fc 	l.addi r1,r1,-4
    668c:	9d 60 00 00 	l.addi r11,r0,0
    6690:	9c 21 00 04 	l.addi r1,r1,4
    6694:	44 00 48 00 	l.jr r9
    6698:	84 21 ff fc 	l.lwz r1,-4(r1)

0000669c <__fp_unlock>:
    669c:	d7 e1 0f fc 	l.sw -4(r1),r1
    66a0:	9c 21 ff fc 	l.addi r1,r1,-4
    66a4:	9d 60 00 00 	l.addi r11,r0,0
    66a8:	9c 21 00 04 	l.addi r1,r1,4
    66ac:	44 00 48 00 	l.jr r9
    66b0:	84 21 ff fc 	l.lwz r1,-4(r1)

000066b4 <_cleanup_r>:
    66b4:	18 80 00 00 	l.movhi r4,0x0
    66b8:	d7 e1 4f fc 	l.sw -4(r1),r9
    66bc:	d7 e1 0f f8 	l.sw -8(r1),r1
    66c0:	a8 84 9c 28 	l.ori r4,r4,0x9c28
    66c4:	04 00 04 3a 	l.jal 77ac <_fwalk>
    66c8:	9c 21 ff f8 	l.addi r1,r1,-8
    66cc:	9c 21 00 08 	l.addi r1,r1,8
    66d0:	85 21 ff fc 	l.lwz r9,-4(r1)
    66d4:	44 00 48 00 	l.jr r9
    66d8:	84 21 ff f8 	l.lwz r1,-8(r1)

000066dc <__sinit.part.1>:
    66dc:	18 80 00 00 	l.movhi r4,0x0
    66e0:	d7 e1 a7 e4 	l.sw -28(r1),r20
    66e4:	a8 84 66 b4 	l.ori r4,r4,0x66b4
    66e8:	aa 83 00 00 	l.ori r20,r3,0x0
    66ec:	d7 e1 4f fc 	l.sw -4(r1),r9
    66f0:	d7 e1 17 d8 	l.sw -40(r1),r2
    66f4:	d7 e1 77 dc 	l.sw -36(r1),r14
    66f8:	d7 e1 97 e0 	l.sw -32(r1),r18
    66fc:	d7 e1 b7 e8 	l.sw -24(r1),r22
    6700:	d7 e1 c7 ec 	l.sw -20(r1),r24
    6704:	d7 e1 d7 f0 	l.sw -16(r1),r26
    6708:	d7 e1 e7 f4 	l.sw -12(r1),r28
    670c:	d7 e1 f7 f8 	l.sw -8(r1),r30
    6710:	d7 e1 0f d4 	l.sw -44(r1),r1
    6714:	9c 40 00 00 	l.addi r2,r0,0
    6718:	d4 14 20 3c 	l.sw 60(r20),r4
    671c:	9c 63 02 ec 	l.addi r3,r3,748
    6720:	9c 80 00 03 	l.addi r4,r0,3
    6724:	85 d4 00 04 	l.lwz r14,4(r20)
    6728:	9c c0 00 04 	l.addi r6,r0,4
    672c:	d4 14 12 e0 	l.sw 736(r20),r2
    6730:	d4 14 22 e4 	l.sw 740(r20),r4
    6734:	d4 14 1a e8 	l.sw 744(r20),r3
    6738:	9c 21 ff d4 	l.addi r1,r1,-44
    673c:	9c 6e 00 5c 	l.addi r3,r14,92
    6740:	a8 82 00 00 	l.ori r4,r2,0x0
    6744:	d4 0e 10 00 	l.sw 0(r14),r2
    6748:	d4 0e 10 04 	l.sw 4(r14),r2
    674c:	d4 0e 10 08 	l.sw 8(r14),r2
    6750:	dc 0e 30 0c 	l.sh 12(r14),r6
    6754:	d4 0e 10 64 	l.sw 100(r14),r2
    6758:	dc 0e 10 0e 	l.sh 14(r14),r2
    675c:	d4 0e 10 10 	l.sw 16(r14),r2
    6760:	d4 0e 10 14 	l.sw 20(r14),r2
    6764:	d4 0e 10 18 	l.sw 24(r14),r2
    6768:	9c a0 00 08 	l.addi r5,r0,8
    676c:	1b 80 00 00 	l.movhi r28,0x0
    6770:	1b 40 00 00 	l.movhi r26,0x0
    6774:	1b 00 00 00 	l.movhi r24,0x0
    6778:	04 00 08 c9 	l.jal 8a9c <memset>
    677c:	1a c0 00 00 	l.movhi r22,0x0
    6780:	ab 9c 92 cc 	l.ori r28,r28,0x92cc
    6784:	ab 5a 93 4c 	l.ori r26,r26,0x934c
    6788:	ab 18 93 dc 	l.ori r24,r24,0x93dc
    678c:	aa d6 94 44 	l.ori r22,r22,0x9444
    6790:	86 54 00 08 	l.lwz r18,8(r20)
    6794:	9f c0 00 01 	l.addi r30,r0,1
    6798:	9c c0 00 09 	l.addi r6,r0,9
    679c:	d4 0e e0 20 	l.sw 32(r14),r28
    67a0:	d4 0e d0 24 	l.sw 36(r14),r26
    67a4:	d4 0e c0 28 	l.sw 40(r14),r24
    67a8:	d4 0e b0 2c 	l.sw 44(r14),r22
    67ac:	d4 0e 70 1c 	l.sw 28(r14),r14
    67b0:	9c 72 00 5c 	l.addi r3,r18,92
    67b4:	a8 82 00 00 	l.ori r4,r2,0x0
    67b8:	d4 12 10 00 	l.sw 0(r18),r2
    67bc:	d4 12 10 04 	l.sw 4(r18),r2
    67c0:	d4 12 10 08 	l.sw 8(r18),r2
    67c4:	dc 12 30 0c 	l.sh 12(r18),r6
    67c8:	d4 12 10 64 	l.sw 100(r18),r2
    67cc:	dc 12 f0 0e 	l.sh 14(r18),r30
    67d0:	d4 12 10 10 	l.sw 16(r18),r2
    67d4:	d4 12 10 14 	l.sw 20(r18),r2
    67d8:	d4 12 10 18 	l.sw 24(r18),r2
    67dc:	04 00 08 b0 	l.jal 8a9c <memset>
    67e0:	9c a0 00 08 	l.addi r5,r0,8
    67e4:	9c 60 00 12 	l.addi r3,r0,18
    67e8:	85 d4 00 0c 	l.lwz r14,12(r20)
    67ec:	9c c0 00 02 	l.addi r6,r0,2
    67f0:	d4 12 e0 20 	l.sw 32(r18),r28
    67f4:	d4 12 d0 24 	l.sw 36(r18),r26
    67f8:	d4 12 c0 28 	l.sw 40(r18),r24
    67fc:	d4 12 b0 2c 	l.sw 44(r18),r22
    6800:	d4 12 90 1c 	l.sw 28(r18),r18
    6804:	d4 0e 10 00 	l.sw 0(r14),r2
    6808:	d4 0e 10 04 	l.sw 4(r14),r2
    680c:	d4 0e 10 08 	l.sw 8(r14),r2
    6810:	dc 0e 18 0c 	l.sh 12(r14),r3
    6814:	d4 0e 10 64 	l.sw 100(r14),r2
    6818:	d4 0e 10 10 	l.sw 16(r14),r2
    681c:	d4 0e 10 14 	l.sw 20(r14),r2
    6820:	d4 0e 10 18 	l.sw 24(r14),r2
    6824:	dc 0e 30 0e 	l.sh 14(r14),r6
    6828:	9c 6e 00 5c 	l.addi r3,r14,92
    682c:	a8 82 00 00 	l.ori r4,r2,0x0
    6830:	04 00 08 9b 	l.jal 8a9c <memset>
    6834:	9c a0 00 08 	l.addi r5,r0,8
    6838:	d4 0e e0 20 	l.sw 32(r14),r28
    683c:	d4 0e d0 24 	l.sw 36(r14),r26
    6840:	d4 0e c0 28 	l.sw 40(r14),r24
    6844:	d4 0e b0 2c 	l.sw 44(r14),r22
    6848:	d4 0e 70 1c 	l.sw 28(r14),r14
    684c:	d4 14 f0 38 	l.sw 56(r20),r30
    6850:	9c 21 00 2c 	l.addi r1,r1,44
    6854:	85 21 ff fc 	l.lwz r9,-4(r1)
    6858:	84 21 ff d4 	l.lwz r1,-44(r1)
    685c:	84 41 ff d8 	l.lwz r2,-40(r1)
    6860:	85 c1 ff dc 	l.lwz r14,-36(r1)
    6864:	86 41 ff e0 	l.lwz r18,-32(r1)
    6868:	86 81 ff e4 	l.lwz r20,-28(r1)
    686c:	86 c1 ff e8 	l.lwz r22,-24(r1)
    6870:	87 01 ff ec 	l.lwz r24,-20(r1)
    6874:	87 41 ff f0 	l.lwz r26,-16(r1)
    6878:	87 81 ff f4 	l.lwz r28,-12(r1)
    687c:	44 00 48 00 	l.jr r9
    6880:	87 c1 ff f8 	l.lwz r30,-8(r1)

00006884 <__sfmoreglue>:
    6884:	d7 e1 17 f0 	l.sw -16(r1),r2
    6888:	d7 e1 77 f4 	l.sw -12(r1),r14
    688c:	9c 44 ff ff 	l.addi r2,r4,-1
    6890:	9d c0 00 68 	l.addi r14,r0,104
    6894:	d7 e1 97 f8 	l.sw -8(r1),r18
    6898:	e1 c2 73 06 	l.mul r14,r2,r14
    689c:	d7 e1 4f fc 	l.sw -4(r1),r9
    68a0:	d7 e1 0f ec 	l.sw -20(r1),r1
    68a4:	aa 44 00 00 	l.ori r18,r4,0x0
    68a8:	9c 21 ff ec 	l.addi r1,r1,-20
    68ac:	04 00 05 05 	l.jal 7cc0 <_malloc_r>
    68b0:	9c 8e 00 74 	l.addi r4,r14,116
    68b4:	bc 0b 00 00 	l.sfeqi r11,0
    68b8:	10 00 00 09 	l.bf 68dc <__sfmoreglue+0x58>
    68bc:	a8 4b 00 00 	l.ori r2,r11,0x0
    68c0:	9c 6b 00 0c 	l.addi r3,r11,12
    68c4:	9c 80 00 00 	l.addi r4,r0,0
    68c8:	d4 0b 90 04 	l.sw 4(r11),r18
    68cc:	d4 0b 20 00 	l.sw 0(r11),r4
    68d0:	d4 0b 18 08 	l.sw 8(r11),r3
    68d4:	04 00 08 72 	l.jal 8a9c <memset>
    68d8:	9c ae 00 68 	l.addi r5,r14,104
    68dc:	9c 21 00 14 	l.addi r1,r1,20
    68e0:	a9 62 00 00 	l.ori r11,r2,0x0
    68e4:	85 21 ff fc 	l.lwz r9,-4(r1)
    68e8:	84 21 ff ec 	l.lwz r1,-20(r1)
    68ec:	84 41 ff f0 	l.lwz r2,-16(r1)
    68f0:	85 c1 ff f4 	l.lwz r14,-12(r1)
    68f4:	44 00 48 00 	l.jr r9
    68f8:	86 41 ff f8 	l.lwz r18,-8(r1)

000068fc <__sfp>:
    68fc:	d7 e1 17 f0 	l.sw -16(r1),r2
    6900:	18 40 00 00 	l.movhi r2,0x0
    6904:	d7 e1 77 f4 	l.sw -12(r1),r14
    6908:	a8 42 a5 b4 	l.ori r2,r2,0xa5b4
    690c:	d7 e1 97 f8 	l.sw -8(r1),r18
    6910:	85 c2 00 00 	l.lwz r14,0(r2)
    6914:	d7 e1 4f fc 	l.sw -4(r1),r9
    6918:	84 4e 00 38 	l.lwz r2,56(r14)
    691c:	d7 e1 0f ec 	l.sw -20(r1),r1
    6920:	bc 22 00 00 	l.sfnei r2,0
    6924:	9c 21 ff ec 	l.addi r1,r1,-20
    6928:	10 00 00 04 	l.bf 6938 <__sfp+0x3c>
    692c:	aa 43 00 00 	l.ori r18,r3,0x0
    6930:	07 ff ff 6b 	l.jal 66dc <__sinit.part.1>
    6934:	a8 6e 00 00 	l.ori r3,r14,0x0
    6938:	9d ce 02 e0 	l.addi r14,r14,736
    693c:	84 ae 00 04 	l.lwz r5,4(r14)
    6940:	9c a5 ff ff 	l.addi r5,r5,-1
    6944:	bd 85 00 00 	l.sfltsi r5,0
    6948:	10 00 00 11 	l.bf 698c <__sfp+0x90>
    694c:	84 4e 00 08 	l.lwz r2,8(r14)
    6950:	98 62 00 0c 	l.lhs r3,12(r2)
    6954:	bc 03 00 00 	l.sfeqi r3,0
    6958:	10 00 00 13 	l.bf 69a4 <__sfp+0xa8>
    695c:	9c 82 00 74 	l.addi r4,r2,116
    6960:	00 00 00 07 	l.j 697c <__sfp+0x80>
    6964:	9c a5 ff ff 	l.addi r5,r5,-1
    6968:	98 c4 ff 98 	l.lhs r6,-104(r4)
    696c:	bc 06 00 00 	l.sfeqi r6,0
    6970:	10 00 00 0e 	l.bf 69a8 <__sfp+0xac>
    6974:	9c 60 ff ff 	l.addi r3,r0,-1
    6978:	9c a5 ff ff 	l.addi r5,r5,-1
    697c:	9c 44 ff f4 	l.addi r2,r4,-12
    6980:	bc 25 ff ff 	l.sfnei r5,-1
    6984:	13 ff ff f9 	l.bf 6968 <__sfp+0x6c>
    6988:	9c 84 00 68 	l.addi r4,r4,104
    698c:	84 4e 00 00 	l.lwz r2,0(r14)
    6990:	bc 22 00 00 	l.sfnei r2,0
    6994:	0c 00 00 21 	l.bnf 6a18 <__sfp+0x11c>
    6998:	15 00 00 00 	l.nop 0x0
    699c:	03 ff ff e8 	l.j 693c <__sfp+0x40>
    69a0:	a9 c2 00 00 	l.ori r14,r2,0x0
    69a4:	9c 60 ff ff 	l.addi r3,r0,-1
    69a8:	9c 80 00 00 	l.addi r4,r0,0
    69ac:	dc 02 18 0e 	l.sh 14(r2),r3
    69b0:	9c 60 00 01 	l.addi r3,r0,1
    69b4:	9c a0 00 08 	l.addi r5,r0,8
    69b8:	dc 02 18 0c 	l.sh 12(r2),r3
    69bc:	9c 60 00 00 	l.addi r3,r0,0
    69c0:	d4 02 18 64 	l.sw 100(r2),r3
    69c4:	d4 02 18 00 	l.sw 0(r2),r3
    69c8:	d4 02 18 08 	l.sw 8(r2),r3
    69cc:	d4 02 18 04 	l.sw 4(r2),r3
    69d0:	d4 02 18 10 	l.sw 16(r2),r3
    69d4:	d4 02 18 14 	l.sw 20(r2),r3
    69d8:	d4 02 18 18 	l.sw 24(r2),r3
    69dc:	04 00 08 30 	l.jal 8a9c <memset>
    69e0:	9c 62 00 5c 	l.addi r3,r2,92
    69e4:	9c 60 00 00 	l.addi r3,r0,0
    69e8:	a9 62 00 00 	l.ori r11,r2,0x0
    69ec:	d4 02 18 30 	l.sw 48(r2),r3
    69f0:	d4 02 18 34 	l.sw 52(r2),r3
    69f4:	d4 02 18 44 	l.sw 68(r2),r3
    69f8:	d4 02 18 48 	l.sw 72(r2),r3
    69fc:	9c 21 00 14 	l.addi r1,r1,20
    6a00:	85 21 ff fc 	l.lwz r9,-4(r1)
    6a04:	84 21 ff ec 	l.lwz r1,-20(r1)
    6a08:	84 41 ff f0 	l.lwz r2,-16(r1)
    6a0c:	85 c1 ff f4 	l.lwz r14,-12(r1)
    6a10:	44 00 48 00 	l.jr r9
    6a14:	86 41 ff f8 	l.lwz r18,-8(r1)
    6a18:	a8 72 00 00 	l.ori r3,r18,0x0
    6a1c:	07 ff ff 9a 	l.jal 6884 <__sfmoreglue>
    6a20:	9c 80 00 04 	l.addi r4,r0,4
    6a24:	bc 0b 00 00 	l.sfeqi r11,0
    6a28:	10 00 00 04 	l.bf 6a38 <__sfp+0x13c>
    6a2c:	d4 0e 58 00 	l.sw 0(r14),r11
    6a30:	03 ff ff c3 	l.j 693c <__sfp+0x40>
    6a34:	a9 cb 00 00 	l.ori r14,r11,0x0
    6a38:	9c 40 00 0c 	l.addi r2,r0,12
    6a3c:	03 ff ff f0 	l.j 69fc <__sfp+0x100>
    6a40:	d4 12 10 00 	l.sw 0(r18),r2

00006a44 <_cleanup>:
    6a44:	18 60 00 00 	l.movhi r3,0x0
    6a48:	18 80 00 00 	l.movhi r4,0x0
    6a4c:	a8 63 a5 b4 	l.ori r3,r3,0xa5b4
    6a50:	d7 e1 4f fc 	l.sw -4(r1),r9
    6a54:	d7 e1 0f f8 	l.sw -8(r1),r1
    6a58:	a8 84 9c 28 	l.ori r4,r4,0x9c28
    6a5c:	9c 21 ff f8 	l.addi r1,r1,-8
    6a60:	04 00 03 53 	l.jal 77ac <_fwalk>
    6a64:	84 63 00 00 	l.lwz r3,0(r3)
    6a68:	9c 21 00 08 	l.addi r1,r1,8
    6a6c:	85 21 ff fc 	l.lwz r9,-4(r1)
    6a70:	44 00 48 00 	l.jr r9
    6a74:	84 21 ff f8 	l.lwz r1,-8(r1)

00006a78 <__sinit>:
    6a78:	84 83 00 38 	l.lwz r4,56(r3)
    6a7c:	d7 e1 4f fc 	l.sw -4(r1),r9
    6a80:	d7 e1 0f f8 	l.sw -8(r1),r1
    6a84:	bc 24 00 00 	l.sfnei r4,0
    6a88:	10 00 00 04 	l.bf 6a98 <__sinit+0x20>
    6a8c:	9c 21 ff f8 	l.addi r1,r1,-8
    6a90:	07 ff ff 13 	l.jal 66dc <__sinit.part.1>
    6a94:	15 00 00 00 	l.nop 0x0
    6a98:	9c 21 00 08 	l.addi r1,r1,8
    6a9c:	85 21 ff fc 	l.lwz r9,-4(r1)
    6aa0:	44 00 48 00 	l.jr r9
    6aa4:	84 21 ff f8 	l.lwz r1,-8(r1)

00006aa8 <__sfp_lock_acquire>:
    6aa8:	d7 e1 0f fc 	l.sw -4(r1),r1
    6aac:	9c 21 ff fc 	l.addi r1,r1,-4
    6ab0:	9c 21 00 04 	l.addi r1,r1,4
    6ab4:	44 00 48 00 	l.jr r9
    6ab8:	84 21 ff fc 	l.lwz r1,-4(r1)

00006abc <__sfp_lock_release>:
    6abc:	d7 e1 0f fc 	l.sw -4(r1),r1
    6ac0:	9c 21 ff fc 	l.addi r1,r1,-4
    6ac4:	9c 21 00 04 	l.addi r1,r1,4
    6ac8:	44 00 48 00 	l.jr r9
    6acc:	84 21 ff fc 	l.lwz r1,-4(r1)

00006ad0 <__sinit_lock_acquire>:
    6ad0:	d7 e1 0f fc 	l.sw -4(r1),r1
    6ad4:	9c 21 ff fc 	l.addi r1,r1,-4
    6ad8:	9c 21 00 04 	l.addi r1,r1,4
    6adc:	44 00 48 00 	l.jr r9
    6ae0:	84 21 ff fc 	l.lwz r1,-4(r1)

00006ae4 <__sinit_lock_release>:
    6ae4:	d7 e1 0f fc 	l.sw -4(r1),r1
    6ae8:	9c 21 ff fc 	l.addi r1,r1,-4
    6aec:	9c 21 00 04 	l.addi r1,r1,4
    6af0:	44 00 48 00 	l.jr r9
    6af4:	84 21 ff fc 	l.lwz r1,-4(r1)

00006af8 <__fp_lock_all>:
    6af8:	d7 e1 4f fc 	l.sw -4(r1),r9
    6afc:	d7 e1 0f f8 	l.sw -8(r1),r1
    6b00:	07 ff f5 a3 	l.jal 418c <__getreent>
    6b04:	9c 21 ff f8 	l.addi r1,r1,-8
    6b08:	18 80 00 00 	l.movhi r4,0x0
    6b0c:	a8 6b 00 00 	l.ori r3,r11,0x0
    6b10:	04 00 03 27 	l.jal 77ac <_fwalk>
    6b14:	a8 84 66 84 	l.ori r4,r4,0x6684
    6b18:	9c 21 00 08 	l.addi r1,r1,8
    6b1c:	85 21 ff fc 	l.lwz r9,-4(r1)
    6b20:	44 00 48 00 	l.jr r9
    6b24:	84 21 ff f8 	l.lwz r1,-8(r1)

00006b28 <__fp_unlock_all>:
    6b28:	d7 e1 4f fc 	l.sw -4(r1),r9
    6b2c:	d7 e1 0f f8 	l.sw -8(r1),r1
    6b30:	07 ff f5 97 	l.jal 418c <__getreent>
    6b34:	9c 21 ff f8 	l.addi r1,r1,-8
    6b38:	18 80 00 00 	l.movhi r4,0x0
    6b3c:	a8 6b 00 00 	l.ori r3,r11,0x0
    6b40:	04 00 03 1b 	l.jal 77ac <_fwalk>
    6b44:	a8 84 66 9c 	l.ori r4,r4,0x669c
    6b48:	9c 21 00 08 	l.addi r1,r1,8
    6b4c:	85 21 ff fc 	l.lwz r9,-4(r1)
    6b50:	44 00 48 00 	l.jr r9
    6b54:	84 21 ff f8 	l.lwz r1,-8(r1)

00006b58 <_fputwc_r>:
    6b58:	d7 e1 b7 f8 	l.sw -8(r1),r22
    6b5c:	aa c3 00 00 	l.ori r22,r3,0x0
    6b60:	98 65 00 0c 	l.lhs r3,12(r5)
    6b64:	d7 e1 17 e8 	l.sw -24(r1),r2
    6b68:	a8 45 00 00 	l.ori r2,r5,0x0
    6b6c:	a4 a3 20 00 	l.andi r5,r3,0x2000
    6b70:	d7 e1 a7 f4 	l.sw -12(r1),r20
    6b74:	d7 e1 4f fc 	l.sw -4(r1),r9
    6b78:	d7 e1 0f e4 	l.sw -28(r1),r1
    6b7c:	d7 e1 77 ec 	l.sw -20(r1),r14
    6b80:	d7 e1 97 f0 	l.sw -16(r1),r18
    6b84:	bc 25 00 00 	l.sfnei r5,0
    6b88:	9c 21 ff e0 	l.addi r1,r1,-32
    6b8c:	10 00 00 07 	l.bf 6ba8 <_fputwc_r+0x50>
    6b90:	aa 84 00 00 	l.ori r20,r4,0x0
    6b94:	84 82 00 64 	l.lwz r4,100(r2)
    6b98:	a8 63 20 00 	l.ori r3,r3,0x2000
    6b9c:	a8 84 20 00 	l.ori r4,r4,0x2000
    6ba0:	dc 02 18 0c 	l.sh 12(r2),r3
    6ba4:	d4 02 20 64 	l.sw 100(r2),r4
    6ba8:	04 00 03 97 	l.jal 7a04 <__locale_mb_cur_max>
    6bac:	15 00 00 00 	l.nop 0x0
    6bb0:	bc 2b 00 01 	l.sfnei r11,1
    6bb4:	0c 00 00 4d 	l.bnf 6ce8 <_fputwc_r+0x190>
    6bb8:	9c 74 ff ff 	l.addi r3,r20,-1
    6bbc:	a8 76 00 00 	l.ori r3,r22,0x0
    6bc0:	9c 81 00 03 	l.addi r4,r1,3
    6bc4:	a8 b4 00 00 	l.ori r5,r20,0x0
    6bc8:	04 00 0b 2c 	l.jal 9878 <_wcrtomb_r>
    6bcc:	9c c2 00 5c 	l.addi r6,r2,92
    6bd0:	bc 2b ff ff 	l.sfnei r11,-1
    6bd4:	0c 00 00 2b 	l.bnf 6c80 <_fputwc_r+0x128>
    6bd8:	aa 4b 00 00 	l.ori r18,r11,0x0
    6bdc:	bc 2b 00 00 	l.sfnei r11,0
    6be0:	0c 00 00 2b 	l.bnf 6c8c <_fputwc_r+0x134>
    6be4:	a9 74 00 00 	l.ori r11,r20,0x0
    6be8:	90 81 00 03 	l.lbs r4,3(r1)
    6bec:	00 00 00 0d 	l.j 6c20 <_fputwc_r+0xc8>
    6bf0:	9d c0 00 00 	l.addi r14,r0,0
    6bf4:	84 62 00 00 	l.lwz r3,0(r2)
    6bf8:	d8 03 20 00 	l.sb 0(r3),r4
    6bfc:	84 c2 00 00 	l.lwz r6,0(r2)
    6c00:	9c c6 00 01 	l.addi r6,r6,1
    6c04:	d4 02 30 00 	l.sw 0(r2),r6
    6c08:	9d ce 00 01 	l.addi r14,r14,1
    6c0c:	9c 81 00 03 	l.addi r4,r1,3
    6c10:	e4 b2 70 00 	l.sfleu r18,r14
    6c14:	10 00 00 19 	l.bf 6c78 <_fputwc_r+0x120>
    6c18:	e0 64 70 00 	l.add r3,r4,r14
    6c1c:	90 83 00 00 	l.lbs r4,0(r3)
    6c20:	84 c2 00 08 	l.lwz r6,8(r2)
    6c24:	9c c6 ff ff 	l.addi r6,r6,-1
    6c28:	bd 66 00 00 	l.sfgesi r6,0
    6c2c:	13 ff ff f2 	l.bf 6bf4 <_fputwc_r+0x9c>
    6c30:	d4 02 30 08 	l.sw 8(r2),r6
    6c34:	84 62 00 18 	l.lwz r3,24(r2)
    6c38:	e5 86 18 00 	l.sflts r6,r3
    6c3c:	10 00 00 1d 	l.bf 6cb0 <_fputwc_r+0x158>
    6c40:	15 00 00 00 	l.nop 0x0
    6c44:	84 62 00 00 	l.lwz r3,0(r2)
    6c48:	d8 03 20 00 	l.sb 0(r3),r4
    6c4c:	84 62 00 00 	l.lwz r3,0(r2)
    6c50:	8c 83 00 00 	l.lbz r4,0(r3)
    6c54:	bc 04 00 0a 	l.sfeqi r4,10
    6c58:	10 00 00 2c 	l.bf 6d08 <_fputwc_r+0x1b0>
    6c5c:	9c 63 00 01 	l.addi r3,r3,1
    6c60:	9d ce 00 01 	l.addi r14,r14,1
    6c64:	d4 02 18 00 	l.sw 0(r2),r3
    6c68:	9c 81 00 03 	l.addi r4,r1,3
    6c6c:	e4 b2 70 00 	l.sfleu r18,r14
    6c70:	0f ff ff eb 	l.bnf 6c1c <_fputwc_r+0xc4>
    6c74:	e0 64 70 00 	l.add r3,r4,r14
    6c78:	00 00 00 05 	l.j 6c8c <_fputwc_r+0x134>
    6c7c:	a9 74 00 00 	l.ori r11,r20,0x0
    6c80:	94 62 00 0c 	l.lhz r3,12(r2)
    6c84:	a8 63 00 40 	l.ori r3,r3,0x40
    6c88:	dc 02 18 0c 	l.sh 12(r2),r3
    6c8c:	9c 21 00 20 	l.addi r1,r1,32
    6c90:	85 21 ff fc 	l.lwz r9,-4(r1)
    6c94:	84 21 ff e4 	l.lwz r1,-28(r1)
    6c98:	84 41 ff e8 	l.lwz r2,-24(r1)
    6c9c:	85 c1 ff ec 	l.lwz r14,-20(r1)
    6ca0:	86 41 ff f0 	l.lwz r18,-16(r1)
    6ca4:	86 81 ff f4 	l.lwz r20,-12(r1)
    6ca8:	44 00 48 00 	l.jr r9
    6cac:	86 c1 ff f8 	l.lwz r22,-8(r1)
    6cb0:	a8 76 00 00 	l.ori r3,r22,0x0
    6cb4:	a4 84 00 ff 	l.andi r4,r4,0xff
    6cb8:	04 00 0a 77 	l.jal 9694 <__swbuf_r>
    6cbc:	a8 a2 00 00 	l.ori r5,r2,0x0
    6cc0:	ad 6b ff ff 	l.xori r11,r11,-1
    6cc4:	e0 60 58 02 	l.sub r3,r0,r11
    6cc8:	e1 63 58 04 	l.or r11,r3,r11
    6ccc:	ad 6b ff ff 	l.xori r11,r11,-1
    6cd0:	b9 6b 00 5f 	l.srli r11,r11,0x1f
    6cd4:	bc 2b 00 00 	l.sfnei r11,0
    6cd8:	0f ff ff cd 	l.bnf 6c0c <_fputwc_r+0xb4>
    6cdc:	9d ce 00 01 	l.addi r14,r14,1
    6ce0:	03 ff ff eb 	l.j 6c8c <_fputwc_r+0x134>
    6ce4:	9d 60 ff ff 	l.addi r11,r0,-1
    6ce8:	bc 43 00 fe 	l.sfgtui r3,254
    6cec:	13 ff ff b5 	l.bf 6bc0 <_fputwc_r+0x68>
    6cf0:	a8 76 00 00 	l.ori r3,r22,0x0
    6cf4:	b8 94 00 18 	l.slli r4,r20,0x18
    6cf8:	aa 4b 00 00 	l.ori r18,r11,0x0
    6cfc:	b8 84 00 98 	l.srai r4,r4,0x18
    6d00:	03 ff ff bb 	l.j 6bec <_fputwc_r+0x94>
    6d04:	d8 01 20 03 	l.sb 3(r1),r4
    6d08:	03 ff ff ec 	l.j 6cb8 <_fputwc_r+0x160>
    6d0c:	a8 76 00 00 	l.ori r3,r22,0x0

00006d10 <fputwc>:
    6d10:	d7 e1 17 f0 	l.sw -16(r1),r2
    6d14:	d7 e1 77 f4 	l.sw -12(r1),r14
    6d18:	d7 e1 97 f8 	l.sw -8(r1),r18
    6d1c:	d7 e1 4f fc 	l.sw -4(r1),r9
    6d20:	d7 e1 0f ec 	l.sw -20(r1),r1
    6d24:	9c 21 ff ec 	l.addi r1,r1,-20
    6d28:	aa 43 00 00 	l.ori r18,r3,0x0
    6d2c:	07 ff f5 18 	l.jal 418c <__getreent>
    6d30:	a9 c4 00 00 	l.ori r14,r4,0x0
    6d34:	bc 0b 00 00 	l.sfeqi r11,0
    6d38:	10 00 00 08 	l.bf 6d58 <fputwc+0x48>
    6d3c:	a8 4b 00 00 	l.ori r2,r11,0x0
    6d40:	84 6b 00 38 	l.lwz r3,56(r11)
    6d44:	bc 23 00 00 	l.sfnei r3,0
    6d48:	10 00 00 05 	l.bf 6d5c <fputwc+0x4c>
    6d4c:	a8 62 00 00 	l.ori r3,r2,0x0
    6d50:	07 ff ff 4a 	l.jal 6a78 <__sinit>
    6d54:	a8 6b 00 00 	l.ori r3,r11,0x0
    6d58:	a8 62 00 00 	l.ori r3,r2,0x0
    6d5c:	a8 92 00 00 	l.ori r4,r18,0x0
    6d60:	07 ff ff 7e 	l.jal 6b58 <_fputwc_r>
    6d64:	a8 ae 00 00 	l.ori r5,r14,0x0
    6d68:	9c 21 00 14 	l.addi r1,r1,20
    6d6c:	85 21 ff fc 	l.lwz r9,-4(r1)
    6d70:	84 21 ff ec 	l.lwz r1,-20(r1)
    6d74:	84 41 ff f0 	l.lwz r2,-16(r1)
    6d78:	85 c1 ff f4 	l.lwz r14,-12(r1)
    6d7c:	44 00 48 00 	l.jr r9
    6d80:	86 41 ff f8 	l.lwz r18,-8(r1)

00006d84 <_malloc_trim_r>:
    6d84:	d7 e1 a7 f8 	l.sw -8(r1),r20
    6d88:	1a 80 00 00 	l.movhi r20,0x0
    6d8c:	d7 e1 17 ec 	l.sw -20(r1),r2
    6d90:	d7 e1 77 f0 	l.sw -16(r1),r14
    6d94:	d7 e1 97 f4 	l.sw -12(r1),r18
    6d98:	d7 e1 4f fc 	l.sw -4(r1),r9
    6d9c:	d7 e1 0f e8 	l.sw -24(r1),r1
    6da0:	9c 21 ff e8 	l.addi r1,r1,-24
    6da4:	aa 94 b1 f0 	l.ori r20,r20,0xb1f0
    6da8:	a8 44 00 00 	l.ori r2,r4,0x0
    6dac:	04 00 07 96 	l.jal 8c04 <__malloc_lock>
    6db0:	aa 43 00 00 	l.ori r18,r3,0x0
    6db4:	84 74 00 08 	l.lwz r3,8(r20)
    6db8:	85 c3 00 04 	l.lwz r14,4(r3)
    6dbc:	9c 60 ff fc 	l.addi r3,r0,-4
    6dc0:	e1 ce 18 03 	l.and r14,r14,r3
    6dc4:	9c 60 f0 00 	l.addi r3,r0,-4096
    6dc8:	e0 4e 10 02 	l.sub r2,r14,r2
    6dcc:	9c 42 0f ef 	l.addi r2,r2,4079
    6dd0:	e0 42 18 03 	l.and r2,r2,r3
    6dd4:	e0 42 18 00 	l.add r2,r2,r3
    6dd8:	bd 42 0f ff 	l.sfgtsi r2,4095
    6ddc:	0c 00 00 09 	l.bnf 6e00 <_malloc_trim_r+0x7c>
    6de0:	a8 72 00 00 	l.ori r3,r18,0x0
    6de4:	04 00 0c 2e 	l.jal 9e9c <_sbrk_r>
    6de8:	9c 80 00 00 	l.addi r4,r0,0
    6dec:	84 74 00 08 	l.lwz r3,8(r20)
    6df0:	e0 63 70 00 	l.add r3,r3,r14
    6df4:	e4 2b 18 00 	l.sfne r11,r3
    6df8:	0c 00 00 0d 	l.bnf 6e2c <_malloc_trim_r+0xa8>
    6dfc:	a8 72 00 00 	l.ori r3,r18,0x0
    6e00:	04 00 07 a9 	l.jal 8ca4 <__malloc_unlock>
    6e04:	a8 72 00 00 	l.ori r3,r18,0x0
    6e08:	9c 21 00 18 	l.addi r1,r1,24
    6e0c:	9d 60 00 00 	l.addi r11,r0,0
    6e10:	85 21 ff fc 	l.lwz r9,-4(r1)
    6e14:	84 21 ff e8 	l.lwz r1,-24(r1)
    6e18:	84 41 ff ec 	l.lwz r2,-20(r1)
    6e1c:	85 c1 ff f0 	l.lwz r14,-16(r1)
    6e20:	86 41 ff f4 	l.lwz r18,-12(r1)
    6e24:	44 00 48 00 	l.jr r9
    6e28:	86 81 ff f8 	l.lwz r20,-8(r1)
    6e2c:	04 00 0c 1c 	l.jal 9e9c <_sbrk_r>
    6e30:	e0 80 10 02 	l.sub r4,r0,r2
    6e34:	bc 2b ff ff 	l.sfnei r11,-1
    6e38:	0c 00 00 15 	l.bnf 6e8c <_malloc_trim_r+0x108>
    6e3c:	18 80 00 08 	l.movhi r4,0x8
    6e40:	e1 ce 10 02 	l.sub r14,r14,r2
    6e44:	a8 84 00 80 	l.ori r4,r4,0x80
    6e48:	84 b4 00 08 	l.lwz r5,8(r20)
    6e4c:	84 64 00 00 	l.lwz r3,0(r4)
    6e50:	a9 ce 00 01 	l.ori r14,r14,0x1
    6e54:	e0 43 10 02 	l.sub r2,r3,r2
    6e58:	d4 05 70 04 	l.sw 4(r5),r14
    6e5c:	a8 72 00 00 	l.ori r3,r18,0x0
    6e60:	04 00 07 91 	l.jal 8ca4 <__malloc_unlock>
    6e64:	d4 04 10 00 	l.sw 0(r4),r2
    6e68:	9c 21 00 18 	l.addi r1,r1,24
    6e6c:	9d 60 00 01 	l.addi r11,r0,1
    6e70:	85 21 ff fc 	l.lwz r9,-4(r1)
    6e74:	84 21 ff e8 	l.lwz r1,-24(r1)
    6e78:	84 41 ff ec 	l.lwz r2,-20(r1)
    6e7c:	85 c1 ff f0 	l.lwz r14,-16(r1)
    6e80:	86 41 ff f4 	l.lwz r18,-12(r1)
    6e84:	44 00 48 00 	l.jr r9
    6e88:	86 81 ff f8 	l.lwz r20,-8(r1)
    6e8c:	a8 72 00 00 	l.ori r3,r18,0x0
    6e90:	04 00 0c 03 	l.jal 9e9c <_sbrk_r>
    6e94:	9c 80 00 00 	l.addi r4,r0,0
    6e98:	84 74 00 08 	l.lwz r3,8(r20)
    6e9c:	e0 4b 18 02 	l.sub r2,r11,r3
    6ea0:	bd a2 00 0f 	l.sflesi r2,15
    6ea4:	13 ff ff d7 	l.bf 6e00 <_malloc_trim_r+0x7c>
    6ea8:	18 80 00 00 	l.movhi r4,0x0
    6eac:	a8 42 00 01 	l.ori r2,r2,0x1
    6eb0:	a8 84 b1 e8 	l.ori r4,r4,0xb1e8
    6eb4:	d4 03 10 04 	l.sw 4(r3),r2
    6eb8:	84 84 00 00 	l.lwz r4,0(r4)
    6ebc:	18 40 00 08 	l.movhi r2,0x8
    6ec0:	e1 6b 20 02 	l.sub r11,r11,r4
    6ec4:	a8 42 00 80 	l.ori r2,r2,0x80
    6ec8:	03 ff ff ce 	l.j 6e00 <_malloc_trim_r+0x7c>
    6ecc:	d4 02 58 00 	l.sw 0(r2),r11

00006ed0 <_free_r>:
    6ed0:	d7 e1 77 f8 	l.sw -8(r1),r14
    6ed4:	d7 e1 4f fc 	l.sw -4(r1),r9
    6ed8:	d7 e1 0f f0 	l.sw -16(r1),r1
    6edc:	d7 e1 17 f4 	l.sw -12(r1),r2
    6ee0:	bc 04 00 00 	l.sfeqi r4,0
    6ee4:	9c 21 ff f0 	l.addi r1,r1,-16
    6ee8:	10 00 00 4f 	l.bf 7024 <_free_r+0x154>
    6eec:	a9 c3 00 00 	l.ori r14,r3,0x0
    6ef0:	04 00 07 45 	l.jal 8c04 <__malloc_lock>
    6ef4:	a8 44 00 00 	l.ori r2,r4,0x0
    6ef8:	84 62 ff fc 	l.lwz r3,-4(r2)
    6efc:	9c 80 ff fe 	l.addi r4,r0,-2
    6f00:	19 00 00 00 	l.movhi r8,0x0
    6f04:	e0 a3 20 03 	l.and r5,r3,r4
    6f08:	9c e2 ff f8 	l.addi r7,r2,-8
    6f0c:	a9 08 b1 f0 	l.ori r8,r8,0xb1f0
    6f10:	e0 c7 28 00 	l.add r6,r7,r5
    6f14:	85 68 00 08 	l.lwz r11,8(r8)
    6f18:	84 86 00 04 	l.lwz r4,4(r6)
    6f1c:	e4 2b 30 00 	l.sfne r11,r6
    6f20:	9d 60 ff fc 	l.addi r11,r0,-4
    6f24:	a4 63 00 01 	l.andi r3,r3,0x1
    6f28:	0c 00 00 63 	l.bnf 70b4 <_free_r+0x1e4>
    6f2c:	e0 84 58 03 	l.and r4,r4,r11
    6f30:	bc 23 00 00 	l.sfnei r3,0
    6f34:	10 00 00 0e 	l.bf 6f6c <_free_r+0x9c>
    6f38:	d4 06 20 04 	l.sw 4(r6),r4
    6f3c:	84 42 ff f8 	l.lwz r2,-8(r2)
    6f40:	18 60 00 00 	l.movhi r3,0x0
    6f44:	e0 e7 10 02 	l.sub r7,r7,r2
    6f48:	e0 a5 10 00 	l.add r5,r5,r2
    6f4c:	a8 63 b1 f8 	l.ori r3,r3,0xb1f8
    6f50:	84 47 00 08 	l.lwz r2,8(r7)
    6f54:	e4 02 18 00 	l.sfeq r2,r3
    6f58:	10 00 00 70 	l.bf 7118 <_free_r+0x248>
    6f5c:	15 00 00 00 	l.nop 0x0
    6f60:	84 67 00 0c 	l.lwz r3,12(r7)
    6f64:	d4 02 18 0c 	l.sw 12(r2),r3
    6f68:	d4 03 10 08 	l.sw 8(r3),r2
    6f6c:	e0 46 20 00 	l.add r2,r6,r4
    6f70:	84 42 00 04 	l.lwz r2,4(r2)
    6f74:	a4 42 00 01 	l.andi r2,r2,0x1
    6f78:	bc 02 00 00 	l.sfeqi r2,0
    6f7c:	0c 00 00 11 	l.bnf 6fc0 <_free_r+0xf0>
    6f80:	a8 65 00 01 	l.ori r3,r5,0x1
    6f84:	e0 a5 20 00 	l.add r5,r5,r4
    6f88:	18 80 00 00 	l.movhi r4,0x0
    6f8c:	84 46 00 08 	l.lwz r2,8(r6)
    6f90:	a8 84 b1 f8 	l.ori r4,r4,0xb1f8
    6f94:	e4 02 20 00 	l.sfeq r2,r4
    6f98:	10 00 00 81 	l.bf 719c <_free_r+0x2cc>
    6f9c:	a8 85 00 01 	l.ori r4,r5,0x1
    6fa0:	84 86 00 0c 	l.lwz r4,12(r6)
    6fa4:	a8 65 00 01 	l.ori r3,r5,0x1
    6fa8:	d4 02 20 0c 	l.sw 12(r2),r4
    6fac:	d4 04 10 08 	l.sw 8(r4),r2
    6fb0:	e0 47 28 00 	l.add r2,r7,r5
    6fb4:	d4 07 18 04 	l.sw 4(r7),r3
    6fb8:	00 00 00 05 	l.j 6fcc <_free_r+0xfc>
    6fbc:	d4 02 28 00 	l.sw 0(r2),r5
    6fc0:	e0 47 28 00 	l.add r2,r7,r5
    6fc4:	d4 07 18 04 	l.sw 4(r7),r3
    6fc8:	d4 02 28 00 	l.sw 0(r2),r5
    6fcc:	bc 45 01 ff 	l.sfgtui r5,511
    6fd0:	10 00 00 1b 	l.bf 703c <_free_r+0x16c>
    6fd4:	b8 45 00 49 	l.srli r2,r5,0x9
    6fd8:	b8 a5 00 43 	l.srli r5,r5,0x3
    6fdc:	9c 80 00 01 	l.addi r4,r0,1
    6fe0:	84 68 00 04 	l.lwz r3,4(r8)
    6fe4:	e0 45 28 00 	l.add r2,r5,r5
    6fe8:	b8 a5 00 82 	l.srai r5,r5,0x2
    6fec:	b8 42 00 02 	l.slli r2,r2,0x2
    6ff0:	e0 a4 28 08 	l.sll r5,r4,r5
    6ff4:	18 80 00 00 	l.movhi r4,0x0
    6ff8:	a8 84 b1 f0 	l.ori r4,r4,0xb1f0
    6ffc:	e0 a5 18 04 	l.or r5,r5,r3
    7000:	e0 42 20 00 	l.add r2,r2,r4
    7004:	d4 08 28 04 	l.sw 4(r8),r5
    7008:	84 82 00 08 	l.lwz r4,8(r2)
    700c:	d4 07 10 0c 	l.sw 12(r7),r2
    7010:	d4 07 20 08 	l.sw 8(r7),r4
    7014:	d4 02 38 08 	l.sw 8(r2),r7
    7018:	d4 04 38 0c 	l.sw 12(r4),r7
    701c:	04 00 07 22 	l.jal 8ca4 <__malloc_unlock>
    7020:	a8 6e 00 00 	l.ori r3,r14,0x0
    7024:	9c 21 00 10 	l.addi r1,r1,16
    7028:	85 21 ff fc 	l.lwz r9,-4(r1)
    702c:	84 21 ff f0 	l.lwz r1,-16(r1)
    7030:	84 41 ff f4 	l.lwz r2,-12(r1)
    7034:	44 00 48 00 	l.jr r9
    7038:	85 c1 ff f8 	l.lwz r14,-8(r1)
    703c:	bc 42 00 04 	l.sfgtui r2,4
    7040:	10 00 00 4a 	l.bf 7168 <_free_r+0x298>
    7044:	bc 42 00 14 	l.sfgtui r2,20
    7048:	b8 45 00 46 	l.srli r2,r5,0x6
    704c:	9c 62 00 38 	l.addi r3,r2,56
    7050:	e0 43 18 00 	l.add r2,r3,r3
    7054:	19 60 00 00 	l.movhi r11,0x0
    7058:	b8 42 00 02 	l.slli r2,r2,0x2
    705c:	a9 6b b1 f0 	l.ori r11,r11,0xb1f0
    7060:	e0 42 58 00 	l.add r2,r2,r11
    7064:	84 82 00 08 	l.lwz r4,8(r2)
    7068:	e4 24 10 00 	l.sfne r4,r2
    706c:	0c 00 00 44 	l.bnf 717c <_free_r+0x2ac>
    7070:	15 00 00 00 	l.nop 0x0
    7074:	84 c4 00 04 	l.lwz r6,4(r4)
    7078:	9c 60 ff fc 	l.addi r3,r0,-4
    707c:	e0 c6 18 03 	l.and r6,r6,r3
    7080:	e4 46 28 00 	l.sfgtu r6,r5
    7084:	0c 00 00 06 	l.bnf 709c <_free_r+0x1cc>
    7088:	15 00 00 00 	l.nop 0x0
    708c:	84 84 00 08 	l.lwz r4,8(r4)
    7090:	e4 22 20 00 	l.sfne r2,r4
    7094:	13 ff ff f8 	l.bf 7074 <_free_r+0x1a4>
    7098:	15 00 00 00 	l.nop 0x0
    709c:	84 a4 00 0c 	l.lwz r5,12(r4)
    70a0:	d4 07 28 0c 	l.sw 12(r7),r5
    70a4:	d4 07 20 08 	l.sw 8(r7),r4
    70a8:	d4 05 38 08 	l.sw 8(r5),r7
    70ac:	03 ff ff dc 	l.j 701c <_free_r+0x14c>
    70b0:	d4 04 38 0c 	l.sw 12(r4),r7
    70b4:	bc 23 00 00 	l.sfnei r3,0
    70b8:	10 00 00 09 	l.bf 70dc <_free_r+0x20c>
    70bc:	e0 a4 28 00 	l.add r5,r4,r5
    70c0:	84 42 ff f8 	l.lwz r2,-8(r2)
    70c4:	e0 e7 10 02 	l.sub r7,r7,r2
    70c8:	e0 a5 10 00 	l.add r5,r5,r2
    70cc:	84 67 00 08 	l.lwz r3,8(r7)
    70d0:	84 47 00 0c 	l.lwz r2,12(r7)
    70d4:	d4 03 10 0c 	l.sw 12(r3),r2
    70d8:	d4 02 18 08 	l.sw 8(r2),r3
    70dc:	18 40 00 00 	l.movhi r2,0x0
    70e0:	a8 65 00 01 	l.ori r3,r5,0x1
    70e4:	a8 42 b1 ec 	l.ori r2,r2,0xb1ec
    70e8:	d4 07 18 04 	l.sw 4(r7),r3
    70ec:	84 42 00 00 	l.lwz r2,0(r2)
    70f0:	e4 65 10 00 	l.sfgeu r5,r2
    70f4:	0f ff ff ca 	l.bnf 701c <_free_r+0x14c>
    70f8:	d4 08 38 08 	l.sw 8(r8),r7
    70fc:	18 40 00 08 	l.movhi r2,0x8
    7100:	a8 6e 00 00 	l.ori r3,r14,0x0
    7104:	a8 42 00 b0 	l.ori r2,r2,0xb0
    7108:	07 ff ff 1f 	l.jal 6d84 <_malloc_trim_r>
    710c:	84 82 00 00 	l.lwz r4,0(r2)
    7110:	03 ff ff c3 	l.j 701c <_free_r+0x14c>
    7114:	15 00 00 00 	l.nop 0x0
    7118:	e0 46 20 00 	l.add r2,r6,r4
    711c:	84 42 00 04 	l.lwz r2,4(r2)
    7120:	a4 42 00 01 	l.andi r2,r2,0x1
    7124:	bc 02 00 00 	l.sfeqi r2,0
    7128:	0c 00 00 0c 	l.bnf 7158 <_free_r+0x288>
    712c:	e0 47 28 00 	l.add r2,r7,r5
    7130:	84 46 00 0c 	l.lwz r2,12(r6)
    7134:	84 66 00 08 	l.lwz r3,8(r6)
    7138:	e0 85 20 00 	l.add r4,r5,r4
    713c:	d4 03 10 0c 	l.sw 12(r3),r2
    7140:	a8 a4 00 01 	l.ori r5,r4,0x1
    7144:	d4 02 18 08 	l.sw 8(r2),r3
    7148:	e0 47 20 00 	l.add r2,r7,r4
    714c:	d4 07 28 04 	l.sw 4(r7),r5
    7150:	03 ff ff b3 	l.j 701c <_free_r+0x14c>
    7154:	d4 02 20 00 	l.sw 0(r2),r4
    7158:	a8 65 00 01 	l.ori r3,r5,0x1
    715c:	d4 07 18 04 	l.sw 4(r7),r3
    7160:	03 ff ff af 	l.j 701c <_free_r+0x14c>
    7164:	d4 02 28 00 	l.sw 0(r2),r5
    7168:	10 00 00 15 	l.bf 71bc <_free_r+0x2ec>
    716c:	bc 42 00 54 	l.sfgtui r2,84
    7170:	9c 62 00 5b 	l.addi r3,r2,91
    7174:	03 ff ff b8 	l.j 7054 <_free_r+0x184>
    7178:	e0 43 18 00 	l.add r2,r3,r3
    717c:	b8 43 00 82 	l.srai r2,r3,0x2
    7180:	9c 60 00 01 	l.addi r3,r0,1
    7184:	84 c8 00 04 	l.lwz r6,4(r8)
    7188:	e0 43 10 08 	l.sll r2,r3,r2
    718c:	a8 a4 00 00 	l.ori r5,r4,0x0
    7190:	e0 42 30 04 	l.or r2,r2,r6
    7194:	03 ff ff c3 	l.j 70a0 <_free_r+0x1d0>
    7198:	d4 08 10 04 	l.sw 4(r8),r2
    719c:	d4 08 38 14 	l.sw 20(r8),r7
    71a0:	d4 08 38 10 	l.sw 16(r8),r7
    71a4:	e0 67 28 00 	l.add r3,r7,r5
    71a8:	d4 07 10 0c 	l.sw 12(r7),r2
    71ac:	d4 07 10 08 	l.sw 8(r7),r2
    71b0:	d4 07 20 04 	l.sw 4(r7),r4
    71b4:	03 ff ff 9a 	l.j 701c <_free_r+0x14c>
    71b8:	d4 03 28 00 	l.sw 0(r3),r5
    71bc:	10 00 00 06 	l.bf 71d4 <_free_r+0x304>
    71c0:	bc 42 01 54 	l.sfgtui r2,340
    71c4:	b8 45 00 4c 	l.srli r2,r5,0xc
    71c8:	9c 62 00 6e 	l.addi r3,r2,110
    71cc:	03 ff ff a2 	l.j 7054 <_free_r+0x184>
    71d0:	e0 43 18 00 	l.add r2,r3,r3
    71d4:	10 00 00 06 	l.bf 71ec <_free_r+0x31c>
    71d8:	bc 42 05 54 	l.sfgtui r2,1364
    71dc:	b8 45 00 4f 	l.srli r2,r5,0xf
    71e0:	9c 62 00 77 	l.addi r3,r2,119
    71e4:	03 ff ff 9c 	l.j 7054 <_free_r+0x184>
    71e8:	e0 43 18 00 	l.add r2,r3,r3
    71ec:	10 00 00 06 	l.bf 7204 <_free_r+0x334>
    71f0:	15 00 00 00 	l.nop 0x0
    71f4:	b8 45 00 52 	l.srli r2,r5,0x12
    71f8:	9c 62 00 7c 	l.addi r3,r2,124
    71fc:	03 ff ff 96 	l.j 7054 <_free_r+0x184>
    7200:	e0 43 18 00 	l.add r2,r3,r3
    7204:	9c 40 00 fc 	l.addi r2,r0,252
    7208:	03 ff ff 93 	l.j 7054 <_free_r+0x184>
    720c:	9c 60 00 7e 	l.addi r3,r0,126

00007210 <__sfvwrite_r>:
    7210:	84 c5 00 08 	l.lwz r6,8(r5)
    7214:	d7 e1 4f fc 	l.sw -4(r1),r9
    7218:	d7 e1 0f d4 	l.sw -44(r1),r1
    721c:	d7 e1 17 d8 	l.sw -40(r1),r2
    7220:	d7 e1 77 dc 	l.sw -36(r1),r14
    7224:	d7 e1 97 e0 	l.sw -32(r1),r18
    7228:	d7 e1 a7 e4 	l.sw -28(r1),r20
    722c:	d7 e1 b7 e8 	l.sw -24(r1),r22
    7230:	d7 e1 c7 ec 	l.sw -20(r1),r24
    7234:	d7 e1 d7 f0 	l.sw -16(r1),r26
    7238:	d7 e1 e7 f4 	l.sw -12(r1),r28
    723c:	d7 e1 f7 f8 	l.sw -8(r1),r30
    7240:	bc 26 00 00 	l.sfnei r6,0
    7244:	0c 00 00 28 	l.bnf 72e4 <__sfvwrite_r+0xd4>
    7248:	9c 21 ff cc 	l.addi r1,r1,-52
    724c:	94 c4 00 0c 	l.lhz r6,12(r4)
    7250:	ab c3 00 00 	l.ori r30,r3,0x0
    7254:	a4 66 00 08 	l.andi r3,r6,0x8
    7258:	a8 44 00 00 	l.ori r2,r4,0x0
    725c:	bc 03 00 00 	l.sfeqi r3,0
    7260:	10 00 00 2f 	l.bf 731c <__sfvwrite_r+0x10c>
    7264:	aa 85 00 00 	l.ori r20,r5,0x0
    7268:	84 64 00 10 	l.lwz r3,16(r4)
    726c:	bc 23 00 00 	l.sfnei r3,0
    7270:	0c 00 00 2b 	l.bnf 731c <__sfvwrite_r+0x10c>
    7274:	a6 46 00 02 	l.andi r18,r6,0x2
    7278:	a6 52 ff ff 	l.andi r18,r18,0xffff
    727c:	bc 12 00 00 	l.sfeqi r18,0
    7280:	10 00 00 33 	l.bf 734c <__sfvwrite_r+0x13c>
    7284:	85 d4 00 00 	l.lwz r14,0(r20)
    7288:	9e c0 00 00 	l.addi r22,r0,0
    728c:	aa 56 00 00 	l.ori r18,r22,0x0
    7290:	bc 12 00 00 	l.sfeqi r18,0
    7294:	a8 b6 00 00 	l.ori r5,r22,0x0
    7298:	a8 7e 00 00 	l.ori r3,r30,0x0
    729c:	10 00 00 72 	l.bf 7464 <__sfvwrite_r+0x254>
    72a0:	a8 d2 00 00 	l.ori r6,r18,0x0
    72a4:	bc b2 04 00 	l.sfleui r18,1024
    72a8:	10 00 00 03 	l.bf 72b4 <__sfvwrite_r+0xa4>
    72ac:	84 82 00 1c 	l.lwz r4,28(r2)
    72b0:	9c c0 04 00 	l.addi r6,r0,1024
    72b4:	85 62 00 24 	l.lwz r11,36(r2)
    72b8:	48 00 58 00 	l.jalr r11
    72bc:	15 00 00 00 	l.nop 0x0
    72c0:	bd ab 00 00 	l.sflesi r11,0
    72c4:	10 00 00 7f 	l.bf 74c0 <__sfvwrite_r+0x2b0>
    72c8:	e2 d6 58 00 	l.add r22,r22,r11
    72cc:	84 74 00 08 	l.lwz r3,8(r20)
    72d0:	e2 52 58 02 	l.sub r18,r18,r11
    72d4:	e1 63 58 02 	l.sub r11,r3,r11
    72d8:	bc 2b 00 00 	l.sfnei r11,0
    72dc:	13 ff ff ed 	l.bf 7290 <__sfvwrite_r+0x80>
    72e0:	d4 14 58 08 	l.sw 8(r20),r11
    72e4:	9d 60 00 00 	l.addi r11,r0,0
    72e8:	9c 21 00 34 	l.addi r1,r1,52
    72ec:	85 21 ff fc 	l.lwz r9,-4(r1)
    72f0:	84 21 ff d4 	l.lwz r1,-44(r1)
    72f4:	84 41 ff d8 	l.lwz r2,-40(r1)
    72f8:	85 c1 ff dc 	l.lwz r14,-36(r1)
    72fc:	86 41 ff e0 	l.lwz r18,-32(r1)
    7300:	86 81 ff e4 	l.lwz r20,-28(r1)
    7304:	86 c1 ff e8 	l.lwz r22,-24(r1)
    7308:	87 01 ff ec 	l.lwz r24,-20(r1)
    730c:	87 41 ff f0 	l.lwz r26,-16(r1)
    7310:	87 81 ff f4 	l.lwz r28,-12(r1)
    7314:	44 00 48 00 	l.jr r9
    7318:	87 c1 ff f8 	l.lwz r30,-8(r1)
    731c:	a8 7e 00 00 	l.ori r3,r30,0x0
    7320:	07 ff fa f0 	l.jal 5ee0 <__swsetup_r>
    7324:	a8 82 00 00 	l.ori r4,r2,0x0
    7328:	bc 2b 00 00 	l.sfnei r11,0
    732c:	10 00 01 1a 	l.bf 7794 <__sfvwrite_r+0x584>
    7330:	15 00 00 00 	l.nop 0x0
    7334:	94 c2 00 0c 	l.lhz r6,12(r2)
    7338:	a6 46 00 02 	l.andi r18,r6,0x2
    733c:	a6 52 ff ff 	l.andi r18,r18,0xffff
    7340:	bc 12 00 00 	l.sfeqi r18,0
    7344:	0f ff ff d1 	l.bnf 7288 <__sfvwrite_r+0x78>
    7348:	85 d4 00 00 	l.lwz r14,0(r20)
    734c:	a7 06 00 01 	l.andi r24,r6,0x1
    7350:	bc 18 00 00 	l.sfeqi r24,0
    7354:	10 00 00 60 	l.bf 74d4 <__sfvwrite_r+0x2c4>
    7358:	ab 92 00 00 	l.ori r28,r18,0x0
    735c:	d4 01 90 00 	l.sw 0(r1),r18
    7360:	aa d2 00 00 	l.ori r22,r18,0x0
    7364:	bc 16 00 00 	l.sfeqi r22,0
    7368:	10 00 00 3a 	l.bf 7450 <__sfvwrite_r+0x240>
    736c:	9c 60 00 00 	l.addi r3,r0,0
    7370:	84 81 00 00 	l.lwz r4,0(r1)
    7374:	bc 24 00 00 	l.sfnei r4,0
    7378:	0c 00 00 b0 	l.bnf 7638 <__sfvwrite_r+0x428>
    737c:	a8 7c 00 00 	l.ori r3,r28,0x0
    7380:	e4 b2 b0 00 	l.sfleu r18,r22
    7384:	10 00 00 03 	l.bf 7390 <__sfvwrite_r+0x180>
    7388:	ab 12 00 00 	l.ori r24,r18,0x0
    738c:	ab 16 00 00 	l.ori r24,r22,0x0
    7390:	84 c2 00 14 	l.lwz r6,20(r2)
    7394:	84 62 00 08 	l.lwz r3,8(r2)
    7398:	ab 58 00 00 	l.ori r26,r24,0x0
    739c:	e0 66 18 00 	l.add r3,r6,r3
    73a0:	d4 01 18 04 	l.sw 4(r1),r3
    73a4:	84 62 00 00 	l.lwz r3,0(r2)
    73a8:	84 81 00 04 	l.lwz r4,4(r1)
    73ac:	e5 58 20 00 	l.sfgts r24,r4
    73b0:	10 00 00 03 	l.bf 73bc <__sfvwrite_r+0x1ac>
    73b4:	9c 80 00 01 	l.addi r4,r0,1
    73b8:	9c 80 00 00 	l.addi r4,r0,0
    73bc:	a4 84 00 ff 	l.andi r4,r4,0xff
    73c0:	bc 04 00 00 	l.sfeqi r4,0
    73c4:	10 00 00 0b 	l.bf 73f0 <__sfvwrite_r+0x1e0>
    73c8:	e5 98 30 00 	l.sflts r24,r6
    73cc:	84 a2 00 10 	l.lwz r5,16(r2)
    73d0:	e4 43 28 00 	l.sfgtu r3,r5
    73d4:	10 00 00 03 	l.bf 73e0 <__sfvwrite_r+0x1d0>
    73d8:	9c 80 00 01 	l.addi r4,r0,1
    73dc:	9c 80 00 00 	l.addi r4,r0,0
    73e0:	a4 84 00 ff 	l.andi r4,r4,0xff
    73e4:	bc 04 00 00 	l.sfeqi r4,0
    73e8:	0c 00 00 ca 	l.bnf 7710 <__sfvwrite_r+0x500>
    73ec:	e5 98 30 00 	l.sflts r24,r6
    73f0:	10 00 00 6f 	l.bf 75ac <__sfvwrite_r+0x39c>
    73f4:	a8 9c 00 00 	l.ori r4,r28,0x0
    73f8:	85 62 00 24 	l.lwz r11,36(r2)
    73fc:	a8 7e 00 00 	l.ori r3,r30,0x0
    7400:	84 82 00 1c 	l.lwz r4,28(r2)
    7404:	48 00 58 00 	l.jalr r11
    7408:	a8 bc 00 00 	l.ori r5,r28,0x0
    740c:	bd 4b 00 00 	l.sfgtsi r11,0
    7410:	0c 00 00 2c 	l.bnf 74c0 <__sfvwrite_r+0x2b0>
    7414:	ab 4b 00 00 	l.ori r26,r11,0x0
    7418:	e2 52 d0 02 	l.sub r18,r18,r26
    741c:	bc 32 00 00 	l.sfnei r18,0
    7420:	0c 00 00 6f 	l.bnf 75dc <__sfvwrite_r+0x3cc>
    7424:	a8 7e 00 00 	l.ori r3,r30,0x0
    7428:	84 74 00 08 	l.lwz r3,8(r20)
    742c:	e3 9c d0 00 	l.add r28,r28,r26
    7430:	e0 63 d0 02 	l.sub r3,r3,r26
    7434:	e2 d6 d0 02 	l.sub r22,r22,r26
    7438:	bc 23 00 00 	l.sfnei r3,0
    743c:	0f ff ff aa 	l.bnf 72e4 <__sfvwrite_r+0xd4>
    7440:	d4 14 18 08 	l.sw 8(r20),r3
    7444:	bc 16 00 00 	l.sfeqi r22,0
    7448:	0f ff ff ca 	l.bnf 7370 <__sfvwrite_r+0x160>
    744c:	9c 60 00 00 	l.addi r3,r0,0
    7450:	87 8e 00 00 	l.lwz r28,0(r14)
    7454:	86 ce 00 04 	l.lwz r22,4(r14)
    7458:	d4 01 18 00 	l.sw 0(r1),r3
    745c:	03 ff ff c2 	l.j 7364 <__sfvwrite_r+0x154>
    7460:	9d ce 00 08 	l.addi r14,r14,8
    7464:	86 ce 00 00 	l.lwz r22,0(r14)
    7468:	86 4e 00 04 	l.lwz r18,4(r14)
    746c:	03 ff ff 89 	l.j 7290 <__sfvwrite_r+0x80>
    7470:	9d ce 00 08 	l.addi r14,r14,8
    7474:	84 62 00 00 	l.lwz r3,0(r2)
    7478:	84 82 00 10 	l.lwz r4,16(r2)
    747c:	e4 a3 20 00 	l.sfleu r3,r4
    7480:	10 00 00 04 	l.bf 7490 <__sfvwrite_r+0x280>
    7484:	e4 b2 b0 00 	l.sfleu r18,r22
    7488:	0c 00 00 3c 	l.bnf 7578 <__sfvwrite_r+0x368>
    748c:	a8 98 00 00 	l.ori r4,r24,0x0
    7490:	84 c2 00 14 	l.lwz r6,20(r2)
    7494:	e4 92 30 00 	l.sfltu r18,r6
    7498:	10 00 00 5d 	l.bf 760c <__sfvwrite_r+0x3fc>
    749c:	a8 98 00 00 	l.ori r4,r24,0x0
    74a0:	85 62 00 24 	l.lwz r11,36(r2)
    74a4:	a8 7e 00 00 	l.ori r3,r30,0x0
    74a8:	84 82 00 1c 	l.lwz r4,28(r2)
    74ac:	48 00 58 00 	l.jalr r11
    74b0:	a8 b8 00 00 	l.ori r5,r24,0x0
    74b4:	bd ab 00 00 	l.sflesi r11,0
    74b8:	0c 00 00 3b 	l.bnf 75a4 <__sfvwrite_r+0x394>
    74bc:	aa cb 00 00 	l.ori r22,r11,0x0
    74c0:	98 62 00 0c 	l.lhs r3,12(r2)
    74c4:	a8 63 00 40 	l.ori r3,r3,0x40
    74c8:	9d 60 ff ff 	l.addi r11,r0,-1
    74cc:	03 ff ff 87 	l.j 72e8 <__sfvwrite_r+0xd8>
    74d0:	dc 02 18 0c 	l.sh 12(r2),r3
    74d4:	aa 58 00 00 	l.ori r18,r24,0x0
    74d8:	bc 12 00 00 	l.sfeqi r18,0
    74dc:	10 00 00 23 	l.bf 7568 <__sfvwrite_r+0x358>
    74e0:	15 00 00 00 	l.nop 0x0
    74e4:	a4 66 02 00 	l.andi r3,r6,0x200
    74e8:	bc 03 00 00 	l.sfeqi r3,0
    74ec:	13 ff ff e2 	l.bf 7474 <__sfvwrite_r+0x264>
    74f0:	86 c2 00 08 	l.lwz r22,8(r2)
    74f4:	e4 92 b0 00 	l.sfltu r18,r22
    74f8:	10 00 00 40 	l.bf 75f8 <__sfvwrite_r+0x3e8>
    74fc:	ab 56 00 00 	l.ori r26,r22,0x0
    7500:	a4 66 04 80 	l.andi r3,r6,0x480
    7504:	bc 23 00 00 	l.sfnei r3,0
    7508:	10 00 00 56 	l.bf 7660 <__sfvwrite_r+0x450>
    750c:	ab 96 00 00 	l.ori r28,r22,0x0
    7510:	84 62 00 00 	l.lwz r3,0(r2)
    7514:	aa d2 00 00 	l.ori r22,r18,0x0
    7518:	a8 98 00 00 	l.ori r4,r24,0x0
    751c:	04 00 04 f7 	l.jal 88f8 <memmove>
    7520:	a8 ba 00 00 	l.ori r5,r26,0x0
    7524:	84 82 00 00 	l.lwz r4,0(r2)
    7528:	84 62 00 08 	l.lwz r3,8(r2)
    752c:	e3 44 d0 00 	l.add r26,r4,r26
    7530:	e0 63 e0 02 	l.sub r3,r3,r28
    7534:	d4 02 d0 00 	l.sw 0(r2),r26
    7538:	d4 02 18 08 	l.sw 8(r2),r3
    753c:	a8 92 00 00 	l.ori r4,r18,0x0
    7540:	84 74 00 08 	l.lwz r3,8(r20)
    7544:	e3 18 20 00 	l.add r24,r24,r4
    7548:	e1 63 b0 02 	l.sub r11,r3,r22
    754c:	e2 52 20 02 	l.sub r18,r18,r4
    7550:	bc 0b 00 00 	l.sfeqi r11,0
    7554:	13 ff ff 64 	l.bf 72e4 <__sfvwrite_r+0xd4>
    7558:	d4 14 58 08 	l.sw 8(r20),r11
    755c:	bc 12 00 00 	l.sfeqi r18,0
    7560:	0f ff ff e1 	l.bnf 74e4 <__sfvwrite_r+0x2d4>
    7564:	94 c2 00 0c 	l.lhz r6,12(r2)
    7568:	87 0e 00 00 	l.lwz r24,0(r14)
    756c:	86 4e 00 04 	l.lwz r18,4(r14)
    7570:	03 ff ff da 	l.j 74d8 <__sfvwrite_r+0x2c8>
    7574:	9d ce 00 08 	l.addi r14,r14,8
    7578:	04 00 04 e0 	l.jal 88f8 <memmove>
    757c:	a8 b6 00 00 	l.ori r5,r22,0x0
    7580:	84 a2 00 00 	l.lwz r5,0(r2)
    7584:	a8 7e 00 00 	l.ori r3,r30,0x0
    7588:	e0 a5 b0 00 	l.add r5,r5,r22
    758c:	a8 82 00 00 	l.ori r4,r2,0x0
    7590:	07 ff fc 03 	l.jal 659c <_fflush_r>
    7594:	d4 02 28 00 	l.sw 0(r2),r5
    7598:	bc 0b 00 00 	l.sfeqi r11,0
    759c:	0f ff ff c9 	l.bnf 74c0 <__sfvwrite_r+0x2b0>
    75a0:	15 00 00 00 	l.nop 0x0
    75a4:	03 ff ff e7 	l.j 7540 <__sfvwrite_r+0x330>
    75a8:	a8 96 00 00 	l.ori r4,r22,0x0
    75ac:	a8 b8 00 00 	l.ori r5,r24,0x0
    75b0:	04 00 04 d2 	l.jal 88f8 <memmove>
    75b4:	e2 52 d0 02 	l.sub r18,r18,r26
    75b8:	84 62 00 08 	l.lwz r3,8(r2)
    75bc:	84 82 00 00 	l.lwz r4,0(r2)
    75c0:	e0 63 c0 02 	l.sub r3,r3,r24
    75c4:	e3 04 c0 00 	l.add r24,r4,r24
    75c8:	d4 02 18 08 	l.sw 8(r2),r3
    75cc:	bc 32 00 00 	l.sfnei r18,0
    75d0:	13 ff ff 96 	l.bf 7428 <__sfvwrite_r+0x218>
    75d4:	d4 02 c0 00 	l.sw 0(r2),r24
    75d8:	a8 7e 00 00 	l.ori r3,r30,0x0
    75dc:	07 ff fb f0 	l.jal 659c <_fflush_r>
    75e0:	a8 82 00 00 	l.ori r4,r2,0x0
    75e4:	bc 0b 00 00 	l.sfeqi r11,0
    75e8:	0f ff ff b6 	l.bnf 74c0 <__sfvwrite_r+0x2b0>
    75ec:	15 00 00 00 	l.nop 0x0
    75f0:	03 ff ff 8e 	l.j 7428 <__sfvwrite_r+0x218>
    75f4:	d4 01 90 00 	l.sw 0(r1),r18
    75f8:	ab 92 00 00 	l.ori r28,r18,0x0
    75fc:	84 62 00 00 	l.lwz r3,0(r2)
    7600:	aa d2 00 00 	l.ori r22,r18,0x0
    7604:	03 ff ff c5 	l.j 7518 <__sfvwrite_r+0x308>
    7608:	ab 52 00 00 	l.ori r26,r18,0x0
    760c:	a8 b2 00 00 	l.ori r5,r18,0x0
    7610:	04 00 04 ba 	l.jal 88f8 <memmove>
    7614:	aa d2 00 00 	l.ori r22,r18,0x0
    7618:	84 82 00 08 	l.lwz r4,8(r2)
    761c:	84 62 00 00 	l.lwz r3,0(r2)
    7620:	e0 84 90 02 	l.sub r4,r4,r18
    7624:	e0 63 90 00 	l.add r3,r3,r18
    7628:	d4 02 20 08 	l.sw 8(r2),r4
    762c:	d4 02 18 00 	l.sw 0(r2),r3
    7630:	03 ff ff c4 	l.j 7540 <__sfvwrite_r+0x330>
    7634:	a8 92 00 00 	l.ori r4,r18,0x0
    7638:	9c 80 00 0a 	l.addi r4,r0,10
    763c:	04 00 04 03 	l.jal 8648 <memchr>
    7640:	a8 b6 00 00 	l.ori r5,r22,0x0
    7644:	bc 0b 00 00 	l.sfeqi r11,0
    7648:	10 00 00 4f 	l.bf 7784 <__sfvwrite_r+0x574>
    764c:	9d 6b 00 01 	l.addi r11,r11,1
    7650:	9c 60 00 01 	l.addi r3,r0,1
    7654:	e2 4b e0 02 	l.sub r18,r11,r28
    7658:	03 ff ff 4a 	l.j 7380 <__sfvwrite_r+0x170>
    765c:	d4 01 18 00 	l.sw 0(r1),r3
    7660:	84 62 00 14 	l.lwz r3,20(r2)
    7664:	84 82 00 10 	l.lwz r4,16(r2)
    7668:	e2 c3 18 00 	l.add r22,r3,r3
    766c:	87 42 00 00 	l.lwz r26,0(r2)
    7670:	e0 76 18 00 	l.add r3,r22,r3
    7674:	e3 5a 20 02 	l.sub r26,r26,r4
    7678:	ba c3 00 5f 	l.srli r22,r3,0x1f
    767c:	9c fa 00 01 	l.addi r7,r26,1
    7680:	e0 76 18 00 	l.add r3,r22,r3
    7684:	e0 e7 90 00 	l.add r7,r7,r18
    7688:	ba c3 00 81 	l.srai r22,r3,0x1
    768c:	e4 76 38 00 	l.sfgeu r22,r7
    7690:	10 00 00 04 	l.bf 76a0 <__sfvwrite_r+0x490>
    7694:	a8 b6 00 00 	l.ori r5,r22,0x0
    7698:	aa c7 00 00 	l.ori r22,r7,0x0
    769c:	a8 a7 00 00 	l.ori r5,r7,0x0
    76a0:	a4 c6 04 00 	l.andi r6,r6,0x400
    76a4:	bc 06 00 00 	l.sfeqi r6,0
    76a8:	10 00 00 29 	l.bf 774c <__sfvwrite_r+0x53c>
    76ac:	a8 7e 00 00 	l.ori r3,r30,0x0
    76b0:	04 00 01 84 	l.jal 7cc0 <_malloc_r>
    76b4:	a8 85 00 00 	l.ori r4,r5,0x0
    76b8:	bc 2b 00 00 	l.sfnei r11,0
    76bc:	0c 00 00 38 	l.bnf 779c <__sfvwrite_r+0x58c>
    76c0:	ab 8b 00 00 	l.ori r28,r11,0x0
    76c4:	a8 6b 00 00 	l.ori r3,r11,0x0
    76c8:	84 82 00 10 	l.lwz r4,16(r2)
    76cc:	04 00 04 34 	l.jal 879c <memcpy>
    76d0:	a8 ba 00 00 	l.ori r5,r26,0x0
    76d4:	94 62 00 0c 	l.lhz r3,12(r2)
    76d8:	9c 80 fb 7f 	l.addi r4,r0,-1153
    76dc:	e0 63 20 03 	l.and r3,r3,r4
    76e0:	a8 63 00 80 	l.ori r3,r3,0x80
    76e4:	dc 02 18 0c 	l.sh 12(r2),r3
    76e8:	e0 7c d0 00 	l.add r3,r28,r26
    76ec:	e3 56 d0 02 	l.sub r26,r22,r26
    76f0:	d4 02 e0 10 	l.sw 16(r2),r28
    76f4:	d4 02 b0 14 	l.sw 20(r2),r22
    76f8:	d4 02 d0 08 	l.sw 8(r2),r26
    76fc:	d4 02 18 00 	l.sw 0(r2),r3
    7700:	ab 92 00 00 	l.ori r28,r18,0x0
    7704:	aa d2 00 00 	l.ori r22,r18,0x0
    7708:	03 ff ff 84 	l.j 7518 <__sfvwrite_r+0x308>
    770c:	ab 52 00 00 	l.ori r26,r18,0x0
    7710:	a8 9c 00 00 	l.ori r4,r28,0x0
    7714:	04 00 04 79 	l.jal 88f8 <memmove>
    7718:	84 a1 00 04 	l.lwz r5,4(r1)
    771c:	84 a2 00 00 	l.lwz r5,0(r2)
    7720:	84 81 00 04 	l.lwz r4,4(r1)
    7724:	a8 7e 00 00 	l.ori r3,r30,0x0
    7728:	e0 a5 20 00 	l.add r5,r5,r4
    772c:	a8 82 00 00 	l.ori r4,r2,0x0
    7730:	07 ff fb 9b 	l.jal 659c <_fflush_r>
    7734:	d4 02 28 00 	l.sw 0(r2),r5
    7738:	bc 0b 00 00 	l.sfeqi r11,0
    773c:	0f ff ff 61 	l.bnf 74c0 <__sfvwrite_r+0x2b0>
    7740:	87 41 00 04 	l.lwz r26,4(r1)
    7744:	03 ff ff 36 	l.j 741c <__sfvwrite_r+0x20c>
    7748:	e2 52 d0 02 	l.sub r18,r18,r26
    774c:	04 00 05 72 	l.jal 8d14 <_realloc_r>
    7750:	15 00 00 00 	l.nop 0x0
    7754:	bc 2b 00 00 	l.sfnei r11,0
    7758:	13 ff ff e4 	l.bf 76e8 <__sfvwrite_r+0x4d8>
    775c:	ab 8b 00 00 	l.ori r28,r11,0x0
    7760:	a8 7e 00 00 	l.ori r3,r30,0x0
    7764:	07 ff fd db 	l.jal 6ed0 <_free_r>
    7768:	84 82 00 10 	l.lwz r4,16(r2)
    776c:	98 62 00 0c 	l.lhs r3,12(r2)
    7770:	9c 80 ff 7f 	l.addi r4,r0,-129
    7774:	e0 63 20 03 	l.and r3,r3,r4
    7778:	9c 80 00 0c 	l.addi r4,r0,12
    777c:	03 ff ff 52 	l.j 74c4 <__sfvwrite_r+0x2b4>
    7780:	d4 1e 20 00 	l.sw 0(r30),r4
    7784:	9c 80 00 01 	l.addi r4,r0,1
    7788:	9e 56 00 01 	l.addi r18,r22,1
    778c:	03 ff fe fd 	l.j 7380 <__sfvwrite_r+0x170>
    7790:	d4 01 20 00 	l.sw 0(r1),r4
    7794:	03 ff fe d5 	l.j 72e8 <__sfvwrite_r+0xd8>
    7798:	9d 60 ff ff 	l.addi r11,r0,-1
    779c:	9c 80 00 0c 	l.addi r4,r0,12
    77a0:	98 62 00 0c 	l.lhs r3,12(r2)
    77a4:	03 ff ff 48 	l.j 74c4 <__sfvwrite_r+0x2b4>
    77a8:	d4 1e 20 00 	l.sw 0(r30),r4

000077ac <_fwalk>:
    77ac:	d7 e1 b7 f4 	l.sw -12(r1),r22
    77b0:	9e c3 02 e0 	l.addi r22,r3,736
    77b4:	d7 e1 4f fc 	l.sw -4(r1),r9
    77b8:	d7 e1 0f e0 	l.sw -32(r1),r1
    77bc:	d7 e1 17 e4 	l.sw -28(r1),r2
    77c0:	d7 e1 77 e8 	l.sw -24(r1),r14
    77c4:	d7 e1 97 ec 	l.sw -20(r1),r18
    77c8:	d7 e1 a7 f0 	l.sw -16(r1),r20
    77cc:	d7 e1 c7 f8 	l.sw -8(r1),r24
    77d0:	bc 16 00 00 	l.sfeqi r22,0
    77d4:	10 00 00 2a 	l.bf 787c <_fwalk+0xd0>
    77d8:	9c 21 ff e0 	l.addi r1,r1,-32
    77dc:	ab 04 00 00 	l.ori r24,r4,0x0
    77e0:	9e 80 00 00 	l.addi r20,r0,0
    77e4:	85 d6 00 04 	l.lwz r14,4(r22)
    77e8:	9d ce ff ff 	l.addi r14,r14,-1
    77ec:	bd 8e 00 00 	l.sfltsi r14,0
    77f0:	10 00 00 14 	l.bf 7840 <_fwalk+0x94>
    77f4:	86 56 00 08 	l.lwz r18,8(r22)
    77f8:	9c 52 00 0c 	l.addi r2,r18,12
    77fc:	9e 52 00 0e 	l.addi r18,r18,14
    7800:	94 a2 00 00 	l.lhz r5,0(r2)
    7804:	bc a5 00 01 	l.sfleui r5,1
    7808:	9d ce ff ff 	l.addi r14,r14,-1
    780c:	10 00 00 09 	l.bf 7830 <_fwalk+0x84>
    7810:	9c 62 ff f4 	l.addi r3,r2,-12
    7814:	98 92 00 00 	l.lhs r4,0(r18)
    7818:	bc 04 ff ff 	l.sfeqi r4,-1
    781c:	10 00 00 06 	l.bf 7834 <_fwalk+0x88>
    7820:	bc 2e ff ff 	l.sfnei r14,-1
    7824:	48 00 c0 00 	l.jalr r24
    7828:	15 00 00 00 	l.nop 0x0
    782c:	e2 94 58 04 	l.or r20,r20,r11
    7830:	bc 2e ff ff 	l.sfnei r14,-1
    7834:	9c 42 00 68 	l.addi r2,r2,104
    7838:	13 ff ff f2 	l.bf 7800 <_fwalk+0x54>
    783c:	9e 52 00 68 	l.addi r18,r18,104
    7840:	86 d6 00 00 	l.lwz r22,0(r22)
    7844:	bc 36 00 00 	l.sfnei r22,0
    7848:	13 ff ff e7 	l.bf 77e4 <_fwalk+0x38>
    784c:	15 00 00 00 	l.nop 0x0
    7850:	9c 21 00 20 	l.addi r1,r1,32
    7854:	a9 74 00 00 	l.ori r11,r20,0x0
    7858:	85 21 ff fc 	l.lwz r9,-4(r1)
    785c:	84 21 ff e0 	l.lwz r1,-32(r1)
    7860:	84 41 ff e4 	l.lwz r2,-28(r1)
    7864:	85 c1 ff e8 	l.lwz r14,-24(r1)
    7868:	86 41 ff ec 	l.lwz r18,-20(r1)
    786c:	86 81 ff f0 	l.lwz r20,-16(r1)
    7870:	86 c1 ff f4 	l.lwz r22,-12(r1)
    7874:	44 00 48 00 	l.jr r9
    7878:	87 01 ff f8 	l.lwz r24,-8(r1)
    787c:	03 ff ff f5 	l.j 7850 <_fwalk+0xa4>
    7880:	aa 96 00 00 	l.ori r20,r22,0x0

00007884 <_fwalk_reent>:
    7884:	d7 e1 97 ec 	l.sw -20(r1),r18
    7888:	9e 43 02 e0 	l.addi r18,r3,736
    788c:	d7 e1 4f fc 	l.sw -4(r1),r9
    7890:	d7 e1 0f e0 	l.sw -32(r1),r1
    7894:	d7 e1 17 e4 	l.sw -28(r1),r2
    7898:	d7 e1 77 e8 	l.sw -24(r1),r14
    789c:	d7 e1 a7 f0 	l.sw -16(r1),r20
    78a0:	d7 e1 b7 f4 	l.sw -12(r1),r22
    78a4:	d7 e1 c7 f8 	l.sw -8(r1),r24
    78a8:	bc 12 00 00 	l.sfeqi r18,0
    78ac:	10 00 00 29 	l.bf 7950 <_fwalk_reent+0xcc>
    78b0:	9c 21 ff e0 	l.addi r1,r1,-32
    78b4:	ab 04 00 00 	l.ori r24,r4,0x0
    78b8:	aa 83 00 00 	l.ori r20,r3,0x0
    78bc:	9e c0 00 00 	l.addi r22,r0,0
    78c0:	85 d2 00 04 	l.lwz r14,4(r18)
    78c4:	9d ce ff ff 	l.addi r14,r14,-1
    78c8:	bd 8e 00 00 	l.sfltsi r14,0
    78cc:	10 00 00 12 	l.bf 7914 <_fwalk_reent+0x90>
    78d0:	84 52 00 08 	l.lwz r2,8(r18)
    78d4:	9c 42 00 0c 	l.addi r2,r2,12
    78d8:	94 a2 00 00 	l.lhz r5,0(r2)
    78dc:	bc a5 00 01 	l.sfleui r5,1
    78e0:	9d ce ff ff 	l.addi r14,r14,-1
    78e4:	10 00 00 09 	l.bf 7908 <_fwalk_reent+0x84>
    78e8:	9c 82 ff f4 	l.addi r4,r2,-12
    78ec:	98 a2 00 02 	l.lhs r5,2(r2)
    78f0:	bc 05 ff ff 	l.sfeqi r5,-1
    78f4:	10 00 00 05 	l.bf 7908 <_fwalk_reent+0x84>
    78f8:	a8 74 00 00 	l.ori r3,r20,0x0
    78fc:	48 00 c0 00 	l.jalr r24
    7900:	15 00 00 00 	l.nop 0x0
    7904:	e2 d6 58 04 	l.or r22,r22,r11
    7908:	bc 2e ff ff 	l.sfnei r14,-1
    790c:	13 ff ff f3 	l.bf 78d8 <_fwalk_reent+0x54>
    7910:	9c 42 00 68 	l.addi r2,r2,104
    7914:	86 52 00 00 	l.lwz r18,0(r18)
    7918:	bc 32 00 00 	l.sfnei r18,0
    791c:	13 ff ff e9 	l.bf 78c0 <_fwalk_reent+0x3c>
    7920:	15 00 00 00 	l.nop 0x0
    7924:	9c 21 00 20 	l.addi r1,r1,32
    7928:	a9 76 00 00 	l.ori r11,r22,0x0
    792c:	85 21 ff fc 	l.lwz r9,-4(r1)
    7930:	84 21 ff e0 	l.lwz r1,-32(r1)
    7934:	84 41 ff e4 	l.lwz r2,-28(r1)
    7938:	85 c1 ff e8 	l.lwz r14,-24(r1)
    793c:	86 41 ff ec 	l.lwz r18,-20(r1)
    7940:	86 81 ff f0 	l.lwz r20,-16(r1)
    7944:	86 c1 ff f4 	l.lwz r22,-12(r1)
    7948:	44 00 48 00 	l.jr r9
    794c:	87 01 ff f8 	l.lwz r24,-8(r1)
    7950:	03 ff ff f5 	l.j 7924 <_fwalk_reent+0xa0>
    7954:	aa d2 00 00 	l.ori r22,r18,0x0

00007958 <_setlocale_r>:
    7958:	d7 e1 4f fc 	l.sw -4(r1),r9
    795c:	d7 e1 0f f4 	l.sw -12(r1),r1
    7960:	d7 e1 17 f8 	l.sw -8(r1),r2
    7964:	bc 25 00 00 	l.sfnei r5,0
    7968:	0c 00 00 0a 	l.bnf 7990 <_setlocale_r+0x38>
    796c:	9c 21 ff f4 	l.addi r1,r1,-12
    7970:	18 80 00 00 	l.movhi r4,0x0
    7974:	a8 65 00 00 	l.ori r3,r5,0x0
    7978:	a8 84 a7 68 	l.ori r4,r4,0xa768
    797c:	04 00 06 bb 	l.jal 9468 <strcmp>
    7980:	a8 45 00 00 	l.ori r2,r5,0x0
    7984:	bc 0b 00 00 	l.sfeqi r11,0
    7988:	0c 00 00 09 	l.bnf 79ac <_setlocale_r+0x54>
    798c:	18 80 00 00 	l.movhi r4,0x0
    7990:	19 60 00 00 	l.movhi r11,0x0
    7994:	a9 6b a5 b8 	l.ori r11,r11,0xa5b8
    7998:	9c 21 00 0c 	l.addi r1,r1,12
    799c:	85 21 ff fc 	l.lwz r9,-4(r1)
    79a0:	84 21 ff f4 	l.lwz r1,-12(r1)
    79a4:	44 00 48 00 	l.jr r9
    79a8:	84 41 ff f8 	l.lwz r2,-8(r1)
    79ac:	a8 62 00 00 	l.ori r3,r2,0x0
    79b0:	04 00 06 ae 	l.jal 9468 <strcmp>
    79b4:	a8 84 a5 b8 	l.ori r4,r4,0xa5b8
    79b8:	bc 0b 00 00 	l.sfeqi r11,0
    79bc:	13 ff ff f6 	l.bf 7994 <_setlocale_r+0x3c>
    79c0:	19 60 00 00 	l.movhi r11,0x0
    79c4:	18 80 00 00 	l.movhi r4,0x0
    79c8:	a8 62 00 00 	l.ori r3,r2,0x0
    79cc:	04 00 06 a7 	l.jal 9468 <strcmp>
    79d0:	a8 84 a5 e2 	l.ori r4,r4,0xa5e2
    79d4:	bc 2b 00 00 	l.sfnei r11,0
    79d8:	0f ff ff ee 	l.bnf 7990 <_setlocale_r+0x38>
    79dc:	9d 60 00 00 	l.addi r11,r0,0
    79e0:	03 ff ff ef 	l.j 799c <_setlocale_r+0x44>
    79e4:	9c 21 00 0c 	l.addi r1,r1,12

000079e8 <__locale_charset>:
    79e8:	d7 e1 0f fc 	l.sw -4(r1),r1
    79ec:	9c 21 ff fc 	l.addi r1,r1,-4
    79f0:	19 60 00 00 	l.movhi r11,0x0
    79f4:	9c 21 00 04 	l.addi r1,r1,4
    79f8:	a9 6b b1 8c 	l.ori r11,r11,0xb18c
    79fc:	44 00 48 00 	l.jr r9
    7a00:	84 21 ff fc 	l.lwz r1,-4(r1)

00007a04 <__locale_mb_cur_max>:
    7a04:	18 60 00 00 	l.movhi r3,0x0
    7a08:	d7 e1 0f fc 	l.sw -4(r1),r1
    7a0c:	a8 63 b1 e4 	l.ori r3,r3,0xb1e4
    7a10:	9c 21 ff fc 	l.addi r1,r1,-4
    7a14:	85 63 00 00 	l.lwz r11,0(r3)
    7a18:	9c 21 00 04 	l.addi r1,r1,4
    7a1c:	44 00 48 00 	l.jr r9
    7a20:	84 21 ff fc 	l.lwz r1,-4(r1)

00007a24 <__locale_msgcharset>:
    7a24:	d7 e1 0f fc 	l.sw -4(r1),r1
    7a28:	9c 21 ff fc 	l.addi r1,r1,-4
    7a2c:	19 60 00 00 	l.movhi r11,0x0
    7a30:	9c 21 00 04 	l.addi r1,r1,4
    7a34:	a9 6b b1 6c 	l.ori r11,r11,0xb16c
    7a38:	44 00 48 00 	l.jr r9
    7a3c:	84 21 ff fc 	l.lwz r1,-4(r1)

00007a40 <__locale_cjk_lang>:
    7a40:	d7 e1 0f fc 	l.sw -4(r1),r1
    7a44:	9c 21 ff fc 	l.addi r1,r1,-4
    7a48:	9d 60 00 00 	l.addi r11,r0,0
    7a4c:	9c 21 00 04 	l.addi r1,r1,4
    7a50:	44 00 48 00 	l.jr r9
    7a54:	84 21 ff fc 	l.lwz r1,-4(r1)

00007a58 <_localeconv_r>:
    7a58:	d7 e1 0f fc 	l.sw -4(r1),r1
    7a5c:	9c 21 ff fc 	l.addi r1,r1,-4
    7a60:	19 60 00 00 	l.movhi r11,0x0
    7a64:	9c 21 00 04 	l.addi r1,r1,4
    7a68:	a9 6b b1 ac 	l.ori r11,r11,0xb1ac
    7a6c:	44 00 48 00 	l.jr r9
    7a70:	84 21 ff fc 	l.lwz r1,-4(r1)

00007a74 <setlocale>:
    7a74:	d7 e1 4f fc 	l.sw -4(r1),r9
    7a78:	d7 e1 17 f4 	l.sw -12(r1),r2
    7a7c:	d7 e1 77 f8 	l.sw -8(r1),r14
    7a80:	d7 e1 0f f0 	l.sw -16(r1),r1
    7a84:	9c 21 ff f0 	l.addi r1,r1,-16
    7a88:	a9 c3 00 00 	l.ori r14,r3,0x0
    7a8c:	07 ff f1 c0 	l.jal 418c <__getreent>
    7a90:	a8 44 00 00 	l.ori r2,r4,0x0
    7a94:	a8 8e 00 00 	l.ori r4,r14,0x0
    7a98:	a8 a2 00 00 	l.ori r5,r2,0x0
    7a9c:	07 ff ff af 	l.jal 7958 <_setlocale_r>
    7aa0:	a8 6b 00 00 	l.ori r3,r11,0x0
    7aa4:	9c 21 00 10 	l.addi r1,r1,16
    7aa8:	85 21 ff fc 	l.lwz r9,-4(r1)
    7aac:	84 21 ff f0 	l.lwz r1,-16(r1)
    7ab0:	84 41 ff f4 	l.lwz r2,-12(r1)
    7ab4:	44 00 48 00 	l.jr r9
    7ab8:	85 c1 ff f8 	l.lwz r14,-8(r1)

00007abc <localeconv>:
    7abc:	d7 e1 4f fc 	l.sw -4(r1),r9
    7ac0:	d7 e1 0f f8 	l.sw -8(r1),r1
    7ac4:	07 ff f1 b2 	l.jal 418c <__getreent>
    7ac8:	9c 21 ff f8 	l.addi r1,r1,-8
    7acc:	9c 21 00 08 	l.addi r1,r1,8
    7ad0:	19 60 00 00 	l.movhi r11,0x0
    7ad4:	85 21 ff fc 	l.lwz r9,-4(r1)
    7ad8:	a9 6b b1 ac 	l.ori r11,r11,0xb1ac
    7adc:	44 00 48 00 	l.jr r9
    7ae0:	84 21 ff f8 	l.lwz r1,-8(r1)

00007ae4 <__smakebuf_r>:
    7ae4:	98 a4 00 0c 	l.lhs r5,12(r4)
    7ae8:	a4 c5 ff ff 	l.andi r6,r5,0xffff
    7aec:	d7 e1 17 ec 	l.sw -20(r1),r2
    7af0:	a4 46 00 02 	l.andi r2,r6,0x2
    7af4:	d7 e1 77 f0 	l.sw -16(r1),r14
    7af8:	d7 e1 4f fc 	l.sw -4(r1),r9
    7afc:	d7 e1 0f e8 	l.sw -24(r1),r1
    7b00:	d7 e1 97 f4 	l.sw -12(r1),r18
    7b04:	d7 e1 a7 f8 	l.sw -8(r1),r20
    7b08:	bc 02 00 00 	l.sfeqi r2,0
    7b0c:	9c 21 ff ac 	l.addi r1,r1,-84
    7b10:	0c 00 00 3b 	l.bnf 7bfc <__smakebuf_r+0x118>
    7b14:	a9 c3 00 00 	l.ori r14,r3,0x0
    7b18:	a8 44 00 00 	l.ori r2,r4,0x0
    7b1c:	98 84 00 0e 	l.lhs r4,14(r4)
    7b20:	bd 84 00 00 	l.sfltsi r4,0
    7b24:	10 00 00 18 	l.bf 7b84 <__smakebuf_r+0xa0>
    7b28:	a4 c6 00 80 	l.andi r6,r6,0x80
    7b2c:	04 00 08 59 	l.jal 9c90 <_fstat_r>
    7b30:	a8 a1 00 00 	l.ori r5,r1,0x0
    7b34:	bd 6b 00 00 	l.sfgesi r11,0
    7b38:	0c 00 00 10 	l.bnf 7b78 <__smakebuf_r+0x94>
    7b3c:	84 81 00 04 	l.lwz r4,4(r1)
    7b40:	a8 a0 80 00 	l.ori r5,r0,0x8000
    7b44:	a4 84 f0 00 	l.andi r4,r4,0xf000
    7b48:	ac 64 20 00 	l.xori r3,r4,8192
    7b4c:	e4 24 28 00 	l.sfne r4,r5
    7b50:	e2 40 18 02 	l.sub r18,r0,r3
    7b54:	e2 52 18 04 	l.or r18,r18,r3
    7b58:	ae 52 ff ff 	l.xori r18,r18,-1
    7b5c:	0c 00 00 37 	l.bnf 7c38 <__smakebuf_r+0x154>
    7b60:	ba 52 00 5f 	l.srli r18,r18,0x1f
    7b64:	94 62 00 0c 	l.lhz r3,12(r2)
    7b68:	a8 63 08 00 	l.ori r3,r3,0x800
    7b6c:	9e 80 04 00 	l.addi r20,r0,1024
    7b70:	00 00 00 0b 	l.j 7b9c <__smakebuf_r+0xb8>
    7b74:	dc 02 18 0c 	l.sh 12(r2),r3
    7b78:	98 a2 00 0c 	l.lhs r5,12(r2)
    7b7c:	a4 c5 ff ff 	l.andi r6,r5,0xffff
    7b80:	a4 c6 00 80 	l.andi r6,r6,0x80
    7b84:	bc 06 00 00 	l.sfeqi r6,0
    7b88:	0c 00 00 2a 	l.bnf 7c30 <__smakebuf_r+0x14c>
    7b8c:	9e 80 04 00 	l.addi r20,r0,1024
    7b90:	a8 a5 08 00 	l.ori r5,r5,0x800
    7b94:	9e 40 00 00 	l.addi r18,r0,0
    7b98:	dc 02 28 0c 	l.sh 12(r2),r5
    7b9c:	a8 6e 00 00 	l.ori r3,r14,0x0
    7ba0:	04 00 00 48 	l.jal 7cc0 <_malloc_r>
    7ba4:	a8 94 00 00 	l.ori r4,r20,0x0
    7ba8:	bc 2b 00 00 	l.sfnei r11,0
    7bac:	0c 00 00 39 	l.bnf 7c90 <__smakebuf_r+0x1ac>
    7bb0:	18 80 00 00 	l.movhi r4,0x0
    7bb4:	94 62 00 0c 	l.lhz r3,12(r2)
    7bb8:	a8 63 00 80 	l.ori r3,r3,0x80
    7bbc:	a8 84 66 b4 	l.ori r4,r4,0x66b4
    7bc0:	bc 12 00 00 	l.sfeqi r18,0
    7bc4:	d4 0e 20 3c 	l.sw 60(r14),r4
    7bc8:	dc 02 18 0c 	l.sh 12(r2),r3
    7bcc:	d4 02 58 00 	l.sw 0(r2),r11
    7bd0:	d4 02 58 10 	l.sw 16(r2),r11
    7bd4:	0c 00 00 25 	l.bnf 7c68 <__smakebuf_r+0x184>
    7bd8:	d4 02 a0 14 	l.sw 20(r2),r20
    7bdc:	9c 21 00 54 	l.addi r1,r1,84
    7be0:	85 21 ff fc 	l.lwz r9,-4(r1)
    7be4:	84 21 ff e8 	l.lwz r1,-24(r1)
    7be8:	84 41 ff ec 	l.lwz r2,-20(r1)
    7bec:	85 c1 ff f0 	l.lwz r14,-16(r1)
    7bf0:	86 41 ff f4 	l.lwz r18,-12(r1)
    7bf4:	44 00 48 00 	l.jr r9
    7bf8:	86 81 ff f8 	l.lwz r20,-8(r1)
    7bfc:	9c 44 00 43 	l.addi r2,r4,67
    7c00:	d4 04 10 00 	l.sw 0(r4),r2
    7c04:	d4 04 10 10 	l.sw 16(r4),r2
    7c08:	9c 40 00 01 	l.addi r2,r0,1
    7c0c:	d4 04 10 14 	l.sw 20(r4),r2
    7c10:	9c 21 00 54 	l.addi r1,r1,84
    7c14:	85 21 ff fc 	l.lwz r9,-4(r1)
    7c18:	84 21 ff e8 	l.lwz r1,-24(r1)
    7c1c:	84 41 ff ec 	l.lwz r2,-20(r1)
    7c20:	85 c1 ff f0 	l.lwz r14,-16(r1)
    7c24:	86 41 ff f4 	l.lwz r18,-12(r1)
    7c28:	44 00 48 00 	l.jr r9
    7c2c:	86 81 ff f8 	l.lwz r20,-8(r1)
    7c30:	03 ff ff d8 	l.j 7b90 <__smakebuf_r+0xac>
    7c34:	9e 80 00 40 	l.addi r20,r0,64
    7c38:	18 80 00 00 	l.movhi r4,0x0
    7c3c:	84 62 00 28 	l.lwz r3,40(r2)
    7c40:	a8 84 93 dc 	l.ori r4,r4,0x93dc
    7c44:	e4 23 20 00 	l.sfne r3,r4
    7c48:	13 ff ff c7 	l.bf 7b64 <__smakebuf_r+0x80>
    7c4c:	15 00 00 00 	l.nop 0x0
    7c50:	94 62 00 0c 	l.lhz r3,12(r2)
    7c54:	9e 80 04 00 	l.addi r20,r0,1024
    7c58:	e0 63 a0 04 	l.or r3,r3,r20
    7c5c:	d4 02 a0 4c 	l.sw 76(r2),r20
    7c60:	03 ff ff cf 	l.j 7b9c <__smakebuf_r+0xb8>
    7c64:	dc 02 18 0c 	l.sh 12(r2),r3
    7c68:	98 82 00 0e 	l.lhs r4,14(r2)
    7c6c:	04 00 08 24 	l.jal 9cfc <_isatty_r>
    7c70:	a8 6e 00 00 	l.ori r3,r14,0x0
    7c74:	bc 0b 00 00 	l.sfeqi r11,0
    7c78:	13 ff ff d9 	l.bf 7bdc <__smakebuf_r+0xf8>
    7c7c:	15 00 00 00 	l.nop 0x0
    7c80:	94 62 00 0c 	l.lhz r3,12(r2)
    7c84:	a8 63 00 01 	l.ori r3,r3,0x1
    7c88:	03 ff ff d5 	l.j 7bdc <__smakebuf_r+0xf8>
    7c8c:	dc 02 18 0c 	l.sh 12(r2),r3
    7c90:	98 62 00 0c 	l.lhs r3,12(r2)
    7c94:	a4 83 02 00 	l.andi r4,r3,0x200
    7c98:	bc 04 00 00 	l.sfeqi r4,0
    7c9c:	0f ff ff d0 	l.bnf 7bdc <__smakebuf_r+0xf8>
    7ca0:	a8 63 00 02 	l.ori r3,r3,0x2
    7ca4:	9c 82 00 43 	l.addi r4,r2,67
    7ca8:	dc 02 18 0c 	l.sh 12(r2),r3
    7cac:	9c 60 00 01 	l.addi r3,r0,1
    7cb0:	d4 02 20 00 	l.sw 0(r2),r4
    7cb4:	d4 02 20 10 	l.sw 16(r2),r4
    7cb8:	03 ff ff c9 	l.j 7bdc <__smakebuf_r+0xf8>
    7cbc:	d4 02 18 14 	l.sw 20(r2),r3

00007cc0 <_malloc_r>:
    7cc0:	d7 e1 77 dc 	l.sw -36(r1),r14
    7cc4:	9d c4 00 0b 	l.addi r14,r4,11
    7cc8:	d7 e1 97 e0 	l.sw -32(r1),r18
    7ccc:	d7 e1 4f fc 	l.sw -4(r1),r9
    7cd0:	d7 e1 0f d4 	l.sw -44(r1),r1
    7cd4:	d7 e1 17 d8 	l.sw -40(r1),r2
    7cd8:	d7 e1 a7 e4 	l.sw -28(r1),r20
    7cdc:	d7 e1 b7 e8 	l.sw -24(r1),r22
    7ce0:	d7 e1 c7 ec 	l.sw -20(r1),r24
    7ce4:	d7 e1 d7 f0 	l.sw -16(r1),r26
    7ce8:	d7 e1 e7 f4 	l.sw -12(r1),r28
    7cec:	d7 e1 f7 f8 	l.sw -8(r1),r30
    7cf0:	bc ae 00 16 	l.sfleui r14,22
    7cf4:	9c 21 ff d0 	l.addi r1,r1,-48
    7cf8:	10 00 00 35 	l.bf 7dcc <_malloc_r+0x10c>
    7cfc:	aa 43 00 00 	l.ori r18,r3,0x0
    7d00:	9c 40 ff f8 	l.addi r2,r0,-8
    7d04:	e1 ce 10 03 	l.and r14,r14,r2
    7d08:	b8 6e 00 5f 	l.srli r3,r14,0x1f
    7d0c:	bc 23 00 00 	l.sfnei r3,0
    7d10:	10 00 00 36 	l.bf 7de8 <_malloc_r+0x128>
    7d14:	e4 44 70 00 	l.sfgtu r4,r14
    7d18:	10 00 00 03 	l.bf 7d24 <_malloc_r+0x64>
    7d1c:	9c 40 00 01 	l.addi r2,r0,1
    7d20:	a8 43 00 00 	l.ori r2,r3,0x0
    7d24:	a4 42 00 ff 	l.andi r2,r2,0xff
    7d28:	bc 02 00 00 	l.sfeqi r2,0
    7d2c:	0c 00 00 30 	l.bnf 7dec <_malloc_r+0x12c>
    7d30:	9c 40 00 0c 	l.addi r2,r0,12
    7d34:	04 00 03 b4 	l.jal 8c04 <__malloc_lock>
    7d38:	a8 72 00 00 	l.ori r3,r18,0x0
    7d3c:	bc 4e 01 f7 	l.sfgtui r14,503
    7d40:	10 00 00 2e 	l.bf 7df8 <_malloc_r+0x138>
    7d44:	18 80 00 00 	l.movhi r4,0x0
    7d48:	a8 84 b1 f0 	l.ori r4,r4,0xb1f0
    7d4c:	e0 6e 20 00 	l.add r3,r14,r4
    7d50:	84 43 00 0c 	l.lwz r2,12(r3)
    7d54:	e4 22 18 00 	l.sfne r2,r3
    7d58:	0c 00 01 5f 	l.bnf 82d4 <_malloc_r+0x614>
    7d5c:	b8 ae 00 43 	l.srli r5,r14,0x3
    7d60:	84 82 00 04 	l.lwz r4,4(r2)
    7d64:	9c a0 ff fc 	l.addi r5,r0,-4
    7d68:	84 62 00 0c 	l.lwz r3,12(r2)
    7d6c:	e0 84 28 03 	l.and r4,r4,r5
    7d70:	84 c2 00 08 	l.lwz r6,8(r2)
    7d74:	e0 82 20 00 	l.add r4,r2,r4
    7d78:	d4 06 18 0c 	l.sw 12(r6),r3
    7d7c:	84 a4 00 04 	l.lwz r5,4(r4)
    7d80:	d4 03 30 08 	l.sw 8(r3),r6
    7d84:	a8 a5 00 01 	l.ori r5,r5,0x1
    7d88:	a8 72 00 00 	l.ori r3,r18,0x0
    7d8c:	04 00 03 c6 	l.jal 8ca4 <__malloc_unlock>
    7d90:	d4 04 28 04 	l.sw 4(r4),r5
    7d94:	9d 62 00 08 	l.addi r11,r2,8
    7d98:	9c 21 00 30 	l.addi r1,r1,48
    7d9c:	85 21 ff fc 	l.lwz r9,-4(r1)
    7da0:	84 21 ff d4 	l.lwz r1,-44(r1)
    7da4:	84 41 ff d8 	l.lwz r2,-40(r1)
    7da8:	85 c1 ff dc 	l.lwz r14,-36(r1)
    7dac:	86 41 ff e0 	l.lwz r18,-32(r1)
    7db0:	86 81 ff e4 	l.lwz r20,-28(r1)
    7db4:	86 c1 ff e8 	l.lwz r22,-24(r1)
    7db8:	87 01 ff ec 	l.lwz r24,-20(r1)
    7dbc:	87 41 ff f0 	l.lwz r26,-16(r1)
    7dc0:	87 81 ff f4 	l.lwz r28,-12(r1)
    7dc4:	44 00 48 00 	l.jr r9
    7dc8:	87 c1 ff f8 	l.lwz r30,-8(r1)
    7dcc:	bc 44 00 10 	l.sfgtui r4,16
    7dd0:	10 00 00 07 	l.bf 7dec <_malloc_r+0x12c>
    7dd4:	9c 40 00 0c 	l.addi r2,r0,12
    7dd8:	04 00 03 8b 	l.jal 8c04 <__malloc_lock>
    7ddc:	9d c0 00 10 	l.addi r14,r0,16
    7de0:	03 ff ff da 	l.j 7d48 <_malloc_r+0x88>
    7de4:	18 80 00 00 	l.movhi r4,0x0
    7de8:	9c 40 00 0c 	l.addi r2,r0,12
    7dec:	9d 60 00 00 	l.addi r11,r0,0
    7df0:	03 ff ff ea 	l.j 7d98 <_malloc_r+0xd8>
    7df4:	d4 12 10 00 	l.sw 0(r18),r2
    7df8:	b8 ae 00 49 	l.srli r5,r14,0x9
    7dfc:	bc 05 00 00 	l.sfeqi r5,0
    7e00:	10 00 00 8a 	l.bf 8028 <_malloc_r+0x368>
    7e04:	bc 45 00 04 	l.sfgtui r5,4
    7e08:	10 00 00 bd 	l.bf 80fc <_malloc_r+0x43c>
    7e0c:	bc 45 00 14 	l.sfgtui r5,20
    7e10:	b8 ae 00 46 	l.srli r5,r14,0x6
    7e14:	9c c5 00 38 	l.addi r6,r5,56
    7e18:	e0 a6 30 00 	l.add r5,r6,r6
    7e1c:	18 e0 00 00 	l.movhi r7,0x0
    7e20:	b8 a5 00 02 	l.slli r5,r5,0x2
    7e24:	a8 e7 b1 f0 	l.ori r7,r7,0xb1f0
    7e28:	e0 a5 38 00 	l.add r5,r5,r7
    7e2c:	84 45 00 0c 	l.lwz r2,12(r5)
    7e30:	e4 05 10 00 	l.sfeq r5,r2
    7e34:	10 00 00 19 	l.bf 7e98 <_malloc_r+0x1d8>
    7e38:	9d 60 ff fc 	l.addi r11,r0,-4
    7e3c:	84 62 00 04 	l.lwz r3,4(r2)
    7e40:	e0 63 58 03 	l.and r3,r3,r11
    7e44:	e0 83 70 02 	l.sub r4,r3,r14
    7e48:	bd 44 00 0f 	l.sfgtsi r4,15
    7e4c:	10 00 00 7a 	l.bf 8034 <_malloc_r+0x374>
    7e50:	bd 64 00 00 	l.sfgesi r4,0
    7e54:	0c 00 00 0d 	l.bnf 7e88 <_malloc_r+0x1c8>
    7e58:	15 00 00 00 	l.nop 0x0
    7e5c:	00 00 00 79 	l.j 8040 <_malloc_r+0x380>
    7e60:	e0 62 18 00 	l.add r3,r2,r3
    7e64:	9c 80 ff fc 	l.addi r4,r0,-4
    7e68:	84 62 00 04 	l.lwz r3,4(r2)
    7e6c:	e0 63 20 03 	l.and r3,r3,r4
    7e70:	e0 83 70 02 	l.sub r4,r3,r14
    7e74:	bd a4 00 0f 	l.sflesi r4,15
    7e78:	0c 00 00 6f 	l.bnf 8034 <_malloc_r+0x374>
    7e7c:	bd 84 00 00 	l.sfltsi r4,0
    7e80:	0c 00 00 6f 	l.bnf 803c <_malloc_r+0x37c>
    7e84:	15 00 00 00 	l.nop 0x0
    7e88:	84 42 00 0c 	l.lwz r2,12(r2)
    7e8c:	e4 25 10 00 	l.sfne r5,r2
    7e90:	13 ff ff f5 	l.bf 7e64 <_malloc_r+0x1a4>
    7e94:	15 00 00 00 	l.nop 0x0
    7e98:	9c a6 00 01 	l.addi r5,r6,1
    7e9c:	1a 80 00 00 	l.movhi r20,0x0
    7ea0:	aa 94 b1 f0 	l.ori r20,r20,0xb1f0
    7ea4:	84 54 00 10 	l.lwz r2,16(r20)
    7ea8:	9d 14 00 08 	l.addi r8,r20,8
    7eac:	e4 22 40 00 	l.sfne r2,r8
    7eb0:	0c 00 01 07 	l.bnf 82cc <_malloc_r+0x60c>
    7eb4:	9c c0 ff fc 	l.addi r6,r0,-4
    7eb8:	84 62 00 04 	l.lwz r3,4(r2)
    7ebc:	e0 63 30 03 	l.and r3,r3,r6
    7ec0:	e0 83 70 02 	l.sub r4,r3,r14
    7ec4:	bd a4 00 0f 	l.sflesi r4,15
    7ec8:	0c 00 00 f2 	l.bnf 8290 <_malloc_r+0x5d0>
    7ecc:	bd 84 00 00 	l.sfltsi r4,0
    7ed0:	d4 14 40 14 	l.sw 20(r20),r8
    7ed4:	0c 00 00 66 	l.bnf 806c <_malloc_r+0x3ac>
    7ed8:	d4 14 40 10 	l.sw 16(r20),r8
    7edc:	bc 43 01 ff 	l.sfgtui r3,511
    7ee0:	10 00 00 90 	l.bf 8120 <_malloc_r+0x460>
    7ee4:	b8 83 00 49 	l.srli r4,r3,0x9
    7ee8:	b8 63 00 43 	l.srli r3,r3,0x3
    7eec:	9c e0 00 01 	l.addi r7,r0,1
    7ef0:	84 94 00 04 	l.lwz r4,4(r20)
    7ef4:	e0 c3 18 00 	l.add r6,r3,r3
    7ef8:	b8 63 00 82 	l.srai r3,r3,0x2
    7efc:	b8 c6 00 02 	l.slli r6,r6,0x2
    7f00:	e0 67 18 08 	l.sll r3,r7,r3
    7f04:	18 e0 00 00 	l.movhi r7,0x0
    7f08:	a8 e7 b1 f0 	l.ori r7,r7,0xb1f0
    7f0c:	e0 63 20 04 	l.or r3,r3,r4
    7f10:	e0 c6 38 00 	l.add r6,r6,r7
    7f14:	d4 14 18 04 	l.sw 4(r20),r3
    7f18:	84 e6 00 08 	l.lwz r7,8(r6)
    7f1c:	d4 02 30 0c 	l.sw 12(r2),r6
    7f20:	d4 02 38 08 	l.sw 8(r2),r7
    7f24:	d4 06 10 08 	l.sw 8(r6),r2
    7f28:	d4 07 10 0c 	l.sw 12(r7),r2
    7f2c:	b8 45 00 82 	l.srai r2,r5,0x2
    7f30:	9c c0 00 01 	l.addi r6,r0,1
    7f34:	e0 c6 10 08 	l.sll r6,r6,r2
    7f38:	e4 46 18 00 	l.sfgtu r6,r3
    7f3c:	10 00 00 54 	l.bf 808c <_malloc_r+0x3cc>
    7f40:	e0 43 30 03 	l.and r2,r3,r6
    7f44:	bc 22 00 00 	l.sfnei r2,0
    7f48:	10 00 00 0f 	l.bf 7f84 <_malloc_r+0x2c4>
    7f4c:	e1 65 28 00 	l.add r11,r5,r5
    7f50:	9c 40 ff fc 	l.addi r2,r0,-4
    7f54:	e0 c6 30 00 	l.add r6,r6,r6
    7f58:	e0 a5 10 03 	l.and r5,r5,r2
    7f5c:	e0 43 30 03 	l.and r2,r3,r6
    7f60:	bc 22 00 00 	l.sfnei r2,0
    7f64:	10 00 00 07 	l.bf 7f80 <_malloc_r+0x2c0>
    7f68:	9c a5 00 04 	l.addi r5,r5,4
    7f6c:	e0 c6 30 00 	l.add r6,r6,r6
    7f70:	e0 43 30 03 	l.and r2,r3,r6
    7f74:	bc 02 00 00 	l.sfeqi r2,0
    7f78:	13 ff ff fd 	l.bf 7f6c <_malloc_r+0x2ac>
    7f7c:	9c a5 00 04 	l.addi r5,r5,4
    7f80:	e1 65 28 00 	l.add r11,r5,r5
    7f84:	18 60 00 00 	l.movhi r3,0x0
    7f88:	b9 6b 00 02 	l.slli r11,r11,0x2
    7f8c:	a8 63 b1 f0 	l.ori r3,r3,0xb1f0
    7f90:	a9 a5 00 00 	l.ori r13,r5,0x0
    7f94:	e1 6b 18 00 	l.add r11,r11,r3
    7f98:	9d 8b 00 0c 	l.addi r12,r11,12
    7f9c:	9c ec ff f4 	l.addi r7,r12,-12
    7fa0:	84 4c 00 00 	l.lwz r2,0(r12)
    7fa4:	e4 02 38 00 	l.sfeq r2,r7
    7fa8:	10 00 00 19 	l.bf 800c <_malloc_r+0x34c>
    7fac:	9c 80 ff fc 	l.addi r4,r0,-4
    7fb0:	84 62 00 04 	l.lwz r3,4(r2)
    7fb4:	e0 63 20 03 	l.and r3,r3,r4
    7fb8:	e0 83 70 02 	l.sub r4,r3,r14
    7fbc:	bd 44 00 0f 	l.sfgtsi r4,15
    7fc0:	10 00 00 cc 	l.bf 82f0 <_malloc_r+0x630>
    7fc4:	bd 64 00 00 	l.sfgesi r4,0
    7fc8:	0c 00 00 0d 	l.bnf 7ffc <_malloc_r+0x33c>
    7fcc:	e0 82 18 00 	l.add r4,r2,r3
    7fd0:	00 00 00 d2 	l.j 8318 <_malloc_r+0x658>
    7fd4:	84 c2 00 0c 	l.lwz r6,12(r2)
    7fd8:	9c 80 ff fc 	l.addi r4,r0,-4
    7fdc:	84 62 00 04 	l.lwz r3,4(r2)
    7fe0:	e0 63 20 03 	l.and r3,r3,r4
    7fe4:	e0 83 70 02 	l.sub r4,r3,r14
    7fe8:	bd a4 00 0f 	l.sflesi r4,15
    7fec:	0c 00 00 c1 	l.bnf 82f0 <_malloc_r+0x630>
    7ff0:	bd 84 00 00 	l.sfltsi r4,0
    7ff4:	0c 00 00 c7 	l.bnf 8310 <_malloc_r+0x650>
    7ff8:	15 00 00 00 	l.nop 0x0
    7ffc:	84 42 00 0c 	l.lwz r2,12(r2)
    8000:	e4 22 38 00 	l.sfne r2,r7
    8004:	13 ff ff f5 	l.bf 7fd8 <_malloc_r+0x318>
    8008:	15 00 00 00 	l.nop 0x0
    800c:	9d ad 00 01 	l.addi r13,r13,1
    8010:	a4 4d 00 03 	l.andi r2,r13,0x3
    8014:	bc 22 00 00 	l.sfnei r2,0
    8018:	13 ff ff e1 	l.bf 7f9c <_malloc_r+0x2dc>
    801c:	9d 8c 00 08 	l.addi r12,r12,8
    8020:	00 00 00 d5 	l.j 8374 <_malloc_r+0x6b4>
    8024:	a4 65 00 03 	l.andi r3,r5,0x3
    8028:	9c a0 00 7e 	l.addi r5,r0,126
    802c:	03 ff ff 7c 	l.j 7e1c <_malloc_r+0x15c>
    8030:	9c c0 00 3f 	l.addi r6,r0,63
    8034:	03 ff ff 99 	l.j 7e98 <_malloc_r+0x1d8>
    8038:	9c c6 ff ff 	l.addi r6,r6,-1
    803c:	e0 62 18 00 	l.add r3,r2,r3
    8040:	84 a2 00 0c 	l.lwz r5,12(r2)
    8044:	84 83 00 04 	l.lwz r4,4(r3)
    8048:	84 c2 00 08 	l.lwz r6,8(r2)
    804c:	a8 84 00 01 	l.ori r4,r4,0x1
    8050:	d4 06 28 0c 	l.sw 12(r6),r5
    8054:	d4 05 30 08 	l.sw 8(r5),r6
    8058:	d4 03 20 04 	l.sw 4(r3),r4
    805c:	04 00 03 12 	l.jal 8ca4 <__malloc_unlock>
    8060:	a8 72 00 00 	l.ori r3,r18,0x0
    8064:	03 ff ff 4d 	l.j 7d98 <_malloc_r+0xd8>
    8068:	9d 62 00 08 	l.addi r11,r2,8
    806c:	e0 82 18 00 	l.add r4,r2,r3
    8070:	a8 72 00 00 	l.ori r3,r18,0x0
    8074:	84 a4 00 04 	l.lwz r5,4(r4)
    8078:	a8 a5 00 01 	l.ori r5,r5,0x1
    807c:	04 00 03 0a 	l.jal 8ca4 <__malloc_unlock>
    8080:	d4 04 28 04 	l.sw 4(r4),r5
    8084:	03 ff ff 45 	l.j 7d98 <_malloc_r+0xd8>
    8088:	9d 62 00 08 	l.addi r11,r2,8
    808c:	84 54 00 08 	l.lwz r2,8(r20)
    8090:	9c a0 ff fc 	l.addi r5,r0,-4
    8094:	87 02 00 04 	l.lwz r24,4(r2)
    8098:	e3 18 28 03 	l.and r24,r24,r5
    809c:	e0 78 70 02 	l.sub r3,r24,r14
    80a0:	bd a3 00 0f 	l.sflesi r3,15
    80a4:	10 00 00 03 	l.bf 80b0 <_malloc_r+0x3f0>
    80a8:	9c 80 00 01 	l.addi r4,r0,1
    80ac:	9c 80 00 00 	l.addi r4,r0,0
    80b0:	a4 84 00 ff 	l.andi r4,r4,0xff
    80b4:	bc 24 00 00 	l.sfnei r4,0
    80b8:	10 00 00 3a 	l.bf 81a0 <_malloc_r+0x4e0>
    80bc:	e4 98 70 00 	l.sfltu r24,r14
    80c0:	0c 00 00 a2 	l.bnf 8348 <_malloc_r+0x688>
    80c4:	9c a0 00 01 	l.addi r5,r0,1
    80c8:	a4 a5 00 ff 	l.andi r5,r5,0xff
    80cc:	bc 05 00 00 	l.sfeqi r5,0
    80d0:	0c 00 00 34 	l.bnf 81a0 <_malloc_r+0x4e0>
    80d4:	a8 8e 00 01 	l.ori r4,r14,0x1
    80d8:	e1 c2 70 00 	l.add r14,r2,r14
    80dc:	d4 02 20 04 	l.sw 4(r2),r4
    80e0:	a8 63 00 01 	l.ori r3,r3,0x1
    80e4:	d4 14 70 08 	l.sw 8(r20),r14
    80e8:	d4 0e 18 04 	l.sw 4(r14),r3
    80ec:	04 00 02 ee 	l.jal 8ca4 <__malloc_unlock>
    80f0:	a8 72 00 00 	l.ori r3,r18,0x0
    80f4:	03 ff ff 29 	l.j 7d98 <_malloc_r+0xd8>
    80f8:	9d 62 00 08 	l.addi r11,r2,8
    80fc:	0c 00 00 91 	l.bnf 8340 <_malloc_r+0x680>
    8100:	9c c5 00 5b 	l.addi r6,r5,91
    8104:	bc 45 00 54 	l.sfgtui r5,84
    8108:	10 00 01 05 	l.bf 851c <_malloc_r+0x85c>
    810c:	bc 45 01 54 	l.sfgtui r5,340
    8110:	b8 ae 00 4c 	l.srli r5,r14,0xc
    8114:	9c c5 00 6e 	l.addi r6,r5,110
    8118:	03 ff ff 41 	l.j 7e1c <_malloc_r+0x15c>
    811c:	e0 a6 30 00 	l.add r5,r6,r6
    8120:	bc 44 00 04 	l.sfgtui r4,4
    8124:	0c 00 00 8b 	l.bnf 8350 <_malloc_r+0x690>
    8128:	bc 44 00 14 	l.sfgtui r4,20
    812c:	10 00 01 18 	l.bf 858c <_malloc_r+0x8cc>
    8130:	bc 44 00 54 	l.sfgtui r4,84
    8134:	9c c4 00 5b 	l.addi r6,r4,91
    8138:	e0 e6 30 00 	l.add r7,r6,r6
    813c:	19 60 00 00 	l.movhi r11,0x0
    8140:	b8 e7 00 02 	l.slli r7,r7,0x2
    8144:	a9 6b b1 f0 	l.ori r11,r11,0xb1f0
    8148:	e0 e7 58 00 	l.add r7,r7,r11
    814c:	84 87 00 08 	l.lwz r4,8(r7)
    8150:	e4 24 38 00 	l.sfne r4,r7
    8154:	0c 00 00 fb 	l.bnf 8540 <_malloc_r+0x880>
    8158:	b8 c6 00 82 	l.srai r6,r6,0x2
    815c:	84 c4 00 04 	l.lwz r6,4(r4)
    8160:	9d 60 ff fc 	l.addi r11,r0,-4
    8164:	e0 c6 58 03 	l.and r6,r6,r11
    8168:	e4 83 30 00 	l.sfltu r3,r6
    816c:	0c 00 00 06 	l.bnf 8184 <_malloc_r+0x4c4>
    8170:	15 00 00 00 	l.nop 0x0
    8174:	84 84 00 08 	l.lwz r4,8(r4)
    8178:	e4 27 20 00 	l.sfne r7,r4
    817c:	13 ff ff f8 	l.bf 815c <_malloc_r+0x49c>
    8180:	15 00 00 00 	l.nop 0x0
    8184:	84 e4 00 0c 	l.lwz r7,12(r4)
    8188:	84 74 00 04 	l.lwz r3,4(r20)
    818c:	d4 02 38 0c 	l.sw 12(r2),r7
    8190:	d4 02 20 08 	l.sw 8(r2),r4
    8194:	d4 07 10 08 	l.sw 8(r7),r2
    8198:	03 ff ff 65 	l.j 7f2c <_malloc_r+0x26c>
    819c:	d4 04 10 0c 	l.sw 12(r4),r2
    81a0:	1b c0 00 00 	l.movhi r30,0x0
    81a4:	18 80 00 08 	l.movhi r4,0x8
    81a8:	ab de b1 e8 	l.ori r30,r30,0xb1e8
    81ac:	a8 84 00 b0 	l.ori r4,r4,0xb0
    81b0:	84 7e 00 00 	l.lwz r3,0(r30)
    81b4:	86 c4 00 00 	l.lwz r22,0(r4)
    81b8:	bc 23 ff ff 	l.sfnei r3,-1
    81bc:	0c 00 00 ee 	l.bnf 8574 <_malloc_r+0x8b4>
    81c0:	e2 ce b0 00 	l.add r22,r14,r22
    81c4:	9e d6 10 0f 	l.addi r22,r22,4111
    81c8:	9c c0 f0 00 	l.addi r6,r0,-4096
    81cc:	e2 d6 30 03 	l.and r22,r22,r6
    81d0:	a8 72 00 00 	l.ori r3,r18,0x0
    81d4:	04 00 07 32 	l.jal 9e9c <_sbrk_r>
    81d8:	a8 96 00 00 	l.ori r4,r22,0x0
    81dc:	bc 2b ff ff 	l.sfnei r11,-1
    81e0:	0c 00 00 14 	l.bnf 8230 <_malloc_r+0x570>
    81e4:	ab 4b 00 00 	l.ori r26,r11,0x0
    81e8:	19 60 00 00 	l.movhi r11,0x0
    81ec:	e0 62 c0 00 	l.add r3,r2,r24
    81f0:	a9 6b b1 f0 	l.ori r11,r11,0xb1f0
    81f4:	e4 43 d0 00 	l.sfgtu r3,r26
    81f8:	e0 82 58 05 	l.xor r4,r2,r11
    81fc:	e0 a0 20 02 	l.sub r5,r0,r4
    8200:	e0 85 20 04 	l.or r4,r5,r4
    8204:	9c a0 00 01 	l.addi r5,r0,1
    8208:	b8 84 00 5f 	l.srli r4,r4,0x1f
    820c:	0c 00 00 79 	l.bnf 83f0 <_malloc_r+0x730>
    8210:	d4 01 20 00 	l.sw 0(r1),r4
    8214:	a4 a5 00 ff 	l.andi r5,r5,0xff
    8218:	bc 05 00 00 	l.sfeqi r5,0
    821c:	10 00 00 77 	l.bf 83f8 <_malloc_r+0x738>
    8220:	84 81 00 00 	l.lwz r4,0(r1)
    8224:	bc 24 00 00 	l.sfnei r4,0
    8228:	0c 00 00 75 	l.bnf 83fc <_malloc_r+0x73c>
    822c:	1b 80 00 08 	l.movhi r28,0x8
    8230:	84 54 00 08 	l.lwz r2,8(r20)
    8234:	9c e0 ff fc 	l.addi r7,r0,-4
    8238:	84 a2 00 04 	l.lwz r5,4(r2)
    823c:	e0 a5 38 03 	l.and r5,r5,r7
    8240:	e0 65 70 02 	l.sub r3,r5,r14
    8244:	bd a3 00 0f 	l.sflesi r3,15
    8248:	10 00 00 03 	l.bf 8254 <_malloc_r+0x594>
    824c:	9c 80 00 01 	l.addi r4,r0,1
    8250:	9c 80 00 00 	l.addi r4,r0,0
    8254:	a4 84 00 ff 	l.andi r4,r4,0xff
    8258:	bc 24 00 00 	l.sfnei r4,0
    825c:	10 00 00 09 	l.bf 8280 <_malloc_r+0x5c0>
    8260:	e4 4e 28 00 	l.sfgtu r14,r5
    8264:	10 00 00 03 	l.bf 8270 <_malloc_r+0x5b0>
    8268:	9c a0 00 01 	l.addi r5,r0,1
    826c:	a8 a4 00 00 	l.ori r5,r4,0x0
    8270:	a4 a5 00 ff 	l.andi r5,r5,0xff
    8274:	bc 05 00 00 	l.sfeqi r5,0
    8278:	13 ff ff 98 	l.bf 80d8 <_malloc_r+0x418>
    827c:	a8 8e 00 01 	l.ori r4,r14,0x1
    8280:	04 00 02 89 	l.jal 8ca4 <__malloc_unlock>
    8284:	a8 72 00 00 	l.ori r3,r18,0x0
    8288:	03 ff fe c4 	l.j 7d98 <_malloc_r+0xd8>
    828c:	9d 60 00 00 	l.addi r11,r0,0
    8290:	a8 6e 00 01 	l.ori r3,r14,0x1
    8294:	e1 c2 70 00 	l.add r14,r2,r14
    8298:	d4 02 18 04 	l.sw 4(r2),r3
    829c:	a8 a4 00 01 	l.ori r5,r4,0x1
    82a0:	d4 14 70 14 	l.sw 20(r20),r14
    82a4:	d4 14 70 10 	l.sw 16(r20),r14
    82a8:	e0 6e 20 00 	l.add r3,r14,r4
    82ac:	d4 0e 40 0c 	l.sw 12(r14),r8
    82b0:	d4 0e 40 08 	l.sw 8(r14),r8
    82b4:	d4 0e 28 04 	l.sw 4(r14),r5
    82b8:	d4 03 20 00 	l.sw 0(r3),r4
    82bc:	04 00 02 7a 	l.jal 8ca4 <__malloc_unlock>
    82c0:	a8 72 00 00 	l.ori r3,r18,0x0
    82c4:	03 ff fe b5 	l.j 7d98 <_malloc_r+0xd8>
    82c8:	9d 62 00 08 	l.addi r11,r2,8
    82cc:	03 ff ff 18 	l.j 7f2c <_malloc_r+0x26c>
    82d0:	84 74 00 04 	l.lwz r3,4(r20)
    82d4:	9c 62 00 08 	l.addi r3,r2,8
    82d8:	84 42 00 14 	l.lwz r2,20(r2)
    82dc:	e4 03 10 00 	l.sfeq r3,r2
    82e0:	13 ff fe ef 	l.bf 7e9c <_malloc_r+0x1dc>
    82e4:	9c a5 00 02 	l.addi r5,r5,2
    82e8:	03 ff fe 9f 	l.j 7d64 <_malloc_r+0xa4>
    82ec:	84 82 00 04 	l.lwz r4,4(r2)
    82f0:	a8 ce 00 01 	l.ori r6,r14,0x1
    82f4:	84 62 00 0c 	l.lwz r3,12(r2)
    82f8:	84 a2 00 08 	l.lwz r5,8(r2)
    82fc:	d4 02 30 04 	l.sw 4(r2),r6
    8300:	d4 05 18 0c 	l.sw 12(r5),r3
    8304:	e1 c2 70 00 	l.add r14,r2,r14
    8308:	03 ff ff e5 	l.j 829c <_malloc_r+0x5dc>
    830c:	d4 03 28 08 	l.sw 8(r3),r5
    8310:	e0 82 18 00 	l.add r4,r2,r3
    8314:	84 c2 00 0c 	l.lwz r6,12(r2)
    8318:	84 a4 00 04 	l.lwz r5,4(r4)
    831c:	84 e2 00 08 	l.lwz r7,8(r2)
    8320:	a8 a5 00 01 	l.ori r5,r5,0x1
    8324:	a8 72 00 00 	l.ori r3,r18,0x0
    8328:	d4 04 28 04 	l.sw 4(r4),r5
    832c:	d4 07 30 0c 	l.sw 12(r7),r6
    8330:	04 00 02 5d 	l.jal 8ca4 <__malloc_unlock>
    8334:	d4 06 38 08 	l.sw 8(r6),r7
    8338:	03 ff fe 98 	l.j 7d98 <_malloc_r+0xd8>
    833c:	9d 62 00 08 	l.addi r11,r2,8
    8340:	03 ff fe b7 	l.j 7e1c <_malloc_r+0x15c>
    8344:	e0 a6 30 00 	l.add r5,r6,r6
    8348:	03 ff ff 60 	l.j 80c8 <_malloc_r+0x408>
    834c:	a8 a4 00 00 	l.ori r5,r4,0x0
    8350:	b8 83 00 46 	l.srli r4,r3,0x6
    8354:	9c c4 00 38 	l.addi r6,r4,56
    8358:	03 ff ff 79 	l.j 813c <_malloc_r+0x47c>
    835c:	e0 e6 30 00 	l.add r7,r6,r6
    8360:	85 6b 00 00 	l.lwz r11,0(r11)
    8364:	e4 0b 10 00 	l.sfeq r11,r2
    8368:	0c 00 00 b6 	l.bnf 8640 <_malloc_r+0x980>
    836c:	15 00 00 00 	l.nop 0x0
    8370:	a4 65 00 03 	l.andi r3,r5,0x3
    8374:	9c 4b ff f8 	l.addi r2,r11,-8
    8378:	bc 23 00 00 	l.sfnei r3,0
    837c:	13 ff ff f9 	l.bf 8360 <_malloc_r+0x6a0>
    8380:	9c a5 ff ff 	l.addi r5,r5,-1
    8384:	84 54 00 04 	l.lwz r2,4(r20)
    8388:	ac 66 ff ff 	l.xori r3,r6,-1
    838c:	e0 43 10 03 	l.and r2,r3,r2
    8390:	d4 14 10 04 	l.sw 4(r20),r2
    8394:	e0 c6 30 00 	l.add r6,r6,r6
    8398:	e4 a6 10 00 	l.sfleu r6,r2
    839c:	10 00 00 03 	l.bf 83a8 <_malloc_r+0x6e8>
    83a0:	9c 60 00 01 	l.addi r3,r0,1
    83a4:	9c 60 00 00 	l.addi r3,r0,0
    83a8:	a4 63 00 ff 	l.andi r3,r3,0xff
    83ac:	bc 03 00 00 	l.sfeqi r3,0
    83b0:	13 ff ff 37 	l.bf 808c <_malloc_r+0x3cc>
    83b4:	e0 60 30 02 	l.sub r3,r0,r6
    83b8:	e0 63 30 04 	l.or r3,r3,r6
    83bc:	bd 63 00 00 	l.sfgesi r3,0
    83c0:	13 ff ff 33 	l.bf 808c <_malloc_r+0x3cc>
    83c4:	e0 62 30 03 	l.and r3,r2,r6
    83c8:	bc 23 00 00 	l.sfnei r3,0
    83cc:	13 ff fe ed 	l.bf 7f80 <_malloc_r+0x2c0>
    83d0:	a8 ad 00 00 	l.ori r5,r13,0x0
    83d4:	e0 c6 30 00 	l.add r6,r6,r6
    83d8:	e0 62 30 03 	l.and r3,r2,r6
    83dc:	bc 03 00 00 	l.sfeqi r3,0
    83e0:	13 ff ff fd 	l.bf 83d4 <_malloc_r+0x714>
    83e4:	9c a5 00 04 	l.addi r5,r5,4
    83e8:	03 ff fe e7 	l.j 7f84 <_malloc_r+0x2c4>
    83ec:	e1 65 28 00 	l.add r11,r5,r5
    83f0:	03 ff ff 89 	l.j 8214 <_malloc_r+0x554>
    83f4:	9c a0 00 00 	l.addi r5,r0,0
    83f8:	1b 80 00 08 	l.movhi r28,0x8
    83fc:	e4 23 d0 00 	l.sfne r3,r26
    8400:	ab 9c 00 80 	l.ori r28,r28,0x80
    8404:	84 9c 00 00 	l.lwz r4,0(r28)
    8408:	e0 96 20 00 	l.add r4,r22,r4
    840c:	0c 00 00 66 	l.bnf 85a4 <_malloc_r+0x8e4>
    8410:	d4 1c 20 00 	l.sw 0(r28),r4
    8414:	84 be 00 00 	l.lwz r5,0(r30)
    8418:	bc 25 ff ff 	l.sfnei r5,-1
    841c:	0c 00 00 70 	l.bnf 85dc <_malloc_r+0x91c>
    8420:	e0 7a 18 02 	l.sub r3,r26,r3
    8424:	e0 84 18 00 	l.add r4,r4,r3
    8428:	d4 1c 20 00 	l.sw 0(r28),r4
    842c:	a4 7a 00 07 	l.andi r3,r26,0x7
    8430:	bc 03 00 00 	l.sfeqi r3,0
    8434:	10 00 00 06 	l.bf 844c <_malloc_r+0x78c>
    8438:	9c a0 10 00 	l.addi r5,r0,4096
    843c:	e3 5a 18 02 	l.sub r26,r26,r3
    8440:	9c a0 10 08 	l.addi r5,r0,4104
    8444:	9f 5a 00 08 	l.addi r26,r26,8
    8448:	e0 a5 18 02 	l.sub r5,r5,r3
    844c:	e0 9a b0 00 	l.add r4,r26,r22
    8450:	a8 72 00 00 	l.ori r3,r18,0x0
    8454:	a4 84 0f ff 	l.andi r4,r4,0xfff
    8458:	e2 c5 20 02 	l.sub r22,r5,r4
    845c:	04 00 06 90 	l.jal 9e9c <_sbrk_r>
    8460:	a8 96 00 00 	l.ori r4,r22,0x0
    8464:	bc 0b ff ff 	l.sfeqi r11,-1
    8468:	10 00 00 5b 	l.bf 85d4 <_malloc_r+0x914>
    846c:	9c 60 00 01 	l.addi r3,r0,1
    8470:	e0 6b d0 02 	l.sub r3,r11,r26
    8474:	e0 76 18 00 	l.add r3,r22,r3
    8478:	a8 63 00 01 	l.ori r3,r3,0x1
    847c:	84 9c 00 00 	l.lwz r4,0(r28)
    8480:	84 a1 00 00 	l.lwz r5,0(r1)
    8484:	e0 96 20 00 	l.add r4,r22,r4
    8488:	d4 14 d0 08 	l.sw 8(r20),r26
    848c:	d4 1a 18 04 	l.sw 4(r26),r3
    8490:	bc 05 00 00 	l.sfeqi r5,0
    8494:	10 00 00 11 	l.bf 84d8 <_malloc_r+0x818>
    8498:	d4 1c 20 00 	l.sw 0(r28),r4
    849c:	bc 58 00 0f 	l.sfgtui r24,15
    84a0:	0c 00 00 25 	l.bnf 8534 <_malloc_r+0x874>
    84a4:	9c c0 ff f8 	l.addi r6,r0,-8
    84a8:	84 a2 00 04 	l.lwz r5,4(r2)
    84ac:	9c 78 ff f4 	l.addi r3,r24,-12
    84b0:	a4 a5 00 01 	l.andi r5,r5,0x1
    84b4:	e0 63 30 03 	l.and r3,r3,r6
    84b8:	9c e0 00 05 	l.addi r7,r0,5
    84bc:	e0 a3 28 04 	l.or r5,r3,r5
    84c0:	e0 c2 18 00 	l.add r6,r2,r3
    84c4:	d4 02 28 04 	l.sw 4(r2),r5
    84c8:	d4 06 38 04 	l.sw 4(r6),r7
    84cc:	bc a3 00 0f 	l.sfleui r3,15
    84d0:	0c 00 00 47 	l.bnf 85ec <_malloc_r+0x92c>
    84d4:	d4 06 38 08 	l.sw 8(r6),r7
    84d8:	18 40 00 08 	l.movhi r2,0x8
    84dc:	a8 42 00 ac 	l.ori r2,r2,0xac
    84e0:	84 62 00 00 	l.lwz r3,0(r2)
    84e4:	e4 a4 18 00 	l.sfleu r4,r3
    84e8:	10 00 00 03 	l.bf 84f4 <_malloc_r+0x834>
    84ec:	18 60 00 08 	l.movhi r3,0x8
    84f0:	d4 02 20 00 	l.sw 0(r2),r4
    84f4:	a8 63 00 a8 	l.ori r3,r3,0xa8
    84f8:	84 43 00 00 	l.lwz r2,0(r3)
    84fc:	e4 44 10 00 	l.sfgtu r4,r2
    8500:	0c 00 00 1f 	l.bnf 857c <_malloc_r+0x8bc>
    8504:	84 54 00 08 	l.lwz r2,8(r20)
    8508:	84 a2 00 04 	l.lwz r5,4(r2)
    850c:	9d 60 ff fc 	l.addi r11,r0,-4
    8510:	d4 03 20 00 	l.sw 0(r3),r4
    8514:	03 ff ff 4b 	l.j 8240 <_malloc_r+0x580>
    8518:	e0 a5 58 03 	l.and r5,r5,r11
    851c:	10 00 00 10 	l.bf 855c <_malloc_r+0x89c>
    8520:	bc 45 05 54 	l.sfgtui r5,1364
    8524:	b8 ae 00 4f 	l.srli r5,r14,0xf
    8528:	9c c5 00 77 	l.addi r6,r5,119
    852c:	03 ff fe 3c 	l.j 7e1c <_malloc_r+0x15c>
    8530:	e0 a6 30 00 	l.add r5,r6,r6
    8534:	9c 40 00 01 	l.addi r2,r0,1
    8538:	03 ff ff 52 	l.j 8280 <_malloc_r+0x5c0>
    853c:	d4 1a 10 04 	l.sw 4(r26),r2
    8540:	9c e0 00 01 	l.addi r7,r0,1
    8544:	84 74 00 04 	l.lwz r3,4(r20)
    8548:	e0 c7 30 08 	l.sll r6,r7,r6
    854c:	a8 e4 00 00 	l.ori r7,r4,0x0
    8550:	e0 66 18 04 	l.or r3,r6,r3
    8554:	03 ff ff 0e 	l.j 818c <_malloc_r+0x4cc>
    8558:	d4 14 18 04 	l.sw 4(r20),r3
    855c:	10 00 00 1b 	l.bf 85c8 <_malloc_r+0x908>
    8560:	15 00 00 00 	l.nop 0x0
    8564:	b8 ae 00 52 	l.srli r5,r14,0x12
    8568:	9c c5 00 7c 	l.addi r6,r5,124
    856c:	03 ff fe 2c 	l.j 7e1c <_malloc_r+0x15c>
    8570:	e0 a6 30 00 	l.add r5,r6,r6
    8574:	03 ff ff 17 	l.j 81d0 <_malloc_r+0x510>
    8578:	9e d6 00 10 	l.addi r22,r22,16
    857c:	84 a2 00 04 	l.lwz r5,4(r2)
    8580:	9c e0 ff fc 	l.addi r7,r0,-4
    8584:	03 ff ff 2f 	l.j 8240 <_malloc_r+0x580>
    8588:	e0 a5 38 03 	l.and r5,r5,r7
    858c:	10 00 00 1f 	l.bf 8608 <_malloc_r+0x948>
    8590:	bc 44 01 54 	l.sfgtui r4,340
    8594:	b8 83 00 4c 	l.srli r4,r3,0xc
    8598:	9c c4 00 6e 	l.addi r6,r4,110
    859c:	03 ff fe e8 	l.j 813c <_malloc_r+0x47c>
    85a0:	e0 e6 30 00 	l.add r7,r6,r6
    85a4:	a4 a3 0f ff 	l.andi r5,r3,0xfff
    85a8:	bc 25 00 00 	l.sfnei r5,0
    85ac:	13 ff ff 9a 	l.bf 8414 <_malloc_r+0x754>
    85b0:	15 00 00 00 	l.nop 0x0
    85b4:	e0 56 c0 00 	l.add r2,r22,r24
    85b8:	84 74 00 08 	l.lwz r3,8(r20)
    85bc:	a8 42 00 01 	l.ori r2,r2,0x1
    85c0:	03 ff ff c6 	l.j 84d8 <_malloc_r+0x818>
    85c4:	d4 03 10 04 	l.sw 4(r3),r2
    85c8:	9c a0 00 fc 	l.addi r5,r0,252
    85cc:	03 ff fe 14 	l.j 7e1c <_malloc_r+0x15c>
    85d0:	9c c0 00 7e 	l.addi r6,r0,126
    85d4:	03 ff ff aa 	l.j 847c <_malloc_r+0x7bc>
    85d8:	9e c0 00 00 	l.addi r22,r0,0
    85dc:	18 60 00 00 	l.movhi r3,0x0
    85e0:	a8 63 b1 e8 	l.ori r3,r3,0xb1e8
    85e4:	03 ff ff 92 	l.j 842c <_malloc_r+0x76c>
    85e8:	d4 03 d0 00 	l.sw 0(r3),r26
    85ec:	9c 82 00 08 	l.addi r4,r2,8
    85f0:	18 40 00 08 	l.movhi r2,0x8
    85f4:	a8 72 00 00 	l.ori r3,r18,0x0
    85f8:	07 ff fa 36 	l.jal 6ed0 <_free_r>
    85fc:	a8 42 00 80 	l.ori r2,r2,0x80
    8600:	03 ff ff b6 	l.j 84d8 <_malloc_r+0x818>
    8604:	84 82 00 00 	l.lwz r4,0(r2)
    8608:	10 00 00 06 	l.bf 8620 <_malloc_r+0x960>
    860c:	bc 44 05 54 	l.sfgtui r4,1364
    8610:	b8 83 00 4f 	l.srli r4,r3,0xf
    8614:	9c c4 00 77 	l.addi r6,r4,119
    8618:	03 ff fe c9 	l.j 813c <_malloc_r+0x47c>
    861c:	e0 e6 30 00 	l.add r7,r6,r6
    8620:	10 00 00 05 	l.bf 8634 <_malloc_r+0x974>
    8624:	b8 83 00 52 	l.srli r4,r3,0x12
    8628:	9c c4 00 7c 	l.addi r6,r4,124
    862c:	03 ff fe c4 	l.j 813c <_malloc_r+0x47c>
    8630:	e0 e6 30 00 	l.add r7,r6,r6
    8634:	9c e0 00 fc 	l.addi r7,r0,252
    8638:	03 ff fe c1 	l.j 813c <_malloc_r+0x47c>
    863c:	9c c0 00 7e 	l.addi r6,r0,126
    8640:	03 ff ff 55 	l.j 8394 <_malloc_r+0x6d4>
    8644:	84 54 00 04 	l.lwz r2,4(r20)

00008648 <memchr>:
    8648:	a4 c3 00 03 	l.andi r6,r3,0x3
    864c:	d7 e1 0f f8 	l.sw -8(r1),r1
    8650:	d7 e1 17 fc 	l.sw -4(r1),r2
    8654:	bc 06 00 00 	l.sfeqi r6,0
    8658:	9c 21 ff f8 	l.addi r1,r1,-8
    865c:	10 00 00 4c 	l.bf 878c <memchr+0x144>
    8660:	a4 c4 00 ff 	l.andi r6,r4,0xff
    8664:	bc 05 00 00 	l.sfeqi r5,0
    8668:	10 00 00 4b 	l.bf 8794 <memchr+0x14c>
    866c:	9d 65 ff ff 	l.addi r11,r5,-1
    8670:	8c a3 00 00 	l.lbz r5,0(r3)
    8674:	e4 05 30 00 	l.sfeq r5,r6
    8678:	0c 00 00 0c 	l.bnf 86a8 <memchr+0x60>
    867c:	9c 63 00 01 	l.addi r3,r3,1
    8680:	9c 63 ff ff 	l.addi r3,r3,-1
    8684:	00 00 00 26 	l.j 871c <memchr+0xd4>
    8688:	9c 21 00 08 	l.addi r1,r1,8
    868c:	10 00 00 1f 	l.bf 8708 <memchr+0xc0>
    8690:	15 00 00 00 	l.nop 0x0
    8694:	8c a3 00 00 	l.lbz r5,0(r3)
    8698:	e4 25 30 00 	l.sfne r5,r6
    869c:	0c 00 00 1f 	l.bnf 8718 <memchr+0xd0>
    86a0:	9d 6b ff ff 	l.addi r11,r11,-1
    86a4:	9c 63 00 01 	l.addi r3,r3,1
    86a8:	a4 a3 00 03 	l.andi r5,r3,0x3
    86ac:	bc 25 00 00 	l.sfnei r5,0
    86b0:	13 ff ff f7 	l.bf 868c <memchr+0x44>
    86b4:	bc 0b 00 00 	l.sfeqi r11,0
    86b8:	bc ab 00 03 	l.sfleui r11,3
    86bc:	0c 00 00 1c 	l.bnf 872c <memchr+0xe4>
    86c0:	bc 0b 00 00 	l.sfeqi r11,0
    86c4:	10 00 00 11 	l.bf 8708 <memchr+0xc0>
    86c8:	15 00 00 00 	l.nop 0x0
    86cc:	8c 83 00 00 	l.lbz r4,0(r3)
    86d0:	e4 04 30 00 	l.sfeq r4,r6
    86d4:	10 00 00 11 	l.bf 8718 <memchr+0xd0>
    86d8:	9c 83 00 01 	l.addi r4,r3,1
    86dc:	00 00 00 06 	l.j 86f4 <memchr+0xac>
    86e0:	e1 63 58 00 	l.add r11,r3,r11
    86e4:	8c a4 ff ff 	l.lbz r5,-1(r4)
    86e8:	e4 25 30 00 	l.sfne r5,r6
    86ec:	0c 00 00 0b 	l.bnf 8718 <memchr+0xd0>
    86f0:	15 00 00 00 	l.nop 0x0
    86f4:	e4 24 58 00 	l.sfne r4,r11
    86f8:	a8 64 00 00 	l.ori r3,r4,0x0
    86fc:	13 ff ff fa 	l.bf 86e4 <memchr+0x9c>
    8700:	9c 84 00 01 	l.addi r4,r4,1
    8704:	9d 60 00 00 	l.addi r11,r0,0
    8708:	9c 21 00 08 	l.addi r1,r1,8
    870c:	84 21 ff f8 	l.lwz r1,-8(r1)
    8710:	44 00 48 00 	l.jr r9
    8714:	84 41 ff fc 	l.lwz r2,-4(r1)
    8718:	9c 21 00 08 	l.addi r1,r1,8
    871c:	a9 63 00 00 	l.ori r11,r3,0x0
    8720:	84 21 ff f8 	l.lwz r1,-8(r1)
    8724:	44 00 48 00 	l.jr r9
    8728:	84 41 ff fc 	l.lwz r2,-4(r1)
    872c:	a4 84 00 ff 	l.andi r4,r4,0xff
    8730:	b8 a4 00 08 	l.slli r5,r4,0x8
    8734:	e0 85 20 04 	l.or r4,r5,r4
    8738:	b8 a4 00 10 	l.slli r5,r4,0x10
    873c:	e0 a5 20 04 	l.or r5,r5,r4
    8740:	84 83 00 00 	l.lwz r4,0(r3)
    8744:	18 40 fe fe 	l.movhi r2,0xfefe
    8748:	e0 85 20 05 	l.xor r4,r5,r4
    874c:	a8 42 fe ff 	l.ori r2,r2,0xfeff
    8750:	e0 e4 10 00 	l.add r7,r4,r2
    8754:	ac 84 ff ff 	l.xori r4,r4,-1
    8758:	18 40 80 80 	l.movhi r2,0x8080
    875c:	e0 87 20 03 	l.and r4,r7,r4
    8760:	a8 42 80 80 	l.ori r2,r2,0x8080
    8764:	e0 84 10 03 	l.and r4,r4,r2
    8768:	bc 24 00 00 	l.sfnei r4,0
    876c:	13 ff ff d6 	l.bf 86c4 <memchr+0x7c>
    8770:	bc 0b 00 00 	l.sfeqi r11,0
    8774:	9d 6b ff fc 	l.addi r11,r11,-4
    8778:	bc 4b 00 03 	l.sfgtui r11,3
    877c:	13 ff ff f1 	l.bf 8740 <memchr+0xf8>
    8780:	9c 63 00 04 	l.addi r3,r3,4
    8784:	03 ff ff d0 	l.j 86c4 <memchr+0x7c>
    8788:	bc 0b 00 00 	l.sfeqi r11,0
    878c:	03 ff ff cb 	l.j 86b8 <memchr+0x70>
    8790:	a9 65 00 00 	l.ori r11,r5,0x0
    8794:	03 ff ff dd 	l.j 8708 <memchr+0xc0>
    8798:	a9 65 00 00 	l.ori r11,r5,0x0

0000879c <memcpy>:
    879c:	d7 e1 0f f8 	l.sw -8(r1),r1
    87a0:	d7 e1 17 fc 	l.sw -4(r1),r2
    87a4:	bc a5 00 0f 	l.sfleui r5,15
    87a8:	10 00 00 4c 	l.bf 88d8 <memcpy+0x13c>
    87ac:	9c 21 ff f8 	l.addi r1,r1,-8
    87b0:	e0 c3 20 04 	l.or r6,r3,r4
    87b4:	a4 c6 00 03 	l.andi r6,r6,0x3
    87b8:	bc 26 00 00 	l.sfnei r6,0
    87bc:	10 00 00 3b 	l.bf 88a8 <memcpy+0x10c>
    87c0:	a8 c3 00 00 	l.ori r6,r3,0x0
    87c4:	9e e5 ff f0 	l.addi r23,r5,-16
    87c8:	9c c4 00 04 	l.addi r6,r4,4
    87cc:	ba f7 00 44 	l.srli r23,r23,0x4
    87d0:	9e 63 00 04 	l.addi r19,r3,4
    87d4:	9e 24 00 08 	l.addi r17,r4,8
    87d8:	b9 77 00 04 	l.slli r11,r23,0x4
    87dc:	9d e3 00 08 	l.addi r15,r3,8
    87e0:	9d a4 00 0c 	l.addi r13,r4,12
    87e4:	9d 6b 00 14 	l.addi r11,r11,20
    87e8:	9d 83 00 0c 	l.addi r12,r3,12
    87ec:	e1 64 58 00 	l.add r11,r4,r11
    87f0:	a9 04 00 00 	l.ori r8,r4,0x0
    87f4:	a8 e3 00 00 	l.ori r7,r3,0x0
    87f8:	86 a8 00 00 	l.lwz r21,0(r8)
    87fc:	9c c6 00 10 	l.addi r6,r6,16
    8800:	d4 07 a8 00 	l.sw 0(r7),r21
    8804:	e4 26 58 00 	l.sfne r6,r11
    8808:	86 a6 ff f0 	l.lwz r21,-16(r6)
    880c:	9d 08 00 10 	l.addi r8,r8,16
    8810:	d4 13 a8 00 	l.sw 0(r19),r21
    8814:	9c e7 00 10 	l.addi r7,r7,16
    8818:	86 b1 00 00 	l.lwz r21,0(r17)
    881c:	9e 73 00 10 	l.addi r19,r19,16
    8820:	d4 0f a8 00 	l.sw 0(r15),r21
    8824:	9e 31 00 10 	l.addi r17,r17,16
    8828:	86 ad 00 00 	l.lwz r21,0(r13)
    882c:	9d ef 00 10 	l.addi r15,r15,16
    8830:	d4 0c a8 00 	l.sw 0(r12),r21
    8834:	9d ad 00 10 	l.addi r13,r13,16
    8838:	13 ff ff f0 	l.bf 87f8 <memcpy+0x5c>
    883c:	9d 8c 00 10 	l.addi r12,r12,16
    8840:	9c f7 00 01 	l.addi r7,r23,1
    8844:	a5 65 00 0f 	l.andi r11,r5,0xf
    8848:	b8 e7 00 04 	l.slli r7,r7,0x4
    884c:	bc ab 00 03 	l.sfleui r11,3
    8850:	e0 c3 38 00 	l.add r6,r3,r7
    8854:	10 00 00 27 	l.bf 88f0 <memcpy+0x154>
    8858:	e0 84 38 00 	l.add r4,r4,r7
    885c:	a9 86 00 00 	l.ori r12,r6,0x0
    8860:	a9 04 00 00 	l.ori r8,r4,0x0
    8864:	a8 eb 00 00 	l.ori r7,r11,0x0
    8868:	85 a8 00 00 	l.lwz r13,0(r8)
    886c:	9c e7 ff fc 	l.addi r7,r7,-4
    8870:	d4 0c 68 00 	l.sw 0(r12),r13
    8874:	bc 47 00 03 	l.sfgtui r7,3
    8878:	9d 8c 00 04 	l.addi r12,r12,4
    887c:	13 ff ff fb 	l.bf 8868 <memcpy+0xcc>
    8880:	9d 08 00 04 	l.addi r8,r8,4
    8884:	9c eb ff fc 	l.addi r7,r11,-4
    8888:	9c 40 ff fc 	l.addi r2,r0,-4
    888c:	a4 a5 00 03 	l.andi r5,r5,0x3
    8890:	e0 e7 10 03 	l.and r7,r7,r2
    8894:	bc 25 00 00 	l.sfnei r5,0
    8898:	9c e7 00 04 	l.addi r7,r7,4
    889c:	e0 c6 38 00 	l.add r6,r6,r7
    88a0:	0c 00 00 09 	l.bnf 88c4 <memcpy+0x128>
    88a4:	e0 84 38 00 	l.add r4,r4,r7
    88a8:	e0 a6 28 00 	l.add r5,r6,r5
    88ac:	8c 44 00 00 	l.lbz r2,0(r4)
    88b0:	9c c6 00 01 	l.addi r6,r6,1
    88b4:	db e6 17 ff 	l.sb -1(r6),r2
    88b8:	e4 26 28 00 	l.sfne r6,r5
    88bc:	13 ff ff fc 	l.bf 88ac <memcpy+0x110>
    88c0:	9c 84 00 01 	l.addi r4,r4,1
    88c4:	9c 21 00 08 	l.addi r1,r1,8
    88c8:	a9 63 00 00 	l.ori r11,r3,0x0
    88cc:	84 21 ff f8 	l.lwz r1,-8(r1)
    88d0:	44 00 48 00 	l.jr r9
    88d4:	84 41 ff fc 	l.lwz r2,-4(r1)
    88d8:	a8 c3 00 00 	l.ori r6,r3,0x0
    88dc:	bc 25 00 00 	l.sfnei r5,0
    88e0:	13 ff ff f2 	l.bf 88a8 <memcpy+0x10c>
    88e4:	15 00 00 00 	l.nop 0x0
    88e8:	03 ff ff f8 	l.j 88c8 <memcpy+0x12c>
    88ec:	9c 21 00 08 	l.addi r1,r1,8
    88f0:	03 ff ff fb 	l.j 88dc <memcpy+0x140>
    88f4:	a8 ab 00 00 	l.ori r5,r11,0x0

000088f8 <memmove>:
    88f8:	d7 e1 0f f8 	l.sw -8(r1),r1
    88fc:	d7 e1 17 fc 	l.sw -4(r1),r2
    8900:	e4 a3 20 00 	l.sfleu r3,r4
    8904:	10 00 00 15 	l.bf 8958 <memmove+0x60>
    8908:	9c 21 ff f8 	l.addi r1,r1,-8
    890c:	e0 c4 28 00 	l.add r6,r4,r5
    8910:	e4 63 30 00 	l.sfgeu r3,r6
    8914:	10 00 00 12 	l.bf 895c <memmove+0x64>
    8918:	bc a5 00 0f 	l.sfleui r5,15
    891c:	e0 83 28 00 	l.add r4,r3,r5
    8920:	bc 25 00 00 	l.sfnei r5,0
    8924:	0c 00 00 08 	l.bnf 8944 <memmove+0x4c>
    8928:	e0 a4 28 02 	l.sub r5,r4,r5
    892c:	9c c6 ff ff 	l.addi r6,r6,-1
    8930:	8c 46 00 00 	l.lbz r2,0(r6)
    8934:	9c 84 ff ff 	l.addi r4,r4,-1
    8938:	e4 24 28 00 	l.sfne r4,r5
    893c:	13 ff ff fc 	l.bf 892c <memmove+0x34>
    8940:	d8 04 10 00 	l.sb 0(r4),r2
    8944:	9c 21 00 08 	l.addi r1,r1,8
    8948:	a9 63 00 00 	l.ori r11,r3,0x0
    894c:	84 21 ff f8 	l.lwz r1,-8(r1)
    8950:	44 00 48 00 	l.jr r9
    8954:	84 41 ff fc 	l.lwz r2,-4(r1)
    8958:	bc a5 00 0f 	l.sfleui r5,15
    895c:	0c 00 00 12 	l.bnf 89a4 <memmove+0xac>
    8960:	e0 c3 20 04 	l.or r6,r3,r4
    8964:	a8 c3 00 00 	l.ori r6,r3,0x0
    8968:	bc 05 00 00 	l.sfeqi r5,0
    896c:	13 ff ff f6 	l.bf 8944 <memmove+0x4c>
    8970:	15 00 00 00 	l.nop 0x0
    8974:	e0 a6 28 00 	l.add r5,r6,r5
    8978:	8c 44 00 00 	l.lbz r2,0(r4)
    897c:	9c c6 00 01 	l.addi r6,r6,1
    8980:	db e6 17 ff 	l.sb -1(r6),r2
    8984:	e4 26 28 00 	l.sfne r6,r5
    8988:	13 ff ff fc 	l.bf 8978 <memmove+0x80>
    898c:	9c 84 00 01 	l.addi r4,r4,1
    8990:	9c 21 00 08 	l.addi r1,r1,8
    8994:	a9 63 00 00 	l.ori r11,r3,0x0
    8998:	84 21 ff f8 	l.lwz r1,-8(r1)
    899c:	44 00 48 00 	l.jr r9
    89a0:	84 41 ff fc 	l.lwz r2,-4(r1)
    89a4:	a4 c6 00 03 	l.andi r6,r6,0x3
    89a8:	bc 26 00 00 	l.sfnei r6,0
    89ac:	13 ff ff f2 	l.bf 8974 <memmove+0x7c>
    89b0:	a8 c3 00 00 	l.ori r6,r3,0x0
    89b4:	9e e5 ff f0 	l.addi r23,r5,-16
    89b8:	9c c4 00 04 	l.addi r6,r4,4
    89bc:	ba f7 00 44 	l.srli r23,r23,0x4
    89c0:	9e 63 00 04 	l.addi r19,r3,4
    89c4:	9e 24 00 08 	l.addi r17,r4,8
    89c8:	ba b7 00 04 	l.slli r21,r23,0x4
    89cc:	9d e3 00 08 	l.addi r15,r3,8
    89d0:	9d a4 00 0c 	l.addi r13,r4,12
    89d4:	9e b5 00 14 	l.addi r21,r21,20
    89d8:	9d 83 00 0c 	l.addi r12,r3,12
    89dc:	e2 a4 a8 00 	l.add r21,r4,r21
    89e0:	a9 04 00 00 	l.ori r8,r4,0x0
    89e4:	a8 e3 00 00 	l.ori r7,r3,0x0
    89e8:	85 68 00 00 	l.lwz r11,0(r8)
    89ec:	9c c6 00 10 	l.addi r6,r6,16
    89f0:	d4 07 58 00 	l.sw 0(r7),r11
    89f4:	e4 26 a8 00 	l.sfne r6,r21
    89f8:	85 66 ff f0 	l.lwz r11,-16(r6)
    89fc:	9d 08 00 10 	l.addi r8,r8,16
    8a00:	d4 13 58 00 	l.sw 0(r19),r11
    8a04:	9c e7 00 10 	l.addi r7,r7,16
    8a08:	85 71 00 00 	l.lwz r11,0(r17)
    8a0c:	9e 73 00 10 	l.addi r19,r19,16
    8a10:	d4 0f 58 00 	l.sw 0(r15),r11
    8a14:	9e 31 00 10 	l.addi r17,r17,16
    8a18:	85 6d 00 00 	l.lwz r11,0(r13)
    8a1c:	9d ef 00 10 	l.addi r15,r15,16
    8a20:	d4 0c 58 00 	l.sw 0(r12),r11
    8a24:	9d ad 00 10 	l.addi r13,r13,16
    8a28:	13 ff ff f0 	l.bf 89e8 <memmove+0xf0>
    8a2c:	9d 8c 00 10 	l.addi r12,r12,16
    8a30:	9c f7 00 01 	l.addi r7,r23,1
    8a34:	a5 a5 00 0f 	l.andi r13,r5,0xf
    8a38:	b8 e7 00 04 	l.slli r7,r7,0x4
    8a3c:	bc ad 00 03 	l.sfleui r13,3
    8a40:	e0 c3 38 00 	l.add r6,r3,r7
    8a44:	10 00 00 14 	l.bf 8a94 <memmove+0x19c>
    8a48:	e0 84 38 00 	l.add r4,r4,r7
    8a4c:	a9 86 00 00 	l.ori r12,r6,0x0
    8a50:	a9 04 00 00 	l.ori r8,r4,0x0
    8a54:	a8 ed 00 00 	l.ori r7,r13,0x0
    8a58:	85 68 00 00 	l.lwz r11,0(r8)
    8a5c:	9c e7 ff fc 	l.addi r7,r7,-4
    8a60:	d4 0c 58 00 	l.sw 0(r12),r11
    8a64:	bc 47 00 03 	l.sfgtui r7,3
    8a68:	9d 8c 00 04 	l.addi r12,r12,4
    8a6c:	13 ff ff fb 	l.bf 8a58 <memmove+0x160>
    8a70:	9d 08 00 04 	l.addi r8,r8,4
    8a74:	9c ed ff fc 	l.addi r7,r13,-4
    8a78:	9c 40 ff fc 	l.addi r2,r0,-4
    8a7c:	a4 a5 00 03 	l.andi r5,r5,0x3
    8a80:	e0 e7 10 03 	l.and r7,r7,r2
    8a84:	9c e7 00 04 	l.addi r7,r7,4
    8a88:	e0 c6 38 00 	l.add r6,r6,r7
    8a8c:	03 ff ff b7 	l.j 8968 <memmove+0x70>
    8a90:	e0 84 38 00 	l.add r4,r4,r7
    8a94:	03 ff ff b5 	l.j 8968 <memmove+0x70>
    8a98:	a8 ad 00 00 	l.ori r5,r13,0x0

00008a9c <memset>:
    8a9c:	a4 c3 00 03 	l.andi r6,r3,0x3
    8aa0:	d7 e1 0f f8 	l.sw -8(r1),r1
    8aa4:	d7 e1 17 fc 	l.sw -4(r1),r2
    8aa8:	bc 06 00 00 	l.sfeqi r6,0
    8aac:	10 00 00 54 	l.bf 8bfc <memset+0x160>
    8ab0:	9c 21 ff f8 	l.addi r1,r1,-8
    8ab4:	bc 25 00 00 	l.sfnei r5,0
    8ab8:	0c 00 00 4c 	l.bnf 8be8 <memset+0x14c>
    8abc:	9c a5 ff ff 	l.addi r5,r5,-1
    8ac0:	b9 a4 00 18 	l.slli r13,r4,0x18
    8ac4:	a8 e3 00 00 	l.ori r7,r3,0x0
    8ac8:	a8 c3 00 00 	l.ori r6,r3,0x0
    8acc:	00 00 00 05 	l.j 8ae0 <memset+0x44>
    8ad0:	b9 ad 00 98 	l.srai r13,r13,0x18
    8ad4:	bc 05 00 00 	l.sfeqi r5,0
    8ad8:	10 00 00 44 	l.bf 8be8 <memset+0x14c>
    8adc:	a8 ac 00 00 	l.ori r5,r12,0x0
    8ae0:	9c c6 00 01 	l.addi r6,r6,1
    8ae4:	d8 07 68 00 	l.sb 0(r7),r13
    8ae8:	a5 06 00 03 	l.andi r8,r6,0x3
    8aec:	9d 85 ff ff 	l.addi r12,r5,-1
    8af0:	bc 28 00 00 	l.sfnei r8,0
    8af4:	13 ff ff f8 	l.bf 8ad4 <memset+0x38>
    8af8:	9c e7 00 01 	l.addi r7,r7,1
    8afc:	bc a5 00 03 	l.sfleui r5,3
    8b00:	10 00 00 30 	l.bf 8bc0 <memset+0x124>
    8b04:	bc 05 00 00 	l.sfeqi r5,0
    8b08:	a4 e4 00 ff 	l.andi r7,r4,0xff
    8b0c:	bc a5 00 0f 	l.sfleui r5,15
    8b10:	b9 07 00 08 	l.slli r8,r7,0x8
    8b14:	e0 e8 38 04 	l.or r7,r8,r7
    8b18:	b9 07 00 10 	l.slli r8,r7,0x10
    8b1c:	10 00 00 1b 	l.bf 8b88 <memset+0xec>
    8b20:	e0 e8 38 04 	l.or r7,r8,r7
    8b24:	9e 25 ff f0 	l.addi r17,r5,-16
    8b28:	9d 06 00 04 	l.addi r8,r6,4
    8b2c:	ba 31 00 44 	l.srli r17,r17,0x4
    8b30:	9d e6 00 08 	l.addi r15,r6,8
    8b34:	9d a6 00 0c 	l.addi r13,r6,12
    8b38:	b9 71 00 04 	l.slli r11,r17,0x4
    8b3c:	a9 86 00 00 	l.ori r12,r6,0x0
    8b40:	9d 6b 00 14 	l.addi r11,r11,20
    8b44:	e1 66 58 00 	l.add r11,r6,r11
    8b48:	d4 0c 38 00 	l.sw 0(r12),r7
    8b4c:	d4 08 38 00 	l.sw 0(r8),r7
    8b50:	9d 08 00 10 	l.addi r8,r8,16
    8b54:	d4 0f 38 00 	l.sw 0(r15),r7
    8b58:	d4 0d 38 00 	l.sw 0(r13),r7
    8b5c:	e4 28 58 00 	l.sfne r8,r11
    8b60:	9d 8c 00 10 	l.addi r12,r12,16
    8b64:	9d ef 00 10 	l.addi r15,r15,16
    8b68:	13 ff ff f8 	l.bf 8b48 <memset+0xac>
    8b6c:	9d ad 00 10 	l.addi r13,r13,16
    8b70:	9e 31 00 01 	l.addi r17,r17,1
    8b74:	a4 a5 00 0f 	l.andi r5,r5,0xf
    8b78:	ba 31 00 04 	l.slli r17,r17,0x4
    8b7c:	bc a5 00 03 	l.sfleui r5,3
    8b80:	10 00 00 0f 	l.bf 8bbc <memset+0x120>
    8b84:	e0 c6 88 00 	l.add r6,r6,r17
    8b88:	a9 86 00 00 	l.ori r12,r6,0x0
    8b8c:	a9 05 00 00 	l.ori r8,r5,0x0
    8b90:	9d 08 ff fc 	l.addi r8,r8,-4
    8b94:	d4 0c 38 00 	l.sw 0(r12),r7
    8b98:	bc 48 00 03 	l.sfgtui r8,3
    8b9c:	13 ff ff fd 	l.bf 8b90 <memset+0xf4>
    8ba0:	9d 8c 00 04 	l.addi r12,r12,4
    8ba4:	9c e5 ff fc 	l.addi r7,r5,-4
    8ba8:	9c 40 ff fc 	l.addi r2,r0,-4
    8bac:	a4 a5 00 03 	l.andi r5,r5,0x3
    8bb0:	e0 e7 10 03 	l.and r7,r7,r2
    8bb4:	9c e7 00 04 	l.addi r7,r7,4
    8bb8:	e0 c6 38 00 	l.add r6,r6,r7
    8bbc:	bc 05 00 00 	l.sfeqi r5,0
    8bc0:	10 00 00 0a 	l.bf 8be8 <memset+0x14c>
    8bc4:	15 00 00 00 	l.nop 0x0
    8bc8:	b8 84 00 18 	l.slli r4,r4,0x18
    8bcc:	e0 a6 28 00 	l.add r5,r6,r5
    8bd0:	b8 84 00 98 	l.srai r4,r4,0x18
    8bd4:	d8 06 20 00 	l.sb 0(r6),r4
    8bd8:	9c c6 00 01 	l.addi r6,r6,1
    8bdc:	e4 26 28 00 	l.sfne r6,r5
    8be0:	13 ff ff fd 	l.bf 8bd4 <memset+0x138>
    8be4:	15 00 00 00 	l.nop 0x0
    8be8:	9c 21 00 08 	l.addi r1,r1,8
    8bec:	a9 63 00 00 	l.ori r11,r3,0x0
    8bf0:	84 21 ff f8 	l.lwz r1,-8(r1)
    8bf4:	44 00 48 00 	l.jr r9
    8bf8:	84 41 ff fc 	l.lwz r2,-4(r1)
    8bfc:	03 ff ff c0 	l.j 8afc <memset+0x60>
    8c00:	a8 c3 00 00 	l.ori r6,r3,0x0

00008c04 <__malloc_lock>:
    8c04:	d7 e1 4f fc 	l.sw -4(r1),r9
    8c08:	d7 e1 17 f4 	l.sw -12(r1),r2
    8c0c:	d7 e1 77 f8 	l.sw -8(r1),r14
    8c10:	d7 e1 0f f0 	l.sw -16(r1),r1
    8c14:	9c 21 ff f0 	l.addi r1,r1,-16
    8c18:	07 ff ef 5e 	l.jal 4990 <or1k_timer_disable>
    8c1c:	a8 43 00 00 	l.ori r2,r3,0x0
    8c20:	07 ff ee aa 	l.jal 46c8 <or1k_interrupts_disable>
    8c24:	a9 cb 00 00 	l.ori r14,r11,0x0
    8c28:	19 00 00 08 	l.movhi r8,0x8
    8c2c:	00 00 00 05 	l.j 8c40 <__malloc_lock+0x3c>
    8c30:	a9 08 00 d8 	l.ori r8,r8,0xd8
    8c34:	bd 84 00 00 	l.sfltsi r4,0
    8c38:	0c 00 00 0a 	l.bnf 8c60 <__malloc_lock+0x5c>
    8c3c:	15 00 00 00 	l.nop 0x0
    8c40:	84 88 00 00 	l.lwz r4,0(r8)
    8c44:	e0 a2 20 05 	l.xor r5,r2,r4
    8c48:	e0 e0 20 02 	l.sub r7,r0,r4
    8c4c:	e0 c0 28 02 	l.sub r6,r0,r5
    8c50:	e0 a6 28 04 	l.or r5,r6,r5
    8c54:	bd 65 00 00 	l.sfgesi r5,0
    8c58:	0f ff ff f7 	l.bnf 8c34 <__malloc_lock+0x30>
    8c5c:	e0 87 20 04 	l.or r4,r7,r4
    8c60:	18 40 00 08 	l.movhi r2,0x8
    8c64:	18 60 00 08 	l.movhi r3,0x8
    8c68:	a8 42 00 dc 	l.ori r2,r2,0xdc
    8c6c:	a8 63 00 d4 	l.ori r3,r3,0xd4
    8c70:	d4 02 70 00 	l.sw 0(r2),r14
    8c74:	18 40 00 08 	l.movhi r2,0x8
    8c78:	a8 42 00 d0 	l.ori r2,r2,0xd0
    8c7c:	d4 02 58 00 	l.sw 0(r2),r11
    8c80:	84 43 00 00 	l.lwz r2,0(r3)
    8c84:	9c 42 00 01 	l.addi r2,r2,1
    8c88:	d4 03 10 00 	l.sw 0(r3),r2
    8c8c:	9c 21 00 10 	l.addi r1,r1,16
    8c90:	85 21 ff fc 	l.lwz r9,-4(r1)
    8c94:	84 21 ff f0 	l.lwz r1,-16(r1)
    8c98:	84 41 ff f4 	l.lwz r2,-12(r1)
    8c9c:	44 00 48 00 	l.jr r9
    8ca0:	85 c1 ff f8 	l.lwz r14,-8(r1)

00008ca4 <__malloc_unlock>:
    8ca4:	18 60 00 08 	l.movhi r3,0x8
    8ca8:	d7 e1 4f fc 	l.sw -4(r1),r9
    8cac:	a8 63 00 d4 	l.ori r3,r3,0xd4
    8cb0:	d7 e1 0f f8 	l.sw -8(r1),r1
    8cb4:	84 83 00 00 	l.lwz r4,0(r3)
    8cb8:	9c 21 ff f8 	l.addi r1,r1,-8
    8cbc:	9c 84 ff ff 	l.addi r4,r4,-1
    8cc0:	d4 03 20 00 	l.sw 0(r3),r4
    8cc4:	84 63 00 00 	l.lwz r3,0(r3)
    8cc8:	bc 23 00 00 	l.sfnei r3,0
    8ccc:	10 00 00 0e 	l.bf 8d04 <__malloc_unlock+0x60>
    8cd0:	18 80 00 08 	l.movhi r4,0x8
    8cd4:	a8 84 00 d8 	l.ori r4,r4,0xd8
    8cd8:	d4 04 18 00 	l.sw 0(r4),r3
    8cdc:	18 60 00 08 	l.movhi r3,0x8
    8ce0:	a8 63 00 d0 	l.ori r3,r3,0xd0
    8ce4:	84 63 00 00 	l.lwz r3,0(r3)
    8ce8:	07 ff ee 85 	l.jal 46fc <or1k_interrupts_restore>
    8cec:	15 00 00 00 	l.nop 0x0
    8cf0:	18 60 00 08 	l.movhi r3,0x8
    8cf4:	a8 63 00 dc 	l.ori r3,r3,0xdc
    8cf8:	84 63 00 00 	l.lwz r3,0(r3)
    8cfc:	07 ff ef 32 	l.jal 49c4 <or1k_timer_restore>
    8d00:	15 00 00 00 	l.nop 0x0
    8d04:	9c 21 00 08 	l.addi r1,r1,8
    8d08:	85 21 ff fc 	l.lwz r9,-4(r1)
    8d0c:	44 00 48 00 	l.jr r9
    8d10:	84 21 ff f8 	l.lwz r1,-8(r1)

00008d14 <_realloc_r>:
    8d14:	d7 e1 97 e0 	l.sw -32(r1),r18
    8d18:	d7 e1 a7 e4 	l.sw -28(r1),r20
    8d1c:	d7 e1 c7 ec 	l.sw -20(r1),r24
    8d20:	d7 e1 4f fc 	l.sw -4(r1),r9
    8d24:	d7 e1 0f d4 	l.sw -44(r1),r1
    8d28:	d7 e1 17 d8 	l.sw -40(r1),r2
    8d2c:	d7 e1 77 dc 	l.sw -36(r1),r14
    8d30:	d7 e1 b7 e8 	l.sw -24(r1),r22
    8d34:	d7 e1 d7 f0 	l.sw -16(r1),r26
    8d38:	d7 e1 e7 f4 	l.sw -12(r1),r28
    8d3c:	d7 e1 f7 f8 	l.sw -8(r1),r30
    8d40:	bc 24 00 00 	l.sfnei r4,0
    8d44:	9c 21 ff d4 	l.addi r1,r1,-44
    8d48:	aa 44 00 00 	l.ori r18,r4,0x0
    8d4c:	ab 03 00 00 	l.ori r24,r3,0x0
    8d50:	0c 00 00 b1 	l.bnf 9014 <_realloc_r+0x300>
    8d54:	aa 85 00 00 	l.ori r20,r5,0x0
    8d58:	07 ff ff ab 	l.jal 8c04 <__malloc_lock>
    8d5c:	9c 54 00 0b 	l.addi r2,r20,11
    8d60:	84 d2 ff fc 	l.lwz r6,-4(r18)
    8d64:	9c 60 ff fc 	l.addi r3,r0,-4
    8d68:	bc a2 00 16 	l.sfleui r2,22
    8d6c:	9e d2 ff f8 	l.addi r22,r18,-8
    8d70:	0c 00 00 52 	l.bnf 8eb8 <_realloc_r+0x1a4>
    8d74:	e1 c6 18 03 	l.and r14,r6,r3
    8d78:	9c 80 00 10 	l.addi r4,r0,16
    8d7c:	9c a0 00 00 	l.addi r5,r0,0
    8d80:	a8 44 00 00 	l.ori r2,r4,0x0
    8d84:	e4 82 a0 00 	l.sfltu r2,r20
    8d88:	10 00 00 03 	l.bf 8d94 <_realloc_r+0x80>
    8d8c:	9c 60 00 01 	l.addi r3,r0,1
    8d90:	9c 60 00 00 	l.addi r3,r0,0
    8d94:	a4 63 00 ff 	l.andi r3,r3,0xff
    8d98:	bc 23 00 00 	l.sfnei r3,0
    8d9c:	10 00 00 a9 	l.bf 9040 <_realloc_r+0x32c>
    8da0:	bc 05 00 00 	l.sfeqi r5,0
    8da4:	0c 00 00 a7 	l.bnf 9040 <_realloc_r+0x32c>
    8da8:	e5 6e 20 00 	l.sfges r14,r4
    8dac:	10 00 00 48 	l.bf 8ecc <_realloc_r+0x1b8>
    8db0:	1b 80 00 00 	l.movhi r28,0x0
    8db4:	e0 76 70 00 	l.add r3,r22,r14
    8db8:	ab 9c b1 f0 	l.ori r28,r28,0xb1f0
    8dbc:	84 bc 00 08 	l.lwz r5,8(r28)
    8dc0:	e4 05 18 00 	l.sfeq r5,r3
    8dc4:	10 00 00 b5 	l.bf 9098 <_realloc_r+0x384>
    8dc8:	9c e0 ff fe 	l.addi r7,r0,-2
    8dcc:	87 83 00 04 	l.lwz r28,4(r3)
    8dd0:	e0 bc 38 03 	l.and r5,r28,r7
    8dd4:	e0 a3 28 00 	l.add r5,r3,r5
    8dd8:	84 a5 00 04 	l.lwz r5,4(r5)
    8ddc:	a4 a5 00 01 	l.andi r5,r5,0x1
    8de0:	bc 05 00 00 	l.sfeqi r5,0
    8de4:	0c 00 00 55 	l.bnf 8f38 <_realloc_r+0x224>
    8de8:	9c a0 ff fc 	l.addi r5,r0,-4
    8dec:	e3 9c 28 03 	l.and r28,r28,r5
    8df0:	e0 bc 70 00 	l.add r5,r28,r14
    8df4:	e5 65 20 00 	l.sfges r5,r4
    8df8:	10 00 00 8b 	l.bf 9024 <_realloc_r+0x310>
    8dfc:	15 00 00 00 	l.nop 0x0
    8e00:	a4 c6 00 01 	l.andi r6,r6,0x1
    8e04:	bc 06 00 00 	l.sfeqi r6,0
    8e08:	0c 00 00 63 	l.bnf 8f94 <_realloc_r+0x280>
    8e0c:	9c e0 ff fc 	l.addi r7,r0,-4
    8e10:	87 52 ff f8 	l.lwz r26,-8(r18)
    8e14:	e3 56 d0 02 	l.sub r26,r22,r26
    8e18:	84 da 00 04 	l.lwz r6,4(r26)
    8e1c:	e0 c6 38 03 	l.and r6,r6,r7
    8e20:	e3 85 30 00 	l.add r28,r5,r6
    8e24:	e5 7c 20 00 	l.sfges r28,r4
    8e28:	10 00 00 8a 	l.bf 9050 <_realloc_r+0x33c>
    8e2c:	9c ae ff fc 	l.addi r5,r14,-4
    8e30:	e3 86 70 00 	l.add r28,r6,r14
    8e34:	e5 9c 20 00 	l.sflts r28,r4
    8e38:	10 00 00 58 	l.bf 8f98 <_realloc_r+0x284>
    8e3c:	a8 94 00 00 	l.ori r4,r20,0x0
    8e40:	84 7a 00 0c 	l.lwz r3,12(r26)
    8e44:	84 9a 00 08 	l.lwz r4,8(r26)
    8e48:	9c ae ff fc 	l.addi r5,r14,-4
    8e4c:	d4 04 18 0c 	l.sw 12(r4),r3
    8e50:	d4 03 20 08 	l.sw 8(r3),r4
    8e54:	bc 45 00 24 	l.sfgtui r5,36
    8e58:	10 00 00 89 	l.bf 907c <_realloc_r+0x368>
    8e5c:	9c 7a 00 08 	l.addi r3,r26,8
    8e60:	bc a5 00 13 	l.sfleui r5,19
    8e64:	10 00 00 0a 	l.bf 8e8c <_realloc_r+0x178>
    8e68:	a8 83 00 00 	l.ori r4,r3,0x0
    8e6c:	84 92 00 00 	l.lwz r4,0(r18)
    8e70:	bc 45 00 1b 	l.sfgtui r5,27
    8e74:	d4 1a 20 08 	l.sw 8(r26),r4
    8e78:	84 92 00 04 	l.lwz r4,4(r18)
    8e7c:	10 00 00 e8 	l.bf 921c <_realloc_r+0x508>
    8e80:	d4 1a 20 0c 	l.sw 12(r26),r4
    8e84:	9c 9a 00 10 	l.addi r4,r26,16
    8e88:	9e 52 00 08 	l.addi r18,r18,8
    8e8c:	84 b2 00 00 	l.lwz r5,0(r18)
    8e90:	aa 83 00 00 	l.ori r20,r3,0x0
    8e94:	d4 04 28 00 	l.sw 0(r4),r5
    8e98:	a9 dc 00 00 	l.ori r14,r28,0x0
    8e9c:	84 72 00 04 	l.lwz r3,4(r18)
    8ea0:	aa da 00 00 	l.ori r22,r26,0x0
    8ea4:	d4 04 18 04 	l.sw 4(r4),r3
    8ea8:	84 72 00 08 	l.lwz r3,8(r18)
    8eac:	d4 04 18 08 	l.sw 8(r4),r3
    8eb0:	00 00 00 08 	l.j 8ed0 <_realloc_r+0x1bc>
    8eb4:	84 da 00 04 	l.lwz r6,4(r26)
    8eb8:	9c 80 ff f8 	l.addi r4,r0,-8
    8ebc:	e0 42 20 03 	l.and r2,r2,r4
    8ec0:	a8 82 00 00 	l.ori r4,r2,0x0
    8ec4:	03 ff ff b0 	l.j 8d84 <_realloc_r+0x70>
    8ec8:	b8 a2 00 5f 	l.srli r5,r2,0x1f
    8ecc:	aa 92 00 00 	l.ori r20,r18,0x0
    8ed0:	e0 6e 10 02 	l.sub r3,r14,r2
    8ed4:	bc a3 00 0f 	l.sfleui r3,15
    8ed8:	0c 00 00 21 	l.bnf 8f5c <_realloc_r+0x248>
    8edc:	a4 c6 00 01 	l.andi r6,r6,0x1
    8ee0:	e0 76 70 00 	l.add r3,r22,r14
    8ee4:	e1 c6 70 04 	l.or r14,r6,r14
    8ee8:	d4 16 70 04 	l.sw 4(r22),r14
    8eec:	84 43 00 04 	l.lwz r2,4(r3)
    8ef0:	a8 42 00 01 	l.ori r2,r2,0x1
    8ef4:	d4 03 10 04 	l.sw 4(r3),r2
    8ef8:	07 ff ff 6b 	l.jal 8ca4 <__malloc_unlock>
    8efc:	a8 78 00 00 	l.ori r3,r24,0x0
    8f00:	a9 74 00 00 	l.ori r11,r20,0x0
    8f04:	9c 21 00 2c 	l.addi r1,r1,44
    8f08:	85 21 ff fc 	l.lwz r9,-4(r1)
    8f0c:	84 21 ff d4 	l.lwz r1,-44(r1)
    8f10:	84 41 ff d8 	l.lwz r2,-40(r1)
    8f14:	85 c1 ff dc 	l.lwz r14,-36(r1)
    8f18:	86 41 ff e0 	l.lwz r18,-32(r1)
    8f1c:	86 81 ff e4 	l.lwz r20,-28(r1)
    8f20:	86 c1 ff e8 	l.lwz r22,-24(r1)
    8f24:	87 01 ff ec 	l.lwz r24,-20(r1)
    8f28:	87 41 ff f0 	l.lwz r26,-16(r1)
    8f2c:	87 81 ff f4 	l.lwz r28,-12(r1)
    8f30:	44 00 48 00 	l.jr r9
    8f34:	87 c1 ff f8 	l.lwz r30,-8(r1)
    8f38:	a4 c6 00 01 	l.andi r6,r6,0x1
    8f3c:	bc 06 00 00 	l.sfeqi r6,0
    8f40:	0c 00 00 15 	l.bnf 8f94 <_realloc_r+0x280>
    8f44:	9c 60 ff fc 	l.addi r3,r0,-4
    8f48:	87 52 ff f8 	l.lwz r26,-8(r18)
    8f4c:	e3 56 d0 02 	l.sub r26,r22,r26
    8f50:	84 da 00 04 	l.lwz r6,4(r26)
    8f54:	03 ff ff b7 	l.j 8e30 <_realloc_r+0x11c>
    8f58:	e0 c6 18 03 	l.and r6,r6,r3
    8f5c:	e0 96 10 00 	l.add r4,r22,r2
    8f60:	e0 46 10 04 	l.or r2,r6,r2
    8f64:	a8 a3 00 01 	l.ori r5,r3,0x1
    8f68:	d4 16 10 04 	l.sw 4(r22),r2
    8f6c:	d4 04 28 04 	l.sw 4(r4),r5
    8f70:	e0 44 18 00 	l.add r2,r4,r3
    8f74:	a8 78 00 00 	l.ori r3,r24,0x0
    8f78:	84 a2 00 04 	l.lwz r5,4(r2)
    8f7c:	9c 84 00 08 	l.addi r4,r4,8
    8f80:	a8 a5 00 01 	l.ori r5,r5,0x1
    8f84:	07 ff f7 d3 	l.jal 6ed0 <_free_r>
    8f88:	d4 02 28 04 	l.sw 4(r2),r5
    8f8c:	03 ff ff db 	l.j 8ef8 <_realloc_r+0x1e4>
    8f90:	15 00 00 00 	l.nop 0x0
    8f94:	a8 94 00 00 	l.ori r4,r20,0x0
    8f98:	07 ff fb 4a 	l.jal 7cc0 <_malloc_r>
    8f9c:	a8 78 00 00 	l.ori r3,r24,0x0
    8fa0:	bc 2b 00 00 	l.sfnei r11,0
    8fa4:	0f ff ff d5 	l.bnf 8ef8 <_realloc_r+0x1e4>
    8fa8:	aa 8b 00 00 	l.ori r20,r11,0x0
    8fac:	84 d2 ff fc 	l.lwz r6,-4(r18)
    8fb0:	9c a0 ff fe 	l.addi r5,r0,-2
    8fb4:	9c 8b ff f8 	l.addi r4,r11,-8
    8fb8:	e0 66 28 03 	l.and r3,r6,r5
    8fbc:	e0 76 18 00 	l.add r3,r22,r3
    8fc0:	e4 24 18 00 	l.sfne r4,r3
    8fc4:	0c 00 00 90 	l.bnf 9204 <_realloc_r+0x4f0>
    8fc8:	9c ae ff fc 	l.addi r5,r14,-4
    8fcc:	bc 45 00 24 	l.sfgtui r5,36
    8fd0:	10 00 00 7f 	l.bf 91cc <_realloc_r+0x4b8>
    8fd4:	bc a5 00 13 	l.sfleui r5,19
    8fd8:	0c 00 00 68 	l.bnf 9178 <_realloc_r+0x464>
    8fdc:	bc 45 00 1b 	l.sfgtui r5,27
    8fe0:	a8 4b 00 00 	l.ori r2,r11,0x0
    8fe4:	a8 72 00 00 	l.ori r3,r18,0x0
    8fe8:	84 83 00 00 	l.lwz r4,0(r3)
    8fec:	d4 02 20 00 	l.sw 0(r2),r4
    8ff0:	84 83 00 04 	l.lwz r4,4(r3)
    8ff4:	d4 02 20 04 	l.sw 4(r2),r4
    8ff8:	84 63 00 08 	l.lwz r3,8(r3)
    8ffc:	d4 02 18 08 	l.sw 8(r2),r3
    9000:	a8 92 00 00 	l.ori r4,r18,0x0
    9004:	07 ff f7 b3 	l.jal 6ed0 <_free_r>
    9008:	a8 78 00 00 	l.ori r3,r24,0x0
    900c:	03 ff ff bb 	l.j 8ef8 <_realloc_r+0x1e4>
    9010:	15 00 00 00 	l.nop 0x0
    9014:	07 ff fb 2b 	l.jal 7cc0 <_malloc_r>
    9018:	a8 85 00 00 	l.ori r4,r5,0x0
    901c:	03 ff ff bb 	l.j 8f08 <_realloc_r+0x1f4>
    9020:	9c 21 00 2c 	l.addi r1,r1,44
    9024:	84 83 00 0c 	l.lwz r4,12(r3)
    9028:	84 63 00 08 	l.lwz r3,8(r3)
    902c:	aa 92 00 00 	l.ori r20,r18,0x0
    9030:	d4 03 20 0c 	l.sw 12(r3),r4
    9034:	d4 04 18 08 	l.sw 8(r4),r3
    9038:	03 ff ff a6 	l.j 8ed0 <_realloc_r+0x1bc>
    903c:	a9 c5 00 00 	l.ori r14,r5,0x0
    9040:	9c 40 00 0c 	l.addi r2,r0,12
    9044:	9d 60 00 00 	l.addi r11,r0,0
    9048:	03 ff ff af 	l.j 8f04 <_realloc_r+0x1f0>
    904c:	d4 18 10 00 	l.sw 0(r24),r2
    9050:	84 83 00 0c 	l.lwz r4,12(r3)
    9054:	84 63 00 08 	l.lwz r3,8(r3)
    9058:	d4 03 20 0c 	l.sw 12(r3),r4
    905c:	d4 04 18 08 	l.sw 8(r4),r3
    9060:	84 7a 00 0c 	l.lwz r3,12(r26)
    9064:	84 9a 00 08 	l.lwz r4,8(r26)
    9068:	bc 45 00 24 	l.sfgtui r5,36
    906c:	d4 04 18 0c 	l.sw 12(r4),r3
    9070:	d4 03 20 08 	l.sw 8(r3),r4
    9074:	0f ff ff 7b 	l.bnf 8e60 <_realloc_r+0x14c>
    9078:	9c 7a 00 08 	l.addi r3,r26,8
    907c:	a8 92 00 00 	l.ori r4,r18,0x0
    9080:	07 ff fe 1e 	l.jal 88f8 <memmove>
    9084:	aa 83 00 00 	l.ori r20,r3,0x0
    9088:	a9 dc 00 00 	l.ori r14,r28,0x0
    908c:	84 da 00 04 	l.lwz r6,4(r26)
    9090:	03 ff ff 90 	l.j 8ed0 <_realloc_r+0x1bc>
    9094:	aa da 00 00 	l.ori r22,r26,0x0
    9098:	87 c5 00 04 	l.lwz r30,4(r5)
    909c:	9c e0 ff fc 	l.addi r7,r0,-4
    90a0:	9c 62 00 10 	l.addi r3,r2,16
    90a4:	e3 de 38 03 	l.and r30,r30,r7
    90a8:	e3 de 70 00 	l.add r30,r30,r14
    90ac:	e5 7e 18 00 	l.sfges r30,r3
    90b0:	10 00 00 3a 	l.bf 9198 <_realloc_r+0x484>
    90b4:	a4 c6 00 01 	l.andi r6,r6,0x1
    90b8:	bc 06 00 00 	l.sfeqi r6,0
    90bc:	0f ff ff b6 	l.bnf 8f94 <_realloc_r+0x280>
    90c0:	9c a0 ff fc 	l.addi r5,r0,-4
    90c4:	87 52 ff f8 	l.lwz r26,-8(r18)
    90c8:	e3 56 d0 02 	l.sub r26,r22,r26
    90cc:	84 da 00 04 	l.lwz r6,4(r26)
    90d0:	e0 c6 28 03 	l.and r6,r6,r5
    90d4:	e3 de 30 00 	l.add r30,r30,r6
    90d8:	e5 a3 f0 00 	l.sfles r3,r30
    90dc:	0f ff ff 55 	l.bnf 8e30 <_realloc_r+0x11c>
    90e0:	9c ae ff fc 	l.addi r5,r14,-4
    90e4:	84 7a 00 0c 	l.lwz r3,12(r26)
    90e8:	84 9a 00 08 	l.lwz r4,8(r26)
    90ec:	d4 04 18 0c 	l.sw 12(r4),r3
    90f0:	d4 03 20 08 	l.sw 8(r3),r4
    90f4:	bc 45 00 24 	l.sfgtui r5,36
    90f8:	10 00 00 60 	l.bf 9278 <_realloc_r+0x564>
    90fc:	9e 9a 00 08 	l.addi r20,r26,8
    9100:	bc a5 00 13 	l.sfleui r5,19
    9104:	10 00 00 0a 	l.bf 912c <_realloc_r+0x418>
    9108:	a8 74 00 00 	l.ori r3,r20,0x0
    910c:	84 72 00 00 	l.lwz r3,0(r18)
    9110:	bc 45 00 1b 	l.sfgtui r5,27
    9114:	d4 1a 18 08 	l.sw 8(r26),r3
    9118:	84 72 00 04 	l.lwz r3,4(r18)
    911c:	10 00 00 5c 	l.bf 928c <_realloc_r+0x578>
    9120:	d4 1a 18 0c 	l.sw 12(r26),r3
    9124:	9c 7a 00 10 	l.addi r3,r26,16
    9128:	9e 52 00 08 	l.addi r18,r18,8
    912c:	84 92 00 00 	l.lwz r4,0(r18)
    9130:	d4 03 20 00 	l.sw 0(r3),r4
    9134:	84 92 00 04 	l.lwz r4,4(r18)
    9138:	d4 03 20 04 	l.sw 4(r3),r4
    913c:	84 92 00 08 	l.lwz r4,8(r18)
    9140:	d4 03 20 08 	l.sw 8(r3),r4
    9144:	e0 7e 10 02 	l.sub r3,r30,r2
    9148:	e0 9a 10 00 	l.add r4,r26,r2
    914c:	a8 63 00 01 	l.ori r3,r3,0x1
    9150:	d4 1c 20 08 	l.sw 8(r28),r4
    9154:	d4 04 18 04 	l.sw 4(r4),r3
    9158:	a8 78 00 00 	l.ori r3,r24,0x0
    915c:	84 9a 00 04 	l.lwz r4,4(r26)
    9160:	a4 84 00 01 	l.andi r4,r4,0x1
    9164:	e0 42 20 04 	l.or r2,r2,r4
    9168:	07 ff fe cf 	l.jal 8ca4 <__malloc_unlock>
    916c:	d4 1a 10 04 	l.sw 4(r26),r2
    9170:	03 ff ff 65 	l.j 8f04 <_realloc_r+0x1f0>
    9174:	a9 74 00 00 	l.ori r11,r20,0x0
    9178:	84 52 00 00 	l.lwz r2,0(r18)
    917c:	d4 0b 10 00 	l.sw 0(r11),r2
    9180:	84 52 00 04 	l.lwz r2,4(r18)
    9184:	10 00 00 17 	l.bf 91e0 <_realloc_r+0x4cc>
    9188:	d4 0b 10 04 	l.sw 4(r11),r2
    918c:	9c 4b 00 08 	l.addi r2,r11,8
    9190:	03 ff ff 96 	l.j 8fe8 <_realloc_r+0x2d4>
    9194:	9c 72 00 08 	l.addi r3,r18,8
    9198:	e3 de 10 02 	l.sub r30,r30,r2
    919c:	e2 d6 10 00 	l.add r22,r22,r2
    91a0:	a8 7e 00 01 	l.ori r3,r30,0x1
    91a4:	d4 1c b0 08 	l.sw 8(r28),r22
    91a8:	d4 16 18 04 	l.sw 4(r22),r3
    91ac:	a8 78 00 00 	l.ori r3,r24,0x0
    91b0:	84 92 ff fc 	l.lwz r4,-4(r18)
    91b4:	a4 84 00 01 	l.andi r4,r4,0x1
    91b8:	e0 42 20 04 	l.or r2,r2,r4
    91bc:	07 ff fe ba 	l.jal 8ca4 <__malloc_unlock>
    91c0:	d7 f2 17 fc 	l.sw -4(r18),r2
    91c4:	03 ff ff 50 	l.j 8f04 <_realloc_r+0x1f0>
    91c8:	a9 72 00 00 	l.ori r11,r18,0x0
    91cc:	a8 6b 00 00 	l.ori r3,r11,0x0
    91d0:	07 ff fd ca 	l.jal 88f8 <memmove>
    91d4:	a8 92 00 00 	l.ori r4,r18,0x0
    91d8:	03 ff ff 8b 	l.j 9004 <_realloc_r+0x2f0>
    91dc:	a8 92 00 00 	l.ori r4,r18,0x0
    91e0:	84 52 00 08 	l.lwz r2,8(r18)
    91e4:	bc 05 00 24 	l.sfeqi r5,36
    91e8:	d4 0b 10 08 	l.sw 8(r11),r2
    91ec:	84 52 00 0c 	l.lwz r2,12(r18)
    91f0:	10 00 00 14 	l.bf 9240 <_realloc_r+0x52c>
    91f4:	d4 0b 10 0c 	l.sw 12(r11),r2
    91f8:	9c 4b 00 10 	l.addi r2,r11,16
    91fc:	03 ff ff 7b 	l.j 8fe8 <_realloc_r+0x2d4>
    9200:	9c 72 00 10 	l.addi r3,r18,16
    9204:	84 6b ff fc 	l.lwz r3,-4(r11)
    9208:	9c e0 ff fc 	l.addi r7,r0,-4
    920c:	aa 92 00 00 	l.ori r20,r18,0x0
    9210:	e0 63 38 03 	l.and r3,r3,r7
    9214:	03 ff ff 2f 	l.j 8ed0 <_realloc_r+0x1bc>
    9218:	e1 ce 18 00 	l.add r14,r14,r3
    921c:	84 92 00 08 	l.lwz r4,8(r18)
    9220:	bc 05 00 24 	l.sfeqi r5,36
    9224:	d4 1a 20 10 	l.sw 16(r26),r4
    9228:	84 92 00 0c 	l.lwz r4,12(r18)
    922c:	10 00 00 0c 	l.bf 925c <_realloc_r+0x548>
    9230:	d4 1a 20 14 	l.sw 20(r26),r4
    9234:	9c 9a 00 18 	l.addi r4,r26,24
    9238:	03 ff ff 15 	l.j 8e8c <_realloc_r+0x178>
    923c:	9e 52 00 10 	l.addi r18,r18,16
    9240:	84 72 00 10 	l.lwz r3,16(r18)
    9244:	9c 4b 00 18 	l.addi r2,r11,24
    9248:	d4 0b 18 10 	l.sw 16(r11),r3
    924c:	9c 72 00 18 	l.addi r3,r18,24
    9250:	84 92 00 14 	l.lwz r4,20(r18)
    9254:	03 ff ff 65 	l.j 8fe8 <_realloc_r+0x2d4>
    9258:	d4 0b 20 14 	l.sw 20(r11),r4
    925c:	84 b2 00 10 	l.lwz r5,16(r18)
    9260:	9c 9a 00 20 	l.addi r4,r26,32
    9264:	d4 1a 28 18 	l.sw 24(r26),r5
    9268:	9e 52 00 18 	l.addi r18,r18,24
    926c:	84 b2 ff fc 	l.lwz r5,-4(r18)
    9270:	03 ff ff 07 	l.j 8e8c <_realloc_r+0x178>
    9274:	d4 1a 28 1c 	l.sw 28(r26),r5
    9278:	a8 74 00 00 	l.ori r3,r20,0x0
    927c:	07 ff fd 9f 	l.jal 88f8 <memmove>
    9280:	a8 92 00 00 	l.ori r4,r18,0x0
    9284:	03 ff ff b1 	l.j 9148 <_realloc_r+0x434>
    9288:	e0 7e 10 02 	l.sub r3,r30,r2
    928c:	84 72 00 08 	l.lwz r3,8(r18)
    9290:	bc 05 00 24 	l.sfeqi r5,36
    9294:	d4 1a 18 10 	l.sw 16(r26),r3
    9298:	84 72 00 0c 	l.lwz r3,12(r18)
    929c:	10 00 00 05 	l.bf 92b0 <_realloc_r+0x59c>
    92a0:	d4 1a 18 14 	l.sw 20(r26),r3
    92a4:	9c 7a 00 18 	l.addi r3,r26,24
    92a8:	03 ff ff a1 	l.j 912c <_realloc_r+0x418>
    92ac:	9e 52 00 10 	l.addi r18,r18,16
    92b0:	84 92 00 10 	l.lwz r4,16(r18)
    92b4:	9c 7a 00 20 	l.addi r3,r26,32
    92b8:	d4 1a 20 18 	l.sw 24(r26),r4
    92bc:	9e 52 00 18 	l.addi r18,r18,24
    92c0:	84 92 ff fc 	l.lwz r4,-4(r18)
    92c4:	03 ff ff 9a 	l.j 912c <_realloc_r+0x418>
    92c8:	d4 1a 20 1c 	l.sw 28(r26),r4

000092cc <__sread>:
    92cc:	d7 e1 17 f8 	l.sw -8(r1),r2
    92d0:	a8 44 00 00 	l.ori r2,r4,0x0
    92d4:	98 84 00 0e 	l.lhs r4,14(r4)
    92d8:	d7 e1 4f fc 	l.sw -4(r1),r9
    92dc:	d7 e1 0f f4 	l.sw -12(r1),r1
    92e0:	04 00 02 bb 	l.jal 9dcc <_read_r>
    92e4:	9c 21 ff f4 	l.addi r1,r1,-12
    92e8:	bd 8b 00 00 	l.sfltsi r11,0
    92ec:	10 00 00 0a 	l.bf 9314 <__sread+0x48>
    92f0:	9c 80 ef ff 	l.addi r4,r0,-4097
    92f4:	84 62 00 50 	l.lwz r3,80(r2)
    92f8:	e0 63 58 00 	l.add r3,r3,r11
    92fc:	d4 02 18 50 	l.sw 80(r2),r3
    9300:	9c 21 00 0c 	l.addi r1,r1,12
    9304:	85 21 ff fc 	l.lwz r9,-4(r1)
    9308:	84 21 ff f4 	l.lwz r1,-12(r1)
    930c:	44 00 48 00 	l.jr r9
    9310:	84 41 ff f8 	l.lwz r2,-8(r1)
    9314:	94 62 00 0c 	l.lhz r3,12(r2)
    9318:	e0 63 20 03 	l.and r3,r3,r4
    931c:	dc 02 18 0c 	l.sh 12(r2),r3
    9320:	9c 21 00 0c 	l.addi r1,r1,12
    9324:	85 21 ff fc 	l.lwz r9,-4(r1)
    9328:	84 21 ff f4 	l.lwz r1,-12(r1)
    932c:	44 00 48 00 	l.jr r9
    9330:	84 41 ff f8 	l.lwz r2,-8(r1)

00009334 <__seofread>:
    9334:	d7 e1 0f fc 	l.sw -4(r1),r1
    9338:	9c 21 ff fc 	l.addi r1,r1,-4
    933c:	9d 60 00 00 	l.addi r11,r0,0
    9340:	9c 21 00 04 	l.addi r1,r1,4
    9344:	44 00 48 00 	l.jr r9
    9348:	84 21 ff fc 	l.lwz r1,-4(r1)

0000934c <__swrite>:
    934c:	98 e4 00 0c 	l.lhs r7,12(r4)
    9350:	d7 e1 17 ec 	l.sw -20(r1),r2
    9354:	a8 44 00 00 	l.ori r2,r4,0x0
    9358:	a4 87 01 00 	l.andi r4,r7,0x100
    935c:	d7 e1 77 f0 	l.sw -16(r1),r14
    9360:	d7 e1 97 f4 	l.sw -12(r1),r18
    9364:	d7 e1 a7 f8 	l.sw -8(r1),r20
    9368:	d7 e1 4f fc 	l.sw -4(r1),r9
    936c:	d7 e1 0f e8 	l.sw -24(r1),r1
    9370:	bc 04 00 00 	l.sfeqi r4,0
    9374:	9c 21 ff e8 	l.addi r1,r1,-24
    9378:	aa 83 00 00 	l.ori r20,r3,0x0
    937c:	aa 45 00 00 	l.ori r18,r5,0x0
    9380:	10 00 00 07 	l.bf 939c <__swrite+0x50>
    9384:	a9 c6 00 00 	l.ori r14,r6,0x0
    9388:	98 82 00 0e 	l.lhs r4,14(r2)
    938c:	9c a0 00 00 	l.addi r5,r0,0
    9390:	04 00 02 75 	l.jal 9d64 <_lseek_r>
    9394:	9c c0 00 02 	l.addi r6,r0,2
    9398:	98 e2 00 0c 	l.lhs r7,12(r2)
    939c:	9c 60 ef ff 	l.addi r3,r0,-4097
    93a0:	98 82 00 0e 	l.lhs r4,14(r2)
    93a4:	e0 e7 18 03 	l.and r7,r7,r3
    93a8:	a8 b2 00 00 	l.ori r5,r18,0x0
    93ac:	dc 02 38 0c 	l.sh 12(r2),r7
    93b0:	a8 74 00 00 	l.ori r3,r20,0x0
    93b4:	04 00 02 d0 	l.jal 9ef4 <_write_r>
    93b8:	a8 ce 00 00 	l.ori r6,r14,0x0
    93bc:	9c 21 00 18 	l.addi r1,r1,24
    93c0:	85 21 ff fc 	l.lwz r9,-4(r1)
    93c4:	84 21 ff e8 	l.lwz r1,-24(r1)
    93c8:	84 41 ff ec 	l.lwz r2,-20(r1)
    93cc:	85 c1 ff f0 	l.lwz r14,-16(r1)
    93d0:	86 41 ff f4 	l.lwz r18,-12(r1)
    93d4:	44 00 48 00 	l.jr r9
    93d8:	86 81 ff f8 	l.lwz r20,-8(r1)

000093dc <__sseek>:
    93dc:	d7 e1 17 f8 	l.sw -8(r1),r2
    93e0:	a8 44 00 00 	l.ori r2,r4,0x0
    93e4:	98 84 00 0e 	l.lhs r4,14(r4)
    93e8:	d7 e1 4f fc 	l.sw -4(r1),r9
    93ec:	d7 e1 0f f4 	l.sw -12(r1),r1
    93f0:	04 00 02 5d 	l.jal 9d64 <_lseek_r>
    93f4:	9c 21 ff f4 	l.addi r1,r1,-12
    93f8:	bc 2b ff ff 	l.sfnei r11,-1
    93fc:	0c 00 00 0a 	l.bnf 9424 <__sseek+0x48>
    9400:	94 62 00 0c 	l.lhz r3,12(r2)
    9404:	a8 63 10 00 	l.ori r3,r3,0x1000
    9408:	d4 02 58 50 	l.sw 80(r2),r11
    940c:	dc 02 18 0c 	l.sh 12(r2),r3
    9410:	9c 21 00 0c 	l.addi r1,r1,12
    9414:	85 21 ff fc 	l.lwz r9,-4(r1)
    9418:	84 21 ff f4 	l.lwz r1,-12(r1)
    941c:	44 00 48 00 	l.jr r9
    9420:	84 41 ff f8 	l.lwz r2,-8(r1)
    9424:	9c 80 ef ff 	l.addi r4,r0,-4097
    9428:	e0 63 20 03 	l.and r3,r3,r4
    942c:	dc 02 18 0c 	l.sh 12(r2),r3
    9430:	9c 21 00 0c 	l.addi r1,r1,12
    9434:	85 21 ff fc 	l.lwz r9,-4(r1)
    9438:	84 21 ff f4 	l.lwz r1,-12(r1)
    943c:	44 00 48 00 	l.jr r9
    9440:	84 41 ff f8 	l.lwz r2,-8(r1)

00009444 <__sclose>:
    9444:	98 84 00 0e 	l.lhs r4,14(r4)
    9448:	d7 e1 4f fc 	l.sw -4(r1),r9
    944c:	d7 e1 0f f8 	l.sw -8(r1),r1
    9450:	04 00 02 08 	l.jal 9c70 <_close_r>
    9454:	9c 21 ff f8 	l.addi r1,r1,-8
    9458:	9c 21 00 08 	l.addi r1,r1,8
    945c:	85 21 ff fc 	l.lwz r9,-4(r1)
    9460:	44 00 48 00 	l.jr r9
    9464:	84 21 ff f8 	l.lwz r1,-8(r1)

00009468 <strcmp>:
    9468:	e1 63 20 04 	l.or r11,r3,r4
    946c:	d7 e1 0f f8 	l.sw -8(r1),r1
    9470:	a5 6b 00 03 	l.andi r11,r11,0x3
    9474:	d7 e1 17 fc 	l.sw -4(r1),r2
    9478:	bc 2b 00 00 	l.sfnei r11,0
    947c:	10 00 00 24 	l.bf 950c <strcmp+0xa4>
    9480:	9c 21 ff f8 	l.addi r1,r1,-8
    9484:	84 a3 00 00 	l.lwz r5,0(r3)
    9488:	84 c4 00 00 	l.lwz r6,0(r4)
    948c:	e4 25 30 00 	l.sfne r5,r6
    9490:	10 00 00 1f 	l.bf 950c <strcmp+0xa4>
    9494:	18 40 fe fe 	l.movhi r2,0xfefe
    9498:	a8 42 fe ff 	l.ori r2,r2,0xfeff
    949c:	e0 c5 10 00 	l.add r6,r5,r2
    94a0:	ac a5 ff ff 	l.xori r5,r5,-1
    94a4:	18 40 80 80 	l.movhi r2,0x8080
    94a8:	e0 a6 28 03 	l.and r5,r6,r5
    94ac:	a8 42 80 80 	l.ori r2,r2,0x8080
    94b0:	e0 a5 10 03 	l.and r5,r5,r2
    94b4:	bc 25 00 00 	l.sfnei r5,0
    94b8:	0c 00 00 0b 	l.bnf 94e4 <strcmp+0x7c>
    94bc:	9c 63 00 04 	l.addi r3,r3,4
    94c0:	9c 63 ff fc 	l.addi r3,r3,-4
    94c4:	00 00 00 2a 	l.j 956c <strcmp+0x104>
    94c8:	9c 21 00 08 	l.addi r1,r1,8
    94cc:	18 40 80 80 	l.movhi r2,0x8080
    94d0:	a8 42 80 80 	l.ori r2,r2,0x8080
    94d4:	e0 a5 10 03 	l.and r5,r5,r2
    94d8:	bc 25 00 00 	l.sfnei r5,0
    94dc:	10 00 00 27 	l.bf 9578 <strcmp+0x110>
    94e0:	9c 63 00 04 	l.addi r3,r3,4
    94e4:	9c 84 00 04 	l.addi r4,r4,4
    94e8:	18 40 fe fe 	l.movhi r2,0xfefe
    94ec:	84 c3 00 00 	l.lwz r6,0(r3)
    94f0:	85 04 00 00 	l.lwz r8,0(r4)
    94f4:	a8 42 fe ff 	l.ori r2,r2,0xfeff
    94f8:	ac a6 ff ff 	l.xori r5,r6,-1
    94fc:	e0 e6 10 00 	l.add r7,r6,r2
    9500:	e4 06 40 00 	l.sfeq r6,r8
    9504:	13 ff ff f2 	l.bf 94cc <strcmp+0x64>
    9508:	e0 a7 28 03 	l.and r5,r7,r5
    950c:	90 a3 00 00 	l.lbs r5,0(r3)
    9510:	bc 05 00 00 	l.sfeqi r5,0
    9514:	10 00 00 12 	l.bf 955c <strcmp+0xf4>
    9518:	15 00 00 00 	l.nop 0x0
    951c:	90 c4 00 00 	l.lbs r6,0(r4)
    9520:	e4 26 28 00 	l.sfne r6,r5
    9524:	0c 00 00 0a 	l.bnf 954c <strcmp+0xe4>
    9528:	9c 63 00 01 	l.addi r3,r3,1
    952c:	9c 63 ff ff 	l.addi r3,r3,-1
    9530:	00 00 00 0c 	l.j 9560 <strcmp+0xf8>
    9534:	8c 63 00 00 	l.lbz r3,0(r3)
    9538:	90 c4 00 00 	l.lbs r6,0(r4)
    953c:	e4 06 28 00 	l.sfeq r6,r5
    9540:	0c 00 00 07 	l.bnf 955c <strcmp+0xf4>
    9544:	15 00 00 00 	l.nop 0x0
    9548:	9c 63 00 01 	l.addi r3,r3,1
    954c:	90 a3 00 00 	l.lbs r5,0(r3)
    9550:	bc 05 00 00 	l.sfeqi r5,0
    9554:	0f ff ff f9 	l.bnf 9538 <strcmp+0xd0>
    9558:	9c 84 00 01 	l.addi r4,r4,1
    955c:	8c 63 00 00 	l.lbz r3,0(r3)
    9560:	8d 64 00 00 	l.lbz r11,0(r4)
    9564:	e1 63 58 02 	l.sub r11,r3,r11
    9568:	9c 21 00 08 	l.addi r1,r1,8
    956c:	84 21 ff f8 	l.lwz r1,-8(r1)
    9570:	44 00 48 00 	l.jr r9
    9574:	84 41 ff fc 	l.lwz r2,-4(r1)
    9578:	9c 21 00 08 	l.addi r1,r1,8
    957c:	9d 60 00 00 	l.addi r11,r0,0
    9580:	84 21 ff f8 	l.lwz r1,-8(r1)
    9584:	44 00 48 00 	l.jr r9
    9588:	84 41 ff fc 	l.lwz r2,-4(r1)

0000958c <strlen>:
    958c:	a4 83 00 03 	l.andi r4,r3,0x3
    9590:	d7 e1 0f f8 	l.sw -8(r1),r1
    9594:	d7 e1 17 fc 	l.sw -4(r1),r2
    9598:	bc 04 00 00 	l.sfeqi r4,0
    959c:	10 00 00 3a 	l.bf 9684 <strlen+0xf8>
    95a0:	9c 21 ff f8 	l.addi r1,r1,-8
    95a4:	90 a3 00 00 	l.lbs r5,0(r3)
    95a8:	bc 05 00 00 	l.sfeqi r5,0
    95ac:	10 00 00 38 	l.bf 968c <strlen+0x100>
    95b0:	a8 83 00 00 	l.ori r4,r3,0x0
    95b4:	00 00 00 07 	l.j 95d0 <strlen+0x44>
    95b8:	9c 84 00 01 	l.addi r4,r4,1
    95bc:	90 a4 00 00 	l.lbs r5,0(r4)
    95c0:	bc 25 00 00 	l.sfnei r5,0
    95c4:	0c 00 00 2c 	l.bnf 9674 <strlen+0xe8>
    95c8:	e1 64 18 02 	l.sub r11,r4,r3
    95cc:	9c 84 00 01 	l.addi r4,r4,1
    95d0:	a4 a4 00 03 	l.andi r5,r4,0x3
    95d4:	bc 25 00 00 	l.sfnei r5,0
    95d8:	13 ff ff f9 	l.bf 95bc <strlen+0x30>
    95dc:	15 00 00 00 	l.nop 0x0
    95e0:	18 40 fe fe 	l.movhi r2,0xfefe
    95e4:	84 a4 00 00 	l.lwz r5,0(r4)
    95e8:	a8 42 fe ff 	l.ori r2,r2,0xfeff
    95ec:	e0 c5 10 00 	l.add r6,r5,r2
    95f0:	ac a5 ff ff 	l.xori r5,r5,-1
    95f4:	18 40 80 80 	l.movhi r2,0x8080
    95f8:	e0 a6 28 03 	l.and r5,r6,r5
    95fc:	a8 42 80 80 	l.ori r2,r2,0x8080
    9600:	e0 a5 10 03 	l.and r5,r5,r2
    9604:	bc 25 00 00 	l.sfnei r5,0
    9608:	10 00 00 10 	l.bf 9648 <strlen+0xbc>
    960c:	15 00 00 00 	l.nop 0x0
    9610:	9c 84 00 04 	l.addi r4,r4,4
    9614:	18 40 fe fe 	l.movhi r2,0xfefe
    9618:	84 a4 00 00 	l.lwz r5,0(r4)
    961c:	a8 42 fe ff 	l.ori r2,r2,0xfeff
    9620:	e0 c5 10 00 	l.add r6,r5,r2
    9624:	ac a5 ff ff 	l.xori r5,r5,-1
    9628:	18 40 80 80 	l.movhi r2,0x8080
    962c:	e0 a6 28 03 	l.and r5,r6,r5
    9630:	a8 42 80 80 	l.ori r2,r2,0x8080
    9634:	e0 a5 10 03 	l.and r5,r5,r2
    9638:	bc 05 00 00 	l.sfeqi r5,0
    963c:	13 ff ff f6 	l.bf 9614 <strlen+0x88>
    9640:	9c 84 00 04 	l.addi r4,r4,4
    9644:	9c 84 ff fc 	l.addi r4,r4,-4
    9648:	90 a4 00 00 	l.lbs r5,0(r4)
    964c:	bc 05 00 00 	l.sfeqi r5,0
    9650:	10 00 00 09 	l.bf 9674 <strlen+0xe8>
    9654:	e1 64 18 02 	l.sub r11,r4,r3
    9658:	9c 84 00 01 	l.addi r4,r4,1
    965c:	90 a4 00 00 	l.lbs r5,0(r4)
    9660:	bc 25 00 00 	l.sfnei r5,0
    9664:	13 ff ff fe 	l.bf 965c <strlen+0xd0>
    9668:	9c 84 00 01 	l.addi r4,r4,1
    966c:	9c 84 ff ff 	l.addi r4,r4,-1
    9670:	e1 64 18 02 	l.sub r11,r4,r3
    9674:	9c 21 00 08 	l.addi r1,r1,8
    9678:	84 21 ff f8 	l.lwz r1,-8(r1)
    967c:	44 00 48 00 	l.jr r9
    9680:	84 41 ff fc 	l.lwz r2,-4(r1)
    9684:	03 ff ff d7 	l.j 95e0 <strlen+0x54>
    9688:	a8 83 00 00 	l.ori r4,r3,0x0
    968c:	03 ff ff fa 	l.j 9674 <strlen+0xe8>
    9690:	a9 65 00 00 	l.ori r11,r5,0x0

00009694 <__swbuf_r>:
    9694:	d7 e1 17 f0 	l.sw -16(r1),r2
    9698:	d7 e1 77 f4 	l.sw -12(r1),r14
    969c:	d7 e1 97 f8 	l.sw -8(r1),r18
    96a0:	d7 e1 4f fc 	l.sw -4(r1),r9
    96a4:	d7 e1 0f ec 	l.sw -20(r1),r1
    96a8:	bc 03 00 00 	l.sfeqi r3,0
    96ac:	9c 21 ff ec 	l.addi r1,r1,-20
    96b0:	aa 43 00 00 	l.ori r18,r3,0x0
    96b4:	a9 c4 00 00 	l.ori r14,r4,0x0
    96b8:	10 00 00 06 	l.bf 96d0 <__swbuf_r+0x3c>
    96bc:	a8 45 00 00 	l.ori r2,r5,0x0
    96c0:	84 83 00 38 	l.lwz r4,56(r3)
    96c4:	bc 24 00 00 	l.sfnei r4,0
    96c8:	0c 00 00 56 	l.bnf 9820 <__swbuf_r+0x18c>
    96cc:	15 00 00 00 	l.nop 0x0
    96d0:	98 e2 00 0c 	l.lhs r7,12(r2)
    96d4:	a4 c7 ff ff 	l.andi r6,r7,0xffff
    96d8:	84 a2 00 18 	l.lwz r5,24(r2)
    96dc:	a4 66 00 08 	l.andi r3,r6,0x8
    96e0:	bc 03 00 00 	l.sfeqi r3,0
    96e4:	10 00 00 45 	l.bf 97f8 <__swbuf_r+0x164>
    96e8:	d4 02 28 08 	l.sw 8(r2),r5
    96ec:	84 a2 00 10 	l.lwz r5,16(r2)
    96f0:	bc 25 00 00 	l.sfnei r5,0
    96f4:	0c 00 00 42 	l.bnf 97fc <__swbuf_r+0x168>
    96f8:	a8 72 00 00 	l.ori r3,r18,0x0
    96fc:	a4 c6 20 00 	l.andi r6,r6,0x2000
    9700:	bc 26 00 00 	l.sfnei r6,0
    9704:	0c 00 00 22 	l.bnf 978c <__swbuf_r+0xf8>
    9708:	a5 ce 00 ff 	l.andi r14,r14,0xff
    970c:	84 62 00 00 	l.lwz r3,0(r2)
    9710:	84 82 00 14 	l.lwz r4,20(r2)
    9714:	e0 a3 28 02 	l.sub r5,r3,r5
    9718:	e5 65 20 00 	l.sfges r5,r4
    971c:	10 00 00 27 	l.bf 97b8 <__swbuf_r+0x124>
    9720:	15 00 00 00 	l.nop 0x0
    9724:	9c a5 00 01 	l.addi r5,r5,1
    9728:	84 82 00 08 	l.lwz r4,8(r2)
    972c:	9c c3 00 01 	l.addi r6,r3,1
    9730:	9c 84 ff ff 	l.addi r4,r4,-1
    9734:	d4 02 30 00 	l.sw 0(r2),r6
    9738:	d4 02 20 08 	l.sw 8(r2),r4
    973c:	d8 03 70 00 	l.sb 0(r3),r14
    9740:	84 62 00 14 	l.lwz r3,20(r2)
    9744:	e4 03 28 00 	l.sfeq r3,r5
    9748:	10 00 00 24 	l.bf 97d8 <__swbuf_r+0x144>
    974c:	bc 2e 00 0a 	l.sfnei r14,10
    9750:	10 00 00 08 	l.bf 9770 <__swbuf_r+0xdc>
    9754:	a9 6e 00 00 	l.ori r11,r14,0x0
    9758:	94 62 00 0c 	l.lhz r3,12(r2)
    975c:	a4 63 00 01 	l.andi r3,r3,0x1
    9760:	bc 03 00 00 	l.sfeqi r3,0
    9764:	0c 00 00 1e 	l.bnf 97dc <__swbuf_r+0x148>
    9768:	a8 72 00 00 	l.ori r3,r18,0x0
    976c:	a9 6e 00 00 	l.ori r11,r14,0x0
    9770:	9c 21 00 14 	l.addi r1,r1,20
    9774:	85 21 ff fc 	l.lwz r9,-4(r1)
    9778:	84 21 ff ec 	l.lwz r1,-20(r1)
    977c:	84 41 ff f0 	l.lwz r2,-16(r1)
    9780:	85 c1 ff f4 	l.lwz r14,-12(r1)
    9784:	44 00 48 00 	l.jr r9
    9788:	86 41 ff f8 	l.lwz r18,-8(r1)
    978c:	84 62 00 64 	l.lwz r3,100(r2)
    9790:	9c 80 df ff 	l.addi r4,r0,-8193
    9794:	a8 e7 20 00 	l.ori r7,r7,0x2000
    9798:	e0 63 20 03 	l.and r3,r3,r4
    979c:	84 82 00 14 	l.lwz r4,20(r2)
    97a0:	d4 02 18 64 	l.sw 100(r2),r3
    97a4:	84 62 00 00 	l.lwz r3,0(r2)
    97a8:	e0 a3 28 02 	l.sub r5,r3,r5
    97ac:	e5 65 20 00 	l.sfges r5,r4
    97b0:	0f ff ff dd 	l.bnf 9724 <__swbuf_r+0x90>
    97b4:	dc 02 38 0c 	l.sh 12(r2),r7
    97b8:	a8 72 00 00 	l.ori r3,r18,0x0
    97bc:	07 ff f3 78 	l.jal 659c <_fflush_r>
    97c0:	a8 82 00 00 	l.ori r4,r2,0x0
    97c4:	bc 2b 00 00 	l.sfnei r11,0
    97c8:	10 00 00 0a 	l.bf 97f0 <__swbuf_r+0x15c>
    97cc:	9c a0 00 01 	l.addi r5,r0,1
    97d0:	03 ff ff d6 	l.j 9728 <__swbuf_r+0x94>
    97d4:	84 62 00 00 	l.lwz r3,0(r2)
    97d8:	a8 72 00 00 	l.ori r3,r18,0x0
    97dc:	07 ff f3 70 	l.jal 659c <_fflush_r>
    97e0:	a8 82 00 00 	l.ori r4,r2,0x0
    97e4:	bc 2b 00 00 	l.sfnei r11,0
    97e8:	0f ff ff e1 	l.bnf 976c <__swbuf_r+0xd8>
    97ec:	15 00 00 00 	l.nop 0x0
    97f0:	03 ff ff e0 	l.j 9770 <__swbuf_r+0xdc>
    97f4:	9d 60 ff ff 	l.addi r11,r0,-1
    97f8:	a8 72 00 00 	l.ori r3,r18,0x0
    97fc:	07 ff f1 b9 	l.jal 5ee0 <__swsetup_r>
    9800:	a8 82 00 00 	l.ori r4,r2,0x0
    9804:	bc 0b 00 00 	l.sfeqi r11,0
    9808:	0f ff ff da 	l.bnf 9770 <__swbuf_r+0xdc>
    980c:	9d 60 ff ff 	l.addi r11,r0,-1
    9810:	98 e2 00 0c 	l.lhs r7,12(r2)
    9814:	84 a2 00 10 	l.lwz r5,16(r2)
    9818:	03 ff ff b9 	l.j 96fc <__swbuf_r+0x68>
    981c:	a4 c7 ff ff 	l.andi r6,r7,0xffff
    9820:	07 ff f4 96 	l.jal 6a78 <__sinit>
    9824:	15 00 00 00 	l.nop 0x0
    9828:	03 ff ff ab 	l.j 96d4 <__swbuf_r+0x40>
    982c:	98 e2 00 0c 	l.lhs r7,12(r2)

00009830 <__swbuf>:
    9830:	d7 e1 4f fc 	l.sw -4(r1),r9
    9834:	d7 e1 17 f4 	l.sw -12(r1),r2
    9838:	d7 e1 77 f8 	l.sw -8(r1),r14
    983c:	d7 e1 0f f0 	l.sw -16(r1),r1
    9840:	9c 21 ff f0 	l.addi r1,r1,-16
    9844:	a9 c3 00 00 	l.ori r14,r3,0x0
    9848:	07 ff ea 51 	l.jal 418c <__getreent>
    984c:	a8 44 00 00 	l.ori r2,r4,0x0
    9850:	a8 8e 00 00 	l.ori r4,r14,0x0
    9854:	a8 a2 00 00 	l.ori r5,r2,0x0
    9858:	07 ff ff 8f 	l.jal 9694 <__swbuf_r>
    985c:	a8 6b 00 00 	l.ori r3,r11,0x0
    9860:	9c 21 00 10 	l.addi r1,r1,16
    9864:	85 21 ff fc 	l.lwz r9,-4(r1)
    9868:	84 21 ff f0 	l.lwz r1,-16(r1)
    986c:	84 41 ff f4 	l.lwz r2,-12(r1)
    9870:	44 00 48 00 	l.jr r9
    9874:	85 c1 ff f8 	l.lwz r14,-8(r1)

00009878 <_wcrtomb_r>:
    9878:	d7 e1 17 e8 	l.sw -24(r1),r2
    987c:	d7 e1 77 ec 	l.sw -20(r1),r14
    9880:	d7 e1 97 f0 	l.sw -16(r1),r18
    9884:	d7 e1 a7 f4 	l.sw -12(r1),r20
    9888:	d7 e1 4f fc 	l.sw -4(r1),r9
    988c:	d7 e1 0f e4 	l.sw -28(r1),r1
    9890:	d7 e1 b7 f8 	l.sw -8(r1),r22
    9894:	a9 c3 00 00 	l.ori r14,r3,0x0
    9898:	bc 24 00 00 	l.sfnei r4,0
    989c:	18 60 00 00 	l.movhi r3,0x0
    98a0:	9c 21 ff d8 	l.addi r1,r1,-40
    98a4:	a8 44 00 00 	l.ori r2,r4,0x0
    98a8:	a8 63 b5 f8 	l.ori r3,r3,0xb5f8
    98ac:	aa 85 00 00 	l.ori r20,r5,0x0
    98b0:	0c 00 00 19 	l.bnf 9914 <_wcrtomb_r+0x9c>
    98b4:	aa 46 00 00 	l.ori r18,r6,0x0
    98b8:	07 ff f8 4c 	l.jal 79e8 <__locale_charset>
    98bc:	86 c3 00 00 	l.lwz r22,0(r3)
    98c0:	a8 6e 00 00 	l.ori r3,r14,0x0
    98c4:	a8 82 00 00 	l.ori r4,r2,0x0
    98c8:	a8 b4 00 00 	l.ori r5,r20,0x0
    98cc:	a8 cb 00 00 	l.ori r6,r11,0x0
    98d0:	48 00 b0 00 	l.jalr r22
    98d4:	a8 f2 00 00 	l.ori r7,r18,0x0
    98d8:	bc 2b ff ff 	l.sfnei r11,-1
    98dc:	10 00 00 05 	l.bf 98f0 <_wcrtomb_r+0x78>
    98e0:	9c 40 00 00 	l.addi r2,r0,0
    98e4:	d4 12 10 00 	l.sw 0(r18),r2
    98e8:	9c 40 00 8a 	l.addi r2,r0,138
    98ec:	d4 0e 10 00 	l.sw 0(r14),r2
    98f0:	9c 21 00 28 	l.addi r1,r1,40
    98f4:	85 21 ff fc 	l.lwz r9,-4(r1)
    98f8:	84 21 ff e4 	l.lwz r1,-28(r1)
    98fc:	84 41 ff e8 	l.lwz r2,-24(r1)
    9900:	85 c1 ff ec 	l.lwz r14,-20(r1)
    9904:	86 41 ff f0 	l.lwz r18,-16(r1)
    9908:	86 81 ff f4 	l.lwz r20,-12(r1)
    990c:	44 00 48 00 	l.jr r9
    9910:	86 c1 ff f8 	l.lwz r22,-8(r1)
    9914:	07 ff f8 35 	l.jal 79e8 <__locale_charset>
    9918:	86 83 00 00 	l.lwz r20,0(r3)
    991c:	a8 6e 00 00 	l.ori r3,r14,0x0
    9920:	a8 81 00 00 	l.ori r4,r1,0x0
    9924:	a8 a2 00 00 	l.ori r5,r2,0x0
    9928:	a8 cb 00 00 	l.ori r6,r11,0x0
    992c:	48 00 a0 00 	l.jalr r20
    9930:	a8 f2 00 00 	l.ori r7,r18,0x0
    9934:	03 ff ff ea 	l.j 98dc <_wcrtomb_r+0x64>
    9938:	bc 2b ff ff 	l.sfnei r11,-1

0000993c <wcrtomb>:
    993c:	d7 e1 17 e8 	l.sw -24(r1),r2
    9940:	d7 e1 77 ec 	l.sw -20(r1),r14
    9944:	d7 e1 97 f0 	l.sw -16(r1),r18
    9948:	d7 e1 a7 f4 	l.sw -12(r1),r20
    994c:	d7 e1 4f fc 	l.sw -4(r1),r9
    9950:	d7 e1 0f e4 	l.sw -28(r1),r1
    9954:	d7 e1 b7 f8 	l.sw -8(r1),r22
    9958:	9c 21 ff d8 	l.addi r1,r1,-40
    995c:	a8 43 00 00 	l.ori r2,r3,0x0
    9960:	aa 84 00 00 	l.ori r20,r4,0x0
    9964:	07 ff ea 0a 	l.jal 418c <__getreent>
    9968:	aa 45 00 00 	l.ori r18,r5,0x0
    996c:	18 60 00 00 	l.movhi r3,0x0
    9970:	bc 22 00 00 	l.sfnei r2,0
    9974:	a9 cb 00 00 	l.ori r14,r11,0x0
    9978:	0c 00 00 19 	l.bnf 99dc <wcrtomb+0xa0>
    997c:	a8 63 b5 f8 	l.ori r3,r3,0xb5f8
    9980:	07 ff f8 1a 	l.jal 79e8 <__locale_charset>
    9984:	86 c3 00 00 	l.lwz r22,0(r3)
    9988:	a8 6e 00 00 	l.ori r3,r14,0x0
    998c:	a8 82 00 00 	l.ori r4,r2,0x0
    9990:	a8 b4 00 00 	l.ori r5,r20,0x0
    9994:	a8 cb 00 00 	l.ori r6,r11,0x0
    9998:	48 00 b0 00 	l.jalr r22
    999c:	a8 f2 00 00 	l.ori r7,r18,0x0
    99a0:	bc 2b ff ff 	l.sfnei r11,-1
    99a4:	10 00 00 05 	l.bf 99b8 <wcrtomb+0x7c>
    99a8:	9c 40 00 00 	l.addi r2,r0,0
    99ac:	d4 12 10 00 	l.sw 0(r18),r2
    99b0:	9c 40 00 8a 	l.addi r2,r0,138
    99b4:	d4 0e 10 00 	l.sw 0(r14),r2
    99b8:	9c 21 00 28 	l.addi r1,r1,40
    99bc:	85 21 ff fc 	l.lwz r9,-4(r1)
    99c0:	84 21 ff e4 	l.lwz r1,-28(r1)
    99c4:	84 41 ff e8 	l.lwz r2,-24(r1)
    99c8:	85 c1 ff ec 	l.lwz r14,-20(r1)
    99cc:	86 41 ff f0 	l.lwz r18,-16(r1)
    99d0:	86 81 ff f4 	l.lwz r20,-12(r1)
    99d4:	44 00 48 00 	l.jr r9
    99d8:	86 c1 ff f8 	l.lwz r22,-8(r1)
    99dc:	07 ff f8 03 	l.jal 79e8 <__locale_charset>
    99e0:	86 83 00 00 	l.lwz r20,0(r3)
    99e4:	a8 6e 00 00 	l.ori r3,r14,0x0
    99e8:	a8 81 00 00 	l.ori r4,r1,0x0
    99ec:	a8 a2 00 00 	l.ori r5,r2,0x0
    99f0:	a8 cb 00 00 	l.ori r6,r11,0x0
    99f4:	48 00 a0 00 	l.jalr r20
    99f8:	a8 f2 00 00 	l.ori r7,r18,0x0
    99fc:	03 ff ff ea 	l.j 99a4 <wcrtomb+0x68>
    9a00:	bc 2b ff ff 	l.sfnei r11,-1

00009a04 <__ascii_wctomb>:
    9a04:	d7 e1 0f fc 	l.sw -4(r1),r1
    9a08:	bc 04 00 00 	l.sfeqi r4,0
    9a0c:	10 00 00 0a 	l.bf 9a34 <__ascii_wctomb+0x30>
    9a10:	9c 21 ff fc 	l.addi r1,r1,-4
    9a14:	bc a5 00 ff 	l.sfleui r5,255
    9a18:	0c 00 00 0b 	l.bnf 9a44 <__ascii_wctomb+0x40>
    9a1c:	9d 60 ff ff 	l.addi r11,r0,-1
    9a20:	d8 04 28 00 	l.sb 0(r4),r5
    9a24:	9d 60 00 01 	l.addi r11,r0,1
    9a28:	9c 21 00 04 	l.addi r1,r1,4
    9a2c:	44 00 48 00 	l.jr r9
    9a30:	84 21 ff fc 	l.lwz r1,-4(r1)
    9a34:	9c 21 00 04 	l.addi r1,r1,4
    9a38:	a9 64 00 00 	l.ori r11,r4,0x0
    9a3c:	44 00 48 00 	l.jr r9
    9a40:	84 21 ff fc 	l.lwz r1,-4(r1)
    9a44:	9c 80 00 8a 	l.addi r4,r0,138
    9a48:	03 ff ff f8 	l.j 9a28 <__ascii_wctomb+0x24>
    9a4c:	d4 03 20 00 	l.sw 0(r3),r4

00009a50 <_wctomb_r>:
    9a50:	d7 e1 17 e8 	l.sw -24(r1),r2
    9a54:	18 40 00 00 	l.movhi r2,0x0
    9a58:	d7 e1 4f fc 	l.sw -4(r1),r9
    9a5c:	d7 e1 77 ec 	l.sw -20(r1),r14
    9a60:	d7 e1 97 f0 	l.sw -16(r1),r18
    9a64:	d7 e1 a7 f4 	l.sw -12(r1),r20
    9a68:	d7 e1 b7 f8 	l.sw -8(r1),r22
    9a6c:	d7 e1 0f e4 	l.sw -28(r1),r1
    9a70:	a8 42 b5 f8 	l.ori r2,r2,0xb5f8
    9a74:	9c 21 ff e4 	l.addi r1,r1,-28
    9a78:	a9 c6 00 00 	l.ori r14,r6,0x0
    9a7c:	aa c3 00 00 	l.ori r22,r3,0x0
    9a80:	aa 84 00 00 	l.ori r20,r4,0x0
    9a84:	aa 45 00 00 	l.ori r18,r5,0x0
    9a88:	07 ff f7 d8 	l.jal 79e8 <__locale_charset>
    9a8c:	84 42 00 00 	l.lwz r2,0(r2)
    9a90:	a8 76 00 00 	l.ori r3,r22,0x0
    9a94:	a8 94 00 00 	l.ori r4,r20,0x0
    9a98:	a8 b2 00 00 	l.ori r5,r18,0x0
    9a9c:	a8 ee 00 00 	l.ori r7,r14,0x0
    9aa0:	48 00 10 00 	l.jalr r2
    9aa4:	a8 cb 00 00 	l.ori r6,r11,0x0
    9aa8:	9c 21 00 1c 	l.addi r1,r1,28
    9aac:	85 21 ff fc 	l.lwz r9,-4(r1)
    9ab0:	84 21 ff e4 	l.lwz r1,-28(r1)
    9ab4:	84 41 ff e8 	l.lwz r2,-24(r1)
    9ab8:	85 c1 ff ec 	l.lwz r14,-20(r1)
    9abc:	86 41 ff f0 	l.lwz r18,-16(r1)
    9ac0:	86 81 ff f4 	l.lwz r20,-12(r1)
    9ac4:	44 00 48 00 	l.jr r9
    9ac8:	86 c1 ff f8 	l.lwz r22,-8(r1)

00009acc <_fclose_r>:
    9acc:	d7 e1 77 f4 	l.sw -12(r1),r14
    9ad0:	d7 e1 4f fc 	l.sw -4(r1),r9
    9ad4:	d7 e1 0f ec 	l.sw -20(r1),r1
    9ad8:	d7 e1 17 f0 	l.sw -16(r1),r2
    9adc:	d7 e1 97 f8 	l.sw -8(r1),r18
    9ae0:	bc 24 00 00 	l.sfnei r4,0
    9ae4:	9c 21 ff ec 	l.addi r1,r1,-20
    9ae8:	0c 00 00 0d 	l.bnf 9b1c <_fclose_r+0x50>
    9aec:	a9 c3 00 00 	l.ori r14,r3,0x0
    9af0:	bc 03 00 00 	l.sfeqi r3,0
    9af4:	10 00 00 06 	l.bf 9b0c <_fclose_r+0x40>
    9af8:	a8 44 00 00 	l.ori r2,r4,0x0
    9afc:	84 83 00 38 	l.lwz r4,56(r3)
    9b00:	bc 24 00 00 	l.sfnei r4,0
    9b04:	0c 00 00 3f 	l.bnf 9c00 <_fclose_r+0x134>
    9b08:	15 00 00 00 	l.nop 0x0
    9b0c:	98 62 00 0c 	l.lhs r3,12(r2)
    9b10:	bc 03 00 00 	l.sfeqi r3,0
    9b14:	0c 00 00 0a 	l.bnf 9b3c <_fclose_r+0x70>
    9b18:	a8 6e 00 00 	l.ori r3,r14,0x0
    9b1c:	9c 21 00 14 	l.addi r1,r1,20
    9b20:	9d 60 00 00 	l.addi r11,r0,0
    9b24:	85 21 ff fc 	l.lwz r9,-4(r1)
    9b28:	84 21 ff ec 	l.lwz r1,-20(r1)
    9b2c:	84 41 ff f0 	l.lwz r2,-16(r1)
    9b30:	85 c1 ff f4 	l.lwz r14,-12(r1)
    9b34:	44 00 48 00 	l.jr r9
    9b38:	86 41 ff f8 	l.lwz r18,-8(r1)
    9b3c:	07 ff f2 98 	l.jal 659c <_fflush_r>
    9b40:	a8 82 00 00 	l.ori r4,r2,0x0
    9b44:	aa 4b 00 00 	l.ori r18,r11,0x0
    9b48:	85 62 00 2c 	l.lwz r11,44(r2)
    9b4c:	bc 0b 00 00 	l.sfeqi r11,0
    9b50:	10 00 00 07 	l.bf 9b6c <_fclose_r+0xa0>
    9b54:	a8 6e 00 00 	l.ori r3,r14,0x0
    9b58:	48 00 58 00 	l.jalr r11
    9b5c:	84 82 00 1c 	l.lwz r4,28(r2)
    9b60:	bd 6b 00 00 	l.sfgesi r11,0
    9b64:	0c 00 00 2b 	l.bnf 9c10 <_fclose_r+0x144>
    9b68:	15 00 00 00 	l.nop 0x0
    9b6c:	94 62 00 0c 	l.lhz r3,12(r2)
    9b70:	a4 63 00 80 	l.andi r3,r3,0x80
    9b74:	bc 03 00 00 	l.sfeqi r3,0
    9b78:	0c 00 00 28 	l.bnf 9c18 <_fclose_r+0x14c>
    9b7c:	a8 6e 00 00 	l.ori r3,r14,0x0
    9b80:	84 82 00 30 	l.lwz r4,48(r2)
    9b84:	bc 04 00 00 	l.sfeqi r4,0
    9b88:	10 00 00 09 	l.bf 9bac <_fclose_r+0xe0>
    9b8c:	9c 62 00 40 	l.addi r3,r2,64
    9b90:	e4 04 18 00 	l.sfeq r4,r3
    9b94:	10 00 00 05 	l.bf 9ba8 <_fclose_r+0xdc>
    9b98:	9c 60 00 00 	l.addi r3,r0,0
    9b9c:	07 ff f4 cd 	l.jal 6ed0 <_free_r>
    9ba0:	a8 6e 00 00 	l.ori r3,r14,0x0
    9ba4:	9c 60 00 00 	l.addi r3,r0,0
    9ba8:	d4 02 18 30 	l.sw 48(r2),r3
    9bac:	84 82 00 44 	l.lwz r4,68(r2)
    9bb0:	bc 04 00 00 	l.sfeqi r4,0
    9bb4:	10 00 00 06 	l.bf 9bcc <_fclose_r+0x100>
    9bb8:	15 00 00 00 	l.nop 0x0
    9bbc:	07 ff f4 c5 	l.jal 6ed0 <_free_r>
    9bc0:	a8 6e 00 00 	l.ori r3,r14,0x0
    9bc4:	9c 60 00 00 	l.addi r3,r0,0
    9bc8:	d4 02 18 44 	l.sw 68(r2),r3
    9bcc:	07 ff f3 b7 	l.jal 6aa8 <__sfp_lock_acquire>
    9bd0:	15 00 00 00 	l.nop 0x0
    9bd4:	9c 60 00 00 	l.addi r3,r0,0
    9bd8:	07 ff f3 b9 	l.jal 6abc <__sfp_lock_release>
    9bdc:	dc 02 18 0c 	l.sh 12(r2),r3
    9be0:	9c 21 00 14 	l.addi r1,r1,20
    9be4:	a9 72 00 00 	l.ori r11,r18,0x0
    9be8:	85 21 ff fc 	l.lwz r9,-4(r1)
    9bec:	84 21 ff ec 	l.lwz r1,-20(r1)
    9bf0:	84 41 ff f0 	l.lwz r2,-16(r1)
    9bf4:	85 c1 ff f4 	l.lwz r14,-12(r1)
    9bf8:	44 00 48 00 	l.jr r9
    9bfc:	86 41 ff f8 	l.lwz r18,-8(r1)
    9c00:	07 ff f3 9e 	l.jal 6a78 <__sinit>
    9c04:	15 00 00 00 	l.nop 0x0
    9c08:	03 ff ff c2 	l.j 9b10 <_fclose_r+0x44>
    9c0c:	98 62 00 0c 	l.lhs r3,12(r2)
    9c10:	03 ff ff d7 	l.j 9b6c <_fclose_r+0xa0>
    9c14:	9e 40 ff ff 	l.addi r18,r0,-1
    9c18:	07 ff f4 ae 	l.jal 6ed0 <_free_r>
    9c1c:	84 82 00 10 	l.lwz r4,16(r2)
    9c20:	03 ff ff d9 	l.j 9b84 <_fclose_r+0xb8>
    9c24:	84 82 00 30 	l.lwz r4,48(r2)

00009c28 <fclose>:
    9c28:	d7 e1 4f fc 	l.sw -4(r1),r9
    9c2c:	d7 e1 17 f8 	l.sw -8(r1),r2
    9c30:	d7 e1 0f f4 	l.sw -12(r1),r1
    9c34:	9c 21 ff f4 	l.addi r1,r1,-12
    9c38:	07 ff e9 55 	l.jal 418c <__getreent>
    9c3c:	a8 43 00 00 	l.ori r2,r3,0x0
    9c40:	a8 82 00 00 	l.ori r4,r2,0x0
    9c44:	07 ff ff a2 	l.jal 9acc <_fclose_r>
    9c48:	a8 6b 00 00 	l.ori r3,r11,0x0
    9c4c:	9c 21 00 0c 	l.addi r1,r1,12
    9c50:	85 21 ff fc 	l.lwz r9,-4(r1)
    9c54:	84 21 ff f4 	l.lwz r1,-12(r1)
    9c58:	44 00 48 00 	l.jr r9
    9c5c:	84 41 ff f8 	l.lwz r2,-8(r1)

00009c60 <_exit>:
    9c60:	d7 e1 0f fc 	l.sw -4(r1),r1
    9c64:	9c 21 ff fc 	l.addi r1,r1,-4
    9c68:	00 00 00 df 	l.j 9fe4 <_board_exit>
    9c6c:	15 00 00 00 	l.nop 0x0

00009c70 <_close_r>:
    9c70:	d7 e1 0f fc 	l.sw -4(r1),r1
    9c74:	9c 21 ff fc 	l.addi r1,r1,-4
    9c78:	9c 80 00 09 	l.addi r4,r0,9
    9c7c:	9c 21 00 04 	l.addi r1,r1,4
    9c80:	9d 60 ff ff 	l.addi r11,r0,-1
    9c84:	d4 03 20 00 	l.sw 0(r3),r4
    9c88:	44 00 48 00 	l.jr r9
    9c8c:	84 21 ff fc 	l.lwz r1,-4(r1)

00009c90 <_fstat_r>:
    9c90:	e0 c0 20 02 	l.sub r6,r0,r4
    9c94:	d7 e1 0f fc 	l.sw -4(r1),r1
    9c98:	e0 c6 20 04 	l.or r6,r6,r4
    9c9c:	bd 86 00 00 	l.sfltsi r6,0
    9ca0:	10 00 00 10 	l.bf 9ce0 <_fstat_r+0x50>
    9ca4:	9c 21 ff fc 	l.addi r1,r1,-4
    9ca8:	18 c0 00 00 	l.movhi r6,0x0
    9cac:	a8 c6 a1 b4 	l.ori r6,r6,0xa1b4
    9cb0:	84 c6 00 00 	l.lwz r6,0(r6)
    9cb4:	e0 e0 30 02 	l.sub r7,r0,r6
    9cb8:	e0 c7 30 04 	l.or r6,r7,r6
    9cbc:	bd 86 00 00 	l.sfltsi r6,0
    9cc0:	0c 00 00 08 	l.bnf 9ce0 <_fstat_r+0x50>
    9cc4:	15 00 00 00 	l.nop 0x0
    9cc8:	9c 60 20 00 	l.addi r3,r0,8192
    9ccc:	9d 60 00 00 	l.addi r11,r0,0
    9cd0:	d4 05 18 04 	l.sw 4(r5),r3
    9cd4:	9c 21 00 04 	l.addi r1,r1,4
    9cd8:	44 00 48 00 	l.jr r9
    9cdc:	84 21 ff fc 	l.lwz r1,-4(r1)
    9ce0:	9c 84 ff ff 	l.addi r4,r4,-1
    9ce4:	bc 44 00 01 	l.sfgtui r4,1
    9ce8:	0f ff ff f8 	l.bnf 9cc8 <_fstat_r+0x38>
    9cec:	9d 60 ff ff 	l.addi r11,r0,-1
    9cf0:	9c 80 00 09 	l.addi r4,r0,9
    9cf4:	03 ff ff f8 	l.j 9cd4 <_fstat_r+0x44>
    9cf8:	d4 03 20 00 	l.sw 0(r3),r4

00009cfc <_isatty_r>:
    9cfc:	e0 a0 20 02 	l.sub r5,r0,r4
    9d00:	d7 e1 0f fc 	l.sw -4(r1),r1
    9d04:	e0 a5 20 04 	l.or r5,r5,r4
    9d08:	bd 85 00 00 	l.sfltsi r5,0
    9d0c:	10 00 00 0d 	l.bf 9d40 <_isatty_r+0x44>
    9d10:	9c 21 ff fc 	l.addi r1,r1,-4
    9d14:	18 a0 00 00 	l.movhi r5,0x0
    9d18:	a8 a5 a1 b4 	l.ori r5,r5,0xa1b4
    9d1c:	84 a5 00 00 	l.lwz r5,0(r5)
    9d20:	e0 c0 28 02 	l.sub r6,r0,r5
    9d24:	e0 a6 28 04 	l.or r5,r6,r5
    9d28:	bd 85 00 00 	l.sfltsi r5,0
    9d2c:	0c 00 00 05 	l.bnf 9d40 <_isatty_r+0x44>
    9d30:	9d 60 00 01 	l.addi r11,r0,1
    9d34:	9c 21 00 04 	l.addi r1,r1,4
    9d38:	44 00 48 00 	l.jr r9
    9d3c:	84 21 ff fc 	l.lwz r1,-4(r1)
    9d40:	9c 84 ff ff 	l.addi r4,r4,-1
    9d44:	9d 60 00 01 	l.addi r11,r0,1
    9d48:	e4 a4 58 00 	l.sfleu r4,r11
    9d4c:	13 ff ff fa 	l.bf 9d34 <_isatty_r+0x38>
    9d50:	15 00 00 00 	l.nop 0x0
    9d54:	9c 80 00 09 	l.addi r4,r0,9
    9d58:	9d 60 ff ff 	l.addi r11,r0,-1
    9d5c:	03 ff ff f6 	l.j 9d34 <_isatty_r+0x38>
    9d60:	d4 03 20 00 	l.sw 0(r3),r4

00009d64 <_lseek_r>:
    9d64:	e0 a0 20 02 	l.sub r5,r0,r4
    9d68:	d7 e1 0f fc 	l.sw -4(r1),r1
    9d6c:	e0 a5 20 04 	l.or r5,r5,r4
    9d70:	bd 85 00 00 	l.sfltsi r5,0
    9d74:	10 00 00 0e 	l.bf 9dac <_lseek_r+0x48>
    9d78:	9c 21 ff fc 	l.addi r1,r1,-4
    9d7c:	18 a0 00 00 	l.movhi r5,0x0
    9d80:	9d 60 00 00 	l.addi r11,r0,0
    9d84:	a8 a5 a1 b4 	l.ori r5,r5,0xa1b4
    9d88:	84 a5 00 00 	l.lwz r5,0(r5)
    9d8c:	e0 c0 28 02 	l.sub r6,r0,r5
    9d90:	e0 a6 28 04 	l.or r5,r6,r5
    9d94:	e5 85 58 00 	l.sflts r5,r11
    9d98:	0c 00 00 05 	l.bnf 9dac <_lseek_r+0x48>
    9d9c:	15 00 00 00 	l.nop 0x0
    9da0:	9c 21 00 04 	l.addi r1,r1,4
    9da4:	44 00 48 00 	l.jr r9
    9da8:	84 21 ff fc 	l.lwz r1,-4(r1)
    9dac:	9c 84 ff ff 	l.addi r4,r4,-1
    9db0:	bc a4 00 01 	l.sfleui r4,1
    9db4:	13 ff ff fb 	l.bf 9da0 <_lseek_r+0x3c>
    9db8:	9d 60 00 00 	l.addi r11,r0,0
    9dbc:	9c 80 00 09 	l.addi r4,r0,9
    9dc0:	9d 60 ff ff 	l.addi r11,r0,-1
    9dc4:	03 ff ff f7 	l.j 9da0 <_lseek_r+0x3c>
    9dc8:	d4 03 20 00 	l.sw 0(r3),r4

00009dcc <_read_r>:
    9dcc:	d7 e1 4f fc 	l.sw -4(r1),r9
    9dd0:	d7 e1 0f ec 	l.sw -20(r1),r1
    9dd4:	d7 e1 17 f0 	l.sw -16(r1),r2
    9dd8:	d7 e1 77 f4 	l.sw -12(r1),r14
    9ddc:	d7 e1 97 f8 	l.sw -8(r1),r18
    9de0:	bc 24 00 00 	l.sfnei r4,0
    9de4:	10 00 00 2a 	l.bf 9e8c <_read_r+0xc0>
    9de8:	9c 21 ff ec 	l.addi r1,r1,-20
    9dec:	18 60 00 00 	l.movhi r3,0x0
    9df0:	a8 63 a1 b4 	l.ori r3,r3,0xa1b4
    9df4:	84 63 00 00 	l.lwz r3,0(r3)
    9df8:	bc 03 00 00 	l.sfeqi r3,0
    9dfc:	10 00 00 15 	l.bf 9e50 <_read_r+0x84>
    9e00:	a9 64 00 00 	l.ori r11,r4,0x0
    9e04:	bc 06 00 00 	l.sfeqi r6,0
    9e08:	a9 c6 00 00 	l.ori r14,r6,0x0
    9e0c:	10 00 00 18 	l.bf 9e6c <_read_r+0xa0>
    9e10:	aa 45 00 00 	l.ori r18,r5,0x0
    9e14:	00 00 00 06 	l.j 9e2c <_read_r+0x60>
    9e18:	a8 44 00 00 	l.ori r2,r4,0x0
    9e1c:	9c 42 00 01 	l.addi r2,r2,1
    9e20:	e4 22 70 00 	l.sfne r2,r14
    9e24:	0c 00 00 12 	l.bnf 9e6c <_read_r+0xa0>
    9e28:	15 00 00 00 	l.nop 0x0
    9e2c:	07 ff e3 24 	l.jal 2abc <__uart_getc>
    9e30:	15 00 00 00 	l.nop 0x0
    9e34:	b9 6b 00 18 	l.slli r11,r11,0x18
    9e38:	e0 92 10 00 	l.add r4,r18,r2
    9e3c:	b8 6b 00 98 	l.srai r3,r11,0x18
    9e40:	bc 03 00 0a 	l.sfeqi r3,10
    9e44:	0f ff ff f6 	l.bnf 9e1c <_read_r+0x50>
    9e48:	d8 04 18 00 	l.sb 0(r4),r3
    9e4c:	a9 62 00 00 	l.ori r11,r2,0x0
    9e50:	9c 21 00 14 	l.addi r1,r1,20
    9e54:	85 21 ff fc 	l.lwz r9,-4(r1)
    9e58:	84 21 ff ec 	l.lwz r1,-20(r1)
    9e5c:	84 41 ff f0 	l.lwz r2,-16(r1)
    9e60:	85 c1 ff f4 	l.lwz r14,-12(r1)
    9e64:	44 00 48 00 	l.jr r9
    9e68:	86 41 ff f8 	l.lwz r18,-8(r1)
    9e6c:	9c 21 00 14 	l.addi r1,r1,20
    9e70:	a9 6e 00 00 	l.ori r11,r14,0x0
    9e74:	85 21 ff fc 	l.lwz r9,-4(r1)
    9e78:	84 21 ff ec 	l.lwz r1,-20(r1)
    9e7c:	84 41 ff f0 	l.lwz r2,-16(r1)
    9e80:	85 c1 ff f4 	l.lwz r14,-12(r1)
    9e84:	44 00 48 00 	l.jr r9
    9e88:	86 41 ff f8 	l.lwz r18,-8(r1)
    9e8c:	9c 40 00 09 	l.addi r2,r0,9
    9e90:	9d 60 ff ff 	l.addi r11,r0,-1
    9e94:	03 ff ff ef 	l.j 9e50 <_read_r+0x84>
    9e98:	d4 03 10 00 	l.sw 0(r3),r2

00009e9c <_sbrk_r>:
    9e9c:	18 c0 00 00 	l.movhi r6,0x0
    9ea0:	18 a0 00 00 	l.movhi r5,0x0
    9ea4:	a8 c6 b5 fc 	l.ori r6,r6,0xb5fc
    9ea8:	a8 a5 a7 8c 	l.ori r5,r5,0xa78c
    9eac:	85 66 00 00 	l.lwz r11,0(r6)
    9eb0:	84 a5 00 00 	l.lwz r5,0(r5)
    9eb4:	e0 8b 20 00 	l.add r4,r11,r4
    9eb8:	d7 e1 0f fc 	l.sw -4(r1),r1
    9ebc:	e0 a5 20 02 	l.sub r5,r5,r4
    9ec0:	bd a5 00 00 	l.sflesi r5,0
    9ec4:	10 00 00 06 	l.bf 9edc <_sbrk_r+0x40>
    9ec8:	9c 21 ff fc 	l.addi r1,r1,-4
    9ecc:	d4 06 20 00 	l.sw 0(r6),r4
    9ed0:	9c 21 00 04 	l.addi r1,r1,4
    9ed4:	44 00 48 00 	l.jr r9
    9ed8:	84 21 ff fc 	l.lwz r1,-4(r1)
    9edc:	9c 80 00 0c 	l.addi r4,r0,12
    9ee0:	9c 21 00 04 	l.addi r1,r1,4
    9ee4:	9d 60 ff ff 	l.addi r11,r0,-1
    9ee8:	d4 03 20 00 	l.sw 0(r3),r4
    9eec:	44 00 48 00 	l.jr r9
    9ef0:	84 21 ff fc 	l.lwz r1,-4(r1)

00009ef4 <_write_r>:
    9ef4:	9c 84 ff ff 	l.addi r4,r4,-1
    9ef8:	d7 e1 4f fc 	l.sw -4(r1),r9
    9efc:	d7 e1 0f e8 	l.sw -24(r1),r1
    9f00:	d7 e1 17 ec 	l.sw -20(r1),r2
    9f04:	d7 e1 77 f0 	l.sw -16(r1),r14
    9f08:	d7 e1 97 f4 	l.sw -12(r1),r18
    9f0c:	d7 e1 a7 f8 	l.sw -8(r1),r20
    9f10:	bc 44 00 01 	l.sfgtui r4,1
    9f14:	10 00 00 23 	l.bf 9fa0 <_write_r+0xac>
    9f18:	9c 21 ff e8 	l.addi r1,r1,-24
    9f1c:	bc 26 00 00 	l.sfnei r6,0
    9f20:	0c 00 00 17 	l.bnf 9f7c <_write_r+0x88>
    9f24:	aa 86 00 00 	l.ori r20,r6,0x0
    9f28:	1a 40 00 00 	l.movhi r18,0x0
    9f2c:	a8 45 00 00 	l.ori r2,r5,0x0
    9f30:	aa 52 a1 b4 	l.ori r18,r18,0xa1b4
    9f34:	00 00 00 07 	l.j 9f50 <_write_r+0x5c>
    9f38:	e1 c5 30 00 	l.add r14,r5,r6
    9f3c:	15 00 00 04 	l.nop 0x4
    9f40:	9c 42 00 01 	l.addi r2,r2,1
    9f44:	e4 22 70 00 	l.sfne r2,r14
    9f48:	0c 00 00 0d 	l.bnf 9f7c <_write_r+0x88>
    9f4c:	15 00 00 00 	l.nop 0x0
    9f50:	84 72 00 00 	l.lwz r3,0(r18)
    9f54:	90 82 00 00 	l.lbs r4,0(r2)
    9f58:	bc 03 00 00 	l.sfeqi r3,0
    9f5c:	13 ff ff f8 	l.bf 9f3c <_write_r+0x48>
    9f60:	a8 64 00 00 	l.ori r3,r4,0x0
    9f64:	a8 64 00 00 	l.ori r3,r4,0x0
    9f68:	07 ff e2 b4 	l.jal 2a38 <__uart_putc>
    9f6c:	9c 42 00 01 	l.addi r2,r2,1
    9f70:	e4 22 70 00 	l.sfne r2,r14
    9f74:	13 ff ff f7 	l.bf 9f50 <_write_r+0x5c>
    9f78:	15 00 00 00 	l.nop 0x0
    9f7c:	9c 21 00 18 	l.addi r1,r1,24
    9f80:	a9 74 00 00 	l.ori r11,r20,0x0
    9f84:	85 21 ff fc 	l.lwz r9,-4(r1)
    9f88:	84 21 ff e8 	l.lwz r1,-24(r1)
    9f8c:	84 41 ff ec 	l.lwz r2,-20(r1)
    9f90:	85 c1 ff f0 	l.lwz r14,-16(r1)
    9f94:	86 41 ff f4 	l.lwz r18,-12(r1)
    9f98:	44 00 48 00 	l.jr r9
    9f9c:	86 81 ff f8 	l.lwz r20,-8(r1)
    9fa0:	9c 40 00 09 	l.addi r2,r0,9
    9fa4:	9d 60 ff ff 	l.addi r11,r0,-1
    9fa8:	d4 03 10 00 	l.sw 0(r3),r2
    9fac:	9c 21 00 18 	l.addi r1,r1,24
    9fb0:	85 21 ff fc 	l.lwz r9,-4(r1)
    9fb4:	84 21 ff e8 	l.lwz r1,-24(r1)
    9fb8:	84 41 ff ec 	l.lwz r2,-20(r1)
    9fbc:	85 c1 ff f0 	l.lwz r14,-16(r1)
    9fc0:	86 41 ff f4 	l.lwz r18,-12(r1)
    9fc4:	44 00 48 00 	l.jr r9
    9fc8:	86 81 ff f8 	l.lwz r20,-8(r1)
    9fcc:	00 00 00 00 	l.j 9fcc <_write_r+0xd8>
    9fd0:	00 80 00 00 	l.j 2009fd0 <_end+0x1f89ef0>
    9fd4:	05 f5 e1 00 	l.jal 7d823d4 <_end+0x7d022f4>
    9fd8:	00 00 00 00 	l.j 9fd8 <_write_r+0xe4>
    9fdc:	00 01 c2 00 	l.j 7a7dc <__TMC_END__+0x6f1dc>
    9fe0:	00 00 00 0d 	l.j a014 <__udivsi3+0x14>

00009fe4 <_board_exit>:
    9fe4:	15 00 00 0c 	l.nop 0xc
    9fe8:	03 ff ff ff 	l.j 9fe4 <_board_exit>
    9fec:	15 00 00 00 	l.nop 0x0
    9ff0:	44 00 48 00 	l.jr r9
    9ff4:	15 00 00 00 	l.nop 0x0

00009ff8 <_board_init>:
    9ff8:	44 00 48 00 	l.jr r9
    9ffc:	15 00 00 00 	l.nop 0x0

0000a000 <__udivsi3>:
    a000:	9c 21 ff fc 	l.addi r1,r1,-4
    a004:	d4 01 48 00 	l.sw 0(r1),r9
    a008:	9d 60 00 00 	l.addi r11,r0,0
    a00c:	9d 04 00 00 	l.addi r8,r4,0
    a010:	9c a3 00 00 	l.addi r5,r3,0
    a014:	e4 28 58 00 	l.sfne r8,r11
    a018:	0c 00 00 36 	l.bnf a0f0 <__udivsi3+0xf0>
    a01c:	9c e0 00 00 	l.addi r7,r0,0
    a020:	e4 48 28 00 	l.sfgtu r8,r5
    a024:	10 00 00 32 	l.bf a0ec <__udivsi3+0xec>
    a028:	e4 08 28 00 	l.sfeq r8,r5
    a02c:	10 00 00 2e 	l.bf a0e4 <__udivsi3+0xe4>
    a030:	e4 8b 40 00 	l.sfltu r11,r8
    a034:	0c 00 00 0d 	l.bnf a068 <__udivsi3+0x68>
    a038:	9d a0 00 20 	l.addi r13,r0,32
    a03c:	19 20 80 00 	l.movhi r9,0x8000
    a040:	9c c0 ff ff 	l.addi r6,r0,-1
    a044:	e0 65 48 03 	l.and r3,r5,r9
    a048:	b8 87 00 01 	l.slli r4,r7,0x1
    a04c:	9d e5 00 00 	l.addi r15,r5,0
    a050:	b8 63 00 5f 	l.srli r3,r3,0x1f
    a054:	e1 ad 30 00 	l.add r13,r13,r6
    a058:	e0 e4 18 04 	l.or r7,r4,r3
    a05c:	e4 87 40 00 	l.sfltu r7,r8
    a060:	13 ff ff f9 	l.bf a044 <__udivsi3+0x44>
    a064:	b8 a5 00 01 	l.slli r5,r5,0x1
    a068:	b8 e7 00 41 	l.srli r7,r7,0x1
    a06c:	9d ad 00 01 	l.addi r13,r13,1
    a070:	9d 20 00 00 	l.addi r9,r0,0
    a074:	e4 89 68 00 	l.sfltu r9,r13
    a078:	0c 00 00 1e 	l.bnf a0f0 <__udivsi3+0xf0>
    a07c:	9c af 00 00 	l.addi r5,r15,0
    a080:	19 e0 80 00 	l.movhi r15,0x8000
    a084:	9e 20 00 00 	l.addi r17,r0,0
    a088:	e0 65 78 03 	l.and r3,r5,r15
    a08c:	b8 87 00 01 	l.slli r4,r7,0x1
    a090:	b8 63 00 5f 	l.srli r3,r3,0x1f
    a094:	e0 e4 18 04 	l.or r7,r4,r3
    a098:	e0 c7 40 02 	l.sub r6,r7,r8
    a09c:	e0 66 78 03 	l.and r3,r6,r15
    a0a0:	b8 63 00 5f 	l.srli r3,r3,0x1f
    a0a4:	9c 80 00 00 	l.addi r4,r0,0
    a0a8:	e4 23 20 00 	l.sfne r3,r4
    a0ac:	10 00 00 03 	l.bf a0b8 <__udivsi3+0xb8>
    a0b0:	b8 6b 00 01 	l.slli r3,r11,0x1
    a0b4:	9c 80 00 01 	l.addi r4,r0,1
    a0b8:	b8 a5 00 01 	l.slli r5,r5,0x1
    a0bc:	e4 24 88 00 	l.sfne r4,r17
    a0c0:	0c 00 00 03 	l.bnf a0cc <__udivsi3+0xcc>
    a0c4:	e1 63 20 04 	l.or r11,r3,r4
    a0c8:	9c e6 00 00 	l.addi r7,r6,0
    a0cc:	9d 29 00 01 	l.addi r9,r9,1
    a0d0:	e4 89 68 00 	l.sfltu r9,r13
    a0d4:	13 ff ff ed 	l.bf a088 <__udivsi3+0x88>
    a0d8:	15 00 00 00 	l.nop 0x0
    a0dc:	00 00 00 05 	l.j a0f0 <__udivsi3+0xf0>
    a0e0:	15 00 00 00 	l.nop 0x0
    a0e4:	00 00 00 03 	l.j a0f0 <__udivsi3+0xf0>
    a0e8:	9d 60 00 01 	l.addi r11,r0,1
    a0ec:	9c e5 00 00 	l.addi r7,r5,0
    a0f0:	85 21 00 00 	l.lwz r9,0(r1)
    a0f4:	44 00 48 00 	l.jr r9
    a0f8:	9c 21 00 04 	l.addi r1,r1,4

0000a0fc <__umodsi3>:
    a0fc:	9c 21 ff fc 	l.addi r1,r1,-4
    a100:	d4 01 48 00 	l.sw 0(r1),r9
    a104:	07 ff ff bf 	l.jal a000 <__udivsi3>
    a108:	15 00 00 00 	l.nop 0x0
    a10c:	9d 67 00 00 	l.addi r11,r7,0
    a110:	85 21 00 00 	l.lwz r9,0(r1)
    a114:	44 00 48 00 	l.jr r9
    a118:	9c 21 00 04 	l.addi r1,r1,4

0000a11c <__do_global_ctors_aux>:
    a11c:	d7 e1 17 f8 	l.sw -8(r1),r2
    a120:	18 40 00 00 	l.movhi r2,0x0
    a124:	d7 e1 4f fc 	l.sw -4(r1),r9
    a128:	a8 42 a7 78 	l.ori r2,r2,0xa778
    a12c:	d7 e1 0f f4 	l.sw -12(r1),r1
    a130:	84 62 ff fc 	l.lwz r3,-4(r2)
    a134:	9c 21 ff f4 	l.addi r1,r1,-12
    a138:	bc 23 ff ff 	l.sfnei r3,-1
    a13c:	0c 00 00 08 	l.bnf a15c <__do_global_ctors_aux+0x40>
    a140:	9c 42 ff fc 	l.addi r2,r2,-4
    a144:	48 00 18 00 	l.jalr r3
    a148:	9c 42 ff fc 	l.addi r2,r2,-4
    a14c:	84 62 00 00 	l.lwz r3,0(r2)
    a150:	bc 23 ff ff 	l.sfnei r3,-1
    a154:	13 ff ff fc 	l.bf a144 <__do_global_ctors_aux+0x28>
    a158:	15 00 00 00 	l.nop 0x0
    a15c:	9c 21 00 0c 	l.addi r1,r1,12
    a160:	85 21 ff fc 	l.lwz r9,-4(r1)
    a164:	84 21 ff f4 	l.lwz r1,-12(r1)
    a168:	44 00 48 00 	l.jr r9
    a16c:	84 41 ff f8 	l.lwz r2,-8(r1)

0000a170 <call___do_global_ctors_aux>:
    a170:	d7 e1 4f fc 	l.sw -4(r1),r9
    a174:	d7 e1 0f f8 	l.sw -8(r1),r1
    a178:	9c 21 ff f8 	l.addi r1,r1,-8
    a17c:	9c 21 00 08 	l.addi r1,r1,8
    a180:	85 21 ff fc 	l.lwz r9,-4(r1)
    a184:	44 00 48 00 	l.jr r9
    a188:	84 21 ff f8 	l.lwz r1,-8(r1)

Disassembly of section .fini:

0000a18c <_fini>:
    a18c:	9c 21 ff fc 	l.addi r1,r1,-4
    a190:	d4 01 48 00 	l.sw 0(r1),r9
    a194:	07 ff e0 1f 	l.jal 2210 <__do_global_dtors_aux>
    a198:	15 00 00 00 	l.nop 0x0
    a19c:	85 21 00 00 	l.lwz r9,0(r1)
    a1a0:	44 00 48 00 	l.jr r9
    a1a4:	9c 21 00 04 	l.addi r1,r1,4
