<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>OpenAirInterface: dci.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="oai_logo.png"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">OpenAirInterface
   </div>
   <div id="projectbrief">Full experimental OpenSource LTE implementation (Rel 8, partial Rel 10)</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('dci_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">dci.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*******************************************************************************</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">    OpenAirInterface</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">    Copyright(c) 1999 - 2014 Eurecom</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">    OpenAirInterface is free software: you can redistribute it and/or modify</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">    it under the terms of the GNU General Public License as published by</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">    the Free Software Foundation, either version 3 of the License, or</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">    (at your option) any later version.</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">    OpenAirInterface is distributed in the hope that it will be useful,</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">    but WITHOUT ANY WARRANTY; without even the implied warranty of</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">    GNU General Public License for more details.</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">    You should have received a copy of the GNU General Public License</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">    along with OpenAirInterface.The full GNU General Public License is</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">   included in this distribution in the file called &quot;COPYING&quot;. If not,</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">   see &lt;http://www.gnu.org/licenses/&gt;.</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">  Contact Information</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">  OpenAirInterface Admin: openair_admin@eurecom.fr</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">  OpenAirInterface Tech : openair_tech@eurecom.fr</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">  OpenAirInterface Dev  : openair4g-devel@lists.eurecom.fr</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">  Address      : Eurecom, Campus SophiaTech, 450 Route des Chappes, CS 50193 - 06904 Biot Sophia Antipolis cedex, FRANCE</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> *******************************************************************************/</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#ifndef USER_MODE</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#include &quot;PHY/types.h&quot;</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#include &lt;stdint.h&gt;</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="structDCI0__5MHz__TDD0.html">   47</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI0__5MHz__TDD0.html">DCI0_5MHz_TDD0</a> {</div>
<div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="structDCI0__5MHz__TDD0.html#a3308820871f27382a2b859288a64e576">   49</a></span>&#160;  uint32_t <a class="code" href="structDCI0__5MHz__TDD0.html#a3308820871f27382a2b859288a64e576">type</a>:1;</div>
<div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="structDCI0__5MHz__TDD0.html#a1605e1c904242446a33ff190d41de2f7">   51</a></span>&#160;  uint32_t <a class="code" href="structDCI0__5MHz__TDD0.html#a1605e1c904242446a33ff190d41de2f7">hopping</a>:1;</div>
<div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="structDCI0__5MHz__TDD0.html#ae2c1475df9ca3bd9a704b53cd89c5019">   53</a></span>&#160;  uint32_t <a class="code" href="structDCI0__5MHz__TDD0.html#ae2c1475df9ca3bd9a704b53cd89c5019">rballoc</a>:9;</div>
<div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="structDCI0__5MHz__TDD0.html#a0e92151f9bbcb35e76f1bbb1d89e0c15">   55</a></span>&#160;  uint32_t <a class="code" href="structDCI0__5MHz__TDD0.html#a0e92151f9bbcb35e76f1bbb1d89e0c15">mcs</a>:5;</div>
<div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="structDCI0__5MHz__TDD0.html#a21cc2fcad82ef3c59fb657f7e1c56da9">   57</a></span>&#160;  uint32_t <a class="code" href="structDCI0__5MHz__TDD0.html#a21cc2fcad82ef3c59fb657f7e1c56da9">ndi</a>:1;</div>
<div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="structDCI0__5MHz__TDD0.html#afc428e6fabe987fd03fc5747cfe94c51">   59</a></span>&#160;  uint32_t <a class="code" href="structDCI0__5MHz__TDD0.html#afc428e6fabe987fd03fc5747cfe94c51">TPC</a>:2;</div>
<div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="structDCI0__5MHz__TDD0.html#a0b77ca2e9cc82aa87fc02520b7d7e6ae">   61</a></span>&#160;  uint32_t <a class="code" href="structDCI0__5MHz__TDD0.html#a0b77ca2e9cc82aa87fc02520b7d7e6ae">cshift</a>:3;</div>
<div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="structDCI0__5MHz__TDD0.html#a1b6b1a1ce652038172dcc944aa209fbc">   63</a></span>&#160;  uint32_t <a class="code" href="structDCI0__5MHz__TDD0.html#a1b6b1a1ce652038172dcc944aa209fbc">ulindex</a>:2;</div>
<div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="structDCI0__5MHz__TDD0.html#a671b6e60c8f8b173da3fb99740a1d305">   65</a></span>&#160;  uint32_t <a class="code" href="structDCI0__5MHz__TDD0.html#a671b6e60c8f8b173da3fb99740a1d305">cqi_req</a>:1;</div>
<div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="structDCI0__5MHz__TDD0.html#ad391ca9715b8eb6bcb5813134e2d60d5">   67</a></span>&#160;  uint32_t <a class="code" href="structDCI0__5MHz__TDD0.html#ad391ca9715b8eb6bcb5813134e2d60d5">padding</a>:2;</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI0__5MHz__TDD0.html">DCI0_5MHz_TDD0</a> <a class="code" href="structDCI0__5MHz__TDD0.html">DCI0_5MHz_TDD0_t</a>;</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define sizeof_DCI0_5MHz_TDD_0_t 27</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="structDCI0__1__5MHz__TDD__1__6.html">   74</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI0__1__5MHz__TDD__1__6.html">DCI0_1_5MHz_TDD_1_6</a> {</div>
<div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="structDCI0__1__5MHz__TDD__1__6.html#a7650d30c23b34bc1fb0f766b0a91232d">   76</a></span>&#160;  uint32_t <a class="code" href="structDCI0__1__5MHz__TDD__1__6.html#a7650d30c23b34bc1fb0f766b0a91232d">padding</a>:11;</div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="structDCI0__1__5MHz__TDD__1__6.html#ac48734d215f2fe9f689c3fe1e51879fe">   78</a></span>&#160;  uint32_t <a class="code" href="structDCI0__1__5MHz__TDD__1__6.html#ac48734d215f2fe9f689c3fe1e51879fe">cqi_req</a>:1;</div>
<div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="structDCI0__1__5MHz__TDD__1__6.html#a55fad28b810825171731f48e7f8e99e0">   80</a></span>&#160;  uint32_t <a class="code" href="structDCI0__1__5MHz__TDD__1__6.html#a55fad28b810825171731f48e7f8e99e0">dai</a>:2;</div>
<div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="structDCI0__1__5MHz__TDD__1__6.html#a465b4257367e6de22da2812cf6f7093b">   82</a></span>&#160;  uint32_t <a class="code" href="structDCI0__1__5MHz__TDD__1__6.html#a465b4257367e6de22da2812cf6f7093b">cshift</a>:3;</div>
<div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="structDCI0__1__5MHz__TDD__1__6.html#a77a24e9d589146fcacf85793e6012aea">   84</a></span>&#160;  uint32_t <a class="code" href="structDCI0__1__5MHz__TDD__1__6.html#a77a24e9d589146fcacf85793e6012aea">TPC</a>:2;</div>
<div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="structDCI0__1__5MHz__TDD__1__6.html#a8c17f9833a7bc2fdc8e72e39b16b663e">   86</a></span>&#160;  uint32_t <a class="code" href="structDCI0__1__5MHz__TDD__1__6.html#a8c17f9833a7bc2fdc8e72e39b16b663e">ndi</a>:1;</div>
<div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="structDCI0__1__5MHz__TDD__1__6.html#a29297a21d203db156d5f00dcdb2b4170">   88</a></span>&#160;  uint32_t <a class="code" href="structDCI0__1__5MHz__TDD__1__6.html#a29297a21d203db156d5f00dcdb2b4170">mcs</a>:5;</div>
<div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="structDCI0__1__5MHz__TDD__1__6.html#a8a73028c481c3682eab7cb724d7fa116">   90</a></span>&#160;  uint32_t <a class="code" href="structDCI0__1__5MHz__TDD__1__6.html#a8a73028c481c3682eab7cb724d7fa116">rballoc</a>:5;</div>
<div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="structDCI0__1__5MHz__TDD__1__6.html#ad2d5c9e6248e2fbf908c5cfa69b979bd">   92</a></span>&#160;  uint32_t <a class="code" href="structDCI0__1__5MHz__TDD__1__6.html#ad2d5c9e6248e2fbf908c5cfa69b979bd">hopping</a>:1;</div>
<div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="structDCI0__1__5MHz__TDD__1__6.html#a2c8254e88096736aa661da6cef348b84">   94</a></span>&#160;  uint32_t <a class="code" href="structDCI0__1__5MHz__TDD__1__6.html#a2c8254e88096736aa661da6cef348b84">type</a>:1;</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI0__1__5MHz__TDD__1__6.html">DCI0_1_5MHz_TDD_1_6</a> <a class="code" href="structDCI0__1__5MHz__TDD__1__6.html">DCI0_1_5MHz_TDD_1_6_t</a>;</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#define sizeof_DCI0_1_5MHz_TDD_1_6_t 24</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="structDCI1A__1__5MHz__TDD__1__6.html">  101</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI1A__1__5MHz__TDD__1__6.html">DCI1A_1_5MHz_TDD_1_6</a> {</div>
<div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="structDCI1A__1__5MHz__TDD__1__6.html#a56dc39bdc27fb28411494924a4214996">  103</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__1__5MHz__TDD__1__6.html#a56dc39bdc27fb28411494924a4214996">padding</a>:9;</div>
<div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="structDCI1A__1__5MHz__TDD__1__6.html#a8d9be5cd9bc4a03e507ef41ea662d24e">  105</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__1__5MHz__TDD__1__6.html#a8d9be5cd9bc4a03e507ef41ea662d24e">dai</a>:2;</div>
<div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="structDCI1A__1__5MHz__TDD__1__6.html#acc9199c6fdfc3c2b4cca681e17e78b22">  107</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__1__5MHz__TDD__1__6.html#acc9199c6fdfc3c2b4cca681e17e78b22">TPC</a>:2;</div>
<div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="structDCI1A__1__5MHz__TDD__1__6.html#a0e3232e5c2da0e456a706ddba69e33eb">  109</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__1__5MHz__TDD__1__6.html#a0e3232e5c2da0e456a706ddba69e33eb">rv</a>:2;</div>
<div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="structDCI1A__1__5MHz__TDD__1__6.html#af6ef66ad42773a70f43338ee0751cd14">  111</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__1__5MHz__TDD__1__6.html#af6ef66ad42773a70f43338ee0751cd14">ndi</a>:1;</div>
<div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="structDCI1A__1__5MHz__TDD__1__6.html#a47c031991e4da89b6f7fdf4657419ce5">  113</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__1__5MHz__TDD__1__6.html#a47c031991e4da89b6f7fdf4657419ce5">harq_pid</a>:4;</div>
<div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="structDCI1A__1__5MHz__TDD__1__6.html#aeb09f2f137505487738837745251114c">  115</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__1__5MHz__TDD__1__6.html#aeb09f2f137505487738837745251114c">mcs</a>:5;</div>
<div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="structDCI1A__1__5MHz__TDD__1__6.html#a2e8cad8d1b5cd050c0a7a5a4c2ea81f4">  117</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__1__5MHz__TDD__1__6.html#a2e8cad8d1b5cd050c0a7a5a4c2ea81f4">rballoc</a>:5;</div>
<div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="structDCI1A__1__5MHz__TDD__1__6.html#ae6de4652212461afa9f2e990b273adc2">  119</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__1__5MHz__TDD__1__6.html#ae6de4652212461afa9f2e990b273adc2">vrb_type</a>:1;</div>
<div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="structDCI1A__1__5MHz__TDD__1__6.html#a9d94721f8dc105cb57b8a6c866cab895">  121</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__1__5MHz__TDD__1__6.html#a9d94721f8dc105cb57b8a6c866cab895">type</a>:1;</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI1A__1__5MHz__TDD__1__6.html">DCI1A_1_5MHz_TDD_1_6</a> <a class="code" href="structDCI1A__1__5MHz__TDD__1__6.html">DCI1A_1_5MHz_TDD_1_6_t</a>;</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define sizeof_DCI1A_1_5MHz_TDD_1_6_t 24</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div>
<div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="structDCI0__5MHz__TDD__1__6.html">  129</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI0__5MHz__TDD__1__6.html">DCI0_5MHz_TDD_1_6</a> {</div>
<div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="structDCI0__5MHz__TDD__1__6.html#a57e3ba0d4c09ae224693bc40932bcf7f">  131</a></span>&#160;  uint32_t <a class="code" href="structDCI0__5MHz__TDD__1__6.html#a57e3ba0d4c09ae224693bc40932bcf7f">padding</a>:7;</div>
<div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="structDCI0__5MHz__TDD__1__6.html#a29bc6723c808addd7a805b1132111055">  133</a></span>&#160;  uint32_t <a class="code" href="structDCI0__5MHz__TDD__1__6.html#a29bc6723c808addd7a805b1132111055">cqi_req</a>:1;</div>
<div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="structDCI0__5MHz__TDD__1__6.html#a9decf079844dc5d450f5ddb6b95ed6a2">  135</a></span>&#160;  uint32_t <a class="code" href="structDCI0__5MHz__TDD__1__6.html#a9decf079844dc5d450f5ddb6b95ed6a2">dai</a>:2;</div>
<div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="structDCI0__5MHz__TDD__1__6.html#a5891a350fba1309abba422e114bf3850">  137</a></span>&#160;  uint32_t <a class="code" href="structDCI0__5MHz__TDD__1__6.html#a5891a350fba1309abba422e114bf3850">cshift</a>:3;</div>
<div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="structDCI0__5MHz__TDD__1__6.html#a8c949090fbb9f556f609beb80dd3428f">  139</a></span>&#160;  uint32_t <a class="code" href="structDCI0__5MHz__TDD__1__6.html#a8c949090fbb9f556f609beb80dd3428f">TPC</a>:2;</div>
<div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="structDCI0__5MHz__TDD__1__6.html#a5e8faacb5a9d6bbba81908c67f3ba425">  141</a></span>&#160;  uint32_t <a class="code" href="structDCI0__5MHz__TDD__1__6.html#a5e8faacb5a9d6bbba81908c67f3ba425">ndi</a>:1;</div>
<div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="structDCI0__5MHz__TDD__1__6.html#a76ff09db212ea1856a701e93aa28a02d">  143</a></span>&#160;  uint32_t <a class="code" href="structDCI0__5MHz__TDD__1__6.html#a76ff09db212ea1856a701e93aa28a02d">mcs</a>:5;</div>
<div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="structDCI0__5MHz__TDD__1__6.html#a8f47decf3b5018b809a0fab316dafa0f">  145</a></span>&#160;  uint32_t <a class="code" href="structDCI0__5MHz__TDD__1__6.html#a8f47decf3b5018b809a0fab316dafa0f">rballoc</a>:9;</div>
<div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="structDCI0__5MHz__TDD__1__6.html#aa373699ebdffac0ddaa7e5663a4766a7">  147</a></span>&#160;  uint32_t <a class="code" href="structDCI0__5MHz__TDD__1__6.html#aa373699ebdffac0ddaa7e5663a4766a7">hopping</a>:1;</div>
<div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="structDCI0__5MHz__TDD__1__6.html#a15bb0248bb38062e490e362aad841b30">  149</a></span>&#160;  uint32_t <a class="code" href="structDCI0__5MHz__TDD__1__6.html#a15bb0248bb38062e490e362aad841b30">type</a>:1;</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI0__5MHz__TDD__1__6.html">DCI0_5MHz_TDD_1_6</a> <a class="code" href="structDCI0__5MHz__TDD__1__6.html">DCI0_5MHz_TDD_1_6_t</a>;</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define sizeof_DCI0_5MHz_TDD_1_6_t 27</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="structDCI1A__5MHz__TDD__1__6.html">  156</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI1A__5MHz__TDD__1__6.html">DCI1A_5MHz_TDD_1_6</a> {</div>
<div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="structDCI1A__5MHz__TDD__1__6.html#ae961aa08575984876c00040b1070076a">  158</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__5MHz__TDD__1__6.html#ae961aa08575984876c00040b1070076a">padding</a>:5;</div>
<div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="structDCI1A__5MHz__TDD__1__6.html#acb1b8381b1c1f141c75464a218bbf16d">  160</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__5MHz__TDD__1__6.html#acb1b8381b1c1f141c75464a218bbf16d">dai</a>:2;</div>
<div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="structDCI1A__5MHz__TDD__1__6.html#a1a9f5d4199f84fc81b17236aff256e54">  162</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__5MHz__TDD__1__6.html#a1a9f5d4199f84fc81b17236aff256e54">TPC</a>:2;</div>
<div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="structDCI1A__5MHz__TDD__1__6.html#af8f14fd5bf06a025b9c7052697052912">  164</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__5MHz__TDD__1__6.html#af8f14fd5bf06a025b9c7052697052912">rv</a>:2;</div>
<div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="structDCI1A__5MHz__TDD__1__6.html#af7e7d1d498cfec3a07a227fc55d89ff5">  166</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__5MHz__TDD__1__6.html#af7e7d1d498cfec3a07a227fc55d89ff5">ndi</a>:1;</div>
<div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="structDCI1A__5MHz__TDD__1__6.html#a157f554d98b403226e4d87b914b7aa4d">  168</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__5MHz__TDD__1__6.html#a157f554d98b403226e4d87b914b7aa4d">harq_pid</a>:4;</div>
<div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="structDCI1A__5MHz__TDD__1__6.html#a025753e6f114055d93f35637dc9a66ab">  170</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__5MHz__TDD__1__6.html#a025753e6f114055d93f35637dc9a66ab">mcs</a>:5;</div>
<div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="structDCI1A__5MHz__TDD__1__6.html#a74e473d3abbf3b7d18fbc876ff5a8ff5">  172</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__5MHz__TDD__1__6.html#a74e473d3abbf3b7d18fbc876ff5a8ff5">rballoc</a>:9;</div>
<div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="structDCI1A__5MHz__TDD__1__6.html#a0913ed2ec3d4a695f7a7a5790f74b496">  174</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__5MHz__TDD__1__6.html#a0913ed2ec3d4a695f7a7a5790f74b496">vrb_type</a>:1;</div>
<div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="structDCI1A__5MHz__TDD__1__6.html#a798dc9e2d9b10651192376d908a0731f">  176</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__5MHz__TDD__1__6.html#a798dc9e2d9b10651192376d908a0731f">type</a>:1;</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI1A__5MHz__TDD__1__6.html">DCI1A_5MHz_TDD_1_6</a> <a class="code" href="structDCI1A__5MHz__TDD__1__6.html">DCI1A_5MHz_TDD_1_6_t</a>;</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#define sizeof_DCI1A_5MHz_TDD_1_6_t 27</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;</div>
<div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="structDCI0__10MHz__TDD__1__6.html">  184</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI0__10MHz__TDD__1__6.html">DCI0_10MHz_TDD_1_6</a> {</div>
<div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="structDCI0__10MHz__TDD__1__6.html#a2166e768d83c94fe6799df3a1fee9002">  186</a></span>&#160;  uint32_t <a class="code" href="structDCI0__10MHz__TDD__1__6.html#a2166e768d83c94fe6799df3a1fee9002">padding</a>:5;</div>
<div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="structDCI0__10MHz__TDD__1__6.html#a044b60a6909c6d80d97f6d8d1a8b31b2">  188</a></span>&#160;  uint32_t <a class="code" href="structDCI0__10MHz__TDD__1__6.html#a044b60a6909c6d80d97f6d8d1a8b31b2">cqi_req</a>:1;</div>
<div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="structDCI0__10MHz__TDD__1__6.html#aeac71e50a3f492b684b183b0abf6e673">  190</a></span>&#160;  uint32_t <a class="code" href="structDCI0__10MHz__TDD__1__6.html#aeac71e50a3f492b684b183b0abf6e673">dai</a>:2;</div>
<div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="structDCI0__10MHz__TDD__1__6.html#afc4462743d914bf2009662ef4c09290d">  192</a></span>&#160;  uint32_t <a class="code" href="structDCI0__10MHz__TDD__1__6.html#afc4462743d914bf2009662ef4c09290d">cshift</a>:3;</div>
<div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="structDCI0__10MHz__TDD__1__6.html#a5e84648afe0c18b048a528dd207f46a0">  194</a></span>&#160;  uint32_t <a class="code" href="structDCI0__10MHz__TDD__1__6.html#a5e84648afe0c18b048a528dd207f46a0">TPC</a>:2;</div>
<div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="structDCI0__10MHz__TDD__1__6.html#a38631055a364a77fc93f40ce85b5361e">  196</a></span>&#160;  uint32_t <a class="code" href="structDCI0__10MHz__TDD__1__6.html#a38631055a364a77fc93f40ce85b5361e">ndi</a>:1;</div>
<div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="structDCI0__10MHz__TDD__1__6.html#a990ce17d1d8630a9d8072bb45b633a88">  198</a></span>&#160;  uint32_t <a class="code" href="structDCI0__10MHz__TDD__1__6.html#a990ce17d1d8630a9d8072bb45b633a88">mcs</a>:5;</div>
<div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="structDCI0__10MHz__TDD__1__6.html#a0495ccfa83defd76b0858b9590f926ee">  200</a></span>&#160;  uint32_t <a class="code" href="structDCI0__10MHz__TDD__1__6.html#a0495ccfa83defd76b0858b9590f926ee">rballoc</a>:11;</div>
<div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="structDCI0__10MHz__TDD__1__6.html#a576e8035cb5e9ef9cf90bb2752a1b307">  202</a></span>&#160;  uint32_t <a class="code" href="structDCI0__10MHz__TDD__1__6.html#a576e8035cb5e9ef9cf90bb2752a1b307">hopping</a>:1;</div>
<div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="structDCI0__10MHz__TDD__1__6.html#a42c6533b4a02dcf24d2dbcec5bfb87a1">  204</a></span>&#160;  uint32_t <a class="code" href="structDCI0__10MHz__TDD__1__6.html#a42c6533b4a02dcf24d2dbcec5bfb87a1">type</a>:1;</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI0__10MHz__TDD__1__6.html">DCI0_10MHz_TDD_1_6</a> <a class="code" href="structDCI0__10MHz__TDD__1__6.html">DCI0_10MHz_TDD_1_6_t</a>;</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#define sizeof_DCI0_10MHz_TDD_1_6_t 29</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="structDCI1A__10MHz__TDD__1__6.html">  211</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI1A__10MHz__TDD__1__6.html">DCI1A_10MHz_TDD_1_6</a> {</div>
<div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="structDCI1A__10MHz__TDD__1__6.html#a4c2b491f8af24ca3f334b37dd1fbaa65">  213</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__10MHz__TDD__1__6.html#a4c2b491f8af24ca3f334b37dd1fbaa65">padding</a>:3;</div>
<div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="structDCI1A__10MHz__TDD__1__6.html#aaadeeaff65713625aa5d19c212dda602">  215</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__10MHz__TDD__1__6.html#aaadeeaff65713625aa5d19c212dda602">dai</a>:2;</div>
<div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="structDCI1A__10MHz__TDD__1__6.html#a8b62541f6f95ca2d3c5e8cb4f32adfca">  217</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__10MHz__TDD__1__6.html#a8b62541f6f95ca2d3c5e8cb4f32adfca">TPC</a>:2;</div>
<div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="structDCI1A__10MHz__TDD__1__6.html#a3a288d2b9c56f0797c8a417d638ce0b2">  219</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__10MHz__TDD__1__6.html#a3a288d2b9c56f0797c8a417d638ce0b2">rv</a>:2;</div>
<div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="structDCI1A__10MHz__TDD__1__6.html#ab3b207f122e606625af8631ea26a3f88">  221</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__10MHz__TDD__1__6.html#ab3b207f122e606625af8631ea26a3f88">ndi</a>:1;</div>
<div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="structDCI1A__10MHz__TDD__1__6.html#ad416798567b8c54bc447a68b64cb9bd6">  223</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__10MHz__TDD__1__6.html#ad416798567b8c54bc447a68b64cb9bd6">harq_pid</a>:4;</div>
<div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="structDCI1A__10MHz__TDD__1__6.html#a278ef9554fa9d0d78212d3c9c223fd44">  225</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__10MHz__TDD__1__6.html#a278ef9554fa9d0d78212d3c9c223fd44">mcs</a>:5;</div>
<div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="structDCI1A__10MHz__TDD__1__6.html#a94c73fd7c71859f5bafd257807e82cab">  227</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__10MHz__TDD__1__6.html#a94c73fd7c71859f5bafd257807e82cab">rballoc</a>:11;</div>
<div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="structDCI1A__10MHz__TDD__1__6.html#aebe4d4f0e035883a671b6e06ed5e6359">  229</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__10MHz__TDD__1__6.html#aebe4d4f0e035883a671b6e06ed5e6359">vrb_type</a>:1;</div>
<div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="structDCI1A__10MHz__TDD__1__6.html#a020edc430266494acf16c242ef26d858">  231</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__10MHz__TDD__1__6.html#a020edc430266494acf16c242ef26d858">type</a>:1;</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI1A__10MHz__TDD__1__6.html">DCI1A_10MHz_TDD_1_6</a> <a class="code" href="structDCI1A__10MHz__TDD__1__6.html">DCI1A_10MHz_TDD_1_6_t</a>;</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#define sizeof_DCI1A_10MHz_TDD_1_6_t 29</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;</div>
<div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="structDCI0__20MHz__TDD__1__6.html">  239</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI0__20MHz__TDD__1__6.html">DCI0_20MHz_TDD_1_6</a> {</div>
<div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="structDCI0__20MHz__TDD__1__6.html#a9972d08a8417239c7f3b6696a4d98676">  241</a></span>&#160;  uint32_t <a class="code" href="structDCI0__20MHz__TDD__1__6.html#a9972d08a8417239c7f3b6696a4d98676">padding</a>:2;</div>
<div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="structDCI0__20MHz__TDD__1__6.html#ad421b4b62e208877371b59f7b4ffa3ad">  243</a></span>&#160;  uint32_t <a class="code" href="structDCI0__20MHz__TDD__1__6.html#ad421b4b62e208877371b59f7b4ffa3ad">cqi_req</a>:1;</div>
<div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="structDCI0__20MHz__TDD__1__6.html#a5649ad3d7537b9466c97589f48b7ae8d">  245</a></span>&#160;  uint32_t <a class="code" href="structDCI0__20MHz__TDD__1__6.html#a5649ad3d7537b9466c97589f48b7ae8d">dai</a>:2;</div>
<div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="structDCI0__20MHz__TDD__1__6.html#a51b163914405422ec6af255a2c94b45c">  247</a></span>&#160;  uint32_t <a class="code" href="structDCI0__20MHz__TDD__1__6.html#a51b163914405422ec6af255a2c94b45c">cshift</a>:3;</div>
<div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="structDCI0__20MHz__TDD__1__6.html#a921d443c394ec5a8a390dc35ff04c3c7">  249</a></span>&#160;  uint32_t <a class="code" href="structDCI0__20MHz__TDD__1__6.html#a921d443c394ec5a8a390dc35ff04c3c7">TPC</a>:2;</div>
<div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="structDCI0__20MHz__TDD__1__6.html#a938794419bf484ba537d0338e3042c29">  251</a></span>&#160;  uint32_t <a class="code" href="structDCI0__20MHz__TDD__1__6.html#a938794419bf484ba537d0338e3042c29">ndi</a>:1;</div>
<div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="structDCI0__20MHz__TDD__1__6.html#a8327b100783f9ef33a63f022be4d5632">  253</a></span>&#160;  uint32_t <a class="code" href="structDCI0__20MHz__TDD__1__6.html#a8327b100783f9ef33a63f022be4d5632">mcs</a>:5;</div>
<div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="structDCI0__20MHz__TDD__1__6.html#a28049e177452219e5cfba0c7c7d2de1a">  255</a></span>&#160;  uint32_t <a class="code" href="structDCI0__20MHz__TDD__1__6.html#a28049e177452219e5cfba0c7c7d2de1a">rballoc</a>:13;</div>
<div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="structDCI0__20MHz__TDD__1__6.html#a9506195a881eff116f1b552bcca2c281">  257</a></span>&#160;  uint32_t <a class="code" href="structDCI0__20MHz__TDD__1__6.html#a9506195a881eff116f1b552bcca2c281">hopping</a>:1;</div>
<div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="structDCI0__20MHz__TDD__1__6.html#a84f1ba6c74c03ac90ad1588cec139068">  259</a></span>&#160;  uint32_t <a class="code" href="structDCI0__20MHz__TDD__1__6.html#a84f1ba6c74c03ac90ad1588cec139068">type</a>:1;</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;</div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI0__20MHz__TDD__1__6.html">DCI0_20MHz_TDD_1_6</a> <a class="code" href="structDCI0__20MHz__TDD__1__6.html">DCI0_20MHz_TDD_1_6_t</a>;</div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor">#define sizeof_DCI0_20MHz_TDD_1_6_t 31</span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="structDCI1A__20MHz__TDD__1__6.html">  266</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI1A__20MHz__TDD__1__6.html">DCI1A_20MHz_TDD_1_6</a> {</div>
<div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="structDCI1A__20MHz__TDD__1__6.html#a2e7a9fd72fbd8bc950bcebcc452af5af">  267</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__20MHz__TDD__1__6.html#a2e7a9fd72fbd8bc950bcebcc452af5af">padding</a>:1;</div>
<div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="structDCI1A__20MHz__TDD__1__6.html#a8f72447e68c8c6c253518f4172e2478f">  269</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__20MHz__TDD__1__6.html#a8f72447e68c8c6c253518f4172e2478f">dai</a>:2;</div>
<div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="structDCI1A__20MHz__TDD__1__6.html#a2855b1ae87fd56c6475d34706d2df391">  271</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__20MHz__TDD__1__6.html#a2855b1ae87fd56c6475d34706d2df391">TPC</a>:2;</div>
<div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="structDCI1A__20MHz__TDD__1__6.html#ac5a2fd43eb1465835422e7b964a6e079">  273</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__20MHz__TDD__1__6.html#ac5a2fd43eb1465835422e7b964a6e079">rv</a>:2;</div>
<div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="structDCI1A__20MHz__TDD__1__6.html#adb251e530cfcb5775896aa77f8701133">  275</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__20MHz__TDD__1__6.html#adb251e530cfcb5775896aa77f8701133">ndi</a>:1;</div>
<div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="structDCI1A__20MHz__TDD__1__6.html#a3feca26fbdef3e291b59b689358a001c">  277</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__20MHz__TDD__1__6.html#a3feca26fbdef3e291b59b689358a001c">harq_pid</a>:4;</div>
<div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="structDCI1A__20MHz__TDD__1__6.html#a27a333676fb3cc51a529a782e0fb4ad7">  279</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__20MHz__TDD__1__6.html#a27a333676fb3cc51a529a782e0fb4ad7">mcs</a>:5;</div>
<div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="structDCI1A__20MHz__TDD__1__6.html#a226c613d74c2f18f2cd33d487fd7375f">  281</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__20MHz__TDD__1__6.html#a226c613d74c2f18f2cd33d487fd7375f">rballoc</a>:13;</div>
<div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="structDCI1A__20MHz__TDD__1__6.html#abc5872b10d5c1f3206b42dbe0c23c8cb">  283</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__20MHz__TDD__1__6.html#abc5872b10d5c1f3206b42dbe0c23c8cb">vrb_type</a>:1;</div>
<div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="structDCI1A__20MHz__TDD__1__6.html#a0197244721c5ec1047bfa3fecb684e08">  285</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__20MHz__TDD__1__6.html#a0197244721c5ec1047bfa3fecb684e08">type</a>:1;</div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;</div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI1A__20MHz__TDD__1__6.html">DCI1A_20MHz_TDD_1_6</a> <a class="code" href="structDCI1A__20MHz__TDD__1__6.html">DCI1A_20MHz_TDD_1_6_t</a>;</div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">#define sizeof_DCI1A_20MHz_TDD_1_6_t 31</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="structDCI0__1__5MHz__FDD.html">  292</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI0__1__5MHz__FDD.html">DCI0_1_5MHz_FDD</a> {</div>
<div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="structDCI0__1__5MHz__FDD.html#af4f944cf7edbb0559392ba111815f0f9">  294</a></span>&#160;  uint32_t <a class="code" href="structDCI0__1__5MHz__FDD.html#af4f944cf7edbb0559392ba111815f0f9">padding</a>:13;</div>
<div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="structDCI0__1__5MHz__FDD.html#a15da8ffebd5828be49fb2e2c05bce8bf">  296</a></span>&#160;  uint32_t <a class="code" href="structDCI0__1__5MHz__FDD.html#a15da8ffebd5828be49fb2e2c05bce8bf">cqi_req</a>:1;</div>
<div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="structDCI0__1__5MHz__FDD.html#ac9ebec382fbfce6c60b4bd69282afa02">  298</a></span>&#160;  uint32_t <a class="code" href="structDCI0__1__5MHz__FDD.html#ac9ebec382fbfce6c60b4bd69282afa02">cshift</a>:3;</div>
<div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="structDCI0__1__5MHz__FDD.html#a18bcef05f08e084c6ff1d199829605d0">  300</a></span>&#160;  uint32_t <a class="code" href="structDCI0__1__5MHz__FDD.html#a18bcef05f08e084c6ff1d199829605d0">TPC</a>:2;</div>
<div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="structDCI0__1__5MHz__FDD.html#a3bee584207ded8e10b73cee61aee35b4">  302</a></span>&#160;  uint32_t <a class="code" href="structDCI0__1__5MHz__FDD.html#a3bee584207ded8e10b73cee61aee35b4">ndi</a>:1;</div>
<div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="structDCI0__1__5MHz__FDD.html#a4be853e5ff30cda47394a58a92059abb">  304</a></span>&#160;  uint32_t <a class="code" href="structDCI0__1__5MHz__FDD.html#a4be853e5ff30cda47394a58a92059abb">mcs</a>:5;</div>
<div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="structDCI0__1__5MHz__FDD.html#ab68b51cb420ff79cd92eff754299b0c3">  306</a></span>&#160;  uint32_t <a class="code" href="structDCI0__1__5MHz__FDD.html#ab68b51cb420ff79cd92eff754299b0c3">rballoc</a>:5;</div>
<div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="structDCI0__1__5MHz__FDD.html#acace668577a08c4a94fc9f849620c04b">  308</a></span>&#160;  uint32_t <a class="code" href="structDCI0__1__5MHz__FDD.html#acace668577a08c4a94fc9f849620c04b">hopping</a>:1;</div>
<div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="structDCI0__1__5MHz__FDD.html#af30f17057ff93b9442f8773b9b29b896">  310</a></span>&#160;  uint32_t <a class="code" href="structDCI0__1__5MHz__FDD.html#af30f17057ff93b9442f8773b9b29b896">type</a>:1;</div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;</div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;</div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI0__1__5MHz__FDD.html">DCI0_1_5MHz_FDD</a> <a class="code" href="structDCI0__1__5MHz__FDD.html">DCI0_1_5MHz_FDD_t</a>;</div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor">#define sizeof_DCI0_1_5MHz_FDD_t 21</span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="structDCI1A__1__5MHz__FDD.html">  317</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI1A__1__5MHz__FDD.html">DCI1A_1_5MHz_FDD</a> {</div>
<div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="structDCI1A__1__5MHz__FDD.html#ab9b28e09203f720d3d456548ce0abf48">  319</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__1__5MHz__FDD.html#ab9b28e09203f720d3d456548ce0abf48">padding</a>:12;</div>
<div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="structDCI1A__1__5MHz__FDD.html#a53feee0843ef463326fd95c25e579e67">  321</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__1__5MHz__FDD.html#a53feee0843ef463326fd95c25e579e67">TPC</a>:2;</div>
<div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="structDCI1A__1__5MHz__FDD.html#a1d66514ee039165c8a27e08aed30fd3e">  323</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__1__5MHz__FDD.html#a1d66514ee039165c8a27e08aed30fd3e">rv</a>:2;</div>
<div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="structDCI1A__1__5MHz__FDD.html#a8258e8537a2412f5e07143e2d78d023a">  325</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__1__5MHz__FDD.html#a8258e8537a2412f5e07143e2d78d023a">ndi</a>:1;</div>
<div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="structDCI1A__1__5MHz__FDD.html#ae3ccfe920d82b8a030ad0323b87edb64">  327</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__1__5MHz__FDD.html#ae3ccfe920d82b8a030ad0323b87edb64">harq_pid</a>:3;</div>
<div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="structDCI1A__1__5MHz__FDD.html#af87b117f8feff5a4fa805e1beeff6b5f">  329</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__1__5MHz__FDD.html#af87b117f8feff5a4fa805e1beeff6b5f">mcs</a>:5;</div>
<div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="structDCI1A__1__5MHz__FDD.html#a3778479b2fea92eece370ac41739a0a6">  331</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__1__5MHz__FDD.html#a3778479b2fea92eece370ac41739a0a6">rballoc</a>:5;</div>
<div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="structDCI1A__1__5MHz__FDD.html#a0e80ca8a027918d18461b232c7296046">  333</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__1__5MHz__FDD.html#a0e80ca8a027918d18461b232c7296046">vrb_type</a>:1;</div>
<div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="structDCI1A__1__5MHz__FDD.html#a8d630fe007c1c9dd1800e35752c13952">  335</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__1__5MHz__FDD.html#a8d630fe007c1c9dd1800e35752c13952">type</a>:1;</div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;</div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI1A__1__5MHz__FDD.html">DCI1A_1_5MHz_FDD</a> <a class="code" href="structDCI1A__1__5MHz__FDD.html">DCI1A_1_5MHz_FDD_t</a>;</div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor">#define sizeof_DCI1A_1_5MHz_FDD_t 21</span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;</div>
<div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="structDCI0__5MHz__FDD.html">  343</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI0__5MHz__FDD.html">DCI0_5MHz_FDD</a> {</div>
<div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="structDCI0__5MHz__FDD.html#a11303d4312ab2b585e76e2176a533358">  345</a></span>&#160;  uint32_t <a class="code" href="structDCI0__5MHz__FDD.html#a11303d4312ab2b585e76e2176a533358">padding</a>:9;</div>
<div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="structDCI0__5MHz__FDD.html#a8861592f71a959aeff4a7fcf83bf0d77">  347</a></span>&#160;  uint32_t <a class="code" href="structDCI0__5MHz__FDD.html#a8861592f71a959aeff4a7fcf83bf0d77">cqi_req</a>:1;</div>
<div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="structDCI0__5MHz__FDD.html#a3bcc9625a945d30d7522fcc2f12d3a9c">  349</a></span>&#160;  uint32_t <a class="code" href="structDCI0__5MHz__FDD.html#a3bcc9625a945d30d7522fcc2f12d3a9c">cshift</a>:3;</div>
<div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="structDCI0__5MHz__FDD.html#a7d2982e555055fd2a846f820bcf40c69">  351</a></span>&#160;  uint32_t <a class="code" href="structDCI0__5MHz__FDD.html#a7d2982e555055fd2a846f820bcf40c69">TPC</a>:2;</div>
<div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="structDCI0__5MHz__FDD.html#a28742d17cb5e36f248d26834bcd617e1">  353</a></span>&#160;  uint32_t <a class="code" href="structDCI0__5MHz__FDD.html#a28742d17cb5e36f248d26834bcd617e1">ndi</a>:1;</div>
<div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="structDCI0__5MHz__FDD.html#ac796f5efcba3b7e27c2fff4259214364">  355</a></span>&#160;  uint32_t <a class="code" href="structDCI0__5MHz__FDD.html#ac796f5efcba3b7e27c2fff4259214364">mcs</a>:5;</div>
<div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="structDCI0__5MHz__FDD.html#a61a0cc1361983b96e4eb3a74bdf72e10">  357</a></span>&#160;  uint32_t <a class="code" href="structDCI0__5MHz__FDD.html#a61a0cc1361983b96e4eb3a74bdf72e10">rballoc</a>:9;</div>
<div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="structDCI0__5MHz__FDD.html#a3ef28e374af54b5b5bba67730e7ddc20">  359</a></span>&#160;  uint32_t <a class="code" href="structDCI0__5MHz__FDD.html#a3ef28e374af54b5b5bba67730e7ddc20">hopping</a>:1;</div>
<div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="structDCI0__5MHz__FDD.html#a2f8d056f1ab0ef30d0d763f37f3b3cd1">  361</a></span>&#160;  uint32_t <a class="code" href="structDCI0__5MHz__FDD.html#a2f8d056f1ab0ef30d0d763f37f3b3cd1">type</a>:1;</div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;</div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;</div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI0__5MHz__FDD.html">DCI0_5MHz_FDD</a> <a class="code" href="structDCI0__5MHz__FDD.html">DCI0_5MHz_FDD_t</a>;</div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor">#define sizeof_DCI0_5MHz_FDD_t 25</span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="structDCI1A__5MHz__FDD.html">  368</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI1A__5MHz__FDD.html">DCI1A_5MHz_FDD</a> {</div>
<div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="structDCI1A__5MHz__FDD.html#af3e984354b69eeff88776f05aa7fb3ad">  370</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__5MHz__FDD.html#af3e984354b69eeff88776f05aa7fb3ad">padding</a>:8;</div>
<div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="structDCI1A__5MHz__FDD.html#adef3d21e6ea4f2773ac4a044d8246579">  372</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__5MHz__FDD.html#adef3d21e6ea4f2773ac4a044d8246579">TPC</a>:2;</div>
<div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="structDCI1A__5MHz__FDD.html#a58649ae00e2049d507d207d2bb292066">  374</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__5MHz__FDD.html#a58649ae00e2049d507d207d2bb292066">rv</a>:2;</div>
<div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="structDCI1A__5MHz__FDD.html#afc890412102f21be4a5ee977a54caca1">  376</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__5MHz__FDD.html#afc890412102f21be4a5ee977a54caca1">ndi</a>:1;</div>
<div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="structDCI1A__5MHz__FDD.html#a048395b0205ab71e3c78e493fb3fcf98">  378</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__5MHz__FDD.html#a048395b0205ab71e3c78e493fb3fcf98">harq_pid</a>:3;</div>
<div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="structDCI1A__5MHz__FDD.html#a2915223641e866a605418a9f1f08433d">  380</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__5MHz__FDD.html#a2915223641e866a605418a9f1f08433d">mcs</a>:5;</div>
<div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="structDCI1A__5MHz__FDD.html#a850c58fd00311fba7efc68209808f687">  382</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__5MHz__FDD.html#a850c58fd00311fba7efc68209808f687">rballoc</a>:9;</div>
<div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="structDCI1A__5MHz__FDD.html#a6c82e8b9bc670482d226607d433f0378">  384</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__5MHz__FDD.html#a6c82e8b9bc670482d226607d433f0378">vrb_type</a>:1;</div>
<div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="structDCI1A__5MHz__FDD.html#a1d8b3df3cc144c07eac659d9f0dca025">  386</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__5MHz__FDD.html#a1d8b3df3cc144c07eac659d9f0dca025">type</a>:1;</div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;</div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI1A__5MHz__FDD.html">DCI1A_5MHz_FDD</a> <a class="code" href="structDCI1A__5MHz__FDD.html">DCI1A_5MHz_FDD_t</a>;</div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor">#define sizeof_DCI1A_5MHz_FDD_t 25</span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;</div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;</div>
<div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="structDCI0__10MHz__FDD.html">  395</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI0__10MHz__FDD.html">DCI0_10MHz_FDD</a> {</div>
<div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="structDCI0__10MHz__FDD.html#acc599782381a495e97261a0997cc7629">  397</a></span>&#160;  uint32_t <a class="code" href="structDCI0__10MHz__FDD.html#acc599782381a495e97261a0997cc7629">padding</a>:7;</div>
<div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="structDCI0__10MHz__FDD.html#ad196cea7dd4c84698d6862c68beeef42">  399</a></span>&#160;  uint32_t <a class="code" href="structDCI0__10MHz__FDD.html#ad196cea7dd4c84698d6862c68beeef42">cqi_req</a>:1;</div>
<div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="structDCI0__10MHz__FDD.html#a8662649b320acf3b7ad1bcea1aa4ab9f">  401</a></span>&#160;  uint32_t <a class="code" href="structDCI0__10MHz__FDD.html#a8662649b320acf3b7ad1bcea1aa4ab9f">cshift</a>:3;</div>
<div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="structDCI0__10MHz__FDD.html#a8f99e6838c58ba3385ef4e5031d7ee77">  403</a></span>&#160;  uint32_t <a class="code" href="structDCI0__10MHz__FDD.html#a8f99e6838c58ba3385ef4e5031d7ee77">TPC</a>:2;</div>
<div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="structDCI0__10MHz__FDD.html#a42bcfdf2a00e5a2d9887990730d6c104">  405</a></span>&#160;  uint32_t <a class="code" href="structDCI0__10MHz__FDD.html#a42bcfdf2a00e5a2d9887990730d6c104">ndi</a>:1;</div>
<div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="structDCI0__10MHz__FDD.html#a6c2d32a75a3e29da46d461ba3198b389">  407</a></span>&#160;  uint32_t <a class="code" href="structDCI0__10MHz__FDD.html#a6c2d32a75a3e29da46d461ba3198b389">mcs</a>:5;</div>
<div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="structDCI0__10MHz__FDD.html#a93ab22a40a2870aab2bb08ba15a14ce7">  409</a></span>&#160;  uint32_t <a class="code" href="structDCI0__10MHz__FDD.html#a93ab22a40a2870aab2bb08ba15a14ce7">rballoc</a>:11;</div>
<div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="structDCI0__10MHz__FDD.html#aea26f93116cb61f209017165f9b9f205">  411</a></span>&#160;  uint32_t <a class="code" href="structDCI0__10MHz__FDD.html#aea26f93116cb61f209017165f9b9f205">hopping</a>:1;</div>
<div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="structDCI0__10MHz__FDD.html#a894a99067bc8b12409d80fdfdbd2b5e8">  413</a></span>&#160;  uint32_t <a class="code" href="structDCI0__10MHz__FDD.html#a894a99067bc8b12409d80fdfdbd2b5e8">type</a>:1;</div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;</div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;</div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI0__10MHz__FDD.html">DCI0_10MHz_FDD</a> <a class="code" href="structDCI0__10MHz__FDD.html">DCI0_10MHz_FDD_t</a>;</div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor">#define sizeof_DCI0_10MHz_FDD_t 27</span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="structDCI1A__10MHz__FDD.html">  420</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI1A__10MHz__FDD.html">DCI1A_10MHz_FDD</a> {</div>
<div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="structDCI1A__10MHz__FDD.html#aeaf252e2285a651b2e29c3b5fabeacf0">  422</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__10MHz__FDD.html#aeaf252e2285a651b2e29c3b5fabeacf0">padding</a>:6;</div>
<div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="structDCI1A__10MHz__FDD.html#aac2689e4b41aa2bab39a16e904065711">  424</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__10MHz__FDD.html#aac2689e4b41aa2bab39a16e904065711">TPC</a>:2;</div>
<div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="structDCI1A__10MHz__FDD.html#a94cebc78fe98562ef35ebc7b4e5d17b7">  426</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__10MHz__FDD.html#a94cebc78fe98562ef35ebc7b4e5d17b7">rv</a>:2;</div>
<div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="structDCI1A__10MHz__FDD.html#a4297ca3192e0b3b32f84b7f364c25ea4">  428</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__10MHz__FDD.html#a4297ca3192e0b3b32f84b7f364c25ea4">ndi</a>:1;</div>
<div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="structDCI1A__10MHz__FDD.html#a6cfb2455b6302b649b7db142d7684442">  430</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__10MHz__FDD.html#a6cfb2455b6302b649b7db142d7684442">harq_pid</a>:3;</div>
<div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="structDCI1A__10MHz__FDD.html#a2214ecc6bf7848b50b4d2777798a7920">  432</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__10MHz__FDD.html#a2214ecc6bf7848b50b4d2777798a7920">mcs</a>:5;</div>
<div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="structDCI1A__10MHz__FDD.html#aea217d6dc482f9c2ccac58ce2c858caa">  434</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__10MHz__FDD.html#aea217d6dc482f9c2ccac58ce2c858caa">rballoc</a>:11;</div>
<div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="structDCI1A__10MHz__FDD.html#a11ddf6e32c0b65c24ec548557684b216">  436</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__10MHz__FDD.html#a11ddf6e32c0b65c24ec548557684b216">vrb_type</a>:1;</div>
<div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="structDCI1A__10MHz__FDD.html#ab1fb95bbb83083a5e2add165e991e47e">  438</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__10MHz__FDD.html#ab1fb95bbb83083a5e2add165e991e47e">type</a>:1;</div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;</div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI1A__10MHz__FDD.html">DCI1A_10MHz_FDD</a> <a class="code" href="structDCI1A__10MHz__FDD.html">DCI1A_10MHz_FDD_t</a>;</div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor">#define sizeof_DCI1A_10MHz_FDD_t 27</span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="structDCI0__20MHz__FDD.html">  445</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI0__20MHz__FDD.html">DCI0_20MHz_FDD</a> {</div>
<div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="structDCI0__20MHz__FDD.html#a9ccc7c1d5ac80cea653ac859e4f3fbf6">  447</a></span>&#160;  uint32_t <a class="code" href="structDCI0__20MHz__FDD.html#a9ccc7c1d5ac80cea653ac859e4f3fbf6">padding</a>:5;</div>
<div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="structDCI0__20MHz__FDD.html#a9d2795174577eb8e389368f6270cec26">  449</a></span>&#160;  uint32_t <a class="code" href="structDCI0__20MHz__FDD.html#a9d2795174577eb8e389368f6270cec26">cqi_req</a>:1;</div>
<div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="structDCI0__20MHz__FDD.html#a95916f5d382b4ceb45d0ff1678b37bda">  451</a></span>&#160;  uint32_t <a class="code" href="structDCI0__20MHz__FDD.html#a95916f5d382b4ceb45d0ff1678b37bda">cshift</a>:3;</div>
<div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="structDCI0__20MHz__FDD.html#afccc6f4389f8c946b2aa38a137750991">  453</a></span>&#160;  uint32_t <a class="code" href="structDCI0__20MHz__FDD.html#afccc6f4389f8c946b2aa38a137750991">TPC</a>:2;</div>
<div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="structDCI0__20MHz__FDD.html#a9a4695e83afa2074e0d7fbfe3dc6f168">  455</a></span>&#160;  uint32_t <a class="code" href="structDCI0__20MHz__FDD.html#a9a4695e83afa2074e0d7fbfe3dc6f168">ndi</a>:1;</div>
<div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="structDCI0__20MHz__FDD.html#ae262f779374a0dde0e7aabb7b35e7f1f">  457</a></span>&#160;  uint32_t <a class="code" href="structDCI0__20MHz__FDD.html#ae262f779374a0dde0e7aabb7b35e7f1f">mcs</a>:5;</div>
<div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="structDCI0__20MHz__FDD.html#a7b52d11461d05774eb6bd9e7323ac9ae">  459</a></span>&#160;  uint32_t <a class="code" href="structDCI0__20MHz__FDD.html#a7b52d11461d05774eb6bd9e7323ac9ae">rballoc</a>:13;</div>
<div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="structDCI0__20MHz__FDD.html#a368212eae46c6785d61c93e442722d44">  461</a></span>&#160;  uint32_t <a class="code" href="structDCI0__20MHz__FDD.html#a368212eae46c6785d61c93e442722d44">hopping</a>:1;</div>
<div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="structDCI0__20MHz__FDD.html#a736233154cf33017fe59727b64ea7309">  463</a></span>&#160;  uint32_t <a class="code" href="structDCI0__20MHz__FDD.html#a736233154cf33017fe59727b64ea7309">type</a>:1;</div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;</div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;</div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI0__20MHz__FDD.html">DCI0_20MHz_FDD</a> <a class="code" href="structDCI0__20MHz__FDD.html">DCI0_20MHz_FDD_t</a>;</div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor">#define sizeof_DCI0_20MHz_FDD_t 28</span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="structDCI1A__20MHz__FDD.html">  470</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI1A__20MHz__FDD.html">DCI1A_20MHz_FDD</a> {</div>
<div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="structDCI1A__20MHz__FDD.html#a1091b41e280ba3f815b2fdf8b50108a8">  472</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__20MHz__FDD.html#a1091b41e280ba3f815b2fdf8b50108a8">padding</a>:4;</div>
<div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="structDCI1A__20MHz__FDD.html#a4deb6c624449057f0e5aa73e061e3166">  474</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__20MHz__FDD.html#a4deb6c624449057f0e5aa73e061e3166">TPC</a>:2;</div>
<div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="structDCI1A__20MHz__FDD.html#ab3b3cea91bb1eb9eb4ae328459882036">  476</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__20MHz__FDD.html#ab3b3cea91bb1eb9eb4ae328459882036">rv</a>:2;</div>
<div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="structDCI1A__20MHz__FDD.html#a5f77fca95dabdc262141b3391a160a38">  478</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__20MHz__FDD.html#a5f77fca95dabdc262141b3391a160a38">ndi</a>:1;</div>
<div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="structDCI1A__20MHz__FDD.html#a484364525841849d57d983d62fad6cbf">  480</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__20MHz__FDD.html#a484364525841849d57d983d62fad6cbf">harq_pid</a>:3;</div>
<div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="structDCI1A__20MHz__FDD.html#ae73e9009eb8074b86ab86f19dcb791d6">  482</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__20MHz__FDD.html#ae73e9009eb8074b86ab86f19dcb791d6">mcs</a>:5;</div>
<div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="structDCI1A__20MHz__FDD.html#ab645229ff0bfc255fd6ffab888d4c84b">  484</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__20MHz__FDD.html#ab645229ff0bfc255fd6ffab888d4c84b">rballoc</a>:13;</div>
<div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="structDCI1A__20MHz__FDD.html#adbfc3ade36c63d4985c45247cfa33761">  486</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__20MHz__FDD.html#adbfc3ade36c63d4985c45247cfa33761">vrb_type</a>:1;</div>
<div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="structDCI1A__20MHz__FDD.html#a3d3e22ea1059a421dbf0ce685fe06dcf">  488</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__20MHz__FDD.html#a3d3e22ea1059a421dbf0ce685fe06dcf">type</a>:1;</div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;</div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI1A__20MHz__FDD.html">DCI1A_20MHz_FDD</a> <a class="code" href="structDCI1A__20MHz__FDD.html">DCI1A_20MHz_FDD_t</a>;</div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="preprocessor">#define sizeof_DCI1A_20MHz_FDD_t 28</span></div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="structDCI1__1__5MHz__TDD.html">  495</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI1__1__5MHz__TDD.html">DCI1_1_5MHz_TDD</a> {</div>
<div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="structDCI1__1__5MHz__TDD.html#a66d3c67d297f56b99df11d34d3be1607">  497</a></span>&#160;  uint32_t <a class="code" href="structDCI1__1__5MHz__TDD.html#a66d3c67d297f56b99df11d34d3be1607">dummy</a>:9;</div>
<div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="structDCI1__1__5MHz__TDD.html#a6dbdde07be02c06dc1a0712a0c9c41a2">  499</a></span>&#160;  uint32_t <a class="code" href="structDCI1__1__5MHz__TDD.html#a6dbdde07be02c06dc1a0712a0c9c41a2">dai</a>:2;</div>
<div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="structDCI1__1__5MHz__TDD.html#a0c61f7288b78adf5491beac6239b1800">  501</a></span>&#160;  uint32_t <a class="code" href="structDCI1__1__5MHz__TDD.html#a0c61f7288b78adf5491beac6239b1800">TPC</a>:2;</div>
<div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="structDCI1__1__5MHz__TDD.html#a68207afeb77a7b1a3721f8ad76242646">  503</a></span>&#160;  uint32_t <a class="code" href="structDCI1__1__5MHz__TDD.html#a68207afeb77a7b1a3721f8ad76242646">rv</a>:2;</div>
<div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="structDCI1__1__5MHz__TDD.html#a251b6f4a0adc7e8448fb92a595345eb3">  505</a></span>&#160;  uint32_t <a class="code" href="structDCI1__1__5MHz__TDD.html#a251b6f4a0adc7e8448fb92a595345eb3">ndi</a>:1;</div>
<div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="structDCI1__1__5MHz__TDD.html#a90646ba222d606b7b495ec3316b2c34a">  507</a></span>&#160;  uint32_t <a class="code" href="structDCI1__1__5MHz__TDD.html#a90646ba222d606b7b495ec3316b2c34a">harq_pid</a>:4;</div>
<div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="structDCI1__1__5MHz__TDD.html#a5e3eeba80ffd689b39a95fe83ee7de08">  509</a></span>&#160;  uint32_t <a class="code" href="structDCI1__1__5MHz__TDD.html#a5e3eeba80ffd689b39a95fe83ee7de08">mcs</a>:5;</div>
<div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="structDCI1__1__5MHz__TDD.html#a21a8976df15c0c18e7780e370212e978">  511</a></span>&#160;  uint32_t <a class="code" href="structDCI1__1__5MHz__TDD.html#a21a8976df15c0c18e7780e370212e978">rballoc</a>:6;</div>
<div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="structDCI1__1__5MHz__TDD.html#a780db985e29d2973389ba804e1510544">  513</a></span>&#160;  uint32_t <a class="code" href="structDCI1__1__5MHz__TDD.html#a780db985e29d2973389ba804e1510544">rah</a>:1;</div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;</div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI1__1__5MHz__TDD.html">DCI1_1_5MHz_TDD</a> <a class="code" href="structDCI1__1__5MHz__TDD.html">DCI1_1_5MHz_TDD_t</a>;</div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="preprocessor">#define sizeof_DCI1_1_5MHz_TDD_t 23</span></div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="structDCI1__5MHz__TDD.html">  520</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI1__5MHz__TDD.html">DCI1_5MHz_TDD</a> {</div>
<div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="structDCI1__5MHz__TDD.html#aea3dbb043b1395267c467d4dc7f95eb4">  522</a></span>&#160;  uint32_t <a class="code" href="structDCI1__5MHz__TDD.html#aea3dbb043b1395267c467d4dc7f95eb4">dummy</a>:2;</div>
<div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="structDCI1__5MHz__TDD.html#a7e4902318a29e330ff45ac8cbf6dfe6f">  524</a></span>&#160;  uint32_t <a class="code" href="structDCI1__5MHz__TDD.html#a7e4902318a29e330ff45ac8cbf6dfe6f">dai</a>:2;</div>
<div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="structDCI1__5MHz__TDD.html#ab07dfe7ad206d1392d0c91024413c740">  526</a></span>&#160;  uint32_t <a class="code" href="structDCI1__5MHz__TDD.html#ab07dfe7ad206d1392d0c91024413c740">TPC</a>:2;</div>
<div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="structDCI1__5MHz__TDD.html#a1d93d906c92fcc1f1d4df290c744b723">  528</a></span>&#160;  uint32_t <a class="code" href="structDCI1__5MHz__TDD.html#a1d93d906c92fcc1f1d4df290c744b723">rv</a>:2;</div>
<div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="structDCI1__5MHz__TDD.html#a5b7ad516436d458c6cf9ab97b0f833b6">  530</a></span>&#160;  uint32_t <a class="code" href="structDCI1__5MHz__TDD.html#a5b7ad516436d458c6cf9ab97b0f833b6">ndi</a>:1;</div>
<div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="structDCI1__5MHz__TDD.html#a041aa298f0d4045988d333da0327bc6a">  532</a></span>&#160;  uint32_t <a class="code" href="structDCI1__5MHz__TDD.html#a041aa298f0d4045988d333da0327bc6a">harq_pid</a>:4;</div>
<div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="structDCI1__5MHz__TDD.html#a5eb585c5736a2df8be89192739099891">  534</a></span>&#160;  uint32_t <a class="code" href="structDCI1__5MHz__TDD.html#a5eb585c5736a2df8be89192739099891">mcs</a>:5;</div>
<div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="structDCI1__5MHz__TDD.html#a812ba7123c01e72788f7bf42ba3ebdf5">  536</a></span>&#160;  uint32_t <a class="code" href="structDCI1__5MHz__TDD.html#a812ba7123c01e72788f7bf42ba3ebdf5">rballoc</a>:13;</div>
<div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="structDCI1__5MHz__TDD.html#aa0286d7c1d92427d4137ac32b8b2a0d2">  538</a></span>&#160;  uint32_t <a class="code" href="structDCI1__5MHz__TDD.html#aa0286d7c1d92427d4137ac32b8b2a0d2">rah</a>:1;</div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;</div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI1__5MHz__TDD.html">DCI1_5MHz_TDD</a> <a class="code" href="structDCI1__5MHz__TDD.html">DCI1_5MHz_TDD_t</a>;</div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="preprocessor">#define sizeof_DCI1_5MHz_TDD_t 30</span></div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00545"></a><span class="lineno"><a class="line" href="structDCI1__10MHz__TDD.html">  545</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI1__10MHz__TDD.html">DCI1_10MHz_TDD</a> {</div>
<div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="structDCI1__10MHz__TDD.html#ac254f7004154daa2c60ff3a284c8bf1c">  547</a></span>&#160;  uint64_t <a class="code" href="structDCI1__10MHz__TDD.html#ac254f7004154daa2c60ff3a284c8bf1c">dummy</a>:30;</div>
<div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="structDCI1__10MHz__TDD.html#ad0b44f03450fcb0522539dd68b8fbf8d">  549</a></span>&#160;  uint64_t <a class="code" href="structDCI1__10MHz__TDD.html#ad0b44f03450fcb0522539dd68b8fbf8d">dai</a>:2;</div>
<div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="structDCI1__10MHz__TDD.html#a72823f7d91671bf437bac2aebc961ae8">  551</a></span>&#160;  uint64_t <a class="code" href="structDCI1__10MHz__TDD.html#a72823f7d91671bf437bac2aebc961ae8">TPC</a>:2;</div>
<div class="line"><a name="l00553"></a><span class="lineno"><a class="line" href="structDCI1__10MHz__TDD.html#af4f8d0f34c8d53b16b82c1facea809fe">  553</a></span>&#160;  uint64_t <a class="code" href="structDCI1__10MHz__TDD.html#af4f8d0f34c8d53b16b82c1facea809fe">rv</a>:2;</div>
<div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="structDCI1__10MHz__TDD.html#a31e10ab73af1728f74edcdc80e35d83a">  555</a></span>&#160;  uint64_t <a class="code" href="structDCI1__10MHz__TDD.html#a31e10ab73af1728f74edcdc80e35d83a">ndi</a>:1;</div>
<div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="structDCI1__10MHz__TDD.html#ad8df3356ee9553c609d1d9aa9437af22">  557</a></span>&#160;  uint64_t <a class="code" href="structDCI1__10MHz__TDD.html#ad8df3356ee9553c609d1d9aa9437af22">harq_pid</a>:4;</div>
<div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="structDCI1__10MHz__TDD.html#ad69e484d048ab75a1bf3ee48cb5b1c12">  559</a></span>&#160;  uint64_t <a class="code" href="structDCI1__10MHz__TDD.html#ad69e484d048ab75a1bf3ee48cb5b1c12">mcs</a>:5;</div>
<div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="structDCI1__10MHz__TDD.html#afab7c8a9a41a9e21b134e7c6b8504e8f">  561</a></span>&#160;  uint64_t <a class="code" href="structDCI1__10MHz__TDD.html#afab7c8a9a41a9e21b134e7c6b8504e8f">rballoc</a>:17;</div>
<div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="structDCI1__10MHz__TDD.html#ac20fede87f16dc96b876c45773d536d2">  563</a></span>&#160;  uint64_t <a class="code" href="structDCI1__10MHz__TDD.html#ac20fede87f16dc96b876c45773d536d2">rah</a>:1;</div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;</div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI1__10MHz__TDD.html">DCI1_10MHz_TDD</a> <a class="code" href="structDCI1__10MHz__TDD.html">DCI1_10MHz_TDD_t</a>;</div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="preprocessor">#define sizeof_DCI1_10MHz_TDD_t 34</span></div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00570"></a><span class="lineno"><a class="line" href="structDCI1__20MHz__TDD.html">  570</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI1__20MHz__TDD.html">DCI1_20MHz_TDD</a> {</div>
<div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="structDCI1__20MHz__TDD.html#a310dde88dfc9fe5c0bb8e360a308c6a6">  572</a></span>&#160;  uint64_t <a class="code" href="structDCI1__20MHz__TDD.html#a310dde88dfc9fe5c0bb8e360a308c6a6">dummy</a>:22;</div>
<div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="structDCI1__20MHz__TDD.html#a39f2741f04ebfa466620adcce48b91d9">  574</a></span>&#160;  uint64_t <a class="code" href="structDCI1__20MHz__TDD.html#a39f2741f04ebfa466620adcce48b91d9">dai</a>:2;</div>
<div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="structDCI1__20MHz__TDD.html#ab5ee08e629a1b948b5c86ee11f0e901a">  576</a></span>&#160;  uint64_t <a class="code" href="structDCI1__20MHz__TDD.html#ab5ee08e629a1b948b5c86ee11f0e901a">TPC</a>:2;</div>
<div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="structDCI1__20MHz__TDD.html#ab68738f626762abe81c015449a37e44b">  578</a></span>&#160;  uint64_t <a class="code" href="structDCI1__20MHz__TDD.html#ab68738f626762abe81c015449a37e44b">rv</a>:2;</div>
<div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="structDCI1__20MHz__TDD.html#a3c767cbe7a831fb6f578492081630a99">  580</a></span>&#160;  uint64_t <a class="code" href="structDCI1__20MHz__TDD.html#a3c767cbe7a831fb6f578492081630a99">ndi</a>:1;</div>
<div class="line"><a name="l00582"></a><span class="lineno"><a class="line" href="structDCI1__20MHz__TDD.html#abb857d81c3fa555c85d696482501ba42">  582</a></span>&#160;  uint64_t <a class="code" href="structDCI1__20MHz__TDD.html#abb857d81c3fa555c85d696482501ba42">harq_pid</a>:4;</div>
<div class="line"><a name="l00584"></a><span class="lineno"><a class="line" href="structDCI1__20MHz__TDD.html#a6ce5f438a844751eb5a4052aa91f27f9">  584</a></span>&#160;  uint64_t <a class="code" href="structDCI1__20MHz__TDD.html#a6ce5f438a844751eb5a4052aa91f27f9">mcs</a>:5;</div>
<div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="structDCI1__20MHz__TDD.html#a0beac367e0ac5c01a6a19e8cca22a8b9">  586</a></span>&#160;  uint64_t <a class="code" href="structDCI1__20MHz__TDD.html#a0beac367e0ac5c01a6a19e8cca22a8b9">rballoc</a>:25;</div>
<div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="structDCI1__20MHz__TDD.html#a90e26e9c65a5bcced21613721e46663e">  588</a></span>&#160;  uint64_t <a class="code" href="structDCI1__20MHz__TDD.html#a90e26e9c65a5bcced21613721e46663e">rah</a>:1;</div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;</div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI1__20MHz__TDD.html">DCI1_20MHz_TDD</a> <a class="code" href="structDCI1__20MHz__TDD.html">DCI1_20MHz_TDD_t</a>;</div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="preprocessor">#define sizeof_DCI1_20MHz_TDD_t 42</span></div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="structDCI1__1__5MHz__FDD.html">  595</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI1__1__5MHz__FDD.html">DCI1_1_5MHz_FDD</a> {</div>
<div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="structDCI1__1__5MHz__FDD.html#ac1f6fd5a37699d397c10ca1e7c00487f">  597</a></span>&#160;  uint32_t <a class="code" href="structDCI1__1__5MHz__FDD.html#ac1f6fd5a37699d397c10ca1e7c00487f">dummy</a>:11;</div>
<div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="structDCI1__1__5MHz__FDD.html#a21f1bace061b971b2e4370e9a976e20e">  599</a></span>&#160;  uint32_t <a class="code" href="structDCI1__1__5MHz__FDD.html#a21f1bace061b971b2e4370e9a976e20e">TPC</a>:2;</div>
<div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="structDCI1__1__5MHz__FDD.html#a26b1e4ae61ed7be6185e4d63f90e9aa6">  601</a></span>&#160;  uint32_t <a class="code" href="structDCI1__1__5MHz__FDD.html#a26b1e4ae61ed7be6185e4d63f90e9aa6">rv</a>:2;</div>
<div class="line"><a name="l00603"></a><span class="lineno"><a class="line" href="structDCI1__1__5MHz__FDD.html#a605492cdf9b609fd1e7a182687dd2623">  603</a></span>&#160;  uint32_t <a class="code" href="structDCI1__1__5MHz__FDD.html#a605492cdf9b609fd1e7a182687dd2623">ndi</a>:1;</div>
<div class="line"><a name="l00605"></a><span class="lineno"><a class="line" href="structDCI1__1__5MHz__FDD.html#ac379a3e436c5c1660c2685d21528a2ad">  605</a></span>&#160;  uint32_t <a class="code" href="structDCI1__1__5MHz__FDD.html#ac379a3e436c5c1660c2685d21528a2ad">harq_pid</a>:4;</div>
<div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="structDCI1__1__5MHz__FDD.html#ae518634336b3f80d172e5823e0b203df">  607</a></span>&#160;  uint32_t <a class="code" href="structDCI1__1__5MHz__FDD.html#ae518634336b3f80d172e5823e0b203df">mcs</a>:5;</div>
<div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="structDCI1__1__5MHz__FDD.html#abad380f67ff00e6f09cae71e7f2a8152">  609</a></span>&#160;  uint32_t <a class="code" href="structDCI1__1__5MHz__FDD.html#abad380f67ff00e6f09cae71e7f2a8152">rballoc</a>:6;</div>
<div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="structDCI1__1__5MHz__FDD.html#a5ecf6e0050a5ce21a06282b7838f7166">  611</a></span>&#160;  uint32_t <a class="code" href="structDCI1__1__5MHz__FDD.html#a5ecf6e0050a5ce21a06282b7838f7166">rah</a>:1;</div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;</div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI1__1__5MHz__FDD.html">DCI1_1_5MHz_FDD</a> <a class="code" href="structDCI1__1__5MHz__FDD.html">DCI1_1_5MHz_FDD_t</a>;</div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="preprocessor">#define sizeof_DCI1_1_5MHz_FDD_t 23</span></div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="structDCI1__5MHz__FDD.html">  618</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI1__5MHz__FDD.html">DCI1_5MHz_FDD</a> {</div>
<div class="line"><a name="l00620"></a><span class="lineno"><a class="line" href="structDCI1__5MHz__FDD.html#a9a6d111bce843fd96cf8c9fae3380da5">  620</a></span>&#160;  uint32_t <a class="code" href="structDCI1__5MHz__FDD.html#a9a6d111bce843fd96cf8c9fae3380da5">dummy</a>:5;</div>
<div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="structDCI1__5MHz__FDD.html#a329f62169c1eef910d25bc7c3a9971d2">  622</a></span>&#160;  uint32_t <a class="code" href="structDCI1__5MHz__FDD.html#a329f62169c1eef910d25bc7c3a9971d2">TPC</a>:2;</div>
<div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="structDCI1__5MHz__FDD.html#ab4e7c765f863318f3637479d8405ef6a">  624</a></span>&#160;  uint32_t <a class="code" href="structDCI1__5MHz__FDD.html#ab4e7c765f863318f3637479d8405ef6a">rv</a>:2;</div>
<div class="line"><a name="l00626"></a><span class="lineno"><a class="line" href="structDCI1__5MHz__FDD.html#ae3aa207287fb63a4912e1e4d3c8c27a5">  626</a></span>&#160;  uint32_t <a class="code" href="structDCI1__5MHz__FDD.html#ae3aa207287fb63a4912e1e4d3c8c27a5">ndi</a>:1;</div>
<div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="structDCI1__5MHz__FDD.html#a65668fa87f76d52b86033c67d413a775">  628</a></span>&#160;  uint32_t <a class="code" href="structDCI1__5MHz__FDD.html#a65668fa87f76d52b86033c67d413a775">harq_pid</a>:3;</div>
<div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="structDCI1__5MHz__FDD.html#a5a60f50cd835407055c31c99f9483939">  630</a></span>&#160;  uint32_t <a class="code" href="structDCI1__5MHz__FDD.html#a5a60f50cd835407055c31c99f9483939">mcs</a>:5;</div>
<div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="structDCI1__5MHz__FDD.html#af50312ad3b42f99ec0f86c63ed34f5a0">  632</a></span>&#160;  uint32_t <a class="code" href="structDCI1__5MHz__FDD.html#af50312ad3b42f99ec0f86c63ed34f5a0">rballoc</a>:13;</div>
<div class="line"><a name="l00634"></a><span class="lineno"><a class="line" href="structDCI1__5MHz__FDD.html#a5efd54122793ddee0ad0a9d2a2f31c40">  634</a></span>&#160;  uint32_t <a class="code" href="structDCI1__5MHz__FDD.html#a5efd54122793ddee0ad0a9d2a2f31c40">rah</a>:1;</div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;</div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI1__5MHz__FDD.html">DCI1_5MHz_FDD</a> <a class="code" href="structDCI1__5MHz__FDD.html">DCI1_5MHz_FDD_t</a>;</div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="preprocessor">#define sizeof_DCI1_5MHz_FDD_t 27</span></div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00641"></a><span class="lineno"><a class="line" href="structDCI1__10MHz__FDD.html">  641</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI1__10MHz__FDD.html">DCI1_10MHz_FDD</a> {</div>
<div class="line"><a name="l00643"></a><span class="lineno"><a class="line" href="structDCI1__10MHz__FDD.html#a007de26b74f9d54e4e3961099109629b">  643</a></span>&#160;  uint32_t <a class="code" href="structDCI1__10MHz__FDD.html#a007de26b74f9d54e4e3961099109629b">dummy</a>:1;</div>
<div class="line"><a name="l00645"></a><span class="lineno"><a class="line" href="structDCI1__10MHz__FDD.html#a77566eed9251ab1afe4a1f6a3d48f2d2">  645</a></span>&#160;  uint32_t <a class="code" href="structDCI1__10MHz__FDD.html#a77566eed9251ab1afe4a1f6a3d48f2d2">TPC</a>:2;</div>
<div class="line"><a name="l00647"></a><span class="lineno"><a class="line" href="structDCI1__10MHz__FDD.html#a0b7d213ae413383e3f0e925bccd0501a">  647</a></span>&#160;  uint32_t <a class="code" href="structDCI1__10MHz__FDD.html#a0b7d213ae413383e3f0e925bccd0501a">rv</a>:2;</div>
<div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="structDCI1__10MHz__FDD.html#ac5e302fbcb00668a768bbd6d6981bdb2">  649</a></span>&#160;  uint32_t <a class="code" href="structDCI1__10MHz__FDD.html#ac5e302fbcb00668a768bbd6d6981bdb2">ndi</a>:1;</div>
<div class="line"><a name="l00651"></a><span class="lineno"><a class="line" href="structDCI1__10MHz__FDD.html#ae6d09ff0600378d5325bbcba23ea5436">  651</a></span>&#160;  uint32_t <a class="code" href="structDCI1__10MHz__FDD.html#ae6d09ff0600378d5325bbcba23ea5436">harq_pid</a>:3;</div>
<div class="line"><a name="l00653"></a><span class="lineno"><a class="line" href="structDCI1__10MHz__FDD.html#aa50ea4689ad755acccb154541dbef267">  653</a></span>&#160;  uint32_t <a class="code" href="structDCI1__10MHz__FDD.html#aa50ea4689ad755acccb154541dbef267">mcs</a>:5;</div>
<div class="line"><a name="l00655"></a><span class="lineno"><a class="line" href="structDCI1__10MHz__FDD.html#a73491b45dd6641217560d8add67cc8e9">  655</a></span>&#160;  uint32_t <a class="code" href="structDCI1__10MHz__FDD.html#a73491b45dd6641217560d8add67cc8e9">rballoc</a>:17;</div>
<div class="line"><a name="l00657"></a><span class="lineno"><a class="line" href="structDCI1__10MHz__FDD.html#aed84518a702f39a8e37510d3a2a8ac26">  657</a></span>&#160;  uint32_t <a class="code" href="structDCI1__10MHz__FDD.html#aed84518a702f39a8e37510d3a2a8ac26">rah</a>:1;</div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;</div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI1__10MHz__FDD.html">DCI1_10MHz_FDD</a> <a class="code" href="structDCI1__10MHz__FDD.html">DCI1_10MHz_FDD_t</a>;</div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="preprocessor">#define sizeof_DCI1_10MHz_FDD_t 31</span></div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00664"></a><span class="lineno"><a class="line" href="structDCI1__20MHz__FDD.html">  664</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI1__20MHz__FDD.html">DCI1_20MHz_FDD</a> {</div>
<div class="line"><a name="l00666"></a><span class="lineno"><a class="line" href="structDCI1__20MHz__FDD.html#a15adba23fd8095d211f7514e049c0a2b">  666</a></span>&#160;  uint64_t <a class="code" href="structDCI1__20MHz__FDD.html#a15adba23fd8095d211f7514e049c0a2b">dummy</a>:25;</div>
<div class="line"><a name="l00668"></a><span class="lineno"><a class="line" href="structDCI1__20MHz__FDD.html#a22158cacf3adb015b32a45e3ed6cdd39">  668</a></span>&#160;  uint64_t <a class="code" href="structDCI1__20MHz__FDD.html#a22158cacf3adb015b32a45e3ed6cdd39">TPC</a>:2;</div>
<div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="structDCI1__20MHz__FDD.html#aa064c09384bfcd14bc9d46510ad1abb6">  670</a></span>&#160;  uint64_t <a class="code" href="structDCI1__20MHz__FDD.html#aa064c09384bfcd14bc9d46510ad1abb6">rv</a>:2;</div>
<div class="line"><a name="l00672"></a><span class="lineno"><a class="line" href="structDCI1__20MHz__FDD.html#a4b6b68647af22b7b3e5da163135b0fc8">  672</a></span>&#160;  uint64_t <a class="code" href="structDCI1__20MHz__FDD.html#a4b6b68647af22b7b3e5da163135b0fc8">ndi</a>:1;</div>
<div class="line"><a name="l00674"></a><span class="lineno"><a class="line" href="structDCI1__20MHz__FDD.html#a405c73aeb525e444608adfa9868e89d0">  674</a></span>&#160;  uint64_t <a class="code" href="structDCI1__20MHz__FDD.html#a405c73aeb525e444608adfa9868e89d0">harq_pid</a>:3;</div>
<div class="line"><a name="l00676"></a><span class="lineno"><a class="line" href="structDCI1__20MHz__FDD.html#a0d996fe63d0c4809ad5afd4938ee336f">  676</a></span>&#160;  uint64_t <a class="code" href="structDCI1__20MHz__FDD.html#a0d996fe63d0c4809ad5afd4938ee336f">mcs</a>:5;</div>
<div class="line"><a name="l00678"></a><span class="lineno"><a class="line" href="structDCI1__20MHz__FDD.html#aff70c006bf9b1a7e8606325d389d0148">  678</a></span>&#160;  uint64_t <a class="code" href="structDCI1__20MHz__FDD.html#aff70c006bf9b1a7e8606325d389d0148">rballoc</a>:25;</div>
<div class="line"><a name="l00680"></a><span class="lineno"><a class="line" href="structDCI1__20MHz__FDD.html#acb871ddb81d5118dd9fea6a422726483">  680</a></span>&#160;  uint64_t <a class="code" href="structDCI1__20MHz__FDD.html#acb871ddb81d5118dd9fea6a422726483">rah</a>:1;</div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;</div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI1__20MHz__FDD.html">DCI1_20MHz_FDD</a> <a class="code" href="structDCI1__20MHz__FDD.html">DCI1_20MHz_FDD_t</a>;</div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="preprocessor">#define sizeof_DCI1_20MHz_FDD_t 39</span></div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00687"></a><span class="lineno"><a class="line" href="structDCI1A__RA__5MHz__TDD__1__6.html">  687</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI1A__RA__5MHz__TDD__1__6.html">DCI1A_RA_5MHz_TDD_1_6</a> {</div>
<div class="line"><a name="l00689"></a><span class="lineno"><a class="line" href="structDCI1A__RA__5MHz__TDD__1__6.html#ad09ddd1524088fcb7bf550e3b692d18a">  689</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__RA__5MHz__TDD__1__6.html#ad09ddd1524088fcb7bf550e3b692d18a">dummy</a>:5;</div>
<div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="structDCI1A__RA__5MHz__TDD__1__6.html#ac4bcb60f5bffc88ff882c24c7960f267">  691</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__RA__5MHz__TDD__1__6.html#ac4bcb60f5bffc88ff882c24c7960f267">padding</a>:6;</div>
<div class="line"><a name="l00693"></a><span class="lineno"><a class="line" href="structDCI1A__RA__5MHz__TDD__1__6.html#aff68f43c1bb6938fd6871dd06cf61d50">  693</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__RA__5MHz__TDD__1__6.html#aff68f43c1bb6938fd6871dd06cf61d50">prach_mask_index</a>:4;</div>
<div class="line"><a name="l00695"></a><span class="lineno"><a class="line" href="structDCI1A__RA__5MHz__TDD__1__6.html#a6a6019779e0836354ad1798e915a0dd2">  695</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__RA__5MHz__TDD__1__6.html#a6a6019779e0836354ad1798e915a0dd2">preamble_index</a>:6;</div>
<div class="line"><a name="l00697"></a><span class="lineno"><a class="line" href="structDCI1A__RA__5MHz__TDD__1__6.html#a9ec78818d79a1ca252dd4a9eeaf3e79f">  697</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__RA__5MHz__TDD__1__6.html#a9ec78818d79a1ca252dd4a9eeaf3e79f">rballoc</a>:9;</div>
<div class="line"><a name="l00699"></a><span class="lineno"><a class="line" href="structDCI1A__RA__5MHz__TDD__1__6.html#a95803355ed41c9ffc37b431115c96406">  699</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__RA__5MHz__TDD__1__6.html#a95803355ed41c9ffc37b431115c96406">vrb_type</a>:1;</div>
<div class="line"><a name="l00701"></a><span class="lineno"><a class="line" href="structDCI1A__RA__5MHz__TDD__1__6.html#ab468c6d44debc50ca6e88762ea7ee2d0">  701</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__RA__5MHz__TDD__1__6.html#ab468c6d44debc50ca6e88762ea7ee2d0">type</a>:1;</div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;</div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI1A__RA__5MHz__TDD__1__6.html">DCI1A_RA_5MHz_TDD_1_6</a> <a class="code" href="structDCI1A__RA__5MHz__TDD__1__6.html">DCI1A_RA_5MHz_TDD_1_6_t</a>;</div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="preprocessor">#define sizeof_DCI1A_RA_5MHz_TDD_1_6_t 27</span></div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="comment">struct DCI1A_5MHz_TDD_0 {</span></div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="comment">  uint32_t type:1;</span></div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="comment">  uint32_t vrb_type:1;</span></div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="comment">  uint32_t rballoc:9;</span></div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="comment">  union {</span></div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="comment">    RA_PDSCH_TDD_t ra_pdsch;</span></div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="comment">    PDSCH_TDD_t pdsch;</span></div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="comment">  } pdu;</span></div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="comment">} __attribute__ ((__packed__));</span></div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="comment">typedef struct DCI1A_5MHz_TDD_0 DCI1A_5MHz_TDD_0_t;</span></div>
<div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="comment">#define sizeof_DCI1A_5MHz_TDD_0_t 27</span></div>
<div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="comment">*/</span></div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;</div>
<div class="line"><a name="l00727"></a><span class="lineno"><a class="line" href="structDCI1B__5MHz__2A__FDD.html">  727</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI1B__5MHz__2A__FDD.html">DCI1B_5MHz_2A_FDD</a> {</div>
<div class="line"><a name="l00729"></a><span class="lineno"><a class="line" href="structDCI1B__5MHz__2A__FDD.html#a989124156e6e208d1012f2490e336869">  729</a></span>&#160;  uint32_t <a class="code" href="structDCI1B__5MHz__2A__FDD.html#a989124156e6e208d1012f2490e336869">vrb_type</a>:1;</div>
<div class="line"><a name="l00731"></a><span class="lineno"><a class="line" href="structDCI1B__5MHz__2A__FDD.html#a792237097071ede14f1e2bbf6d4abc29">  731</a></span>&#160;  uint32_t <a class="code" href="structDCI1B__5MHz__2A__FDD.html#a792237097071ede14f1e2bbf6d4abc29">rballoc</a>:9;</div>
<div class="line"><a name="l00733"></a><span class="lineno"><a class="line" href="structDCI1B__5MHz__2A__FDD.html#a869c2ec1d23145f20a664eb54bd5fd09">  733</a></span>&#160;  uint32_t <a class="code" href="structDCI1B__5MHz__2A__FDD.html#a869c2ec1d23145f20a664eb54bd5fd09">mcs</a>:5;</div>
<div class="line"><a name="l00735"></a><span class="lineno"><a class="line" href="structDCI1B__5MHz__2A__FDD.html#a45be5a1dc18bfb7949d974c18493c4ed">  735</a></span>&#160;  uint32_t <a class="code" href="structDCI1B__5MHz__2A__FDD.html#a45be5a1dc18bfb7949d974c18493c4ed">harq_pid</a>:3;</div>
<div class="line"><a name="l00737"></a><span class="lineno"><a class="line" href="structDCI1B__5MHz__2A__FDD.html#a9ca2851d75688ce4db44ffa421c1d117">  737</a></span>&#160;  uint32_t <a class="code" href="structDCI1B__5MHz__2A__FDD.html#a9ca2851d75688ce4db44ffa421c1d117">ndi</a>:1;</div>
<div class="line"><a name="l00739"></a><span class="lineno"><a class="line" href="structDCI1B__5MHz__2A__FDD.html#aace9dc45b434b1ea46bc43bb21c6d38b">  739</a></span>&#160;  uint32_t <a class="code" href="structDCI1B__5MHz__2A__FDD.html#aace9dc45b434b1ea46bc43bb21c6d38b">rv</a>:2;</div>
<div class="line"><a name="l00741"></a><span class="lineno"><a class="line" href="structDCI1B__5MHz__2A__FDD.html#a6a9ccca1a10b0ab3af44a2a201dfd885">  741</a></span>&#160;  uint32_t <a class="code" href="structDCI1B__5MHz__2A__FDD.html#a6a9ccca1a10b0ab3af44a2a201dfd885">TPC</a>:2;</div>
<div class="line"><a name="l00743"></a><span class="lineno"><a class="line" href="structDCI1B__5MHz__2A__FDD.html#a9e8fc08cc190e6e78699324a99946ae7">  743</a></span>&#160;  uint32_t <a class="code" href="structDCI1B__5MHz__2A__FDD.html#a9e8fc08cc190e6e78699324a99946ae7">tpmi</a>:2;</div>
<div class="line"><a name="l00745"></a><span class="lineno"><a class="line" href="structDCI1B__5MHz__2A__FDD.html#abfab8fce24741568f18cd20c3c0268d4">  745</a></span>&#160;  uint32_t <a class="code" href="structDCI1B__5MHz__2A__FDD.html#abfab8fce24741568f18cd20c3c0268d4">pmi</a>:1;</div>
<div class="line"><a name="l00747"></a><span class="lineno"><a class="line" href="structDCI1B__5MHz__2A__FDD.html#af36b366c98b5484ac3140e3547cd2608">  747</a></span>&#160;  uint32_t <a class="code" href="structDCI1B__5MHz__2A__FDD.html#af36b366c98b5484ac3140e3547cd2608">padding</a>:1;</div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;</div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI1B__5MHz__2A__FDD.html">DCI1B_5MHz_2A_FDD</a> <a class="code" href="structDCI1B__5MHz__2A__FDD.html">DCI1B_5MHz_2A_FDD_t</a>;</div>
<div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="preprocessor">#define sizeof_DCI1B_5MHz_FDD_t 27</span></div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00754"></a><span class="lineno"><a class="line" href="structDCI1B__5MHz__2A__TDD.html">  754</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI1B__5MHz__2A__TDD.html">DCI1B_5MHz_2A_TDD</a> {</div>
<div class="line"><a name="l00756"></a><span class="lineno"><a class="line" href="structDCI1B__5MHz__2A__TDD.html#ac4b8e5fa558b3c6729afcdfd9c7ba742">  756</a></span>&#160;  uint32_t <a class="code" href="structDCI1B__5MHz__2A__TDD.html#ac4b8e5fa558b3c6729afcdfd9c7ba742">vrb_type</a>:1;</div>
<div class="line"><a name="l00758"></a><span class="lineno"><a class="line" href="structDCI1B__5MHz__2A__TDD.html#a9b6b4dcb4b27f257b6980467c6e41d26">  758</a></span>&#160;  uint32_t <a class="code" href="structDCI1B__5MHz__2A__TDD.html#a9b6b4dcb4b27f257b6980467c6e41d26">rballoc</a>:9;</div>
<div class="line"><a name="l00760"></a><span class="lineno"><a class="line" href="structDCI1B__5MHz__2A__TDD.html#a6702d9c20eb3283a636898cb8f16cf5f">  760</a></span>&#160;  uint32_t <a class="code" href="structDCI1B__5MHz__2A__TDD.html#a6702d9c20eb3283a636898cb8f16cf5f">mcs</a>:5;</div>
<div class="line"><a name="l00762"></a><span class="lineno"><a class="line" href="structDCI1B__5MHz__2A__TDD.html#a0df7bade440d21d3b4467da6eed719ba">  762</a></span>&#160;  uint32_t <a class="code" href="structDCI1B__5MHz__2A__TDD.html#a0df7bade440d21d3b4467da6eed719ba">harq_pid</a>:4;</div>
<div class="line"><a name="l00764"></a><span class="lineno"><a class="line" href="structDCI1B__5MHz__2A__TDD.html#aa369ccfe0ba2194026bd11ad542848eb">  764</a></span>&#160;  uint32_t <a class="code" href="structDCI1B__5MHz__2A__TDD.html#aa369ccfe0ba2194026bd11ad542848eb">ndi</a>:1;</div>
<div class="line"><a name="l00766"></a><span class="lineno"><a class="line" href="structDCI1B__5MHz__2A__TDD.html#ad923c65f0615dcb63e275c189c63db82">  766</a></span>&#160;  uint32_t <a class="code" href="structDCI1B__5MHz__2A__TDD.html#ad923c65f0615dcb63e275c189c63db82">rv</a>:2;</div>
<div class="line"><a name="l00768"></a><span class="lineno"><a class="line" href="structDCI1B__5MHz__2A__TDD.html#a5afd385170f6a7df1b1ada5a85b2fb56">  768</a></span>&#160;  uint32_t <a class="code" href="structDCI1B__5MHz__2A__TDD.html#a5afd385170f6a7df1b1ada5a85b2fb56">TPC</a>:2;</div>
<div class="line"><a name="l00770"></a><span class="lineno"><a class="line" href="structDCI1B__5MHz__2A__TDD.html#a3975eeea3be07c40a34e0dd305364557">  770</a></span>&#160;  uint32_t <a class="code" href="structDCI1B__5MHz__2A__TDD.html#a3975eeea3be07c40a34e0dd305364557">dai</a>:2;</div>
<div class="line"><a name="l00772"></a><span class="lineno"><a class="line" href="structDCI1B__5MHz__2A__TDD.html#a834bb4dd31fbe16365498db0f628dbd9">  772</a></span>&#160;  uint32_t <a class="code" href="structDCI1B__5MHz__2A__TDD.html#a834bb4dd31fbe16365498db0f628dbd9">tpmi</a>:2;</div>
<div class="line"><a name="l00774"></a><span class="lineno"><a class="line" href="structDCI1B__5MHz__2A__TDD.html#a492e6bad0f5682e1e467a7d785a2e7b8">  774</a></span>&#160;  uint32_t <a class="code" href="structDCI1B__5MHz__2A__TDD.html#a492e6bad0f5682e1e467a7d785a2e7b8">pmi</a>:1;</div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;</div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI1B__5MHz__2A__TDD.html">DCI1B_5MHz_2A_TDD</a> <a class="code" href="structDCI1B__5MHz__2A__TDD.html">DCI1B_5MHz_2A_TDD_t</a>;</div>
<div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="preprocessor">#define sizeof_DCI1B_5MHz_2A_TDD_t 29</span></div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00781"></a><span class="lineno"><a class="line" href="structDCI1B__5MHz__4A__FDD.html">  781</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI1B__5MHz__4A__FDD.html">DCI1B_5MHz_4A_FDD</a> {</div>
<div class="line"><a name="l00783"></a><span class="lineno"><a class="line" href="structDCI1B__5MHz__4A__FDD.html#ac1200452c8436079d832a56bfbb954ed">  783</a></span>&#160;  uint32_t <a class="code" href="structDCI1B__5MHz__4A__FDD.html#ac1200452c8436079d832a56bfbb954ed">vrb_type</a>:1;</div>
<div class="line"><a name="l00785"></a><span class="lineno"><a class="line" href="structDCI1B__5MHz__4A__FDD.html#a1a61926b226d31a42b0d7abaf1dc4492">  785</a></span>&#160;  uint32_t <a class="code" href="structDCI1B__5MHz__4A__FDD.html#a1a61926b226d31a42b0d7abaf1dc4492">rballoc</a>:9;</div>
<div class="line"><a name="l00787"></a><span class="lineno"><a class="line" href="structDCI1B__5MHz__4A__FDD.html#a22e6280e98f7d3a09ac1c00827947c0d">  787</a></span>&#160;  uint32_t <a class="code" href="structDCI1B__5MHz__4A__FDD.html#a22e6280e98f7d3a09ac1c00827947c0d">mcs</a>:5;</div>
<div class="line"><a name="l00789"></a><span class="lineno"><a class="line" href="structDCI1B__5MHz__4A__FDD.html#afd178f4ffdda2f891b928422ea78a404">  789</a></span>&#160;  uint32_t <a class="code" href="structDCI1B__5MHz__4A__FDD.html#afd178f4ffdda2f891b928422ea78a404">harq_pid</a>:3;</div>
<div class="line"><a name="l00791"></a><span class="lineno"><a class="line" href="structDCI1B__5MHz__4A__FDD.html#aead4f02f29b4164e0d275abf56898d21">  791</a></span>&#160;  uint32_t <a class="code" href="structDCI1B__5MHz__4A__FDD.html#aead4f02f29b4164e0d275abf56898d21">ndi</a>:1;</div>
<div class="line"><a name="l00793"></a><span class="lineno"><a class="line" href="structDCI1B__5MHz__4A__FDD.html#a61b2fbbd22775a20b98e9f90a891010d">  793</a></span>&#160;  uint32_t <a class="code" href="structDCI1B__5MHz__4A__FDD.html#a61b2fbbd22775a20b98e9f90a891010d">rv</a>:2;</div>
<div class="line"><a name="l00795"></a><span class="lineno"><a class="line" href="structDCI1B__5MHz__4A__FDD.html#a7ab0ac02b1efea14ba0cb69596576d36">  795</a></span>&#160;  uint32_t <a class="code" href="structDCI1B__5MHz__4A__FDD.html#a7ab0ac02b1efea14ba0cb69596576d36">TPC</a>:2;</div>
<div class="line"><a name="l00797"></a><span class="lineno"><a class="line" href="structDCI1B__5MHz__4A__FDD.html#a7b0aa5484e05b838b50d31a1ea40c3f2">  797</a></span>&#160;  uint32_t <a class="code" href="structDCI1B__5MHz__4A__FDD.html#a7b0aa5484e05b838b50d31a1ea40c3f2">tpmi</a>:4;</div>
<div class="line"><a name="l00799"></a><span class="lineno"><a class="line" href="structDCI1B__5MHz__4A__FDD.html#a9785386dce6de75f68096bc15c1cd37f">  799</a></span>&#160;  uint32_t <a class="code" href="structDCI1B__5MHz__4A__FDD.html#a9785386dce6de75f68096bc15c1cd37f">pmi</a>:1;</div>
<div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;</div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI1B__5MHz__4A__FDD.html">DCI1B_5MHz_4A_FDD</a> <a class="code" href="structDCI1B__5MHz__4A__FDD.html">DCI1B_5MHz_4A_FDD_t</a>;</div>
<div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="preprocessor">#define sizeof_DCI1B_5MHz_4A_FDD_t 28</span></div>
<div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00806"></a><span class="lineno"><a class="line" href="structDCI1B__5MHz__4A__TDD.html">  806</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI1B__5MHz__4A__TDD.html">DCI1B_5MHz_4A_TDD</a> {</div>
<div class="line"><a name="l00808"></a><span class="lineno"><a class="line" href="structDCI1B__5MHz__4A__TDD.html#a47ecc19204df948910903fa584073025">  808</a></span>&#160;  uint32_t <a class="code" href="structDCI1B__5MHz__4A__TDD.html#a47ecc19204df948910903fa584073025">vrb_type</a>:1;</div>
<div class="line"><a name="l00810"></a><span class="lineno"><a class="line" href="structDCI1B__5MHz__4A__TDD.html#ae59ec8f32c47818b6ecc893d007ad6e2">  810</a></span>&#160;  uint32_t <a class="code" href="structDCI1B__5MHz__4A__TDD.html#ae59ec8f32c47818b6ecc893d007ad6e2">rballoc</a>:9;</div>
<div class="line"><a name="l00812"></a><span class="lineno"><a class="line" href="structDCI1B__5MHz__4A__TDD.html#af8361a6e2ad4bdd98eab3d8480365081">  812</a></span>&#160;  uint32_t <a class="code" href="structDCI1B__5MHz__4A__TDD.html#af8361a6e2ad4bdd98eab3d8480365081">mcs</a>:5;</div>
<div class="line"><a name="l00814"></a><span class="lineno"><a class="line" href="structDCI1B__5MHz__4A__TDD.html#aee2bdc4ac6a25cc991df27f861843a4c">  814</a></span>&#160;  uint32_t <a class="code" href="structDCI1B__5MHz__4A__TDD.html#aee2bdc4ac6a25cc991df27f861843a4c">harq_pid</a>:4;</div>
<div class="line"><a name="l00816"></a><span class="lineno"><a class="line" href="structDCI1B__5MHz__4A__TDD.html#a85f8c1273de28c4957430663768f857a">  816</a></span>&#160;  uint32_t <a class="code" href="structDCI1B__5MHz__4A__TDD.html#a85f8c1273de28c4957430663768f857a">ndi</a>:1;</div>
<div class="line"><a name="l00818"></a><span class="lineno"><a class="line" href="structDCI1B__5MHz__4A__TDD.html#a9c3f0dcb537c0fcd09662bf0a06d9441">  818</a></span>&#160;  uint32_t <a class="code" href="structDCI1B__5MHz__4A__TDD.html#a9c3f0dcb537c0fcd09662bf0a06d9441">rv</a>:2;</div>
<div class="line"><a name="l00820"></a><span class="lineno"><a class="line" href="structDCI1B__5MHz__4A__TDD.html#a26847ce49019a7255ea24caa41608051">  820</a></span>&#160;  uint32_t <a class="code" href="structDCI1B__5MHz__4A__TDD.html#a26847ce49019a7255ea24caa41608051">TPC</a>:2;</div>
<div class="line"><a name="l00822"></a><span class="lineno"><a class="line" href="structDCI1B__5MHz__4A__TDD.html#a005d69a7264b35ff5a7608b101add7aa">  822</a></span>&#160;  uint32_t <a class="code" href="structDCI1B__5MHz__4A__TDD.html#a005d69a7264b35ff5a7608b101add7aa">dai</a>:2;</div>
<div class="line"><a name="l00824"></a><span class="lineno"><a class="line" href="structDCI1B__5MHz__4A__TDD.html#a062c2ef70a08970256bb6e06a467a9dd">  824</a></span>&#160;  uint32_t <a class="code" href="structDCI1B__5MHz__4A__TDD.html#a062c2ef70a08970256bb6e06a467a9dd">tpmi</a>:4;</div>
<div class="line"><a name="l00826"></a><span class="lineno"><a class="line" href="structDCI1B__5MHz__4A__TDD.html#a68d343e2d5502c67aa1d7a820e3ab70e">  826</a></span>&#160;  uint32_t <a class="code" href="structDCI1B__5MHz__4A__TDD.html#a68d343e2d5502c67aa1d7a820e3ab70e">pmi</a>:1;</div>
<div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;</div>
<div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI1B__5MHz__4A__TDD.html">DCI1B_5MHz_4A_TDD</a> <a class="code" href="structDCI1B__5MHz__4A__TDD.html">DCI1B_5MHz_4A_TDD_t</a>;</div>
<div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="preprocessor">#define sizeof_DCI1B_5MHz_4A_TDD_t 31</span></div>
<div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00833"></a><span class="lineno"><a class="line" href="structDCI1C__1__5MHz.html">  833</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI1C__1__5MHz.html">DCI1C_1_5MHz</a></div>
<div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;{</div>
<div class="line"><a name="l00836"></a><span class="lineno"><a class="line" href="structDCI1C__1__5MHz.html#a7963172a14864b44a13306d3884bf1e3">  836</a></span>&#160;  uint32_t <a class="code" href="structDCI1C__1__5MHz.html#a7963172a14864b44a13306d3884bf1e3">padding32</a>:24;</div>
<div class="line"><a name="l00837"></a><span class="lineno"><a class="line" href="structDCI1C__1__5MHz.html#a7105683472e0d9ebf5f807861705aa56">  837</a></span>&#160;  uint32_t <a class="code" href="structDCI1C__1__5MHz.html#a7105683472e0d9ebf5f807861705aa56">mcs</a>:5;</div>
<div class="line"><a name="l00838"></a><span class="lineno"><a class="line" href="structDCI1C__1__5MHz.html#a9260102d876d8481accdddb147bfd64c">  838</a></span>&#160;  uint32_t <a class="code" href="structDCI1C__1__5MHz.html#a9260102d876d8481accdddb147bfd64c">rballoc</a>:3;  <span class="comment">// N_RB_step = 2, Ngap=Ngap1=3, NDLVRBGap = 6, ceil(log2((3*4)/2)) = 3</span></div>
<div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;</div>
<div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI1C__1__5MHz.html">DCI1C_1_5MHz</a> <a class="code" href="structDCI1C__1__5MHz.html">DCI1C_1_5MHz_t</a>;</div>
<div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="preprocessor">#define sizeof_DCI1C_1_5MHz_t 8</span></div>
<div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="comment">/*********************************************************</span></div>
<div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="comment">**********************************************************/</span></div>
<div class="line"><a name="l00847"></a><span class="lineno"><a class="line" href="structDCI1C__5MHz.html">  847</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI1C__5MHz.html">DCI1C_5MHz</a></div>
<div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;{</div>
<div class="line"><a name="l00850"></a><span class="lineno"><a class="line" href="structDCI1C__5MHz.html#a7f80fe898306903a812e797772e2dee5">  850</a></span>&#160;  uint32_t <a class="code" href="structDCI1C__5MHz.html#a7f80fe898306903a812e797772e2dee5">padding32</a>:20;</div>
<div class="line"><a name="l00851"></a><span class="lineno"><a class="line" href="structDCI1C__5MHz.html#aa3329e3a05262ce7dc4bc0ef1f1693bd">  851</a></span>&#160;  uint32_t <a class="code" href="structDCI1C__5MHz.html#aa3329e3a05262ce7dc4bc0ef1f1693bd">mcs</a>:5;</div>
<div class="line"><a name="l00852"></a><span class="lineno"><a class="line" href="structDCI1C__5MHz.html#a6e1ee44978bda1bcfc24558007c6ad23">  852</a></span>&#160;  uint32_t <a class="code" href="structDCI1C__5MHz.html#a6e1ee44978bda1bcfc24558007c6ad23">rballoc</a>:7;   <span class="comment">// N_RB_step = 2, Ngap1=Ngap2=12, NDLVRBGap = 24, ceil(log2((12*13)/2)) = 7</span></div>
<div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;</div>
<div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI1C__5MHz.html">DCI1C_5MHz</a> <a class="code" href="structDCI1C__5MHz.html">DCI1C_5MHz_t</a>;</div>
<div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="preprocessor">#define sizeof_DCI1C_5MHz_t 12 </span></div>
<div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00859"></a><span class="lineno"><a class="line" href="structDCI1C__10MHz.html">  859</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI1C__10MHz.html">DCI1C_10MHz</a></div>
<div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;{</div>
<div class="line"><a name="l00862"></a><span class="lineno"><a class="line" href="structDCI1C__10MHz.html#a4ce4e59452e919add8b09e60efb92fcd">  862</a></span>&#160;  uint32_t <a class="code" href="structDCI1C__10MHz.html#a4ce4e59452e919add8b09e60efb92fcd">padding32</a>:19;</div>
<div class="line"><a name="l00863"></a><span class="lineno"><a class="line" href="structDCI1C__10MHz.html#ac219679a6722f5889bdec877d6993593">  863</a></span>&#160;  uint32_t <a class="code" href="structDCI1C__10MHz.html#ac219679a6722f5889bdec877d6993593">mcs</a>:5;</div>
<div class="line"><a name="l00864"></a><span class="lineno"><a class="line" href="structDCI1C__10MHz.html#a833dcde06de39977f843f51c0572b63f">  864</a></span>&#160;  uint32_t <a class="code" href="structDCI1C__10MHz.html#a833dcde06de39977f843f51c0572b63f">rballoc</a>:7;  <span class="comment">// N_RB_step = 4, Ngap1=27, NDLVRBGap = 46, ceil(log2(((11*12)/2)) = 7</span></div>
<div class="line"><a name="l00865"></a><span class="lineno"><a class="line" href="structDCI1C__10MHz.html#ae4fe3fc999b8b299c0bae6b40181c9c7">  865</a></span>&#160;  uint32_t <a class="code" href="structDCI1C__10MHz.html#ae4fe3fc999b8b299c0bae6b40181c9c7">Ngap</a>:1;</div>
<div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;</div>
<div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI1C__10MHz.html">DCI1C_10MHz</a> <a class="code" href="structDCI1C__10MHz.html">DCI1C_10MHz_t</a>;</div>
<div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="preprocessor">#define sizeof_DCI1C_10MHz_t 13</span></div>
<div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00872"></a><span class="lineno"><a class="line" href="structDCI1C__15MHz.html">  872</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI1C__15MHz.html">DCI1C_15MHz</a></div>
<div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;{</div>
<div class="line"><a name="l00875"></a><span class="lineno"><a class="line" href="structDCI1C__15MHz.html#a020a81878b28a37d44cff802943515d4">  875</a></span>&#160;  uint32_t <a class="code" href="structDCI1C__15MHz.html#a020a81878b28a37d44cff802943515d4">padding32</a>:18;</div>
<div class="line"><a name="l00876"></a><span class="lineno"><a class="line" href="structDCI1C__15MHz.html#a2dc11d6193b0b49490c362eb0de6d2d9">  876</a></span>&#160;  uint32_t <a class="code" href="structDCI1C__15MHz.html#a2dc11d6193b0b49490c362eb0de6d2d9">mcs</a>:5;</div>
<div class="line"><a name="l00877"></a><span class="lineno"><a class="line" href="structDCI1C__15MHz.html#a85032c5917cc62cdd34f8ac099fe3382">  877</a></span>&#160;  uint32_t <a class="code" href="structDCI1C__15MHz.html#a85032c5917cc62cdd34f8ac099fe3382">rballoc</a>:8; <span class="comment">// N_RB_step = 4, Ngap1=64, ceil(log2((16*17)/2)) = 8</span></div>
<div class="line"><a name="l00878"></a><span class="lineno"><a class="line" href="structDCI1C__15MHz.html#a7c6a4c349fa97ce6d6082e68448628f0">  878</a></span>&#160;  uint32_t <a class="code" href="structDCI1C__15MHz.html#a7c6a4c349fa97ce6d6082e68448628f0">Ngap</a>:1;</div>
<div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;</div>
<div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI1C__15MHz.html">DCI1C_15MHz</a> <a class="code" href="structDCI1C__15MHz.html">DCI1C_15MHz_t</a>;</div>
<div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="preprocessor">#define sizeof_DCI1C_15MHz_t X</span></div>
<div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00885"></a><span class="lineno"><a class="line" href="structDCI1C__20MHz.html">  885</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI1C__20MHz.html">DCI1C_20MHz</a></div>
<div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;{</div>
<div class="line"><a name="l00888"></a><span class="lineno"><a class="line" href="structDCI1C__20MHz.html#ab0f3fe4f4e4c7b64842165987e051bca">  888</a></span>&#160;  uint32_t <a class="code" href="structDCI1C__20MHz.html#ab0f3fe4f4e4c7b64842165987e051bca">padding32</a>:17;</div>
<div class="line"><a name="l00889"></a><span class="lineno"><a class="line" href="structDCI1C__20MHz.html#a20f419ee845d306a44ded229bf35ae5a">  889</a></span>&#160;  uint32_t <a class="code" href="structDCI1C__20MHz.html#a20f419ee845d306a44ded229bf35ae5a">mcs</a>:5;</div>
<div class="line"><a name="l00890"></a><span class="lineno"><a class="line" href="structDCI1C__20MHz.html#a75fad1aebe3e2ae1dedcd425f4db0bc7">  890</a></span>&#160;  uint32_t <a class="code" href="structDCI1C__20MHz.html#a75fad1aebe3e2ae1dedcd425f4db0bc7">rballoc</a>:9; <span class="comment">// N_RB_step = 4, Ngap1=48, ceil(log2((24*25)/2)) = 9</span></div>
<div class="line"><a name="l00891"></a><span class="lineno"><a class="line" href="structDCI1C__20MHz.html#a344c093ae688855cc23614ed38a0fa90">  891</a></span>&#160;  uint32_t <a class="code" href="structDCI1C__20MHz.html#a344c093ae688855cc23614ed38a0fa90">Ngap</a>:1;</div>
<div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;</div>
<div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI1C__20MHz.html">DCI1C_20MHz</a> <a class="code" href="structDCI1C__20MHz.html">DCI1C_20MHz_t</a>;</div>
<div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="preprocessor">#define sizeof_DCI1C_20MHz_t 15</span></div>
<div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="comment">/*********************************************************</span></div>
<div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="comment">**********************************************************/</span></div>
<div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;</div>
<div class="line"><a name="l00901"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__2A__FDD.html">  901</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI1D__5MHz__2A__FDD.html">DCI1D_5MHz_2A_FDD</a> {</div>
<div class="line"><a name="l00903"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__2A__FDD.html#ac1d5f17c47f62571deca706dffb5eb21">  903</a></span>&#160;  uint32_t <a class="code" href="structDCI1D__5MHz__2A__FDD.html#ac1d5f17c47f62571deca706dffb5eb21">vrb_type</a>:1;</div>
<div class="line"><a name="l00905"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__2A__FDD.html#a0b9f96d5d0f342a10d9bde6021f8c253">  905</a></span>&#160;  uint32_t <a class="code" href="structDCI1D__5MHz__2A__FDD.html#a0b9f96d5d0f342a10d9bde6021f8c253">rballoc</a>:9;</div>
<div class="line"><a name="l00907"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__2A__FDD.html#a00e2aec1d9927a54e2052a107ea9841a">  907</a></span>&#160;  uint32_t <a class="code" href="structDCI1D__5MHz__2A__FDD.html#a00e2aec1d9927a54e2052a107ea9841a">mcs</a>:5;</div>
<div class="line"><a name="l00909"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__2A__FDD.html#af005a22fb7892ed775245f2f0fd852fa">  909</a></span>&#160;  uint32_t <a class="code" href="structDCI1D__5MHz__2A__FDD.html#af005a22fb7892ed775245f2f0fd852fa">harq_pid</a>:3;</div>
<div class="line"><a name="l00911"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__2A__FDD.html#aa66a6cd2723f9eec2f1f2d667f335bed">  911</a></span>&#160;  uint32_t <a class="code" href="structDCI1D__5MHz__2A__FDD.html#aa66a6cd2723f9eec2f1f2d667f335bed">ndi</a>:1;</div>
<div class="line"><a name="l00913"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__2A__FDD.html#a8e6d438c46db46a037c049054be21235">  913</a></span>&#160;  uint32_t <a class="code" href="structDCI1D__5MHz__2A__FDD.html#a8e6d438c46db46a037c049054be21235">rv</a>:2;</div>
<div class="line"><a name="l00915"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__2A__FDD.html#a60880f58805b288348f6e08c83aac900">  915</a></span>&#160;  uint32_t <a class="code" href="structDCI1D__5MHz__2A__FDD.html#a60880f58805b288348f6e08c83aac900">TPC</a>:2;</div>
<div class="line"><a name="l00917"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__2A__FDD.html#ad6a39e8885dccb5816fd8e5de3e4a33c">  917</a></span>&#160;  uint32_t <a class="code" href="structDCI1D__5MHz__2A__FDD.html#ad6a39e8885dccb5816fd8e5de3e4a33c">tpmi</a>:2;</div>
<div class="line"><a name="l00919"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__2A__FDD.html#ad76b828ff2e6d6ab75d97c39a0e76a15">  919</a></span>&#160;  uint32_t <a class="code" href="structDCI1D__5MHz__2A__FDD.html#ad76b828ff2e6d6ab75d97c39a0e76a15">pmi</a>:1;</div>
<div class="line"><a name="l00921"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__2A__FDD.html#aacd5de8aeb25c273706d92db0b1afc64">  921</a></span>&#160;  uint32_t <a class="code" href="structDCI1D__5MHz__2A__FDD.html#aacd5de8aeb25c273706d92db0b1afc64">dl_power_off</a>:1;</div>
<div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;</div>
<div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI1D__5MHz__2A__FDD.html">DCI1D_5MHz_2A_FDD</a> <a class="code" href="structDCI1D__5MHz__2A__FDD.html">DCI1D_5MHz_2A_FDD_t</a>;</div>
<div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="preprocessor">#define sizeof_DCI1D_5MHz_2A_FDD_t 27</span></div>
<div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00928"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__2A__TDD.html">  928</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI1D__5MHz__2A__TDD.html">DCI1D_5MHz_2A_TDD</a> {</div>
<div class="line"><a name="l00930"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__2A__TDD.html#a163216b0d75054526e05229fa5d9a4ba">  930</a></span>&#160;  uint32_t <a class="code" href="structDCI1D__5MHz__2A__TDD.html#a163216b0d75054526e05229fa5d9a4ba">vrb_type</a>:1;</div>
<div class="line"><a name="l00932"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__2A__TDD.html#abef172cabee32d8d5406c8f27060b876">  932</a></span>&#160;  uint32_t <a class="code" href="structDCI1D__5MHz__2A__TDD.html#abef172cabee32d8d5406c8f27060b876">rballoc</a>:9;</div>
<div class="line"><a name="l00934"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__2A__TDD.html#a660f23866240721bdbf98b2df113c5d7">  934</a></span>&#160;  uint32_t <a class="code" href="structDCI1D__5MHz__2A__TDD.html#a660f23866240721bdbf98b2df113c5d7">mcs</a>:5;</div>
<div class="line"><a name="l00936"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__2A__TDD.html#a051771c12ebb0d9d2ae905f70f8b3ac6">  936</a></span>&#160;  uint32_t <a class="code" href="structDCI1D__5MHz__2A__TDD.html#a051771c12ebb0d9d2ae905f70f8b3ac6">harq_pid</a>:4;</div>
<div class="line"><a name="l00938"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__2A__TDD.html#a5a77423d3bdcd76be5616276be33c3a5">  938</a></span>&#160;  uint32_t <a class="code" href="structDCI1D__5MHz__2A__TDD.html#a5a77423d3bdcd76be5616276be33c3a5">ndi</a>:1;</div>
<div class="line"><a name="l00940"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__2A__TDD.html#a703db3b8b8cb96c00a47755c62d81a88">  940</a></span>&#160;  uint32_t <a class="code" href="structDCI1D__5MHz__2A__TDD.html#a703db3b8b8cb96c00a47755c62d81a88">rv</a>:2;</div>
<div class="line"><a name="l00942"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__2A__TDD.html#af5bbb5d64e18319d1f57734897978bf3">  942</a></span>&#160;  uint32_t <a class="code" href="structDCI1D__5MHz__2A__TDD.html#af5bbb5d64e18319d1f57734897978bf3">TPC</a>:2;</div>
<div class="line"><a name="l00944"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__2A__TDD.html#a07d459d2a89f8d92bf9918d3a634da27">  944</a></span>&#160;  uint32_t <a class="code" href="structDCI1D__5MHz__2A__TDD.html#a07d459d2a89f8d92bf9918d3a634da27">dai</a>:2;</div>
<div class="line"><a name="l00946"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__2A__TDD.html#ad22b39f3a9fbc9924e81e4257fd5ba37">  946</a></span>&#160;  uint32_t <a class="code" href="structDCI1D__5MHz__2A__TDD.html#ad22b39f3a9fbc9924e81e4257fd5ba37">tpmi</a>:2;</div>
<div class="line"><a name="l00948"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__2A__TDD.html#a6421843e7cf669432d2cb92997c97d9a">  948</a></span>&#160;  uint32_t <a class="code" href="structDCI1D__5MHz__2A__TDD.html#a6421843e7cf669432d2cb92997c97d9a">pmi</a>:1;</div>
<div class="line"><a name="l00950"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__2A__TDD.html#ae28f23ab5c6b3235a53aa7fad0bf3c08">  950</a></span>&#160;  uint32_t <a class="code" href="structDCI1D__5MHz__2A__TDD.html#ae28f23ab5c6b3235a53aa7fad0bf3c08">dl_power_off</a>:1;</div>
<div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;</div>
<div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI1D__5MHz__2A__TDD.html">DCI1D_5MHz_2A_TDD</a> <a class="code" href="structDCI1D__5MHz__2A__TDD.html">DCI1D_5MHz_2A_TDD_t</a>;</div>
<div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="preprocessor">#define sizeof_DCI1D_5MHz_2A_TDD_t 30</span></div>
<div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00957"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__4A__FDD.html">  957</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI1D__5MHz__4A__FDD.html">DCI1D_5MHz_4A_FDD</a> {</div>
<div class="line"><a name="l00959"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__4A__FDD.html#a45636f132e909aa6c7733ed561710a5a">  959</a></span>&#160;  uint32_t <a class="code" href="structDCI1D__5MHz__4A__FDD.html#a45636f132e909aa6c7733ed561710a5a">vrb_type</a>:1;</div>
<div class="line"><a name="l00961"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__4A__FDD.html#a26133a186168093682118decc3acc84e">  961</a></span>&#160;  uint32_t <a class="code" href="structDCI1D__5MHz__4A__FDD.html#a26133a186168093682118decc3acc84e">rballoc</a>:9;</div>
<div class="line"><a name="l00963"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__4A__FDD.html#a020aff2be7f16b05a8628a47525ca944">  963</a></span>&#160;  uint32_t <a class="code" href="structDCI1D__5MHz__4A__FDD.html#a020aff2be7f16b05a8628a47525ca944">mcs</a>:5;</div>
<div class="line"><a name="l00965"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__4A__FDD.html#a34a05e85ff3f56c848f43388b7d919e5">  965</a></span>&#160;  uint32_t <a class="code" href="structDCI1D__5MHz__4A__FDD.html#a34a05e85ff3f56c848f43388b7d919e5">harq_pid</a>:3;</div>
<div class="line"><a name="l00967"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__4A__FDD.html#a96b2af93bd15cc39d2f5ebe15b78c441">  967</a></span>&#160;  uint32_t <a class="code" href="structDCI1D__5MHz__4A__FDD.html#a96b2af93bd15cc39d2f5ebe15b78c441">ndi</a>:1;</div>
<div class="line"><a name="l00969"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__4A__FDD.html#aa8afbaf6d2f53549f72edb668f94dc68">  969</a></span>&#160;  uint32_t <a class="code" href="structDCI1D__5MHz__4A__FDD.html#aa8afbaf6d2f53549f72edb668f94dc68">rv</a>:2;</div>
<div class="line"><a name="l00971"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__4A__FDD.html#a17c7ac59b7d0ff8001473695cedb4af3">  971</a></span>&#160;  uint32_t <a class="code" href="structDCI1D__5MHz__4A__FDD.html#a17c7ac59b7d0ff8001473695cedb4af3">TPC</a>:2;</div>
<div class="line"><a name="l00973"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__4A__FDD.html#a10a2e9bf7c3193be040ea18ac59e184f">  973</a></span>&#160;  uint32_t <a class="code" href="structDCI1D__5MHz__4A__FDD.html#a10a2e9bf7c3193be040ea18ac59e184f">tpmi</a>:4;</div>
<div class="line"><a name="l00975"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__4A__FDD.html#a51d31897ab597c452e7c5c9cf4dd7c2b">  975</a></span>&#160;  uint32_t <a class="code" href="structDCI1D__5MHz__4A__FDD.html#a51d31897ab597c452e7c5c9cf4dd7c2b">pmi</a>:1;</div>
<div class="line"><a name="l00977"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__4A__FDD.html#a77beb744ba102413e62d59e822655383">  977</a></span>&#160;  uint32_t <a class="code" href="structDCI1D__5MHz__4A__FDD.html#a77beb744ba102413e62d59e822655383">dl_power_off</a>:1;</div>
<div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;}  __attribute__ ((__packed__));</div>
<div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;</div>
<div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI1D__5MHz__4A__FDD.html">DCI1D_5MHz_4A_FDD</a> <a class="code" href="structDCI1D__5MHz__4A__FDD.html">DCI1D_5MHz_4A_FDD_t</a>;</div>
<div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="preprocessor">#define sizeof_DCI1D_5MHz_4A_FDD_t 29</span></div>
<div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00984"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__4A__TDD.html">  984</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI1D__5MHz__4A__TDD.html">DCI1D_5MHz_4A_TDD</a> {</div>
<div class="line"><a name="l00986"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__4A__TDD.html#ad7262ffa6b5bf8e03db01cb8e884ef47">  986</a></span>&#160;  uint32_t <a class="code" href="structDCI1D__5MHz__4A__TDD.html#ad7262ffa6b5bf8e03db01cb8e884ef47">vrb_type</a>:1;</div>
<div class="line"><a name="l00988"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__4A__TDD.html#a3a268af99f357a01a3edd752825e6cae">  988</a></span>&#160;  uint32_t <a class="code" href="structDCI1D__5MHz__4A__TDD.html#a3a268af99f357a01a3edd752825e6cae">rballoc</a>:9;</div>
<div class="line"><a name="l00990"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__4A__TDD.html#adbb8db4981025b753a329c963d2faf88">  990</a></span>&#160;  uint32_t <a class="code" href="structDCI1D__5MHz__4A__TDD.html#adbb8db4981025b753a329c963d2faf88">mcs</a>:5;</div>
<div class="line"><a name="l00992"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__4A__TDD.html#a1b4c362b36ea34a746362ee656a3c038">  992</a></span>&#160;  uint32_t <a class="code" href="structDCI1D__5MHz__4A__TDD.html#a1b4c362b36ea34a746362ee656a3c038">harq_pid</a>:4;</div>
<div class="line"><a name="l00994"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__4A__TDD.html#ad91fd3fe2f68c3e8948f17ccd45910fd">  994</a></span>&#160;  uint32_t <a class="code" href="structDCI1D__5MHz__4A__TDD.html#ad91fd3fe2f68c3e8948f17ccd45910fd">ndi</a>:1;</div>
<div class="line"><a name="l00996"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__4A__TDD.html#a6238fc2968b8ccba0da4c16421e36b11">  996</a></span>&#160;  uint32_t <a class="code" href="structDCI1D__5MHz__4A__TDD.html#a6238fc2968b8ccba0da4c16421e36b11">rv</a>:2;</div>
<div class="line"><a name="l00998"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__4A__TDD.html#a645f9296eacab102e8c75a56741cdbe1">  998</a></span>&#160;  uint32_t <a class="code" href="structDCI1D__5MHz__4A__TDD.html#a645f9296eacab102e8c75a56741cdbe1">TPC</a>:2;</div>
<div class="line"><a name="l01000"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__4A__TDD.html#ad19c8631b561a3be351430b26c95d89a"> 1000</a></span>&#160;  uint32_t <a class="code" href="structDCI1D__5MHz__4A__TDD.html#ad19c8631b561a3be351430b26c95d89a">dai</a>:2;</div>
<div class="line"><a name="l01002"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__4A__TDD.html#a01d1bbc535727f9c8b733f8c29075cb9"> 1002</a></span>&#160;  uint32_t <a class="code" href="structDCI1D__5MHz__4A__TDD.html#a01d1bbc535727f9c8b733f8c29075cb9">tpmi</a>:4;</div>
<div class="line"><a name="l01004"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__4A__TDD.html#a394c1e36c15d61e0ba92a6681d02e84e"> 1004</a></span>&#160;  uint32_t <a class="code" href="structDCI1D__5MHz__4A__TDD.html#a394c1e36c15d61e0ba92a6681d02e84e">pmi</a>:1;</div>
<div class="line"><a name="l01006"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__4A__TDD.html#abd8ee6d84fcb42d5661f00b217c626c2"> 1006</a></span>&#160;  uint32_t <a class="code" href="structDCI1D__5MHz__4A__TDD.html#abd8ee6d84fcb42d5661f00b217c626c2">dl_power_off</a>:1;</div>
<div class="line"><a name="l01008"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__4A__TDD.html#af0564c4accc25d65559438c84cc51906"> 1008</a></span>&#160;  uint32_t <a class="code" href="structDCI1D__5MHz__4A__TDD.html#af0564c4accc25d65559438c84cc51906">padding</a>:1;</div>
<div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;</div>
<div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI1D__5MHz__4A__TDD.html">DCI1D_5MHz_4A_TDD</a> <a class="code" href="structDCI1D__5MHz__4A__TDD.html">DCI1D_5MHz_4A_TDD_t</a>;</div>
<div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;<span class="preprocessor">#define sizeof_DCI1D_5MHz_4A_TDD_t 33</span></div>
<div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;</div>
<div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;</div>
<div class="line"><a name="l01018"></a><span class="lineno"><a class="line" href="structDCI1E__5MHz__2A__M10PRB__TDD.html"> 1018</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI1E__5MHz__2A__M10PRB__TDD.html">DCI1E_5MHz_2A_M10PRB_TDD</a> {</div>
<div class="line"><a name="l01020"></a><span class="lineno"><a class="line" href="structDCI1E__5MHz__2A__M10PRB__TDD.html#a0583a7c3b1b63f8b15ac2f3477f6902f"> 1020</a></span>&#160;  uint64_t <a class="code" href="structDCI1E__5MHz__2A__M10PRB__TDD.html#a0583a7c3b1b63f8b15ac2f3477f6902f">padding64</a>:30;</div>
<div class="line"><a name="l01028"></a><span class="lineno"><a class="line" href="structDCI1E__5MHz__2A__M10PRB__TDD.html#ae32d8de090f608094ded3ebc983046f7"> 1028</a></span>&#160;  uint64_t <a class="code" href="structDCI1E__5MHz__2A__M10PRB__TDD.html#ae32d8de090f608094ded3ebc983046f7">tpmi</a>:3;</div>
<div class="line"><a name="l01030"></a><span class="lineno"><a class="line" href="structDCI1E__5MHz__2A__M10PRB__TDD.html#aa1a4eadae195aa609c27fcd2977bcd59"> 1030</a></span>&#160;  uint64_t <a class="code" href="structDCI1E__5MHz__2A__M10PRB__TDD.html#aa1a4eadae195aa609c27fcd2977bcd59">rv</a>:2;</div>
<div class="line"><a name="l01032"></a><span class="lineno"><a class="line" href="structDCI1E__5MHz__2A__M10PRB__TDD.html#a1e64329e7c5c5cd895588f65654a2796"> 1032</a></span>&#160;  uint64_t <a class="code" href="structDCI1E__5MHz__2A__M10PRB__TDD.html#a1e64329e7c5c5cd895588f65654a2796">ndi</a>:1;</div>
<div class="line"><a name="l01034"></a><span class="lineno"><a class="line" href="structDCI1E__5MHz__2A__M10PRB__TDD.html#aea7b2228f92aeaf1a727e3f011283be4"> 1034</a></span>&#160;  uint64_t <a class="code" href="structDCI1E__5MHz__2A__M10PRB__TDD.html#aea7b2228f92aeaf1a727e3f011283be4">mcs</a>:5;</div>
<div class="line"><a name="l01038"></a><span class="lineno"><a class="line" href="structDCI1E__5MHz__2A__M10PRB__TDD.html#a8f14b0ccad72e85f33d2660cc642ebc7"> 1038</a></span>&#160;  uint64_t <a class="code" href="structDCI1E__5MHz__2A__M10PRB__TDD.html#a8f14b0ccad72e85f33d2660cc642ebc7">harq_pid</a>:4;</div>
<div class="line"><a name="l01040"></a><span class="lineno"><a class="line" href="structDCI1E__5MHz__2A__M10PRB__TDD.html#a7d5fe7a8b145be72a1528ac2d3125e74"> 1040</a></span>&#160;  uint64_t <a class="code" href="structDCI1E__5MHz__2A__M10PRB__TDD.html#a7d5fe7a8b145be72a1528ac2d3125e74">dai</a>:2;</div>
<div class="line"><a name="l01042"></a><span class="lineno"><a class="line" href="structDCI1E__5MHz__2A__M10PRB__TDD.html#ab1f71ea4ce7a38aaeded96d8be5e3409"> 1042</a></span>&#160;  uint64_t <a class="code" href="structDCI1E__5MHz__2A__M10PRB__TDD.html#ab1f71ea4ce7a38aaeded96d8be5e3409">TPC</a>:2;</div>
<div class="line"><a name="l01044"></a><span class="lineno"><a class="line" href="structDCI1E__5MHz__2A__M10PRB__TDD.html#ab35ac1e2c52fdd5c6db295683f561f08"> 1044</a></span>&#160;  uint64_t <a class="code" href="structDCI1E__5MHz__2A__M10PRB__TDD.html#ab35ac1e2c52fdd5c6db295683f561f08">rballoc</a>:13;</div>
<div class="line"><a name="l01046"></a><span class="lineno"><a class="line" href="structDCI1E__5MHz__2A__M10PRB__TDD.html#a2ee35fff6b14a4996dbacf7d7ff8e3b7"> 1046</a></span>&#160;  uint64_t <a class="code" href="structDCI1E__5MHz__2A__M10PRB__TDD.html#a2ee35fff6b14a4996dbacf7d7ff8e3b7">rah</a>:1;</div>
<div class="line"><a name="l01048"></a><span class="lineno"><a class="line" href="structDCI1E__5MHz__2A__M10PRB__TDD.html#afdcce84d1bf6a67173024d01f4f28419"> 1048</a></span>&#160;  uint64_t <a class="code" href="structDCI1E__5MHz__2A__M10PRB__TDD.html#afdcce84d1bf6a67173024d01f4f28419">dl_power_off</a>:1;</div>
<div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI1E__5MHz__2A__M10PRB__TDD.html">DCI1E_5MHz_2A_M10PRB_TDD</a> <a class="code" href="structDCI1E__5MHz__2A__M10PRB__TDD.html">DCI1E_5MHz_2A_M10PRB_TDD_t</a>;</div>
<div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="preprocessor">#define sizeof_DCI1E_5MHz_2A_M10PRB_TDD_t 34</span></div>
<div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;<span class="comment">// **********************************************************</span></div>
<div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<span class="comment">// ********************FORMAT 2 DCIs ************************</span></div>
<div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<span class="comment">// **********************************************************</span></div>
<div class="line"><a name="l01057"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__2A__TDD.html"> 1057</a></span>&#160;<span class="comment"></span><span class="keyword">struct </span><a class="code" href="structDCI2__1__5MHz__2A__TDD.html">DCI2_1_5MHz_2A_TDD</a> {</div>
<div class="line"><a name="l01059"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__2A__TDD.html#af8037e378fab0cbef1094a0bd2688bcf"> 1059</a></span>&#160;  uint64_t <a class="code" href="structDCI2__1__5MHz__2A__TDD.html#af8037e378fab0cbef1094a0bd2688bcf">padding64</a>:30;</div>
<div class="line"><a name="l01061"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__2A__TDD.html#adff485f57e5d6a4af2f0b7425742a70e"> 1061</a></span>&#160;  uint64_t <a class="code" href="structDCI2__1__5MHz__2A__TDD.html#adff485f57e5d6a4af2f0b7425742a70e">tpmi</a>:3;</div>
<div class="line"><a name="l01063"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__2A__TDD.html#ac6f0b4b06872fb7fbf345746920670e5"> 1063</a></span>&#160;  uint64_t <a class="code" href="structDCI2__1__5MHz__2A__TDD.html#ac6f0b4b06872fb7fbf345746920670e5">rv2</a>:2;</div>
<div class="line"><a name="l01065"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__2A__TDD.html#ac3bfb217e4062f991bf70fd8044cb8ed"> 1065</a></span>&#160;  uint64_t <a class="code" href="structDCI2__1__5MHz__2A__TDD.html#ac3bfb217e4062f991bf70fd8044cb8ed">ndi2</a>:1;</div>
<div class="line"><a name="l01067"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__2A__TDD.html#a4d8188580e46b3b983e7091294dff7fa"> 1067</a></span>&#160;  uint64_t <a class="code" href="structDCI2__1__5MHz__2A__TDD.html#a4d8188580e46b3b983e7091294dff7fa">mcs2</a>:5;</div>
<div class="line"><a name="l01069"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__2A__TDD.html#a9a9a84187b0f5fef6614037c71bbe3e7"> 1069</a></span>&#160;  uint64_t <a class="code" href="structDCI2__1__5MHz__2A__TDD.html#a9a9a84187b0f5fef6614037c71bbe3e7">rv1</a>:2;</div>
<div class="line"><a name="l01071"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__2A__TDD.html#a7bd223bdbc51a18410da8b00c8fabd7f"> 1071</a></span>&#160;  uint64_t <a class="code" href="structDCI2__1__5MHz__2A__TDD.html#a7bd223bdbc51a18410da8b00c8fabd7f">ndi1</a>:1;</div>
<div class="line"><a name="l01073"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__2A__TDD.html#a1576bf070e2ec5fd90d37c66ed3755be"> 1073</a></span>&#160;  uint64_t <a class="code" href="structDCI2__1__5MHz__2A__TDD.html#a1576bf070e2ec5fd90d37c66ed3755be">mcs1</a>:5;</div>
<div class="line"><a name="l01075"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__2A__TDD.html#a18e1fafb1d13cb0a4f8517ab02c66b4f"> 1075</a></span>&#160;  uint64_t <a class="code" href="structDCI2__1__5MHz__2A__TDD.html#a18e1fafb1d13cb0a4f8517ab02c66b4f">tb_swap</a>:1;</div>
<div class="line"><a name="l01077"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__2A__TDD.html#a7e79a35dfc9c9826e058ca88a267308c"> 1077</a></span>&#160;  uint64_t <a class="code" href="structDCI2__1__5MHz__2A__TDD.html#a7e79a35dfc9c9826e058ca88a267308c">harq_pid</a>:4;</div>
<div class="line"><a name="l01079"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__2A__TDD.html#aa3cd2f405712b2f73bd880b06f008769"> 1079</a></span>&#160;  uint64_t <a class="code" href="structDCI2__1__5MHz__2A__TDD.html#aa3cd2f405712b2f73bd880b06f008769">dai</a>:2;</div>
<div class="line"><a name="l01081"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__2A__TDD.html#a50dd157e28162de0dd9759d3dbeee383"> 1081</a></span>&#160;  uint64_t <a class="code" href="structDCI2__1__5MHz__2A__TDD.html#a50dd157e28162de0dd9759d3dbeee383">TPC</a>:2;</div>
<div class="line"><a name="l01083"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__2A__TDD.html#a6abc2767f29a00f7eaedf80864b45e60"> 1083</a></span>&#160;  uint64_t <a class="code" href="structDCI2__1__5MHz__2A__TDD.html#a6abc2767f29a00f7eaedf80864b45e60">rballoc</a>:6;</div>
<div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;</div>
<div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2__1__5MHz__2A__TDD.html">DCI2_1_5MHz_2A_TDD</a> <a class="code" href="structDCI2__1__5MHz__2A__TDD.html">DCI2_1_5MHz_2A_TDD_t</a>;</div>
<div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;<span class="preprocessor">#define sizeof_DCI2_1_5MHz_2A_TDD_t 34</span></div>
<div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01090"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__4A__TDD.html"> 1090</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2__1__5MHz__4A__TDD.html">DCI2_1_5MHz_4A_TDD</a> {</div>
<div class="line"><a name="l01092"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__4A__TDD.html#a4151917ea8510e3810af361fc6c8cde5"> 1092</a></span>&#160;  uint64_t <a class="code" href="structDCI2__1__5MHz__4A__TDD.html#a4151917ea8510e3810af361fc6c8cde5">padding64</a>:27;</div>
<div class="line"><a name="l01094"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__4A__TDD.html#a4c0962c2749f0e57c0d5cb0cc12d8b2f"> 1094</a></span>&#160;  uint64_t <a class="code" href="structDCI2__1__5MHz__4A__TDD.html#a4c0962c2749f0e57c0d5cb0cc12d8b2f">tpmi</a>:6;</div>
<div class="line"><a name="l01096"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__4A__TDD.html#a9b5fc4eb9ff2939d70feec171c607495"> 1096</a></span>&#160;  uint64_t <a class="code" href="structDCI2__1__5MHz__4A__TDD.html#a9b5fc4eb9ff2939d70feec171c607495">rv2</a>:2;</div>
<div class="line"><a name="l01098"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__4A__TDD.html#af63a0311591956edd908ba923391cf87"> 1098</a></span>&#160;  uint64_t <a class="code" href="structDCI2__1__5MHz__4A__TDD.html#af63a0311591956edd908ba923391cf87">ndi2</a>:1;</div>
<div class="line"><a name="l01100"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__4A__TDD.html#afefd224877cc0858baf6e8cbb57fbda4"> 1100</a></span>&#160;  uint64_t <a class="code" href="structDCI2__1__5MHz__4A__TDD.html#afefd224877cc0858baf6e8cbb57fbda4">mcs2</a>:5;</div>
<div class="line"><a name="l01102"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__4A__TDD.html#af1b2a9d7224c1b2447d20b8c0102512a"> 1102</a></span>&#160;  uint64_t <a class="code" href="structDCI2__1__5MHz__4A__TDD.html#af1b2a9d7224c1b2447d20b8c0102512a">rv1</a>:2;</div>
<div class="line"><a name="l01104"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__4A__TDD.html#a8246fabc2229f80167aa31f5a8ea02ac"> 1104</a></span>&#160;  uint64_t <a class="code" href="structDCI2__1__5MHz__4A__TDD.html#a8246fabc2229f80167aa31f5a8ea02ac">ndi1</a>:1;</div>
<div class="line"><a name="l01106"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__4A__TDD.html#a90ba0f6fd8b230091de92c0953d40883"> 1106</a></span>&#160;  uint64_t <a class="code" href="structDCI2__1__5MHz__4A__TDD.html#a90ba0f6fd8b230091de92c0953d40883">mcs1</a>:5;</div>
<div class="line"><a name="l01108"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__4A__TDD.html#ad8b7a31d0cf757acc1d06024edb91963"> 1108</a></span>&#160;  uint64_t <a class="code" href="structDCI2__1__5MHz__4A__TDD.html#ad8b7a31d0cf757acc1d06024edb91963">tb_swap</a>:1;</div>
<div class="line"><a name="l01110"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__4A__TDD.html#aadfee06a5c94675a1eb8d1111aa01352"> 1110</a></span>&#160;  uint64_t <a class="code" href="structDCI2__1__5MHz__4A__TDD.html#aadfee06a5c94675a1eb8d1111aa01352">harq_pid</a>:4;</div>
<div class="line"><a name="l01112"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__4A__TDD.html#a3c45a6ff2520bfa4389a1434a44915ba"> 1112</a></span>&#160;  uint64_t <a class="code" href="structDCI2__1__5MHz__4A__TDD.html#a3c45a6ff2520bfa4389a1434a44915ba">dai</a>:2;</div>
<div class="line"><a name="l01114"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__4A__TDD.html#a431f751eecbb7ecff39e094cc95b46d2"> 1114</a></span>&#160;  uint64_t <a class="code" href="structDCI2__1__5MHz__4A__TDD.html#a431f751eecbb7ecff39e094cc95b46d2">TPC</a>:2;</div>
<div class="line"><a name="l01116"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__4A__TDD.html#ac4d052413334b77179c469fbc75713c3"> 1116</a></span>&#160;  uint64_t <a class="code" href="structDCI2__1__5MHz__4A__TDD.html#ac4d052413334b77179c469fbc75713c3">rballoc</a>:6;</div>
<div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;}  __attribute__ ((__packed__));</div>
<div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;</div>
<div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2__1__5MHz__4A__TDD.html">DCI2_1_5MHz_4A_TDD</a> <a class="code" href="structDCI2__1__5MHz__4A__TDD.html">DCI2_1_5MHz_4A_TDD_t</a>;</div>
<div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;<span class="preprocessor">#define sizeof_DCI2_1_5MHz_4A_TDD_t 37</span></div>
<div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01123"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__2A__TDD.html"> 1123</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2__5MHz__2A__TDD.html">DCI2_5MHz_2A_TDD</a> {</div>
<div class="line"><a name="l01125"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__2A__TDD.html#a5c67db188d124172b6a5cac55313e2dd"> 1125</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__2A__TDD.html#a5c67db188d124172b6a5cac55313e2dd">padding64</a>:22;</div>
<div class="line"><a name="l01127"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__2A__TDD.html#aa50b7e831becff7e8f4be775b1142fc3"> 1127</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__2A__TDD.html#aa50b7e831becff7e8f4be775b1142fc3">tpmi</a>:3;</div>
<div class="line"><a name="l01129"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__2A__TDD.html#aa36897a06bd432d1db73e37887196911"> 1129</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__2A__TDD.html#aa36897a06bd432d1db73e37887196911">rv2</a>:2;</div>
<div class="line"><a name="l01131"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__2A__TDD.html#a6229c9715841535182165eccd7dfea0e"> 1131</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__2A__TDD.html#a6229c9715841535182165eccd7dfea0e">ndi2</a>:1;</div>
<div class="line"><a name="l01133"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__2A__TDD.html#a72fd9b050ab1ca0d9a092c139372c0ab"> 1133</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__2A__TDD.html#a72fd9b050ab1ca0d9a092c139372c0ab">mcs2</a>:5;</div>
<div class="line"><a name="l01135"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__2A__TDD.html#a4a5d05d3fc669a815f51c251fc1b7f67"> 1135</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__2A__TDD.html#a4a5d05d3fc669a815f51c251fc1b7f67">rv1</a>:2;</div>
<div class="line"><a name="l01137"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__2A__TDD.html#a20ae11d57ac3ed395272d33e8cbccbbd"> 1137</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__2A__TDD.html#a20ae11d57ac3ed395272d33e8cbccbbd">ndi1</a>:1;</div>
<div class="line"><a name="l01139"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__2A__TDD.html#a43aaa097a46cee03788321248da49f7f"> 1139</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__2A__TDD.html#a43aaa097a46cee03788321248da49f7f">mcs1</a>:5;</div>
<div class="line"><a name="l01141"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__2A__TDD.html#ab36c19eb97fc07c83c952bbc4e29d13c"> 1141</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__2A__TDD.html#ab36c19eb97fc07c83c952bbc4e29d13c">tb_swap</a>:1;</div>
<div class="line"><a name="l01143"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__2A__TDD.html#a183c5009b126571a1d875bdfe1a2b413"> 1143</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__2A__TDD.html#a183c5009b126571a1d875bdfe1a2b413">harq_pid</a>:4;</div>
<div class="line"><a name="l01145"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__2A__TDD.html#a5813c2dd350ed71282bb1b68da420b3d"> 1145</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__2A__TDD.html#a5813c2dd350ed71282bb1b68da420b3d">dai</a>:2;</div>
<div class="line"><a name="l01147"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__2A__TDD.html#a5449436fe5488f2fca5bd50ee29f77d2"> 1147</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__2A__TDD.html#a5449436fe5488f2fca5bd50ee29f77d2">TPC</a>:2;</div>
<div class="line"><a name="l01149"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__2A__TDD.html#aea6e3112dc05e3d146faabb321fc71c3"> 1149</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__2A__TDD.html#aea6e3112dc05e3d146faabb321fc71c3">rballoc</a>:13;</div>
<div class="line"><a name="l01151"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__2A__TDD.html#a3a20a47b75b9c5addfd7089bf6fe87c5"> 1151</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__2A__TDD.html#a3a20a47b75b9c5addfd7089bf6fe87c5">rah</a>:1;</div>
<div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;</div>
<div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2__5MHz__2A__TDD.html">DCI2_5MHz_2A_TDD</a> <a class="code" href="structDCI2__5MHz__2A__TDD.html">DCI2_5MHz_2A_TDD_t</a>;</div>
<div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;<span class="preprocessor">#define sizeof_DCI2_5MHz_2A_TDD_t 42</span></div>
<div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01158"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__4A__TDD.html"> 1158</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2__5MHz__4A__TDD.html">DCI2_5MHz_4A_TDD</a> {</div>
<div class="line"><a name="l01160"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__4A__TDD.html#addb075a03561ea11ea5181852ae32c70"> 1160</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__4A__TDD.html#addb075a03561ea11ea5181852ae32c70">padding64</a>:19;</div>
<div class="line"><a name="l01162"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__4A__TDD.html#a91da1c4801378568132c788d643cf851"> 1162</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__4A__TDD.html#a91da1c4801378568132c788d643cf851">tpmi</a>:6;</div>
<div class="line"><a name="l01164"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__4A__TDD.html#a748d4b581a20759cc3d7b60e7f9f639d"> 1164</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__4A__TDD.html#a748d4b581a20759cc3d7b60e7f9f639d">rv2</a>:2;</div>
<div class="line"><a name="l01166"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__4A__TDD.html#a4d28e57b573cd5a78deb4dcdc6201a66"> 1166</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__4A__TDD.html#a4d28e57b573cd5a78deb4dcdc6201a66">ndi2</a>:1;</div>
<div class="line"><a name="l01168"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__4A__TDD.html#ae83b8696052aee363d5a3bec0764967a"> 1168</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__4A__TDD.html#ae83b8696052aee363d5a3bec0764967a">mcs2</a>:5;</div>
<div class="line"><a name="l01170"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__4A__TDD.html#ab366749404e6e08d0abc054617523e57"> 1170</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__4A__TDD.html#ab366749404e6e08d0abc054617523e57">rv1</a>:2;</div>
<div class="line"><a name="l01172"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__4A__TDD.html#a34e56bc707281ae546c0e05bd7dca70d"> 1172</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__4A__TDD.html#a34e56bc707281ae546c0e05bd7dca70d">ndi1</a>:1;</div>
<div class="line"><a name="l01174"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__4A__TDD.html#a834f5f98948e1b4ee4779a992c14b264"> 1174</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__4A__TDD.html#a834f5f98948e1b4ee4779a992c14b264">mcs1</a>:5;</div>
<div class="line"><a name="l01176"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__4A__TDD.html#aa7c1af41a32d4e7b6477743753af0e5e"> 1176</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__4A__TDD.html#aa7c1af41a32d4e7b6477743753af0e5e">tb_swap</a>:1;</div>
<div class="line"><a name="l01178"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__4A__TDD.html#a6e4e7c5d7e51d73cf9ad45d298b30485"> 1178</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__4A__TDD.html#a6e4e7c5d7e51d73cf9ad45d298b30485">harq_pid</a>:4;</div>
<div class="line"><a name="l01180"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__4A__TDD.html#a9a5a00f5ac6d269b50724aeab6fd062f"> 1180</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__4A__TDD.html#a9a5a00f5ac6d269b50724aeab6fd062f">dai</a>:2;</div>
<div class="line"><a name="l01182"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__4A__TDD.html#a5e134b0edab4b575068cb141ad2a5ada"> 1182</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__4A__TDD.html#a5e134b0edab4b575068cb141ad2a5ada">TPC</a>:2;</div>
<div class="line"><a name="l01184"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__4A__TDD.html#a2f79c79cc5289508e8a6355e949acd8f"> 1184</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__4A__TDD.html#a2f79c79cc5289508e8a6355e949acd8f">rballoc</a>:13;</div>
<div class="line"><a name="l01186"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__4A__TDD.html#a121a16a6001fb246a9fdd6c3a200babd"> 1186</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__4A__TDD.html#a121a16a6001fb246a9fdd6c3a200babd">rah</a>:1;</div>
<div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;</div>
<div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2__5MHz__4A__TDD.html">DCI2_5MHz_4A_TDD</a> <a class="code" href="structDCI2__5MHz__4A__TDD.html">DCI2_5MHz_4A_TDD_t</a>;</div>
<div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;<span class="preprocessor">#define sizeof_DCI2_5MHz_4A_TDD_t 45</span></div>
<div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01193"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__2A__TDD.html"> 1193</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2__10MHz__2A__TDD.html">DCI2_10MHz_2A_TDD</a> {</div>
<div class="line"><a name="l01195"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__2A__TDD.html#a37c3be7efc0f6b013ed5701121cf04f2"> 1195</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__2A__TDD.html#a37c3be7efc0f6b013ed5701121cf04f2">padding64</a>:18;</div>
<div class="line"><a name="l01197"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__2A__TDD.html#ad7dad338d4d33d3d82ca36af08d21b54"> 1197</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__2A__TDD.html#ad7dad338d4d33d3d82ca36af08d21b54">tpmi</a>:3;</div>
<div class="line"><a name="l01199"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__2A__TDD.html#a753e04502b6e8cb469659c51408be371"> 1199</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__2A__TDD.html#a753e04502b6e8cb469659c51408be371">rv2</a>:2;</div>
<div class="line"><a name="l01201"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__2A__TDD.html#ab280a7a8dab609d0ef9d48ef6022f6ac"> 1201</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__2A__TDD.html#ab280a7a8dab609d0ef9d48ef6022f6ac">ndi2</a>:1;</div>
<div class="line"><a name="l01203"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__2A__TDD.html#a6eaf6a5406d607835297b90901b6ec96"> 1203</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__2A__TDD.html#a6eaf6a5406d607835297b90901b6ec96">mcs2</a>:5;</div>
<div class="line"><a name="l01205"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__2A__TDD.html#afcf6fe7c05f764b9b06fa784c11eaf22"> 1205</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__2A__TDD.html#afcf6fe7c05f764b9b06fa784c11eaf22">rv1</a>:2;</div>
<div class="line"><a name="l01207"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__2A__TDD.html#af60c2ba8b376c0274217f5b0c12828e0"> 1207</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__2A__TDD.html#af60c2ba8b376c0274217f5b0c12828e0">ndi1</a>:1;</div>
<div class="line"><a name="l01209"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__2A__TDD.html#a295cc505221837e6dd3b459d2393e273"> 1209</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__2A__TDD.html#a295cc505221837e6dd3b459d2393e273">mcs1</a>:5;</div>
<div class="line"><a name="l01211"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__2A__TDD.html#a80bc6ee4f1d11702aab9507e3ed462dd"> 1211</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__2A__TDD.html#a80bc6ee4f1d11702aab9507e3ed462dd">tb_swap</a>:1;</div>
<div class="line"><a name="l01213"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__2A__TDD.html#a199937a54c12db4b4bd309603ae32a76"> 1213</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__2A__TDD.html#a199937a54c12db4b4bd309603ae32a76">harq_pid</a>:4;</div>
<div class="line"><a name="l01215"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__2A__TDD.html#a2781f57fdc7dbf9384feba58d452277d"> 1215</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__2A__TDD.html#a2781f57fdc7dbf9384feba58d452277d">dai</a>:2;</div>
<div class="line"><a name="l01217"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__2A__TDD.html#a36c799af5ccce6c90ea40ec36966d593"> 1217</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__2A__TDD.html#a36c799af5ccce6c90ea40ec36966d593">TPC</a>:2;</div>
<div class="line"><a name="l01219"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__2A__TDD.html#af5564d59295953fb146c5f7848a97564"> 1219</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__2A__TDD.html#af5564d59295953fb146c5f7848a97564">rballoc</a>:17;</div>
<div class="line"><a name="l01221"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__2A__TDD.html#a5c1abd0e2ecf503d16bf1af2f520ceb4"> 1221</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__2A__TDD.html#a5c1abd0e2ecf503d16bf1af2f520ceb4">rah</a>:1;</div>
<div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;</div>
<div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2__10MHz__2A__TDD.html">DCI2_10MHz_2A_TDD</a> <a class="code" href="structDCI2__10MHz__2A__TDD.html">DCI2_10MHz_2A_TDD_t</a>;</div>
<div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;<span class="preprocessor">#define sizeof_DCI2_10MHz_2A_TDD_t 46</span></div>
<div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01228"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__4A__TDD.html"> 1228</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2__10MHz__4A__TDD.html">DCI2_10MHz_4A_TDD</a> {</div>
<div class="line"><a name="l01230"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__4A__TDD.html#a9f353ad27f79b20a71dd52d49b163052"> 1230</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__4A__TDD.html#a9f353ad27f79b20a71dd52d49b163052">padding64</a>:15;</div>
<div class="line"><a name="l01232"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__4A__TDD.html#a6acb3ce15c3426662a949c93370f4f6b"> 1232</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__4A__TDD.html#a6acb3ce15c3426662a949c93370f4f6b">tpmi</a>:6;</div>
<div class="line"><a name="l01234"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__4A__TDD.html#a7d4c1770b3aea14a8ed11895c922c67f"> 1234</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__4A__TDD.html#a7d4c1770b3aea14a8ed11895c922c67f">rv2</a>:2;</div>
<div class="line"><a name="l01236"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__4A__TDD.html#ab3f03da3ad627ff4c6956c3508a8f77a"> 1236</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__4A__TDD.html#ab3f03da3ad627ff4c6956c3508a8f77a">ndi2</a>:1;</div>
<div class="line"><a name="l01238"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__4A__TDD.html#a1b3caac07a51fae5a0e69a8a16e7dd12"> 1238</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__4A__TDD.html#a1b3caac07a51fae5a0e69a8a16e7dd12">mcs2</a>:5;</div>
<div class="line"><a name="l01240"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__4A__TDD.html#a2e30c05a0b31964d3f042fcbfcf7b8c0"> 1240</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__4A__TDD.html#a2e30c05a0b31964d3f042fcbfcf7b8c0">rv1</a>:2;</div>
<div class="line"><a name="l01242"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__4A__TDD.html#a876a9b81f87764f904dfc9856777a34d"> 1242</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__4A__TDD.html#a876a9b81f87764f904dfc9856777a34d">ndi1</a>:1;</div>
<div class="line"><a name="l01244"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__4A__TDD.html#a4ed0fb7dedbc9f1016e3f838c1880739"> 1244</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__4A__TDD.html#a4ed0fb7dedbc9f1016e3f838c1880739">mcs1</a>:5;</div>
<div class="line"><a name="l01246"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__4A__TDD.html#a8d27ab09fbb769ff6c7752b5e4c2d718"> 1246</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__4A__TDD.html#a8d27ab09fbb769ff6c7752b5e4c2d718">tb_swap</a>:1;</div>
<div class="line"><a name="l01248"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__4A__TDD.html#ac6d7ed4f4a7312f8f8a5642c6ee5f1f7"> 1248</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__4A__TDD.html#ac6d7ed4f4a7312f8f8a5642c6ee5f1f7">harq_pid</a>:4;</div>
<div class="line"><a name="l01250"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__4A__TDD.html#a2e5c386105fb6d9b550ba551dc3af006"> 1250</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__4A__TDD.html#a2e5c386105fb6d9b550ba551dc3af006">dai</a>:2;</div>
<div class="line"><a name="l01252"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__4A__TDD.html#a63cab98cc3252d63d490f0d1ab7ee1b3"> 1252</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__4A__TDD.html#a63cab98cc3252d63d490f0d1ab7ee1b3">TPC</a>:2;</div>
<div class="line"><a name="l01254"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__4A__TDD.html#a3780a78f9c36b4da49fecf88f9ef74c0"> 1254</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__4A__TDD.html#a3780a78f9c36b4da49fecf88f9ef74c0">rballoc</a>:17;</div>
<div class="line"><a name="l01256"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__4A__TDD.html#ac975f72d50d24c032a2969333af6dc6b"> 1256</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__4A__TDD.html#ac975f72d50d24c032a2969333af6dc6b">rah</a>:1;</div>
<div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;</div>
<div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2__10MHz__4A__TDD.html">DCI2_10MHz_4A_TDD</a> <a class="code" href="structDCI2__10MHz__4A__TDD.html">DCI2_10MHz_4A_TDD_t</a>;</div>
<div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;<span class="preprocessor">#define sizeof_DCI2_10MHz_4A_TDD_t 49</span></div>
<div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01263"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__2A__TDD.html"> 1263</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2__20MHz__2A__TDD.html">DCI2_20MHz_2A_TDD</a> {</div>
<div class="line"><a name="l01265"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__2A__TDD.html#a38d74991667263afa59e5e3ce33644d9"> 1265</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__2A__TDD.html#a38d74991667263afa59e5e3ce33644d9">padding64</a>:10;</div>
<div class="line"><a name="l01267"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__2A__TDD.html#a99885606f18b68280c25d9eb33801ecf"> 1267</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__2A__TDD.html#a99885606f18b68280c25d9eb33801ecf">tpmi</a>:3;</div>
<div class="line"><a name="l01269"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__2A__TDD.html#a899f2cd9af0f84d6bc36fa0fcf7e898d"> 1269</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__2A__TDD.html#a899f2cd9af0f84d6bc36fa0fcf7e898d">rv2</a>:2;</div>
<div class="line"><a name="l01271"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__2A__TDD.html#a9cb5b435fd2825813494b327fe167fc0"> 1271</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__2A__TDD.html#a9cb5b435fd2825813494b327fe167fc0">ndi2</a>:1;</div>
<div class="line"><a name="l01273"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__2A__TDD.html#a017e914004e3a6f6c093aaa507ef0877"> 1273</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__2A__TDD.html#a017e914004e3a6f6c093aaa507ef0877">mcs2</a>:5;</div>
<div class="line"><a name="l01275"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__2A__TDD.html#a362fcb742235bacf93cd16f833fe78f6"> 1275</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__2A__TDD.html#a362fcb742235bacf93cd16f833fe78f6">rv1</a>:2;</div>
<div class="line"><a name="l01277"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__2A__TDD.html#a372c68d0e8d4933bdf5b6e73e4343e27"> 1277</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__2A__TDD.html#a372c68d0e8d4933bdf5b6e73e4343e27">ndi1</a>:1;</div>
<div class="line"><a name="l01279"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__2A__TDD.html#a017a79252d6e41671fa495f96f7433cf"> 1279</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__2A__TDD.html#a017a79252d6e41671fa495f96f7433cf">mcs1</a>:5;</div>
<div class="line"><a name="l01281"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__2A__TDD.html#aa0ea315e016330bb6f7a12526c07a4bd"> 1281</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__2A__TDD.html#aa0ea315e016330bb6f7a12526c07a4bd">tb_swap</a>:1;</div>
<div class="line"><a name="l01283"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__2A__TDD.html#ae8053139a04c114b81462a2d6b62cd99"> 1283</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__2A__TDD.html#ae8053139a04c114b81462a2d6b62cd99">harq_pid</a>:4;</div>
<div class="line"><a name="l01285"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__2A__TDD.html#aef016a7863a49ae5e4de87dba3a0f79a"> 1285</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__2A__TDD.html#aef016a7863a49ae5e4de87dba3a0f79a">dai</a>:2;</div>
<div class="line"><a name="l01287"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__2A__TDD.html#aa04ff12176a2b595e09e941a0eaced55"> 1287</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__2A__TDD.html#aa04ff12176a2b595e09e941a0eaced55">TPC</a>:2;</div>
<div class="line"><a name="l01289"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__2A__TDD.html#afeae0fad2da7372c467b489dd811418b"> 1289</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__2A__TDD.html#afeae0fad2da7372c467b489dd811418b">rballoc</a>:25;</div>
<div class="line"><a name="l01291"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__2A__TDD.html#a88a1c36d7cc6dd56e901f5ed875fe48e"> 1291</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__2A__TDD.html#a88a1c36d7cc6dd56e901f5ed875fe48e">rah</a>:1;</div>
<div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;</div>
<div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2__20MHz__2A__TDD.html">DCI2_20MHz_2A_TDD</a> <a class="code" href="structDCI2__20MHz__2A__TDD.html">DCI2_20MHz_2A_TDD_t</a>;</div>
<div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;<span class="preprocessor">#define sizeof_DCI2_20MHz_2A_TDD_t 54</span></div>
<div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01298"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__4A__TDD.html"> 1298</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2__20MHz__4A__TDD.html">DCI2_20MHz_4A_TDD</a> {</div>
<div class="line"><a name="l01300"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__4A__TDD.html#a57827a48a2cee50a897ecf63ecb572d8"> 1300</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__4A__TDD.html#a57827a48a2cee50a897ecf63ecb572d8">padding64</a>:7;</div>
<div class="line"><a name="l01302"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__4A__TDD.html#aa04bae6d4fc9bb0398755e084d5f35b4"> 1302</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__4A__TDD.html#aa04bae6d4fc9bb0398755e084d5f35b4">tpmi</a>:6;</div>
<div class="line"><a name="l01304"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__4A__TDD.html#a58eba9145bd4a88655e42c8372c0d6c4"> 1304</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__4A__TDD.html#a58eba9145bd4a88655e42c8372c0d6c4">rv2</a>:2;</div>
<div class="line"><a name="l01306"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__4A__TDD.html#a9bdf4f5defb6acc13f24c07e4e5482e4"> 1306</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__4A__TDD.html#a9bdf4f5defb6acc13f24c07e4e5482e4">ndi2</a>:1;</div>
<div class="line"><a name="l01308"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__4A__TDD.html#aa09436f3fa224b13ade04b0647d5263e"> 1308</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__4A__TDD.html#aa09436f3fa224b13ade04b0647d5263e">mcs2</a>:5;</div>
<div class="line"><a name="l01310"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__4A__TDD.html#a472699af29d3f6de2fa568133ebd7ffd"> 1310</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__4A__TDD.html#a472699af29d3f6de2fa568133ebd7ffd">rv1</a>:2;</div>
<div class="line"><a name="l01312"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__4A__TDD.html#a53fe28395333ac8720432da8f5ca0276"> 1312</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__4A__TDD.html#a53fe28395333ac8720432da8f5ca0276">ndi1</a>:1;</div>
<div class="line"><a name="l01314"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__4A__TDD.html#ad0c162300b96a64376594648b4b83f7f"> 1314</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__4A__TDD.html#ad0c162300b96a64376594648b4b83f7f">mcs1</a>:5;</div>
<div class="line"><a name="l01316"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__4A__TDD.html#afa480525ed1aa321d149d356e3fe09b5"> 1316</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__4A__TDD.html#afa480525ed1aa321d149d356e3fe09b5">tb_swap</a>:1;</div>
<div class="line"><a name="l01318"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__4A__TDD.html#a6b92921542243912c8c24b6d2943bbba"> 1318</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__4A__TDD.html#a6b92921542243912c8c24b6d2943bbba">harq_pid</a>:4;</div>
<div class="line"><a name="l01320"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__4A__TDD.html#a77b363f3d8497c37114ee16fc1366301"> 1320</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__4A__TDD.html#a77b363f3d8497c37114ee16fc1366301">dai</a>:2;</div>
<div class="line"><a name="l01322"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__4A__TDD.html#ab41d3a4364f85afcb757c949c7627b04"> 1322</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__4A__TDD.html#ab41d3a4364f85afcb757c949c7627b04">TPC</a>:2;</div>
<div class="line"><a name="l01324"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__4A__TDD.html#ae0ae95a4aacb1a356b75981106c359f2"> 1324</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__4A__TDD.html#ae0ae95a4aacb1a356b75981106c359f2">rballoc</a>:25;</div>
<div class="line"><a name="l01326"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__4A__TDD.html#adb3a81d73122a2125482c9b7d2820983"> 1326</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__4A__TDD.html#adb3a81d73122a2125482c9b7d2820983">rah</a>:1;</div>
<div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;</div>
<div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2__20MHz__4A__TDD.html">DCI2_20MHz_4A_TDD</a> <a class="code" href="structDCI2__20MHz__4A__TDD.html">DCI2_20MHz_4A_TDD_t</a>;</div>
<div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;<span class="preprocessor">#define sizeof_DCI2_20MHz_4A_TDD_t 58</span></div>
<div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01333"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__2A__FDD.html"> 1333</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2__1__5MHz__2A__FDD.html">DCI2_1_5MHz_2A_FDD</a> {</div>
<div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;  <span class="comment">//padding for 32 bits</span></div>
<div class="line"><a name="l01335"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__2A__FDD.html#ac0c1923863ae03abc5134a9c50d6daa2"> 1335</a></span>&#160;  uint32_t <a class="code" href="structDCI2__1__5MHz__2A__FDD.html#ac0c1923863ae03abc5134a9c50d6daa2">padding32</a>:1;</div>
<div class="line"><a name="l01337"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__2A__FDD.html#abc8302805182e9cb39c91e9b6c94a73e"> 1337</a></span>&#160;  uint32_t <a class="code" href="structDCI2__1__5MHz__2A__FDD.html#abc8302805182e9cb39c91e9b6c94a73e">tpmi</a>:3;</div>
<div class="line"><a name="l01339"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__2A__FDD.html#abe0ce212a50dc1b59576c119fe3a11e7"> 1339</a></span>&#160;  uint32_t <a class="code" href="structDCI2__1__5MHz__2A__FDD.html#abe0ce212a50dc1b59576c119fe3a11e7">rv2</a>:2;</div>
<div class="line"><a name="l01341"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__2A__FDD.html#a7192e639c58d7940e9d227b751ddabce"> 1341</a></span>&#160;  uint32_t <a class="code" href="structDCI2__1__5MHz__2A__FDD.html#a7192e639c58d7940e9d227b751ddabce">ndi2</a>:1;</div>
<div class="line"><a name="l01343"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__2A__FDD.html#aaea97f4580e50f641f68fea5b22e9b04"> 1343</a></span>&#160;  uint32_t <a class="code" href="structDCI2__1__5MHz__2A__FDD.html#aaea97f4580e50f641f68fea5b22e9b04">mcs2</a>:5;</div>
<div class="line"><a name="l01345"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__2A__FDD.html#a722edd62da4c7eaf8ecb525958b2fd46"> 1345</a></span>&#160;  uint32_t <a class="code" href="structDCI2__1__5MHz__2A__FDD.html#a722edd62da4c7eaf8ecb525958b2fd46">rv1</a>:2;</div>
<div class="line"><a name="l01347"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__2A__FDD.html#a06817ec3bee11c679216c39fcd327917"> 1347</a></span>&#160;  uint32_t <a class="code" href="structDCI2__1__5MHz__2A__FDD.html#a06817ec3bee11c679216c39fcd327917">ndi1</a>:1;</div>
<div class="line"><a name="l01349"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__2A__FDD.html#a01630b80c28883ec5f1617286f527838"> 1349</a></span>&#160;  uint32_t <a class="code" href="structDCI2__1__5MHz__2A__FDD.html#a01630b80c28883ec5f1617286f527838">mcs1</a>:5;</div>
<div class="line"><a name="l01351"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__2A__FDD.html#ae4ffac1daf96a8a57d8e06df0a506208"> 1351</a></span>&#160;  uint32_t <a class="code" href="structDCI2__1__5MHz__2A__FDD.html#ae4ffac1daf96a8a57d8e06df0a506208">tb_swap</a>:1;</div>
<div class="line"><a name="l01353"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__2A__FDD.html#a20c0bf626c39a92ff81a874808dabd5a"> 1353</a></span>&#160;  uint32_t <a class="code" href="structDCI2__1__5MHz__2A__FDD.html#a20c0bf626c39a92ff81a874808dabd5a">harq_pid</a>:3;</div>
<div class="line"><a name="l01355"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__2A__FDD.html#a103ce5841af4456a3fd0418892c77429"> 1355</a></span>&#160;  uint32_t <a class="code" href="structDCI2__1__5MHz__2A__FDD.html#a103ce5841af4456a3fd0418892c77429">TPC</a>:2;</div>
<div class="line"><a name="l01357"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__2A__FDD.html#a7dacddc70ec583e85e9948606e43a111"> 1357</a></span>&#160;  uint32_t <a class="code" href="structDCI2__1__5MHz__2A__FDD.html#a7dacddc70ec583e85e9948606e43a111">rballoc</a>:6;</div>
<div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;</div>
<div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2__1__5MHz__2A__FDD.html">DCI2_1_5MHz_2A_FDD</a> <a class="code" href="structDCI2__1__5MHz__2A__FDD.html">DCI2_1_5MHz_2A_FDD_t</a>;</div>
<div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;<span class="preprocessor">#define sizeof_DCI2_1_5MHz_2A_FDD_t 31</span></div>
<div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01364"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__4A__FDD.html"> 1364</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2__1__5MHz__4A__FDD.html">DCI2_1_5MHz_4A_FDD</a> {</div>
<div class="line"><a name="l01366"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__4A__FDD.html#a58c5139c69577f28b8c8644ab35c9f7d"> 1366</a></span>&#160;  uint64_t <a class="code" href="structDCI2__1__5MHz__4A__FDD.html#a58c5139c69577f28b8c8644ab35c9f7d">padding64</a>:30;</div>
<div class="line"><a name="l01368"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__4A__FDD.html#ac5cbce8888a1c793e7c79391cf712c89"> 1368</a></span>&#160;  uint64_t <a class="code" href="structDCI2__1__5MHz__4A__FDD.html#ac5cbce8888a1c793e7c79391cf712c89">tpmi</a>:6;</div>
<div class="line"><a name="l01370"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__4A__FDD.html#a8f942a0303964ba26a253c75099951b9"> 1370</a></span>&#160;  uint64_t <a class="code" href="structDCI2__1__5MHz__4A__FDD.html#a8f942a0303964ba26a253c75099951b9">rv2</a>:2;</div>
<div class="line"><a name="l01372"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__4A__FDD.html#a6af57bafde327301faab58d4c06e00a7"> 1372</a></span>&#160;  uint64_t <a class="code" href="structDCI2__1__5MHz__4A__FDD.html#a6af57bafde327301faab58d4c06e00a7">ndi2</a>:1;</div>
<div class="line"><a name="l01374"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__4A__FDD.html#aeb32f2038b3859e24a7054d19d83ed8d"> 1374</a></span>&#160;  uint64_t <a class="code" href="structDCI2__1__5MHz__4A__FDD.html#aeb32f2038b3859e24a7054d19d83ed8d">mcs2</a>:5;</div>
<div class="line"><a name="l01376"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__4A__FDD.html#a5f8d6846d39fa4f2a14f80c7826f1849"> 1376</a></span>&#160;  uint64_t <a class="code" href="structDCI2__1__5MHz__4A__FDD.html#a5f8d6846d39fa4f2a14f80c7826f1849">rv1</a>:2;</div>
<div class="line"><a name="l01378"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__4A__FDD.html#ac196749cbb0860831bd01dceb7836e99"> 1378</a></span>&#160;  uint64_t <a class="code" href="structDCI2__1__5MHz__4A__FDD.html#ac196749cbb0860831bd01dceb7836e99">ndi1</a>:1;</div>
<div class="line"><a name="l01380"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__4A__FDD.html#a287e14f697d6eb999aa6013f2d1d456d"> 1380</a></span>&#160;  uint64_t <a class="code" href="structDCI2__1__5MHz__4A__FDD.html#a287e14f697d6eb999aa6013f2d1d456d">mcs1</a>:5;</div>
<div class="line"><a name="l01382"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__4A__FDD.html#a04d719cee1292fcf685572c2f4c583d5"> 1382</a></span>&#160;  uint64_t <a class="code" href="structDCI2__1__5MHz__4A__FDD.html#a04d719cee1292fcf685572c2f4c583d5">tb_swap</a>:1;</div>
<div class="line"><a name="l01384"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__4A__FDD.html#a44d117eb6f0f28e93ca2655ea41ec666"> 1384</a></span>&#160;  uint64_t <a class="code" href="structDCI2__1__5MHz__4A__FDD.html#a44d117eb6f0f28e93ca2655ea41ec666">harq_pid</a>:3;</div>
<div class="line"><a name="l01386"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__4A__FDD.html#a7e91626bb6849da40cbb3777caff2038"> 1386</a></span>&#160;  uint64_t <a class="code" href="structDCI2__1__5MHz__4A__FDD.html#a7e91626bb6849da40cbb3777caff2038">TPC</a>:2;</div>
<div class="line"><a name="l01388"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__4A__FDD.html#a06f507dd4fb3c951373a5b2f3a1be667"> 1388</a></span>&#160;  uint64_t <a class="code" href="structDCI2__1__5MHz__4A__FDD.html#a06f507dd4fb3c951373a5b2f3a1be667">rballoc</a>:6;</div>
<div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;</div>
<div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2__1__5MHz__4A__FDD.html">DCI2_1_5MHz_4A_FDD</a> <a class="code" href="structDCI2__1__5MHz__4A__FDD.html">DCI2_1_5MHz_4A_FDD_t</a>;</div>
<div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;<span class="preprocessor">#define sizeof_DCI2_1_5MHz_4A_FDD_t 34</span></div>
<div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01395"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__2A__FDD.html"> 1395</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2__5MHz__2A__FDD.html">DCI2_5MHz_2A_FDD</a> {</div>
<div class="line"><a name="l01397"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__2A__FDD.html#a2a10c5d31d2e40c654996a332b7aa56b"> 1397</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__2A__FDD.html#a2a10c5d31d2e40c654996a332b7aa56b">padding64</a>:25;</div>
<div class="line"><a name="l01399"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__2A__FDD.html#af8d37d7ee808be96f4baee755ede09d6"> 1399</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__2A__FDD.html#af8d37d7ee808be96f4baee755ede09d6">tpmi</a>:3;</div>
<div class="line"><a name="l01401"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__2A__FDD.html#a8db9fee08f87498d66c98831fb0dd9ff"> 1401</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__2A__FDD.html#a8db9fee08f87498d66c98831fb0dd9ff">rv2</a>:2;</div>
<div class="line"><a name="l01403"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__2A__FDD.html#ae9ef3679a4f7d25c4ad63127312deb5f"> 1403</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__2A__FDD.html#ae9ef3679a4f7d25c4ad63127312deb5f">ndi2</a>:1;</div>
<div class="line"><a name="l01405"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__2A__FDD.html#a1a646bde2029c5201c4f4ec07ec4acae"> 1405</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__2A__FDD.html#a1a646bde2029c5201c4f4ec07ec4acae">mcs2</a>:5;</div>
<div class="line"><a name="l01407"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__2A__FDD.html#a8fd0f40302f93e1836d9887db37907cd"> 1407</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__2A__FDD.html#a8fd0f40302f93e1836d9887db37907cd">rv1</a>:2;</div>
<div class="line"><a name="l01409"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__2A__FDD.html#a2ee44c9aed7066b3f2e560edf9a1f3b7"> 1409</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__2A__FDD.html#a2ee44c9aed7066b3f2e560edf9a1f3b7">ndi1</a>:1;</div>
<div class="line"><a name="l01411"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__2A__FDD.html#ac67d67f70103e1b1dc24ee7a7a28aca1"> 1411</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__2A__FDD.html#ac67d67f70103e1b1dc24ee7a7a28aca1">mcs1</a>:5;</div>
<div class="line"><a name="l01413"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__2A__FDD.html#a8c33bd67e344a07caa5010bacf76bd0b"> 1413</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__2A__FDD.html#a8c33bd67e344a07caa5010bacf76bd0b">tb_swap</a>:1;</div>
<div class="line"><a name="l01415"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__2A__FDD.html#ae58145875ab17c26b9cd6da685cfb011"> 1415</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__2A__FDD.html#ae58145875ab17c26b9cd6da685cfb011">harq_pid</a>:3;</div>
<div class="line"><a name="l01417"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__2A__FDD.html#a75e905e6babb51fca4a68bccf3c89f92"> 1417</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__2A__FDD.html#a75e905e6babb51fca4a68bccf3c89f92">TPC</a>:2;</div>
<div class="line"><a name="l01419"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__2A__FDD.html#ae8bd864b29e12279d37ed32c99021d42"> 1419</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__2A__FDD.html#ae8bd864b29e12279d37ed32c99021d42">rballoc</a>:13;</div>
<div class="line"><a name="l01421"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__2A__FDD.html#a06984414696dad09efd74fe585b788c6"> 1421</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__2A__FDD.html#a06984414696dad09efd74fe585b788c6">rah</a>:1;</div>
<div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;</div>
<div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;<span class="preprocessor">#define sizeof_DCI2_5MHz_2A_FDD_t 39</span></div>
<div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;<span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2__5MHz__2A__FDD.html">DCI2_5MHz_2A_FDD</a> <a class="code" href="structDCI2__5MHz__2A__FDD.html">DCI2_5MHz_2A_FDD_t</a>;</div>
<div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;</div>
<div class="line"><a name="l01428"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__4A__FDD.html"> 1428</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2__5MHz__4A__FDD.html">DCI2_5MHz_4A_FDD</a> {</div>
<div class="line"><a name="l01430"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__4A__FDD.html#ae818cb41cd1a28b96e0155cfdf1b5aac"> 1430</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__4A__FDD.html#ae818cb41cd1a28b96e0155cfdf1b5aac">padding64</a>:21;</div>
<div class="line"><a name="l01432"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__4A__FDD.html#a597f56c9bc5a120f4ad5539448ba07d9"> 1432</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__4A__FDD.html#a597f56c9bc5a120f4ad5539448ba07d9">tpmi</a>:6;</div>
<div class="line"><a name="l01434"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__4A__FDD.html#a4aec2e454caaaaad11a8bf691fb21dc9"> 1434</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__4A__FDD.html#a4aec2e454caaaaad11a8bf691fb21dc9">rv2</a>:2;</div>
<div class="line"><a name="l01436"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__4A__FDD.html#a555ef145539bfb84472accf8ab30872d"> 1436</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__4A__FDD.html#a555ef145539bfb84472accf8ab30872d">ndi2</a>:1;</div>
<div class="line"><a name="l01438"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__4A__FDD.html#a2ab9d36145da60ce13defd9604b434ed"> 1438</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__4A__FDD.html#a2ab9d36145da60ce13defd9604b434ed">mcs2</a>:5;</div>
<div class="line"><a name="l01440"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__4A__FDD.html#a3209ed0b3040ca532d56420c4616da2e"> 1440</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__4A__FDD.html#a3209ed0b3040ca532d56420c4616da2e">rv1</a>:2;</div>
<div class="line"><a name="l01442"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__4A__FDD.html#a38479851f8c3f1146f192112d90b43dc"> 1442</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__4A__FDD.html#a38479851f8c3f1146f192112d90b43dc">ndi1</a>:1;</div>
<div class="line"><a name="l01444"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__4A__FDD.html#afbad75cdaad4d983a7bc91a7cd93a7a5"> 1444</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__4A__FDD.html#afbad75cdaad4d983a7bc91a7cd93a7a5">mcs1</a>:5;</div>
<div class="line"><a name="l01446"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__4A__FDD.html#a689cc84e585af47dfcb3d3c7d43210a8"> 1446</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__4A__FDD.html#a689cc84e585af47dfcb3d3c7d43210a8">tb_swap</a>:1;</div>
<div class="line"><a name="l01448"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__4A__FDD.html#a79f98c585e33166318f4ae731da9d7f9"> 1448</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__4A__FDD.html#a79f98c585e33166318f4ae731da9d7f9">harq_pid</a>:3;</div>
<div class="line"><a name="l01450"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__4A__FDD.html#ac0997c7e51e384cd979d5d9bf41310d8"> 1450</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__4A__FDD.html#ac0997c7e51e384cd979d5d9bf41310d8">TPC</a>:2;</div>
<div class="line"><a name="l01452"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__4A__FDD.html#aa77e6bbbd6d152a7c5a1f488c15e33a9"> 1452</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__4A__FDD.html#aa77e6bbbd6d152a7c5a1f488c15e33a9">rballoc</a>:13;</div>
<div class="line"><a name="l01454"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__4A__FDD.html#a4d76a4250d861a318a2a86f37bd22b92"> 1454</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__4A__FDD.html#a4d76a4250d861a318a2a86f37bd22b92">rah</a>:1;</div>
<div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;<span class="preprocessor">#define sizeof_DCI2_5MHz_4A_FDD_t 42</span></div>
<div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;<span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2__5MHz__4A__FDD.html">DCI2_5MHz_4A_FDD</a> <a class="code" href="structDCI2__5MHz__4A__FDD.html">DCI2_5MHz_4A_FDD_t</a>;</div>
<div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;</div>
<div class="line"><a name="l01460"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__2A__FDD.html"> 1460</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2__10MHz__2A__FDD.html">DCI2_10MHz_2A_FDD</a> {</div>
<div class="line"><a name="l01462"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__2A__FDD.html#a6c64f3003bef0e1f52fc0d91d1f5928b"> 1462</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__2A__FDD.html#a6c64f3003bef0e1f52fc0d91d1f5928b">padding64</a>:21;</div>
<div class="line"><a name="l01464"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__2A__FDD.html#ae7bed09fc96d4bf6e5bb373a7d9d1588"> 1464</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__2A__FDD.html#ae7bed09fc96d4bf6e5bb373a7d9d1588">tpmi</a>:3;</div>
<div class="line"><a name="l01466"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__2A__FDD.html#adc41ed0d5306f491c9779a8df9ccdbab"> 1466</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__2A__FDD.html#adc41ed0d5306f491c9779a8df9ccdbab">rv2</a>:2;</div>
<div class="line"><a name="l01468"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__2A__FDD.html#a2c1c3eacb24113d67cc5ecd82d3b1885"> 1468</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__2A__FDD.html#a2c1c3eacb24113d67cc5ecd82d3b1885">ndi2</a>:1;</div>
<div class="line"><a name="l01470"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__2A__FDD.html#a7407b1955a36fd6fea2f1f6f9b055aa8"> 1470</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__2A__FDD.html#a7407b1955a36fd6fea2f1f6f9b055aa8">mcs2</a>:5;</div>
<div class="line"><a name="l01472"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__2A__FDD.html#ac3412bb1e4351417173f38cc58b102c2"> 1472</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__2A__FDD.html#ac3412bb1e4351417173f38cc58b102c2">rv1</a>:2;</div>
<div class="line"><a name="l01474"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__2A__FDD.html#af488f3f67309f4ec617aab4511556aa6"> 1474</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__2A__FDD.html#af488f3f67309f4ec617aab4511556aa6">ndi1</a>:1;</div>
<div class="line"><a name="l01476"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__2A__FDD.html#ad23dd44716014348a81a5694801adb1b"> 1476</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__2A__FDD.html#ad23dd44716014348a81a5694801adb1b">mcs1</a>:5;</div>
<div class="line"><a name="l01478"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__2A__FDD.html#a8cafe658d8a295b128df15d87224b9a6"> 1478</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__2A__FDD.html#a8cafe658d8a295b128df15d87224b9a6">tb_swap</a>:1;</div>
<div class="line"><a name="l01480"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__2A__FDD.html#acb09ece9238262a2494a9d9f93cd717d"> 1480</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__2A__FDD.html#acb09ece9238262a2494a9d9f93cd717d">harq_pid</a>:3;</div>
<div class="line"><a name="l01482"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__2A__FDD.html#af2a766581c2cac233d57004908dfc30c"> 1482</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__2A__FDD.html#af2a766581c2cac233d57004908dfc30c">TPC</a>:2;</div>
<div class="line"><a name="l01484"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__2A__FDD.html#a2b3109a6b460fa638e8f56da67c52f85"> 1484</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__2A__FDD.html#a2b3109a6b460fa638e8f56da67c52f85">rballoc</a>:17;</div>
<div class="line"><a name="l01486"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__2A__FDD.html#a5f7836db3f5042fefbb2ced934641b03"> 1486</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__2A__FDD.html#a5f7836db3f5042fefbb2ced934641b03">rah</a>:1;</div>
<div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;</div>
<div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;<span class="preprocessor">#define sizeof_DCI2_10MHz_2A_FDD_t 43</span></div>
<div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;<span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2__10MHz__2A__FDD.html">DCI2_10MHz_2A_FDD</a> <a class="code" href="structDCI2__10MHz__2A__FDD.html">DCI2_10MHz_2A_FDD_t</a>;</div>
<div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;</div>
<div class="line"><a name="l01493"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__4A__FDD.html"> 1493</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2__10MHz__4A__FDD.html">DCI2_10MHz_4A_FDD</a> {</div>
<div class="line"><a name="l01495"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__4A__FDD.html#a25bf2bca556a4f26056b4a9bd20f85de"> 1495</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__4A__FDD.html#a25bf2bca556a4f26056b4a9bd20f85de">padding64</a>:18;</div>
<div class="line"><a name="l01497"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__4A__FDD.html#aead00f17aaa13e4f9b26fbb510bb01a7"> 1497</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__4A__FDD.html#aead00f17aaa13e4f9b26fbb510bb01a7">tpmi</a>:6;</div>
<div class="line"><a name="l01499"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__4A__FDD.html#ae2c2db1226f5060ef53066b608a1d66d"> 1499</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__4A__FDD.html#ae2c2db1226f5060ef53066b608a1d66d">rv2</a>:2;</div>
<div class="line"><a name="l01501"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__4A__FDD.html#a8bfb8cf84931d584ce6ca9238faea29e"> 1501</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__4A__FDD.html#a8bfb8cf84931d584ce6ca9238faea29e">ndi2</a>:1;</div>
<div class="line"><a name="l01503"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__4A__FDD.html#abf26d645fad8c1607e69e7da9f28de1d"> 1503</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__4A__FDD.html#abf26d645fad8c1607e69e7da9f28de1d">mcs2</a>:5;</div>
<div class="line"><a name="l01505"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__4A__FDD.html#a70d4d904679e6d9b9e3c8f6371f65ad7"> 1505</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__4A__FDD.html#a70d4d904679e6d9b9e3c8f6371f65ad7">rv1</a>:2;</div>
<div class="line"><a name="l01507"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__4A__FDD.html#a6a4e56f6ef68213ae3b0b254402262f4"> 1507</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__4A__FDD.html#a6a4e56f6ef68213ae3b0b254402262f4">ndi1</a>:1;</div>
<div class="line"><a name="l01509"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__4A__FDD.html#ae7a145edde7a259eb438d492d184824c"> 1509</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__4A__FDD.html#ae7a145edde7a259eb438d492d184824c">mcs1</a>:5;</div>
<div class="line"><a name="l01511"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__4A__FDD.html#acb40a1cfa2cbf5a3ef84122605ce867c"> 1511</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__4A__FDD.html#acb40a1cfa2cbf5a3ef84122605ce867c">tb_swap</a>:1;</div>
<div class="line"><a name="l01513"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__4A__FDD.html#ad3372641fce2f8aae2462cfc67c7d628"> 1513</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__4A__FDD.html#ad3372641fce2f8aae2462cfc67c7d628">harq_pid</a>:3;</div>
<div class="line"><a name="l01515"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__4A__FDD.html#a9ef6409c5f39a376ffcf950b5b10b4ac"> 1515</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__4A__FDD.html#a9ef6409c5f39a376ffcf950b5b10b4ac">TPC</a>:2;</div>
<div class="line"><a name="l01517"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__4A__FDD.html#a48ebd3fd9706067b0e59d9315325e429"> 1517</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__4A__FDD.html#a48ebd3fd9706067b0e59d9315325e429">rballoc</a>:17;</div>
<div class="line"><a name="l01519"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__4A__FDD.html#a8c7a44d6c9fb606909cac630672ed93b"> 1519</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__4A__FDD.html#a8c7a44d6c9fb606909cac630672ed93b">rah</a>:1;</div>
<div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;<span class="preprocessor">#define sizeof_DCI2_10MHz_4A_FDD_t 46</span></div>
<div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;<span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2__10MHz__4A__FDD.html">DCI2_10MHz_4A_FDD</a> <a class="code" href="structDCI2__10MHz__4A__FDD.html">DCI2_10MHz_4A_FDD_t</a>;</div>
<div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;</div>
<div class="line"><a name="l01525"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__2A__FDD.html"> 1525</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2__20MHz__2A__FDD.html">DCI2_20MHz_2A_FDD</a> {</div>
<div class="line"><a name="l01527"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__2A__FDD.html#a55b6ea9868d6131290c01575d553e35c"> 1527</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__2A__FDD.html#a55b6ea9868d6131290c01575d553e35c">padding64</a>:13;</div>
<div class="line"><a name="l01529"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__2A__FDD.html#a8fa40a9a09e97605438892786f0ecc5a"> 1529</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__2A__FDD.html#a8fa40a9a09e97605438892786f0ecc5a">tpmi</a>:3;</div>
<div class="line"><a name="l01531"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__2A__FDD.html#ab3b81e860fe2c90c99c5b56637d3b451"> 1531</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__2A__FDD.html#ab3b81e860fe2c90c99c5b56637d3b451">rv2</a>:2;</div>
<div class="line"><a name="l01533"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__2A__FDD.html#aa41d3fccd98db38fee8511e54fceb793"> 1533</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__2A__FDD.html#aa41d3fccd98db38fee8511e54fceb793">ndi2</a>:1;</div>
<div class="line"><a name="l01535"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__2A__FDD.html#a22ba53508be9217c1ab91e8f8085b446"> 1535</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__2A__FDD.html#a22ba53508be9217c1ab91e8f8085b446">mcs2</a>:5;</div>
<div class="line"><a name="l01537"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__2A__FDD.html#a6ee0eafde50dfaafce414edb0b058d80"> 1537</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__2A__FDD.html#a6ee0eafde50dfaafce414edb0b058d80">rv1</a>:2;</div>
<div class="line"><a name="l01539"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__2A__FDD.html#aab799064c65fd676a4b12740df0eab60"> 1539</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__2A__FDD.html#aab799064c65fd676a4b12740df0eab60">ndi1</a>:1;</div>
<div class="line"><a name="l01541"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__2A__FDD.html#a5ce3aa650265b9fc65968ff6f454b44c"> 1541</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__2A__FDD.html#a5ce3aa650265b9fc65968ff6f454b44c">mcs1</a>:5;</div>
<div class="line"><a name="l01543"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__2A__FDD.html#aaed952a4ec4e68264ef911d4942d7a16"> 1543</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__2A__FDD.html#aaed952a4ec4e68264ef911d4942d7a16">tb_swap</a>:1;</div>
<div class="line"><a name="l01545"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__2A__FDD.html#af87e34f16709d201e60e75f4cff35d16"> 1545</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__2A__FDD.html#af87e34f16709d201e60e75f4cff35d16">harq_pid</a>:3;</div>
<div class="line"><a name="l01547"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__2A__FDD.html#a949637919a38449ca13675fdfec85b6d"> 1547</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__2A__FDD.html#a949637919a38449ca13675fdfec85b6d">TPC</a>:2;</div>
<div class="line"><a name="l01549"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__2A__FDD.html#aae23ff6a7c05b5a475bcbb6132fc2540"> 1549</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__2A__FDD.html#aae23ff6a7c05b5a475bcbb6132fc2540">rballoc</a>:25;</div>
<div class="line"><a name="l01551"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__2A__FDD.html#a2a0dc7fccfc9266508ad805e12f6df88"> 1551</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__2A__FDD.html#a2a0dc7fccfc9266508ad805e12f6df88">rah</a>:1;</div>
<div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;</div>
<div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;<span class="preprocessor">#define sizeof_DCI2_20MHz_2A_FDD_t 51</span></div>
<div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;<span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2__20MHz__2A__FDD.html">DCI2_20MHz_2A_FDD</a> <a class="code" href="structDCI2__20MHz__2A__FDD.html">DCI2_20MHz_2A_FDD_t</a>;</div>
<div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;</div>
<div class="line"><a name="l01558"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__4A__FDD.html"> 1558</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2__20MHz__4A__FDD.html">DCI2_20MHz_4A_FDD</a> {</div>
<div class="line"><a name="l01560"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__4A__FDD.html#aac713cabd41ba99f1307ade1d77cc37b"> 1560</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__4A__FDD.html#aac713cabd41ba99f1307ade1d77cc37b">padding64</a>:10;</div>
<div class="line"><a name="l01562"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__4A__FDD.html#a016f0e9f2779b34c0cd0321c5af5629c"> 1562</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__4A__FDD.html#a016f0e9f2779b34c0cd0321c5af5629c">tpmi</a>:6;</div>
<div class="line"><a name="l01564"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__4A__FDD.html#aabccfb741a3770ef52ed51940590f4b2"> 1564</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__4A__FDD.html#aabccfb741a3770ef52ed51940590f4b2">rv2</a>:2;</div>
<div class="line"><a name="l01566"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__4A__FDD.html#a723a57b83bfd297aba43f37352566025"> 1566</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__4A__FDD.html#a723a57b83bfd297aba43f37352566025">ndi2</a>:1;</div>
<div class="line"><a name="l01568"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__4A__FDD.html#a1f84dc0ee8dc09afc3d485be3c030d74"> 1568</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__4A__FDD.html#a1f84dc0ee8dc09afc3d485be3c030d74">mcs2</a>:5;</div>
<div class="line"><a name="l01570"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__4A__FDD.html#a669e533a1ee216b65735c8d97d1e30ef"> 1570</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__4A__FDD.html#a669e533a1ee216b65735c8d97d1e30ef">rv1</a>:2;</div>
<div class="line"><a name="l01572"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__4A__FDD.html#a101d4846e877fb1d9882aece20e237c3"> 1572</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__4A__FDD.html#a101d4846e877fb1d9882aece20e237c3">ndi1</a>:1;</div>
<div class="line"><a name="l01574"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__4A__FDD.html#aa566fd08b05acd2aee66a08498528903"> 1574</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__4A__FDD.html#aa566fd08b05acd2aee66a08498528903">mcs1</a>:5;</div>
<div class="line"><a name="l01576"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__4A__FDD.html#a81b33287f4b184529ff6b35ad6508322"> 1576</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__4A__FDD.html#a81b33287f4b184529ff6b35ad6508322">tb_swap</a>:1;</div>
<div class="line"><a name="l01578"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__4A__FDD.html#a62051075c441ef1c8a8e8fc338ee5328"> 1578</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__4A__FDD.html#a62051075c441ef1c8a8e8fc338ee5328">harq_pid</a>:3;</div>
<div class="line"><a name="l01580"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__4A__FDD.html#aa9c4581152163664c943cb316d3dc701"> 1580</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__4A__FDD.html#aa9c4581152163664c943cb316d3dc701">TPC</a>:2;</div>
<div class="line"><a name="l01582"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__4A__FDD.html#a6e408fe8a58e64747bdeb5a26899905c"> 1582</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__4A__FDD.html#a6e408fe8a58e64747bdeb5a26899905c">rballoc</a>:25;</div>
<div class="line"><a name="l01584"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__4A__FDD.html#a33899103e95335b978112bfd29f6a493"> 1584</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__4A__FDD.html#a33899103e95335b978112bfd29f6a493">rah</a>:1;</div>
<div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;}  __attribute__ ((__packed__));</div>
<div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;<span class="preprocessor">#define sizeof_DCI2_20MHz_4A_FDD_t 54</span></div>
<div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;<span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2__20MHz__4A__FDD.html">DCI2_20MHz_4A_FDD</a> <a class="code" href="structDCI2__20MHz__4A__FDD.html">DCI2_20MHz_4A_FDD_t</a>;</div>
<div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;</div>
<div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;</div>
<div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;</div>
<div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;</div>
<div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;<span class="comment">// *******************************************************************</span></div>
<div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;<span class="comment">// ********************FORMAT 2A DCIs*********************************</span></div>
<div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;<span class="comment">// *******************************************************************</span></div>
<div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;</div>
<div class="line"><a name="l01597"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__2A__TDD.html"> 1597</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2A__1__5MHz__2A__TDD.html">DCI2A_1_5MHz_2A_TDD</a> {</div>
<div class="line"><a name="l01599"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__2A__TDD.html#a3ee45bf26aaf4956c1985ee19440f22e"> 1599</a></span>&#160;  uint32_t <a class="code" href="structDCI2A__1__5MHz__2A__TDD.html#a3ee45bf26aaf4956c1985ee19440f22e">rv2</a>:2;</div>
<div class="line"><a name="l01601"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__2A__TDD.html#a260205c9668edcfd69d29ee81fbecd0a"> 1601</a></span>&#160;  uint32_t <a class="code" href="structDCI2A__1__5MHz__2A__TDD.html#a260205c9668edcfd69d29ee81fbecd0a">ndi2</a>:1;</div>
<div class="line"><a name="l01603"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__2A__TDD.html#acc71df9fd8bd2e9e45da15a58a9fcb8c"> 1603</a></span>&#160;  uint32_t <a class="code" href="structDCI2A__1__5MHz__2A__TDD.html#acc71df9fd8bd2e9e45da15a58a9fcb8c">mcs2</a>:5;</div>
<div class="line"><a name="l01605"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__2A__TDD.html#a81888aa4da79efa280b5864ec906b361"> 1605</a></span>&#160;  uint32_t <a class="code" href="structDCI2A__1__5MHz__2A__TDD.html#a81888aa4da79efa280b5864ec906b361">rv1</a>:2;</div>
<div class="line"><a name="l01607"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__2A__TDD.html#a9adfa0f87d6d695bbfa60e810bb3ee6f"> 1607</a></span>&#160;  uint32_t <a class="code" href="structDCI2A__1__5MHz__2A__TDD.html#a9adfa0f87d6d695bbfa60e810bb3ee6f">ndi1</a>:1;</div>
<div class="line"><a name="l01609"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__2A__TDD.html#a85ae00dab4936f51262bc8dbb0b77ab1"> 1609</a></span>&#160;  uint32_t <a class="code" href="structDCI2A__1__5MHz__2A__TDD.html#a85ae00dab4936f51262bc8dbb0b77ab1">mcs1</a>:5;</div>
<div class="line"><a name="l01611"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__2A__TDD.html#ae301ab082a331b0da127f75afbb48f6e"> 1611</a></span>&#160;  uint32_t <a class="code" href="structDCI2A__1__5MHz__2A__TDD.html#ae301ab082a331b0da127f75afbb48f6e">tb_swap</a>:1;</div>
<div class="line"><a name="l01613"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__2A__TDD.html#a7bac9db5f4817f86b3134a1c0fa58ae8"> 1613</a></span>&#160;  uint32_t <a class="code" href="structDCI2A__1__5MHz__2A__TDD.html#a7bac9db5f4817f86b3134a1c0fa58ae8">harq_pid</a>:4;</div>
<div class="line"><a name="l01615"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__2A__TDD.html#a74dab49126a0349483e0063c4d900feb"> 1615</a></span>&#160;  uint32_t <a class="code" href="structDCI2A__1__5MHz__2A__TDD.html#a74dab49126a0349483e0063c4d900feb">dai</a>:2;</div>
<div class="line"><a name="l01617"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__2A__TDD.html#a1e5d4c37faccab1ea21e98770279f06a"> 1617</a></span>&#160;  uint32_t <a class="code" href="structDCI2A__1__5MHz__2A__TDD.html#a1e5d4c37faccab1ea21e98770279f06a">TPC</a>:2;</div>
<div class="line"><a name="l01619"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__2A__TDD.html#a3798785487c7778aa3b838a04c05e55e"> 1619</a></span>&#160;  uint32_t <a class="code" href="structDCI2A__1__5MHz__2A__TDD.html#a3798785487c7778aa3b838a04c05e55e">rballoc</a>:6;</div>
<div class="line"><a name="l01621"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__2A__TDD.html#ab1b987115a80784f1ce0dffb607b9649"> 1621</a></span>&#160;  uint32_t <a class="code" href="structDCI2A__1__5MHz__2A__TDD.html#ab1b987115a80784f1ce0dffb607b9649">rah</a>:1;</div>
<div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;</div>
<div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;<span class="preprocessor">#define sizeof_DCI2A_1_5MHz_2A_TDD_t 32</span></div>
<div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;<span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2A__1__5MHz__2A__TDD.html">DCI2A_1_5MHz_2A_TDD</a> <a class="code" href="structDCI2A__1__5MHz__2A__TDD.html">DCI2A_1_5MHz_2A_TDD_t</a>;</div>
<div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;</div>
<div class="line"><a name="l01628"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__4A__TDD.html"> 1628</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2A__1__5MHz__4A__TDD.html">DCI2A_1_5MHz_4A_TDD</a> {</div>
<div class="line"><a name="l01629"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__4A__TDD.html#af807d22d4db44f582c55b0d1d96bf58c"> 1629</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__1__5MHz__4A__TDD.html#af807d22d4db44f582c55b0d1d96bf58c">padding</a>:30;</div>
<div class="line"><a name="l01631"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__4A__TDD.html#a2dc390c35ca28ad898c0b05edd79dcd7"> 1631</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__1__5MHz__4A__TDD.html#a2dc390c35ca28ad898c0b05edd79dcd7">tpmi</a>:2;</div>
<div class="line"><a name="l01633"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__4A__TDD.html#a133d16561e2cd1d7889b43109b2cd7d4"> 1633</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__1__5MHz__4A__TDD.html#a133d16561e2cd1d7889b43109b2cd7d4">rv2</a>:2;</div>
<div class="line"><a name="l01635"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__4A__TDD.html#ac847ccb6a0b9c04445988c3cd0fe29aa"> 1635</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__1__5MHz__4A__TDD.html#ac847ccb6a0b9c04445988c3cd0fe29aa">ndi2</a>:1;</div>
<div class="line"><a name="l01637"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__4A__TDD.html#a78ebd2b9b1155aa4766641775bbfa743"> 1637</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__1__5MHz__4A__TDD.html#a78ebd2b9b1155aa4766641775bbfa743">mcs2</a>:5;</div>
<div class="line"><a name="l01639"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__4A__TDD.html#ab85bca32cf85c2367ef00052342a6a5d"> 1639</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__1__5MHz__4A__TDD.html#ab85bca32cf85c2367ef00052342a6a5d">rv1</a>:2;</div>
<div class="line"><a name="l01641"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__4A__TDD.html#a65bb4fb715ed75abc877d9d1c9843e6b"> 1641</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__1__5MHz__4A__TDD.html#a65bb4fb715ed75abc877d9d1c9843e6b">ndi1</a>:1;</div>
<div class="line"><a name="l01643"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__4A__TDD.html#ae42bcb655708b0900c5d3f1e27f964bc"> 1643</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__1__5MHz__4A__TDD.html#ae42bcb655708b0900c5d3f1e27f964bc">mcs1</a>:5;</div>
<div class="line"><a name="l01645"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__4A__TDD.html#a08e50080cee1053004b1b0a5c08196cb"> 1645</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__1__5MHz__4A__TDD.html#a08e50080cee1053004b1b0a5c08196cb">tb_swap</a>:1;</div>
<div class="line"><a name="l01647"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__4A__TDD.html#a68b1d768b286ac7a11dce9ef63554284"> 1647</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__1__5MHz__4A__TDD.html#a68b1d768b286ac7a11dce9ef63554284">harq_pid</a>:4;</div>
<div class="line"><a name="l01649"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__4A__TDD.html#a6cce39ae57d9ab0af0e70d609349f1d6"> 1649</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__1__5MHz__4A__TDD.html#a6cce39ae57d9ab0af0e70d609349f1d6">dai</a>:2;</div>
<div class="line"><a name="l01651"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__4A__TDD.html#a1d5d4fe6ad8d1cfefbb3a864148179dc"> 1651</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__1__5MHz__4A__TDD.html#a1d5d4fe6ad8d1cfefbb3a864148179dc">TPC</a>:2;</div>
<div class="line"><a name="l01653"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__4A__TDD.html#a5c1c7231a5035a66c151a26b5ef97f18"> 1653</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__1__5MHz__4A__TDD.html#a5c1c7231a5035a66c151a26b5ef97f18">rballoc</a>:6;</div>
<div class="line"><a name="l01655"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__4A__TDD.html#a4f4fc4f594be51f64fcd0b337dd599f0"> 1655</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__1__5MHz__4A__TDD.html#a4f4fc4f594be51f64fcd0b337dd599f0">rah</a>:1;</div>
<div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;<span class="preprocessor">#define sizeof_DCI2A_1_5MHz_4A_TDD_t 34</span></div>
<div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;<span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2A__1__5MHz__4A__TDD.html">DCI2A_1_5MHz_4A_TDD</a> <a class="code" href="structDCI2A__1__5MHz__4A__TDD.html">DCI2A_1_5MHz_4A_TDD_t</a>;</div>
<div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;</div>
<div class="line"><a name="l01661"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__2A__FDD.html"> 1661</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2A__1__5MHz__2A__FDD.html">DCI2A_1_5MHz_2A_FDD</a> {</div>
<div class="line"><a name="l01662"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__2A__FDD.html#a6bfc15374452a0006773bacb7146b9e7"> 1662</a></span>&#160;  uint32_t <a class="code" href="structDCI2A__1__5MHz__2A__FDD.html#a6bfc15374452a0006773bacb7146b9e7">padding</a>:18;</div>
<div class="line"><a name="l01664"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__2A__FDD.html#aabf2440f9797d02bce6022ad20138e80"> 1664</a></span>&#160;  uint32_t <a class="code" href="structDCI2A__1__5MHz__2A__FDD.html#aabf2440f9797d02bce6022ad20138e80">rv2</a>:2;</div>
<div class="line"><a name="l01666"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__2A__FDD.html#a5447c54480d2446f63bd71f9964f1a3e"> 1666</a></span>&#160;  uint32_t <a class="code" href="structDCI2A__1__5MHz__2A__FDD.html#a5447c54480d2446f63bd71f9964f1a3e">ndi2</a>:1;</div>
<div class="line"><a name="l01668"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__2A__FDD.html#ac14d3aeef384049ebf2cfce330e9c61f"> 1668</a></span>&#160;  uint32_t <a class="code" href="structDCI2A__1__5MHz__2A__FDD.html#ac14d3aeef384049ebf2cfce330e9c61f">mcs2</a>:5;</div>
<div class="line"><a name="l01670"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__2A__FDD.html#acc4f2cf16ff5cf5518dfa9a998cc5b76"> 1670</a></span>&#160;  uint32_t <a class="code" href="structDCI2A__1__5MHz__2A__FDD.html#acc4f2cf16ff5cf5518dfa9a998cc5b76">rv1</a>:2;</div>
<div class="line"><a name="l01672"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__2A__FDD.html#a61879bb5564bc8e6e73fb9dcc6042c3d"> 1672</a></span>&#160;  uint32_t <a class="code" href="structDCI2A__1__5MHz__2A__FDD.html#a61879bb5564bc8e6e73fb9dcc6042c3d">ndi1</a>:1;</div>
<div class="line"><a name="l01674"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__2A__FDD.html#a78260b954db8c163be80f32137a4e684"> 1674</a></span>&#160;  uint32_t <a class="code" href="structDCI2A__1__5MHz__2A__FDD.html#a78260b954db8c163be80f32137a4e684">mcs1</a>:5;</div>
<div class="line"><a name="l01676"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__2A__FDD.html#a54ee0d58dc71e76901a0f1f1526b8843"> 1676</a></span>&#160;  uint32_t <a class="code" href="structDCI2A__1__5MHz__2A__FDD.html#a54ee0d58dc71e76901a0f1f1526b8843">tb_swap</a>:1;</div>
<div class="line"><a name="l01678"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__2A__FDD.html#a77efbb2a6c306b62db1fdc68e25e4863"> 1678</a></span>&#160;  uint32_t <a class="code" href="structDCI2A__1__5MHz__2A__FDD.html#a77efbb2a6c306b62db1fdc68e25e4863">harq_pid</a>:3;</div>
<div class="line"><a name="l01680"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__2A__FDD.html#a24ad45fd575ad5a3c431d6d9b6e0f706"> 1680</a></span>&#160;  uint32_t <a class="code" href="structDCI2A__1__5MHz__2A__FDD.html#a24ad45fd575ad5a3c431d6d9b6e0f706">TPC</a>:2;</div>
<div class="line"><a name="l01682"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__2A__FDD.html#a4c7ea5535fda2726d30daca9e587058c"> 1682</a></span>&#160;  uint32_t <a class="code" href="structDCI2A__1__5MHz__2A__FDD.html#a4c7ea5535fda2726d30daca9e587058c">rballoc</a>:6;</div>
<div class="line"><a name="l01684"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__2A__FDD.html#a4adc84cb3a745f71f9182d959b8763e7"> 1684</a></span>&#160;  uint32_t <a class="code" href="structDCI2A__1__5MHz__2A__FDD.html#a4adc84cb3a745f71f9182d959b8763e7">rah</a>:1;</div>
<div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;<span class="preprocessor">#define sizeof_DCI2A_1_5MHz_2A_FDD_t 29</span></div>
<div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;<span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2A__1__5MHz__2A__FDD.html">DCI2A_1_5MHz_2A_FDD</a> <a class="code" href="structDCI2A__1__5MHz__2A__FDD.html">DCI2A_1_5MHz_2A_FDD_t</a>;</div>
<div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;</div>
<div class="line"><a name="l01690"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__4A__FDD.html"> 1690</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2A__1__5MHz__4A__FDD.html">DCI2A_1_5MHz_4A_FDD</a> {</div>
<div class="line"><a name="l01691"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__4A__FDD.html#a18e5945e3b2352a0f679278866677fe7"> 1691</a></span>&#160;  uint32_t <a class="code" href="structDCI2A__1__5MHz__4A__FDD.html#a18e5945e3b2352a0f679278866677fe7">padding</a>:1;</div>
<div class="line"><a name="l01693"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__4A__FDD.html#aef937488e65ff77a8eac1f53b7a68986"> 1693</a></span>&#160;  uint32_t <a class="code" href="structDCI2A__1__5MHz__4A__FDD.html#aef937488e65ff77a8eac1f53b7a68986">tpmi</a>:2;</div>
<div class="line"><a name="l01695"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__4A__FDD.html#a8282be28e689d28a9b1b29ffe87dd5fb"> 1695</a></span>&#160;  uint32_t <a class="code" href="structDCI2A__1__5MHz__4A__FDD.html#a8282be28e689d28a9b1b29ffe87dd5fb">rv2</a>:2;</div>
<div class="line"><a name="l01697"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__4A__FDD.html#ad3403c914da3976fbe51619dc5e4d7fd"> 1697</a></span>&#160;  uint32_t <a class="code" href="structDCI2A__1__5MHz__4A__FDD.html#ad3403c914da3976fbe51619dc5e4d7fd">ndi2</a>:1;</div>
<div class="line"><a name="l01699"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__4A__FDD.html#ae5f92048bca1f9f936600e5ee7e5fc38"> 1699</a></span>&#160;  uint32_t <a class="code" href="structDCI2A__1__5MHz__4A__FDD.html#ae5f92048bca1f9f936600e5ee7e5fc38">mcs2</a>:5;</div>
<div class="line"><a name="l01701"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__4A__FDD.html#a8b62b5da5f5aeb85415ba0fb65284006"> 1701</a></span>&#160;  uint32_t <a class="code" href="structDCI2A__1__5MHz__4A__FDD.html#a8b62b5da5f5aeb85415ba0fb65284006">rv1</a>:2;</div>
<div class="line"><a name="l01703"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__4A__FDD.html#ae6053a18ee27b6dd04b41a6aab52a1d7"> 1703</a></span>&#160;  uint32_t <a class="code" href="structDCI2A__1__5MHz__4A__FDD.html#ae6053a18ee27b6dd04b41a6aab52a1d7">ndi1</a>:1;</div>
<div class="line"><a name="l01705"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__4A__FDD.html#af2a19bba436edca296926d3d0398f980"> 1705</a></span>&#160;  uint32_t <a class="code" href="structDCI2A__1__5MHz__4A__FDD.html#af2a19bba436edca296926d3d0398f980">mcs1</a>:5;</div>
<div class="line"><a name="l01707"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__4A__FDD.html#acf84d9f4bb8dbb351085f410319ca8e3"> 1707</a></span>&#160;  uint32_t <a class="code" href="structDCI2A__1__5MHz__4A__FDD.html#acf84d9f4bb8dbb351085f410319ca8e3">tb_swap</a>:1;</div>
<div class="line"><a name="l01709"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__4A__FDD.html#ad9177051241a66c988cbaecd7533aa22"> 1709</a></span>&#160;  uint32_t <a class="code" href="structDCI2A__1__5MHz__4A__FDD.html#ad9177051241a66c988cbaecd7533aa22">harq_pid</a>:3;</div>
<div class="line"><a name="l01711"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__4A__FDD.html#a1f595e0a1514ac10b985cb22f2c834f9"> 1711</a></span>&#160;  uint32_t <a class="code" href="structDCI2A__1__5MHz__4A__FDD.html#a1f595e0a1514ac10b985cb22f2c834f9">TPC</a>:2;</div>
<div class="line"><a name="l01713"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__4A__FDD.html#a04035ee235a109ac5d3e469593fbbeaa"> 1713</a></span>&#160;  uint32_t <a class="code" href="structDCI2A__1__5MHz__4A__FDD.html#a04035ee235a109ac5d3e469593fbbeaa">rballoc</a>:6;</div>
<div class="line"><a name="l01715"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__4A__FDD.html#a8f1628158a1c1ebd2287cf174500ca46"> 1715</a></span>&#160;  uint32_t <a class="code" href="structDCI2A__1__5MHz__4A__FDD.html#a8f1628158a1c1ebd2287cf174500ca46">rah</a>:1;</div>
<div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;<span class="preprocessor">#define sizeof_DCI2A_1_5MHz_4A_FDD_t 38</span></div>
<div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;<span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2A__1__5MHz__4A__FDD.html">DCI2A_1_5MHz_4A_FDD</a> <a class="code" href="structDCI2A__1__5MHz__4A__FDD.html">DCI2A_1_5MHz_4A_FDD_t</a>;</div>
<div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;</div>
<div class="line"><a name="l01721"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__2A__TDD.html"> 1721</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2A__5MHz__2A__TDD.html">DCI2A_5MHz_2A_TDD</a> {</div>
<div class="line"><a name="l01722"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__2A__TDD.html#ad235519f939f9c8986716fe332f05b13"> 1722</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__2A__TDD.html#ad235519f939f9c8986716fe332f05b13">padding</a>:25;</div>
<div class="line"><a name="l01724"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__2A__TDD.html#aafb0416dc777c1015ca04abcc627bd7d"> 1724</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__2A__TDD.html#aafb0416dc777c1015ca04abcc627bd7d">rv2</a>:2;</div>
<div class="line"><a name="l01726"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__2A__TDD.html#a9fcb0819776a637371dfbb1c80cb854e"> 1726</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__2A__TDD.html#a9fcb0819776a637371dfbb1c80cb854e">ndi2</a>:1;</div>
<div class="line"><a name="l01728"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__2A__TDD.html#a8ea1c3aa85d5d557ae4ad5840990b8c9"> 1728</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__2A__TDD.html#a8ea1c3aa85d5d557ae4ad5840990b8c9">mcs2</a>:5;</div>
<div class="line"><a name="l01730"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__2A__TDD.html#a2d00192112f7b4c00e6f24f7f371bbaa"> 1730</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__2A__TDD.html#a2d00192112f7b4c00e6f24f7f371bbaa">rv1</a>:2;</div>
<div class="line"><a name="l01732"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__2A__TDD.html#a509974c3cb21e96751337324882a271c"> 1732</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__2A__TDD.html#a509974c3cb21e96751337324882a271c">ndi1</a>:1;</div>
<div class="line"><a name="l01734"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__2A__TDD.html#a852a4ef89f341737ff68d4f7b4a0f2b6"> 1734</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__2A__TDD.html#a852a4ef89f341737ff68d4f7b4a0f2b6">mcs1</a>:5;</div>
<div class="line"><a name="l01736"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__2A__TDD.html#a9a641fefcbf9db9e7b4ae0c80a949337"> 1736</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__2A__TDD.html#a9a641fefcbf9db9e7b4ae0c80a949337">tb_swap</a>:1;</div>
<div class="line"><a name="l01738"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__2A__TDD.html#a12fcb7e5dd1230054dd40b34a9c802d6"> 1738</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__2A__TDD.html#a12fcb7e5dd1230054dd40b34a9c802d6">harq_pid</a>:4;</div>
<div class="line"><a name="l01740"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__2A__TDD.html#a4c8ccb40d8783c17e990f2432a140144"> 1740</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__2A__TDD.html#a4c8ccb40d8783c17e990f2432a140144">dai</a>:2;</div>
<div class="line"><a name="l01742"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__2A__TDD.html#ac415949a8159485e1bcfb6e642093b18"> 1742</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__2A__TDD.html#ac415949a8159485e1bcfb6e642093b18">TPC</a>:2;</div>
<div class="line"><a name="l01744"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__2A__TDD.html#a7634ae815cff5de888a090f43ea44355"> 1744</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__2A__TDD.html#a7634ae815cff5de888a090f43ea44355">rballoc</a>:13;</div>
<div class="line"><a name="l01746"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__2A__TDD.html#ac65b79241a2f6bc70f70a3b98052f73b"> 1746</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__2A__TDD.html#ac65b79241a2f6bc70f70a3b98052f73b">rah</a>:1;</div>
<div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;<span class="preprocessor">#define sizeof_DCI2A_5MHz_2A_TDD_t 39</span></div>
<div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;<span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2A__5MHz__2A__TDD.html">DCI2A_5MHz_2A_TDD</a> <a class="code" href="structDCI2A__5MHz__2A__TDD.html">DCI2A_5MHz_2A_TDD_t</a>;</div>
<div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;</div>
<div class="line"><a name="l01752"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__4A__TDD.html"> 1752</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2A__5MHz__4A__TDD.html">DCI2A_5MHz_4A_TDD</a> {</div>
<div class="line"><a name="l01753"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__4A__TDD.html#aa844b87da9d2f1c9b31c2c99b22392a4"> 1753</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__4A__TDD.html#aa844b87da9d2f1c9b31c2c99b22392a4">padding</a>:23;</div>
<div class="line"><a name="l01755"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__4A__TDD.html#afb962779cb88f11f8142a02df7a2a9a5"> 1755</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__4A__TDD.html#afb962779cb88f11f8142a02df7a2a9a5">tpmi</a>:2;</div>
<div class="line"><a name="l01757"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__4A__TDD.html#aead1c6e1cf735892bcdc94f1c1dcc157"> 1757</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__4A__TDD.html#aead1c6e1cf735892bcdc94f1c1dcc157">rv2</a>:2;</div>
<div class="line"><a name="l01759"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__4A__TDD.html#af7f32dbce0a5250d6501d937dd4e162a"> 1759</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__4A__TDD.html#af7f32dbce0a5250d6501d937dd4e162a">ndi2</a>:1;</div>
<div class="line"><a name="l01761"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__4A__TDD.html#a78e0478b8c46cf60ff732ecb4d164492"> 1761</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__4A__TDD.html#a78e0478b8c46cf60ff732ecb4d164492">mcs2</a>:5;</div>
<div class="line"><a name="l01763"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__4A__TDD.html#a653f8d9bb0279cbb2c46f53503917d49"> 1763</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__4A__TDD.html#a653f8d9bb0279cbb2c46f53503917d49">rv1</a>:2;</div>
<div class="line"><a name="l01765"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__4A__TDD.html#a463343f5f3f828a766c030ba019ba01a"> 1765</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__4A__TDD.html#a463343f5f3f828a766c030ba019ba01a">ndi1</a>:1;</div>
<div class="line"><a name="l01767"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__4A__TDD.html#a63714b5c37fa9d666f71aa7871033d18"> 1767</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__4A__TDD.html#a63714b5c37fa9d666f71aa7871033d18">mcs1</a>:5;</div>
<div class="line"><a name="l01769"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__4A__TDD.html#a4a6f35d63fbbdbd005dad43d35d20b4c"> 1769</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__4A__TDD.html#a4a6f35d63fbbdbd005dad43d35d20b4c">tb_swap</a>:1;</div>
<div class="line"><a name="l01771"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__4A__TDD.html#abc859a52b1a56c9fade1c6906c2bd595"> 1771</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__4A__TDD.html#abc859a52b1a56c9fade1c6906c2bd595">harq_pid</a>:4;</div>
<div class="line"><a name="l01773"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__4A__TDD.html#a135183ff5aede2de9d76191a4ebecbda"> 1773</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__4A__TDD.html#a135183ff5aede2de9d76191a4ebecbda">dai</a>:2;</div>
<div class="line"><a name="l01775"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__4A__TDD.html#afaf1a244e912d214f8db5865b6ce27ef"> 1775</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__4A__TDD.html#afaf1a244e912d214f8db5865b6ce27ef">TPC</a>:2;</div>
<div class="line"><a name="l01777"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__4A__TDD.html#af867771001c3983b06db23756befa58d"> 1777</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__4A__TDD.html#af867771001c3983b06db23756befa58d">rballoc</a>:13;</div>
<div class="line"><a name="l01779"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__4A__TDD.html#a870bd450d17fa1c2398fc4cd699405f8"> 1779</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__4A__TDD.html#a870bd450d17fa1c2398fc4cd699405f8">rah</a>:1;</div>
<div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;<span class="preprocessor">#define sizeof_DCI2A_5MHz_4A_TDD_t 41</span></div>
<div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;<span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2A__5MHz__4A__TDD.html">DCI2A_5MHz_4A_TDD</a> <a class="code" href="structDCI2A__5MHz__4A__TDD.html">DCI2A_5MHz_4A_TDD_t</a>;</div>
<div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;</div>
<div class="line"><a name="l01785"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__2A__FDD.html"> 1785</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2A__5MHz__2A__FDD.html">DCI2A_5MHz_2A_FDD</a> {</div>
<div class="line"><a name="l01786"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__2A__FDD.html#a73077f68f3ed5daa9c8708dfe57e8ad4"> 1786</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__2A__FDD.html#a73077f68f3ed5daa9c8708dfe57e8ad4">padding</a>:28;</div>
<div class="line"><a name="l01788"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__2A__FDD.html#a5a27a2d582f543691e08e89d179d5f66"> 1788</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__2A__FDD.html#a5a27a2d582f543691e08e89d179d5f66">rv2</a>:2;</div>
<div class="line"><a name="l01790"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__2A__FDD.html#a177c9969ff01744a3ff2084d12fe602b"> 1790</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__2A__FDD.html#a177c9969ff01744a3ff2084d12fe602b">ndi2</a>:1;</div>
<div class="line"><a name="l01792"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__2A__FDD.html#ad9f8c1cadac8f2962781df7ad515a263"> 1792</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__2A__FDD.html#ad9f8c1cadac8f2962781df7ad515a263">mcs2</a>:5;</div>
<div class="line"><a name="l01794"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__2A__FDD.html#a954285180f6d5d147781b504458d8051"> 1794</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__2A__FDD.html#a954285180f6d5d147781b504458d8051">rv1</a>:2;</div>
<div class="line"><a name="l01796"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__2A__FDD.html#abab59dac2916d8b863387e1e0c0006d3"> 1796</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__2A__FDD.html#abab59dac2916d8b863387e1e0c0006d3">ndi1</a>:1;</div>
<div class="line"><a name="l01798"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__2A__FDD.html#a4a807298d19825128ee43e247c7f6d05"> 1798</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__2A__FDD.html#a4a807298d19825128ee43e247c7f6d05">mcs1</a>:5;</div>
<div class="line"><a name="l01800"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__2A__FDD.html#acbf70b306a3ccedd070d5b8c963ec91d"> 1800</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__2A__FDD.html#acbf70b306a3ccedd070d5b8c963ec91d">tb_swap</a>:1;</div>
<div class="line"><a name="l01802"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__2A__FDD.html#aa13ee465b9c8d0afafa2572de7788b67"> 1802</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__2A__FDD.html#aa13ee465b9c8d0afafa2572de7788b67">harq_pid</a>:3;</div>
<div class="line"><a name="l01804"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__2A__FDD.html#ae133b0adc21cae4e6d3cd56fe819b922"> 1804</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__2A__FDD.html#ae133b0adc21cae4e6d3cd56fe819b922">TPC</a>:2;</div>
<div class="line"><a name="l01806"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__2A__FDD.html#a1d89e55db7ad4242c8668b41cf6dfde6"> 1806</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__2A__FDD.html#a1d89e55db7ad4242c8668b41cf6dfde6">rballoc</a>:13;</div>
<div class="line"><a name="l01808"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__2A__FDD.html#ac405a0e3ad48d8d9788da4d41580a144"> 1808</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__2A__FDD.html#ac405a0e3ad48d8d9788da4d41580a144">rah</a>:1;</div>
<div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;<span class="preprocessor">#define sizeof_DCI2A_5MHz_2A_FDD_t 36</span></div>
<div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;<span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2A__5MHz__2A__FDD.html">DCI2A_5MHz_2A_FDD</a> <a class="code" href="structDCI2A__5MHz__2A__FDD.html">DCI2A_5MHz_2A_FDD_t</a>;</div>
<div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;</div>
<div class="line"><a name="l01814"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__4A__FDD.html"> 1814</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2A__5MHz__4A__FDD.html">DCI2A_5MHz_4A_FDD</a> {</div>
<div class="line"><a name="l01815"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__4A__FDD.html#ac1d663aadf0604085bfd83765e764b1c"> 1815</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__4A__FDD.html#ac1d663aadf0604085bfd83765e764b1c">padding</a>:26;</div>
<div class="line"><a name="l01817"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__4A__FDD.html#ad68158d1f3986a11260e7b4d7a14d200"> 1817</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__4A__FDD.html#ad68158d1f3986a11260e7b4d7a14d200">tpmi</a>:2;</div>
<div class="line"><a name="l01819"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__4A__FDD.html#a0094557fb5c4717b3afe88f5f894431e"> 1819</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__4A__FDD.html#a0094557fb5c4717b3afe88f5f894431e">rv2</a>:2;</div>
<div class="line"><a name="l01821"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__4A__FDD.html#a522ee906a9bf3e950c1190aad2b20077"> 1821</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__4A__FDD.html#a522ee906a9bf3e950c1190aad2b20077">ndi2</a>:1;</div>
<div class="line"><a name="l01823"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__4A__FDD.html#a21f653b6fd2342d910c76d8bda657c37"> 1823</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__4A__FDD.html#a21f653b6fd2342d910c76d8bda657c37">mcs2</a>:5;</div>
<div class="line"><a name="l01825"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__4A__FDD.html#a02a145f6ff2ead7e7a7d438f5db0d2bf"> 1825</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__4A__FDD.html#a02a145f6ff2ead7e7a7d438f5db0d2bf">rv1</a>:2;</div>
<div class="line"><a name="l01827"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__4A__FDD.html#a5ae1efa1705415fdd07ee09efdd76878"> 1827</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__4A__FDD.html#a5ae1efa1705415fdd07ee09efdd76878">ndi1</a>:1;</div>
<div class="line"><a name="l01829"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__4A__FDD.html#a70a1601f73c278f1ab557c7f0cc96bb7"> 1829</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__4A__FDD.html#a70a1601f73c278f1ab557c7f0cc96bb7">mcs1</a>:5;</div>
<div class="line"><a name="l01831"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__4A__FDD.html#a5c1d65e0264e8fa67a191d2f5d2d6eba"> 1831</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__4A__FDD.html#a5c1d65e0264e8fa67a191d2f5d2d6eba">tb_swap</a>:1;</div>
<div class="line"><a name="l01833"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__4A__FDD.html#a5f0d685ff3ae080ffd90cb4cb68c9956"> 1833</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__4A__FDD.html#a5f0d685ff3ae080ffd90cb4cb68c9956">harq_pid</a>:3;</div>
<div class="line"><a name="l01835"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__4A__FDD.html#a55a30f94472ef77df26b94f543817994"> 1835</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__4A__FDD.html#a55a30f94472ef77df26b94f543817994">TPC</a>:2;</div>
<div class="line"><a name="l01837"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__4A__FDD.html#ae8937a35675bb23543c759e030e2155c"> 1837</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__4A__FDD.html#ae8937a35675bb23543c759e030e2155c">rballoc</a>:13;</div>
<div class="line"><a name="l01839"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__4A__FDD.html#aec73eb34099e6238c40f47cf85cea4d3"> 1839</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__4A__FDD.html#aec73eb34099e6238c40f47cf85cea4d3">rah</a>:1;</div>
<div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;<span class="preprocessor">#define sizeof_DCI2A_5MHz_4A_FDD_t 38</span></div>
<div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;<span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2A__5MHz__4A__FDD.html">DCI2A_5MHz_4A_FDD</a> <a class="code" href="structDCI2A__5MHz__4A__FDD.html">DCI2A_5MHz_4A_FDD_t</a>;</div>
<div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;</div>
<div class="line"><a name="l01845"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__2A__TDD.html"> 1845</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2A__10MHz__2A__TDD.html">DCI2A_10MHz_2A_TDD</a> {</div>
<div class="line"><a name="l01846"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__2A__TDD.html#a3e44a874b4d31bac7cba96103d7bf744"> 1846</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__2A__TDD.html#a3e44a874b4d31bac7cba96103d7bf744">padding</a>:25;</div>
<div class="line"><a name="l01848"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__2A__TDD.html#afd310736abd65fc53193d4802d2c3c11"> 1848</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__2A__TDD.html#afd310736abd65fc53193d4802d2c3c11">rv2</a>:2;</div>
<div class="line"><a name="l01850"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__2A__TDD.html#a828b382c442445198f742c1254442168"> 1850</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__2A__TDD.html#a828b382c442445198f742c1254442168">ndi2</a>:1;</div>
<div class="line"><a name="l01852"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__2A__TDD.html#a7e65bee70d32261f1667cf1e2191f517"> 1852</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__2A__TDD.html#a7e65bee70d32261f1667cf1e2191f517">mcs2</a>:5;</div>
<div class="line"><a name="l01854"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__2A__TDD.html#aa4d9a6439b22f8bf4ad7d308742c79a4"> 1854</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__2A__TDD.html#aa4d9a6439b22f8bf4ad7d308742c79a4">rv1</a>:2;</div>
<div class="line"><a name="l01856"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__2A__TDD.html#ae25969e6f9d668d18618bd6a11a968cf"> 1856</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__2A__TDD.html#ae25969e6f9d668d18618bd6a11a968cf">ndi1</a>:1;</div>
<div class="line"><a name="l01858"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__2A__TDD.html#a6c969621b7202ef2cf96bd0e283d08de"> 1858</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__2A__TDD.html#a6c969621b7202ef2cf96bd0e283d08de">mcs1</a>:5;</div>
<div class="line"><a name="l01860"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__2A__TDD.html#aaf4eff29ab876fa16157d662913718c4"> 1860</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__2A__TDD.html#aaf4eff29ab876fa16157d662913718c4">tb_swap</a>:1;</div>
<div class="line"><a name="l01862"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__2A__TDD.html#a59bff58d7140d2570caec9078a174972"> 1862</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__2A__TDD.html#a59bff58d7140d2570caec9078a174972">harq_pid</a>:4;</div>
<div class="line"><a name="l01864"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__2A__TDD.html#a535cfa997f160d2c579a3a0cb626c1a8"> 1864</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__2A__TDD.html#a535cfa997f160d2c579a3a0cb626c1a8">dai</a>:2;</div>
<div class="line"><a name="l01866"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__2A__TDD.html#a91156a68609be46708f55216f05aaaab"> 1866</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__2A__TDD.html#a91156a68609be46708f55216f05aaaab">TPC</a>:2;</div>
<div class="line"><a name="l01868"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__2A__TDD.html#a2bda76e3a039e2db8c9ad7c81408a1f3"> 1868</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__2A__TDD.html#a2bda76e3a039e2db8c9ad7c81408a1f3">rballoc</a>:17;</div>
<div class="line"><a name="l01870"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__2A__TDD.html#a546e97d0b3a6a267614f4518443f0e5c"> 1870</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__2A__TDD.html#a546e97d0b3a6a267614f4518443f0e5c">rah</a>:1;</div>
<div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;<span class="preprocessor">#define sizeof_DCI2A_10MHz_2A_TDD_t 39</span></div>
<div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;<span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2A__10MHz__2A__TDD.html">DCI2A_10MHz_2A_TDD</a> <a class="code" href="structDCI2A__10MHz__2A__TDD.html">DCI2A_10MHz_2A_TDD_t</a>;</div>
<div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;</div>
<div class="line"><a name="l01876"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__4A__TDD.html"> 1876</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2A__10MHz__4A__TDD.html">DCI2A_10MHz_4A_TDD</a> {</div>
<div class="line"><a name="l01877"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__4A__TDD.html#a300bfe881bf2db9149bbb8fdc99c434c"> 1877</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__4A__TDD.html#a300bfe881bf2db9149bbb8fdc99c434c">padding</a>:23;</div>
<div class="line"><a name="l01879"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__4A__TDD.html#a7e200271362bb4c47532663d9fb2902d"> 1879</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__4A__TDD.html#a7e200271362bb4c47532663d9fb2902d">tpmi</a>:2;</div>
<div class="line"><a name="l01881"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__4A__TDD.html#a87b192f9a65b49207c7dcc07f6403273"> 1881</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__4A__TDD.html#a87b192f9a65b49207c7dcc07f6403273">rv2</a>:2;</div>
<div class="line"><a name="l01883"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__4A__TDD.html#a7a802d73779e13a16b362b31634a3f08"> 1883</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__4A__TDD.html#a7a802d73779e13a16b362b31634a3f08">ndi2</a>:1;</div>
<div class="line"><a name="l01885"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__4A__TDD.html#ac429aa143a53a4b7034df13a8af99946"> 1885</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__4A__TDD.html#ac429aa143a53a4b7034df13a8af99946">mcs2</a>:5;</div>
<div class="line"><a name="l01887"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__4A__TDD.html#a4d2dd4e75003939fd65cb0b766b341ec"> 1887</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__4A__TDD.html#a4d2dd4e75003939fd65cb0b766b341ec">rv1</a>:2;</div>
<div class="line"><a name="l01889"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__4A__TDD.html#a013c37c1b1bb06458d5d4fcb6587ff0e"> 1889</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__4A__TDD.html#a013c37c1b1bb06458d5d4fcb6587ff0e">ndi1</a>:1;</div>
<div class="line"><a name="l01891"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__4A__TDD.html#a83cf9955df418d79e1e6cad499060a3f"> 1891</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__4A__TDD.html#a83cf9955df418d79e1e6cad499060a3f">mcs1</a>:5;</div>
<div class="line"><a name="l01893"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__4A__TDD.html#add9735db76749bf0444f894023aa717d"> 1893</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__4A__TDD.html#add9735db76749bf0444f894023aa717d">tb_swap</a>:1;</div>
<div class="line"><a name="l01895"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__4A__TDD.html#a64035ed82da3973e56587c8335df266a"> 1895</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__4A__TDD.html#a64035ed82da3973e56587c8335df266a">harq_pid</a>:4;</div>
<div class="line"><a name="l01897"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__4A__TDD.html#a685b4df0ed148527b3fec40896e719b9"> 1897</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__4A__TDD.html#a685b4df0ed148527b3fec40896e719b9">dai</a>:2;</div>
<div class="line"><a name="l01899"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__4A__TDD.html#a82b76263bd28062279dd0864932fde5c"> 1899</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__4A__TDD.html#a82b76263bd28062279dd0864932fde5c">TPC</a>:2;</div>
<div class="line"><a name="l01901"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__4A__TDD.html#a6851eacf433d7c8541ae36333cbe9133"> 1901</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__4A__TDD.html#a6851eacf433d7c8541ae36333cbe9133">rballoc</a>:17;</div>
<div class="line"><a name="l01903"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__4A__TDD.html#a6f316f2ce92ab5d6bc93622f0b3cca55"> 1903</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__4A__TDD.html#a6f316f2ce92ab5d6bc93622f0b3cca55">rah</a>:1;</div>
<div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;<span class="preprocessor">#define sizeof_DCI2A_10MHz_4A_TDD_t 41</span></div>
<div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;<span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2A__10MHz__4A__TDD.html">DCI2A_10MHz_4A_TDD</a> <a class="code" href="structDCI2A__10MHz__4A__TDD.html">DCI2A_10MHz_4A_TDD_t</a>;</div>
<div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;</div>
<div class="line"><a name="l01909"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__2A__FDD.html"> 1909</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2A__10MHz__2A__FDD.html">DCI2A_10MHz_2A_FDD</a> {</div>
<div class="line"><a name="l01910"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__2A__FDD.html#a6e89d55f7f387900f0f6c1df65cac1a3"> 1910</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__2A__FDD.html#a6e89d55f7f387900f0f6c1df65cac1a3">padding</a>:28;</div>
<div class="line"><a name="l01912"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__2A__FDD.html#a478dd9d95f14797c865417eafc8dac9e"> 1912</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__2A__FDD.html#a478dd9d95f14797c865417eafc8dac9e">rv2</a>:2;</div>
<div class="line"><a name="l01914"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__2A__FDD.html#a593a364fca6e641551c4e1758d31c113"> 1914</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__2A__FDD.html#a593a364fca6e641551c4e1758d31c113">ndi2</a>:1;</div>
<div class="line"><a name="l01916"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__2A__FDD.html#a90ac5acf2b59a8f0a9fd8a049358399d"> 1916</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__2A__FDD.html#a90ac5acf2b59a8f0a9fd8a049358399d">mcs2</a>:5;</div>
<div class="line"><a name="l01918"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__2A__FDD.html#ab7bd7fe74280dd9a3c74682b936b053c"> 1918</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__2A__FDD.html#ab7bd7fe74280dd9a3c74682b936b053c">rv1</a>:2;</div>
<div class="line"><a name="l01920"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__2A__FDD.html#accf734bf041b53f4fce59db626948697"> 1920</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__2A__FDD.html#accf734bf041b53f4fce59db626948697">ndi1</a>:1;</div>
<div class="line"><a name="l01922"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__2A__FDD.html#ad25204d3e347a56db61c6f4f1aba7f78"> 1922</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__2A__FDD.html#ad25204d3e347a56db61c6f4f1aba7f78">mcs1</a>:5;</div>
<div class="line"><a name="l01924"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__2A__FDD.html#a7f78f96f9597f39216360f6026a75fc7"> 1924</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__2A__FDD.html#a7f78f96f9597f39216360f6026a75fc7">tb_swap</a>:1;</div>
<div class="line"><a name="l01926"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__2A__FDD.html#a10ec6042a1f1dae2f9c1cabcc5046165"> 1926</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__2A__FDD.html#a10ec6042a1f1dae2f9c1cabcc5046165">harq_pid</a>:3;</div>
<div class="line"><a name="l01928"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__2A__FDD.html#ab0995fa3a609fa76a1b35dcd370ef839"> 1928</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__2A__FDD.html#ab0995fa3a609fa76a1b35dcd370ef839">TPC</a>:2;</div>
<div class="line"><a name="l01930"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__2A__FDD.html#a222c140c7bf57a08204d8e49997560c0"> 1930</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__2A__FDD.html#a222c140c7bf57a08204d8e49997560c0">rballoc</a>:17;</div>
<div class="line"><a name="l01932"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__2A__FDD.html#a4aef2e8fe6e05d93d85d2e75f49b1796"> 1932</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__2A__FDD.html#a4aef2e8fe6e05d93d85d2e75f49b1796">rah</a>:1;</div>
<div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;<span class="preprocessor">#define sizeof_DCI2A_10MHz_2A_FDD_t 36</span></div>
<div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;<span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2A__10MHz__2A__FDD.html">DCI2A_10MHz_2A_FDD</a> <a class="code" href="structDCI2A__10MHz__2A__FDD.html">DCI2A_10MHz_2A_FDD_t</a>;</div>
<div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;</div>
<div class="line"><a name="l01938"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__4A__FDD.html"> 1938</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2A__10MHz__4A__FDD.html">DCI2A_10MHz_4A_FDD</a> {</div>
<div class="line"><a name="l01939"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__4A__FDD.html#ae4a0354bebde701fb05930f9d1492e95"> 1939</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__4A__FDD.html#ae4a0354bebde701fb05930f9d1492e95">padding</a>:26;</div>
<div class="line"><a name="l01941"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__4A__FDD.html#afa95fa475e972b3e0a179b8ffd4a6a4d"> 1941</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__4A__FDD.html#afa95fa475e972b3e0a179b8ffd4a6a4d">tpmi</a>:2;</div>
<div class="line"><a name="l01943"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__4A__FDD.html#a6a08969d30d2d1b4be7d1fbe6a19c138"> 1943</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__4A__FDD.html#a6a08969d30d2d1b4be7d1fbe6a19c138">rv2</a>:2;</div>
<div class="line"><a name="l01945"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__4A__FDD.html#a528039354227bc945c665d4adcc1933a"> 1945</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__4A__FDD.html#a528039354227bc945c665d4adcc1933a">ndi2</a>:1;</div>
<div class="line"><a name="l01947"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__4A__FDD.html#a9fa7c4c68bc4c43071e3765fa57a6472"> 1947</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__4A__FDD.html#a9fa7c4c68bc4c43071e3765fa57a6472">mcs2</a>:5;</div>
<div class="line"><a name="l01949"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__4A__FDD.html#a62b27eeadcac36d84e0ce7e9aca6810e"> 1949</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__4A__FDD.html#a62b27eeadcac36d84e0ce7e9aca6810e">rv1</a>:2;</div>
<div class="line"><a name="l01951"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__4A__FDD.html#a467cd8319330d3fb7b6d94ce0007b79a"> 1951</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__4A__FDD.html#a467cd8319330d3fb7b6d94ce0007b79a">ndi1</a>:1;</div>
<div class="line"><a name="l01953"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__4A__FDD.html#a8dc881d61c1872e0498d19872642d8cd"> 1953</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__4A__FDD.html#a8dc881d61c1872e0498d19872642d8cd">mcs1</a>:5;</div>
<div class="line"><a name="l01955"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__4A__FDD.html#af5c892f5edd8cf3a25f00de4a044288e"> 1955</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__4A__FDD.html#af5c892f5edd8cf3a25f00de4a044288e">tb_swap</a>:1;</div>
<div class="line"><a name="l01957"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__4A__FDD.html#a04fd577f69f593c03a6f2e321c94dee6"> 1957</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__4A__FDD.html#a04fd577f69f593c03a6f2e321c94dee6">harq_pid</a>:3;</div>
<div class="line"><a name="l01959"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__4A__FDD.html#afb339d3945452a80b1ed191ff044f380"> 1959</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__4A__FDD.html#afb339d3945452a80b1ed191ff044f380">TPC</a>:2;</div>
<div class="line"><a name="l01961"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__4A__FDD.html#ae1b55ae3df7ea5ebfccf8b8b5b4bd292"> 1961</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__4A__FDD.html#ae1b55ae3df7ea5ebfccf8b8b5b4bd292">rballoc</a>:17;</div>
<div class="line"><a name="l01963"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__4A__FDD.html#a73378d29f344b49eb1b950ff3baee808"> 1963</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__4A__FDD.html#a73378d29f344b49eb1b950ff3baee808">rah</a>:1;</div>
<div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;<span class="preprocessor">#define sizeof_DCI2A_10MHz_4A_FDD_t 38</span></div>
<div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;<span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2A__10MHz__4A__FDD.html">DCI2A_10MHz_4A_FDD</a> <a class="code" href="structDCI2A__10MHz__4A__FDD.html">DCI2A_10MHz_4A_FDD_t</a>;</div>
<div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;</div>
<div class="line"><a name="l01969"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__2A__TDD.html"> 1969</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2A__20MHz__2A__TDD.html">DCI2A_20MHz_2A_TDD</a> {</div>
<div class="line"><a name="l01970"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__2A__TDD.html#a0de02433f37aea18a5406609f0dbe365"> 1970</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__2A__TDD.html#a0de02433f37aea18a5406609f0dbe365">padding</a>:13;</div>
<div class="line"><a name="l01972"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__2A__TDD.html#aba1cada85c07187368a031fbce77cf85"> 1972</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__2A__TDD.html#aba1cada85c07187368a031fbce77cf85">rv2</a>:2;</div>
<div class="line"><a name="l01974"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__2A__TDD.html#ababb9530bd96d6ee48f07713d698e7b6"> 1974</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__2A__TDD.html#ababb9530bd96d6ee48f07713d698e7b6">ndi2</a>:1;</div>
<div class="line"><a name="l01976"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__2A__TDD.html#a92e8d489fdd1edefe339b2b44c8f9f6a"> 1976</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__2A__TDD.html#a92e8d489fdd1edefe339b2b44c8f9f6a">mcs2</a>:5;</div>
<div class="line"><a name="l01978"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__2A__TDD.html#a1a7e54c17833cc70e8660749ea09c907"> 1978</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__2A__TDD.html#a1a7e54c17833cc70e8660749ea09c907">rv1</a>:2;</div>
<div class="line"><a name="l01980"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__2A__TDD.html#ac1d8db3be1847b92bcae77058167ba8c"> 1980</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__2A__TDD.html#ac1d8db3be1847b92bcae77058167ba8c">ndi1</a>:1;</div>
<div class="line"><a name="l01982"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__2A__TDD.html#add351fdcdd17af3e286e2686a5530b5f"> 1982</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__2A__TDD.html#add351fdcdd17af3e286e2686a5530b5f">mcs1</a>:5;</div>
<div class="line"><a name="l01984"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__2A__TDD.html#ad7e5229124b21fad92c5452d29528f7e"> 1984</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__2A__TDD.html#ad7e5229124b21fad92c5452d29528f7e">tb_swap</a>:1;</div>
<div class="line"><a name="l01986"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__2A__TDD.html#a195144dd3fb042c2f017ddd98d966b89"> 1986</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__2A__TDD.html#a195144dd3fb042c2f017ddd98d966b89">harq_pid</a>:4;</div>
<div class="line"><a name="l01988"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__2A__TDD.html#ae213297f367dd0c871691ddb01fe3d3a"> 1988</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__2A__TDD.html#ae213297f367dd0c871691ddb01fe3d3a">dai</a>:2;</div>
<div class="line"><a name="l01990"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__2A__TDD.html#ad98d159b4cae79025abca719fecd5106"> 1990</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__2A__TDD.html#ad98d159b4cae79025abca719fecd5106">TPC</a>:2;</div>
<div class="line"><a name="l01992"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__2A__TDD.html#a9a12d8d7be1c0e78a1576a45a88d8318"> 1992</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__2A__TDD.html#a9a12d8d7be1c0e78a1576a45a88d8318">rballoc</a>:25;</div>
<div class="line"><a name="l01994"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__2A__TDD.html#a4ab04e89d159776b68a1e5da47f00d82"> 1994</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__2A__TDD.html#a4ab04e89d159776b68a1e5da47f00d82">rah</a>:1;</div>
<div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;<span class="preprocessor">#define sizeof_DCI2A_20MHz_2A_TDD_t 51</span></div>
<div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;<span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2A__20MHz__2A__TDD.html">DCI2A_20MHz_2A_TDD</a> <a class="code" href="structDCI2A__20MHz__2A__TDD.html">DCI2A_20MHz_2A_TDD_t</a>;</div>
<div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;</div>
<div class="line"><a name="l02000"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__4A__TDD.html"> 2000</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2A__20MHz__4A__TDD.html">DCI2A_20MHz_4A_TDD</a> {</div>
<div class="line"><a name="l02001"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__4A__TDD.html#a0fb5b1813095796054fd0d6eeb0abc58"> 2001</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__4A__TDD.html#a0fb5b1813095796054fd0d6eeb0abc58">padding</a>:11;</div>
<div class="line"><a name="l02003"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__4A__TDD.html#a94657fc525e1b7109c597cbc4be09811"> 2003</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__4A__TDD.html#a94657fc525e1b7109c597cbc4be09811">tpmi</a>:2;</div>
<div class="line"><a name="l02005"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__4A__TDD.html#a9441c6ba5470f062f69b6191ee711c98"> 2005</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__4A__TDD.html#a9441c6ba5470f062f69b6191ee711c98">rv2</a>:2;</div>
<div class="line"><a name="l02007"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__4A__TDD.html#a19cb3fb926bddeda04fd97279ac9d798"> 2007</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__4A__TDD.html#a19cb3fb926bddeda04fd97279ac9d798">ndi2</a>:1;</div>
<div class="line"><a name="l02009"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__4A__TDD.html#a172d4d6dea0546ef857dac90a24f56bc"> 2009</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__4A__TDD.html#a172d4d6dea0546ef857dac90a24f56bc">mcs2</a>:5;</div>
<div class="line"><a name="l02011"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__4A__TDD.html#a52d30965c726fa103ab756f72b60baba"> 2011</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__4A__TDD.html#a52d30965c726fa103ab756f72b60baba">rv1</a>:2;</div>
<div class="line"><a name="l02013"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__4A__TDD.html#a50faa7b7878525cf27b3811ff88ecd20"> 2013</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__4A__TDD.html#a50faa7b7878525cf27b3811ff88ecd20">ndi1</a>:1;</div>
<div class="line"><a name="l02015"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__4A__TDD.html#af031fce559962f89ba20489ce6d2b8eb"> 2015</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__4A__TDD.html#af031fce559962f89ba20489ce6d2b8eb">mcs1</a>:5;</div>
<div class="line"><a name="l02017"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__4A__TDD.html#a3e1d2eadce4e43f6f783216e0c7240ae"> 2017</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__4A__TDD.html#a3e1d2eadce4e43f6f783216e0c7240ae">tb_swap</a>:1;</div>
<div class="line"><a name="l02019"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__4A__TDD.html#a263fde654981e31e27a1c0e4662e8620"> 2019</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__4A__TDD.html#a263fde654981e31e27a1c0e4662e8620">harq_pid</a>:4;</div>
<div class="line"><a name="l02021"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__4A__TDD.html#a27efc95b8fb7e4d3ff93f6f2707ef0b1"> 2021</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__4A__TDD.html#a27efc95b8fb7e4d3ff93f6f2707ef0b1">dai</a>:2;</div>
<div class="line"><a name="l02023"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__4A__TDD.html#ab0e790a62015fa644b963b58c14a0422"> 2023</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__4A__TDD.html#ab0e790a62015fa644b963b58c14a0422">TPC</a>:2;</div>
<div class="line"><a name="l02025"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__4A__TDD.html#aef5ba1b5bdfc5861ff39eb48a1632727"> 2025</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__4A__TDD.html#aef5ba1b5bdfc5861ff39eb48a1632727">rballoc</a>:25;</div>
<div class="line"><a name="l02027"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__4A__TDD.html#a9c5fcc9f110689876717aa832724cb83"> 2027</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__4A__TDD.html#a9c5fcc9f110689876717aa832724cb83">rah</a>:1;</div>
<div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;<span class="preprocessor">#define sizeof_DCI2A_20MHz_4A_TDD_t 53</span></div>
<div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;<span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2A__20MHz__4A__TDD.html">DCI2A_20MHz_4A_TDD</a> <a class="code" href="structDCI2A__20MHz__4A__TDD.html">DCI2A_20MHz_4A_TDD_t</a>;</div>
<div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;</div>
<div class="line"><a name="l02033"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__2A__FDD.html"> 2033</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2A__20MHz__2A__FDD.html">DCI2A_20MHz_2A_FDD</a> {</div>
<div class="line"><a name="l02034"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__2A__FDD.html#a1e82c0b878769fdde49e9736594034ce"> 2034</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__2A__FDD.html#a1e82c0b878769fdde49e9736594034ce">padding</a>:16;</div>
<div class="line"><a name="l02036"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__2A__FDD.html#a82f880b45b1958a679dac86cd312ce6a"> 2036</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__2A__FDD.html#a82f880b45b1958a679dac86cd312ce6a">rv2</a>:2;</div>
<div class="line"><a name="l02038"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__2A__FDD.html#a0a8b992ded193ad584ad51cfe14dc51f"> 2038</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__2A__FDD.html#a0a8b992ded193ad584ad51cfe14dc51f">ndi2</a>:1;</div>
<div class="line"><a name="l02040"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__2A__FDD.html#a44e32b29160485efa8eeb9247db4d10c"> 2040</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__2A__FDD.html#a44e32b29160485efa8eeb9247db4d10c">mcs2</a>:5;</div>
<div class="line"><a name="l02042"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__2A__FDD.html#a2e0d94618a30af55a5f5a067bc2fe600"> 2042</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__2A__FDD.html#a2e0d94618a30af55a5f5a067bc2fe600">rv1</a>:2;</div>
<div class="line"><a name="l02044"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__2A__FDD.html#a0c7616079301daaa12e3ec072a052ace"> 2044</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__2A__FDD.html#a0c7616079301daaa12e3ec072a052ace">ndi1</a>:1;</div>
<div class="line"><a name="l02046"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__2A__FDD.html#a9b56b1f17986b424f2834df661d6d9a1"> 2046</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__2A__FDD.html#a9b56b1f17986b424f2834df661d6d9a1">mcs1</a>:5;</div>
<div class="line"><a name="l02048"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__2A__FDD.html#a3e124c8bde0bebfde5175af8bf32c64a"> 2048</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__2A__FDD.html#a3e124c8bde0bebfde5175af8bf32c64a">tb_swap</a>:1;</div>
<div class="line"><a name="l02050"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__2A__FDD.html#ad68ba3ec18f6cf10c8d04193c39ad40c"> 2050</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__2A__FDD.html#ad68ba3ec18f6cf10c8d04193c39ad40c">harq_pid</a>:3;</div>
<div class="line"><a name="l02052"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__2A__FDD.html#a6628d23f7e0ae2003e06017aefe0afcc"> 2052</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__2A__FDD.html#a6628d23f7e0ae2003e06017aefe0afcc">TPC</a>:2;</div>
<div class="line"><a name="l02054"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__2A__FDD.html#a6914b42082f00a4351ab2281aa4a1fa3"> 2054</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__2A__FDD.html#a6914b42082f00a4351ab2281aa4a1fa3">rballoc</a>:25;</div>
<div class="line"><a name="l02056"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__2A__FDD.html#a2c627c3be9f793644b894ca57e04b02e"> 2056</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__2A__FDD.html#a2c627c3be9f793644b894ca57e04b02e">rah</a>:1;</div>
<div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;<span class="preprocessor">#define sizeof_DCI2A_20MHz_2A_FDD_t 48</span></div>
<div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;<span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2A__20MHz__2A__FDD.html">DCI2A_20MHz_2A_FDD</a> <a class="code" href="structDCI2A__20MHz__2A__FDD.html">DCI2A_20MHz_2A_FDD_t</a>;</div>
<div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160;</div>
<div class="line"><a name="l02062"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__4A__FDD.html"> 2062</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2A__20MHz__4A__FDD.html">DCI2A_20MHz_4A_FDD</a> {</div>
<div class="line"><a name="l02063"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__4A__FDD.html#a42ddae0d383fc7cd6d35286d5730ac49"> 2063</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__4A__FDD.html#a42ddae0d383fc7cd6d35286d5730ac49">padding</a>:14;</div>
<div class="line"><a name="l02065"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__4A__FDD.html#a914dfcef5b85646a7d4cd7764177649c"> 2065</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__4A__FDD.html#a914dfcef5b85646a7d4cd7764177649c">tpmi</a>:2;</div>
<div class="line"><a name="l02067"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__4A__FDD.html#ae8a8ba791e91869ccb697b266c7c8946"> 2067</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__4A__FDD.html#ae8a8ba791e91869ccb697b266c7c8946">rv2</a>:2;</div>
<div class="line"><a name="l02069"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__4A__FDD.html#aea2eacca3ec26aa195e81ab16fee74c2"> 2069</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__4A__FDD.html#aea2eacca3ec26aa195e81ab16fee74c2">ndi2</a>:1;</div>
<div class="line"><a name="l02071"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__4A__FDD.html#a9dd730fdf8e6b771bde3ca8700475dc0"> 2071</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__4A__FDD.html#a9dd730fdf8e6b771bde3ca8700475dc0">mcs2</a>:5;</div>
<div class="line"><a name="l02073"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__4A__FDD.html#ac31b93a689f12111b289683ee5a7de86"> 2073</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__4A__FDD.html#ac31b93a689f12111b289683ee5a7de86">rv1</a>:2;</div>
<div class="line"><a name="l02075"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__4A__FDD.html#ad15649564041d17b8bd2587c2866a55f"> 2075</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__4A__FDD.html#ad15649564041d17b8bd2587c2866a55f">ndi1</a>:1;</div>
<div class="line"><a name="l02077"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__4A__FDD.html#ab76e62a58501a88fe99435fa15740ce8"> 2077</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__4A__FDD.html#ab76e62a58501a88fe99435fa15740ce8">mcs1</a>:5;</div>
<div class="line"><a name="l02079"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__4A__FDD.html#a4595f6de941d305f954bdba5f47d0ff0"> 2079</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__4A__FDD.html#a4595f6de941d305f954bdba5f47d0ff0">tb_swap</a>:1;</div>
<div class="line"><a name="l02081"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__4A__FDD.html#a905e7e295c562ea27fc7d76caf843f80"> 2081</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__4A__FDD.html#a905e7e295c562ea27fc7d76caf843f80">harq_pid</a>:3;</div>
<div class="line"><a name="l02083"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__4A__FDD.html#a4554aa310017e6ac53709c7aa93f95b9"> 2083</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__4A__FDD.html#a4554aa310017e6ac53709c7aa93f95b9">TPC</a>:2;</div>
<div class="line"><a name="l02085"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__4A__FDD.html#a7a8480447a53ffd38e8282ada6b84532"> 2085</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__4A__FDD.html#a7a8480447a53ffd38e8282ada6b84532">rballoc</a>:25;</div>
<div class="line"><a name="l02087"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__4A__FDD.html#aeb4cac9e3624e79e324413f8d5336fd9"> 2087</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__4A__FDD.html#aeb4cac9e3624e79e324413f8d5336fd9">rah</a>:1;</div>
<div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;<span class="preprocessor">#define sizeof_DCI2A_20MHz_4A_FDD_t 50</span></div>
<div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;<span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2A__20MHz__4A__FDD.html">DCI2A_20MHz_4A_FDD</a> <a class="code" href="structDCI2A__20MHz__4A__FDD.html">DCI2A_20MHz_4A_FDD_t</a>;</div>
<div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;</div>
<div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160;<span class="comment">// *******************************************************************</span></div>
<div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;<span class="comment">// ********************FORMAT 2B DCIs*********************************</span></div>
<div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;<span class="comment">// *******************************************************************</span></div>
<div class="line"><a name="l02096"></a><span class="lineno"><a class="line" href="structDCI2B__1__5MHz__TDD.html"> 2096</a></span>&#160;<span class="comment"></span><span class="keyword">struct </span><a class="code" href="structDCI2B__1__5MHz__TDD.html">DCI2B_1_5MHz_TDD</a> {</div>
<div class="line"><a name="l02097"></a><span class="lineno"><a class="line" href="structDCI2B__1__5MHz__TDD.html#a7bc4b24f399bd195ae469fd82f89830f"> 2097</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__1__5MHz__TDD.html#a7bc4b24f399bd195ae469fd82f89830f">padding64</a>:31;</div>
<div class="line"><a name="l02099"></a><span class="lineno"><a class="line" href="structDCI2B__1__5MHz__TDD.html#a95ecb45b94065a28f6884a66d77cbe23"> 2099</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__1__5MHz__TDD.html#a95ecb45b94065a28f6884a66d77cbe23">rv2</a>:2;</div>
<div class="line"><a name="l02101"></a><span class="lineno"><a class="line" href="structDCI2B__1__5MHz__TDD.html#a7937fe0568f94a421cbb11e0564825d5"> 2101</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__1__5MHz__TDD.html#a7937fe0568f94a421cbb11e0564825d5">ndi2</a>:1;</div>
<div class="line"><a name="l02103"></a><span class="lineno"><a class="line" href="structDCI2B__1__5MHz__TDD.html#a9dd744bb7a8ca92833c641ebb5cb54c4"> 2103</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__1__5MHz__TDD.html#a9dd744bb7a8ca92833c641ebb5cb54c4">mcs2</a>:5;</div>
<div class="line"><a name="l02105"></a><span class="lineno"><a class="line" href="structDCI2B__1__5MHz__TDD.html#a8c71c31ad1c499d4b253f01215db6994"> 2105</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__1__5MHz__TDD.html#a8c71c31ad1c499d4b253f01215db6994">rv1</a>:2;</div>
<div class="line"><a name="l02107"></a><span class="lineno"><a class="line" href="structDCI2B__1__5MHz__TDD.html#a5c856a72f49e9818baa9aba8e89bccac"> 2107</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__1__5MHz__TDD.html#a5c856a72f49e9818baa9aba8e89bccac">ndi1</a>:1;</div>
<div class="line"><a name="l02109"></a><span class="lineno"><a class="line" href="structDCI2B__1__5MHz__TDD.html#a50c0b37c3884920932e602665fac91d5"> 2109</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__1__5MHz__TDD.html#a50c0b37c3884920932e602665fac91d5">mcs1</a>:5;</div>
<div class="line"><a name="l02111"></a><span class="lineno"><a class="line" href="structDCI2B__1__5MHz__TDD.html#a1b152e183b285e29763e642b4a9aa15e"> 2111</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__1__5MHz__TDD.html#a1b152e183b285e29763e642b4a9aa15e">srs_req</a>:1;</div>
<div class="line"><a name="l02113"></a><span class="lineno"><a class="line" href="structDCI2B__1__5MHz__TDD.html#ae95b16c5edc53cc70650a8ef2115f6a8"> 2113</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__1__5MHz__TDD.html#ae95b16c5edc53cc70650a8ef2115f6a8">scrambling_id</a>:1;</div>
<div class="line"><a name="l02115"></a><span class="lineno"><a class="line" href="structDCI2B__1__5MHz__TDD.html#a2c39b6b9639a08279239580795de2c06"> 2115</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__1__5MHz__TDD.html#a2c39b6b9639a08279239580795de2c06">harq_pid</a>:4;</div>
<div class="line"><a name="l02117"></a><span class="lineno"><a class="line" href="structDCI2B__1__5MHz__TDD.html#ad0d7f4ea18e9e2cd191428711bb7d701"> 2117</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__1__5MHz__TDD.html#ad0d7f4ea18e9e2cd191428711bb7d701">dai</a>:2;</div>
<div class="line"><a name="l02119"></a><span class="lineno"><a class="line" href="structDCI2B__1__5MHz__TDD.html#a10f432c86ea8ee7bc08f62e85dab7563"> 2119</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__1__5MHz__TDD.html#a10f432c86ea8ee7bc08f62e85dab7563">TPC</a>:2;</div>
<div class="line"><a name="l02121"></a><span class="lineno"><a class="line" href="structDCI2B__1__5MHz__TDD.html#acad82d13466f07a2e4cc248169e03c43"> 2121</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__1__5MHz__TDD.html#acad82d13466f07a2e4cc248169e03c43">rballoc</a>:6;</div>
<div class="line"><a name="l02123"></a><span class="lineno"><a class="line" href="structDCI2B__1__5MHz__TDD.html#a0c414796ff2f0986400844234c7c5abf"> 2123</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__1__5MHz__TDD.html#a0c414796ff2f0986400844234c7c5abf">padding</a>:1;</div>
<div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;</div>
<div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2B__1__5MHz__TDD.html">DCI2B_1_5MHz_TDD</a> <a class="code" href="structDCI2B__1__5MHz__TDD.html">DCI2B_1_5MHz_TDD_t</a>;</div>
<div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;<span class="preprocessor">#define sizeof_DCI2B_1_5MHz_TDD_t 33</span></div>
<div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02130"></a><span class="lineno"><a class="line" href="structDCI2B__5MHz__TDD.html"> 2130</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2B__5MHz__TDD.html">DCI2B_5MHz_TDD</a> {</div>
<div class="line"><a name="l02132"></a><span class="lineno"><a class="line" href="structDCI2B__5MHz__TDD.html#aaf1b3a29146445665debda41b3dad1b9"> 2132</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__5MHz__TDD.html#aaf1b3a29146445665debda41b3dad1b9">padding64</a>:25;</div>
<div class="line"><a name="l02134"></a><span class="lineno"><a class="line" href="structDCI2B__5MHz__TDD.html#abb2026f0b141669afc14ba30bc0699c4"> 2134</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__5MHz__TDD.html#abb2026f0b141669afc14ba30bc0699c4">rv2</a>:2;</div>
<div class="line"><a name="l02136"></a><span class="lineno"><a class="line" href="structDCI2B__5MHz__TDD.html#a42ae04760f16e371f18cb8e23af8fb66"> 2136</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__5MHz__TDD.html#a42ae04760f16e371f18cb8e23af8fb66">ndi2</a>:1;</div>
<div class="line"><a name="l02138"></a><span class="lineno"><a class="line" href="structDCI2B__5MHz__TDD.html#a8cc804a2a0b6f0175fa7c743a21fe2a4"> 2138</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__5MHz__TDD.html#a8cc804a2a0b6f0175fa7c743a21fe2a4">mcs2</a>:5;</div>
<div class="line"><a name="l02140"></a><span class="lineno"><a class="line" href="structDCI2B__5MHz__TDD.html#acdfa25c9300b975ec5a1fcdc31cb46ee"> 2140</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__5MHz__TDD.html#acdfa25c9300b975ec5a1fcdc31cb46ee">rv1</a>:2;</div>
<div class="line"><a name="l02142"></a><span class="lineno"><a class="line" href="structDCI2B__5MHz__TDD.html#a76c3b0190470e28cfd81e0fd89946285"> 2142</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__5MHz__TDD.html#a76c3b0190470e28cfd81e0fd89946285">ndi1</a>:1;</div>
<div class="line"><a name="l02144"></a><span class="lineno"><a class="line" href="structDCI2B__5MHz__TDD.html#a15a46e0e924ea1d7dc29c92f88fce4f0"> 2144</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__5MHz__TDD.html#a15a46e0e924ea1d7dc29c92f88fce4f0">mcs1</a>:5;</div>
<div class="line"><a name="l02146"></a><span class="lineno"><a class="line" href="structDCI2B__5MHz__TDD.html#aa98c537fa8eac8eeb6cb8a0e3de21f22"> 2146</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__5MHz__TDD.html#aa98c537fa8eac8eeb6cb8a0e3de21f22">srs_req</a>:1;</div>
<div class="line"><a name="l02148"></a><span class="lineno"><a class="line" href="structDCI2B__5MHz__TDD.html#aedf05ffd029d7178e78d74ad72c0fa37"> 2148</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__5MHz__TDD.html#aedf05ffd029d7178e78d74ad72c0fa37">scrambling_id</a>:1;</div>
<div class="line"><a name="l02150"></a><span class="lineno"><a class="line" href="structDCI2B__5MHz__TDD.html#a35efd8aad30c8a5939ec00b1b5a27874"> 2150</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__5MHz__TDD.html#a35efd8aad30c8a5939ec00b1b5a27874">harq_pid</a>:4;</div>
<div class="line"><a name="l02152"></a><span class="lineno"><a class="line" href="structDCI2B__5MHz__TDD.html#af1dee5159d41bf1e2622e19703a8e12b"> 2152</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__5MHz__TDD.html#af1dee5159d41bf1e2622e19703a8e12b">dai</a>:2;</div>
<div class="line"><a name="l02154"></a><span class="lineno"><a class="line" href="structDCI2B__5MHz__TDD.html#a85d695eff6d54532985610721b35005d"> 2154</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__5MHz__TDD.html#a85d695eff6d54532985610721b35005d">TPC</a>:2;</div>
<div class="line"><a name="l02156"></a><span class="lineno"><a class="line" href="structDCI2B__5MHz__TDD.html#a9ab5fe112b0ffdb59824ad21650eb5d7"> 2156</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__5MHz__TDD.html#a9ab5fe112b0ffdb59824ad21650eb5d7">rballoc</a>:13;</div>
<div class="line"><a name="l02158"></a><span class="lineno"><a class="line" href="structDCI2B__5MHz__TDD.html#a6ac169da49013044b719b8f7e8d3ce07"> 2158</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__5MHz__TDD.html#a6ac169da49013044b719b8f7e8d3ce07">rah</a>:1;</div>
<div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l02160"></a><span class="lineno"> 2160</span>&#160;</div>
<div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2B__5MHz__TDD.html">DCI2B_5MHz_TDD</a> <a class="code" href="structDCI2B__5MHz__TDD.html">DCI2B_5MHz_TDD_t</a>;</div>
<div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;<span class="preprocessor">#define sizeof_DCI2B_5MHz_TDD_t 39</span></div>
<div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02165"></a><span class="lineno"><a class="line" href="structDCI2B__10MHz__TDD.html"> 2165</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2B__10MHz__TDD.html">DCI2B_10MHz_TDD</a> {</div>
<div class="line"><a name="l02167"></a><span class="lineno"><a class="line" href="structDCI2B__10MHz__TDD.html#a91c7d5a01fab556981d9f08f9219d296"> 2167</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__10MHz__TDD.html#a91c7d5a01fab556981d9f08f9219d296">padding64</a>:21;</div>
<div class="line"><a name="l02169"></a><span class="lineno"><a class="line" href="structDCI2B__10MHz__TDD.html#ad429a1f232eedec2ef63f5d144f32920"> 2169</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__10MHz__TDD.html#ad429a1f232eedec2ef63f5d144f32920">rv2</a>:2;</div>
<div class="line"><a name="l02171"></a><span class="lineno"><a class="line" href="structDCI2B__10MHz__TDD.html#abf4b586af657e87c2bfca6401ee6ed59"> 2171</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__10MHz__TDD.html#abf4b586af657e87c2bfca6401ee6ed59">ndi2</a>:1;</div>
<div class="line"><a name="l02173"></a><span class="lineno"><a class="line" href="structDCI2B__10MHz__TDD.html#a12244d1e4599a24d1ea9781cc3340913"> 2173</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__10MHz__TDD.html#a12244d1e4599a24d1ea9781cc3340913">mcs2</a>:5;</div>
<div class="line"><a name="l02175"></a><span class="lineno"><a class="line" href="structDCI2B__10MHz__TDD.html#a2bc373dfdf952f5a51024900049e4be5"> 2175</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__10MHz__TDD.html#a2bc373dfdf952f5a51024900049e4be5">rv1</a>:2;</div>
<div class="line"><a name="l02177"></a><span class="lineno"><a class="line" href="structDCI2B__10MHz__TDD.html#ac0d65955cec7c88d673a8166b7631e5f"> 2177</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__10MHz__TDD.html#ac0d65955cec7c88d673a8166b7631e5f">ndi1</a>:1;</div>
<div class="line"><a name="l02179"></a><span class="lineno"><a class="line" href="structDCI2B__10MHz__TDD.html#a6cf5b10eb4c4b2ddad5dd63d47aa2647"> 2179</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__10MHz__TDD.html#a6cf5b10eb4c4b2ddad5dd63d47aa2647">mcs1</a>:5;</div>
<div class="line"><a name="l02181"></a><span class="lineno"><a class="line" href="structDCI2B__10MHz__TDD.html#a004f278c22356b9c8296c2f3b3ed7988"> 2181</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__10MHz__TDD.html#a004f278c22356b9c8296c2f3b3ed7988">srs_req</a>:1;</div>
<div class="line"><a name="l02183"></a><span class="lineno"><a class="line" href="structDCI2B__10MHz__TDD.html#af2aa83e240964557b9d9c6bece34bbc3"> 2183</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__10MHz__TDD.html#af2aa83e240964557b9d9c6bece34bbc3">scrambling_id</a>:1;</div>
<div class="line"><a name="l02185"></a><span class="lineno"><a class="line" href="structDCI2B__10MHz__TDD.html#a9e7581dee20d2de24e7d4772bd4ed632"> 2185</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__10MHz__TDD.html#a9e7581dee20d2de24e7d4772bd4ed632">harq_pid</a>:4;</div>
<div class="line"><a name="l02187"></a><span class="lineno"><a class="line" href="structDCI2B__10MHz__TDD.html#a8682f975a6c4da0248f79d38b1726652"> 2187</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__10MHz__TDD.html#a8682f975a6c4da0248f79d38b1726652">dai</a>:2;</div>
<div class="line"><a name="l02189"></a><span class="lineno"><a class="line" href="structDCI2B__10MHz__TDD.html#a80b334d4ae7e09fb8fba186329ff29f2"> 2189</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__10MHz__TDD.html#a80b334d4ae7e09fb8fba186329ff29f2">TPC</a>:2;</div>
<div class="line"><a name="l02191"></a><span class="lineno"><a class="line" href="structDCI2B__10MHz__TDD.html#acfd4b6bda8f67b60e07a000428b80b7c"> 2191</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__10MHz__TDD.html#acfd4b6bda8f67b60e07a000428b80b7c">rballoc</a>:17;</div>
<div class="line"><a name="l02193"></a><span class="lineno"><a class="line" href="structDCI2B__10MHz__TDD.html#a8e892a8977f126b2cd0e619e686923eb"> 2193</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__10MHz__TDD.html#a8e892a8977f126b2cd0e619e686923eb">rah</a>:1;</div>
<div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;</div>
<div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2B__10MHz__TDD.html">DCI2B_10MHz_TDD</a> <a class="code" href="structDCI2B__10MHz__TDD.html">DCI2B_10MHz_TDD_t</a>;</div>
<div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;<span class="preprocessor">#define sizeof_DCI2B_10MHz_TDD_t 43</span></div>
<div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02200"></a><span class="lineno"><a class="line" href="structDCI2B__20MHz__TDD.html"> 2200</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2B__20MHz__TDD.html">DCI2B_20MHz_TDD</a> {</div>
<div class="line"><a name="l02202"></a><span class="lineno"><a class="line" href="structDCI2B__20MHz__TDD.html#a98cfd1153fc2926ffc593a75eb44d4b4"> 2202</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__20MHz__TDD.html#a98cfd1153fc2926ffc593a75eb44d4b4">padding64</a>:13;</div>
<div class="line"><a name="l02204"></a><span class="lineno"><a class="line" href="structDCI2B__20MHz__TDD.html#a9b7e6425f35dadf6c154efcadf668898"> 2204</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__20MHz__TDD.html#a9b7e6425f35dadf6c154efcadf668898">rv2</a>:2;</div>
<div class="line"><a name="l02206"></a><span class="lineno"><a class="line" href="structDCI2B__20MHz__TDD.html#a7cc2321b65becc8d205861a5d191107d"> 2206</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__20MHz__TDD.html#a7cc2321b65becc8d205861a5d191107d">ndi2</a>:1;</div>
<div class="line"><a name="l02208"></a><span class="lineno"><a class="line" href="structDCI2B__20MHz__TDD.html#a559dec80c8563886668a3fd2cbc0761e"> 2208</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__20MHz__TDD.html#a559dec80c8563886668a3fd2cbc0761e">mcs2</a>:5;</div>
<div class="line"><a name="l02210"></a><span class="lineno"><a class="line" href="structDCI2B__20MHz__TDD.html#a8d205c535ca9d65f00314238381d20b3"> 2210</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__20MHz__TDD.html#a8d205c535ca9d65f00314238381d20b3">rv1</a>:2;</div>
<div class="line"><a name="l02212"></a><span class="lineno"><a class="line" href="structDCI2B__20MHz__TDD.html#a3583b266677d5ac58aa2022151bdfdd2"> 2212</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__20MHz__TDD.html#a3583b266677d5ac58aa2022151bdfdd2">ndi1</a>:1;</div>
<div class="line"><a name="l02214"></a><span class="lineno"><a class="line" href="structDCI2B__20MHz__TDD.html#ac7a25b4f3d2f8843420ca6141c233623"> 2214</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__20MHz__TDD.html#ac7a25b4f3d2f8843420ca6141c233623">mcs1</a>:5;</div>
<div class="line"><a name="l02216"></a><span class="lineno"><a class="line" href="structDCI2B__20MHz__TDD.html#a39fa96c8ca2eb2ed7d1584ad0bd9e285"> 2216</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__20MHz__TDD.html#a39fa96c8ca2eb2ed7d1584ad0bd9e285">srs_req</a>:1;</div>
<div class="line"><a name="l02218"></a><span class="lineno"><a class="line" href="structDCI2B__20MHz__TDD.html#a161b1a7dc84d01cc3332415c397f7584"> 2218</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__20MHz__TDD.html#a161b1a7dc84d01cc3332415c397f7584">scrambling_id</a>:1;</div>
<div class="line"><a name="l02220"></a><span class="lineno"><a class="line" href="structDCI2B__20MHz__TDD.html#abb84d603d8ef92e9eaf42e0107d5c7fb"> 2220</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__20MHz__TDD.html#abb84d603d8ef92e9eaf42e0107d5c7fb">harq_pid</a>:4;</div>
<div class="line"><a name="l02222"></a><span class="lineno"><a class="line" href="structDCI2B__20MHz__TDD.html#a28a8ae6ecc199d34515fd9eccf07bbe5"> 2222</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__20MHz__TDD.html#a28a8ae6ecc199d34515fd9eccf07bbe5">dai</a>:2;</div>
<div class="line"><a name="l02224"></a><span class="lineno"><a class="line" href="structDCI2B__20MHz__TDD.html#a07ff5780a509aff4d2e0fefb2cc8d593"> 2224</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__20MHz__TDD.html#a07ff5780a509aff4d2e0fefb2cc8d593">TPC</a>:2;</div>
<div class="line"><a name="l02226"></a><span class="lineno"><a class="line" href="structDCI2B__20MHz__TDD.html#a200ec0bdc3691b1b4072e65c1622a983"> 2226</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__20MHz__TDD.html#a200ec0bdc3691b1b4072e65c1622a983">rballoc</a>:25;</div>
<div class="line"><a name="l02228"></a><span class="lineno"><a class="line" href="structDCI2B__20MHz__TDD.html#a0887f1578250869400ab9428cc70c5ad"> 2228</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__20MHz__TDD.html#a0887f1578250869400ab9428cc70c5ad">rah</a>:1;</div>
<div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;</div>
<div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2B__20MHz__TDD.html">DCI2B_20MHz_TDD</a> <a class="code" href="structDCI2B__20MHz__TDD.html">DCI2B_20MHz_TDD_t</a>;</div>
<div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;<span class="preprocessor">#define sizeof_DCI2B_20MHz_TDD_t 51</span></div>
<div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02235"></a><span class="lineno"><a class="line" href="structDCI2B__1__5MHz__FDD.html"> 2235</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2B__1__5MHz__FDD.html">DCI2B_1_5MHz_FDD</a> {</div>
<div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;  <span class="comment">//padding for 32 bits</span></div>
<div class="line"><a name="l02237"></a><span class="lineno"><a class="line" href="structDCI2B__1__5MHz__FDD.html#aad5778b82a445885d44c949c3a1b8a2f"> 2237</a></span>&#160;  uint32_t <a class="code" href="structDCI2B__1__5MHz__FDD.html#aad5778b82a445885d44c949c3a1b8a2f">padding32</a>:4;</div>
<div class="line"><a name="l02239"></a><span class="lineno"><a class="line" href="structDCI2B__1__5MHz__FDD.html#a46223737eceb6b44d17bb93cbbae13bb"> 2239</a></span>&#160;  uint32_t <a class="code" href="structDCI2B__1__5MHz__FDD.html#a46223737eceb6b44d17bb93cbbae13bb">rv2</a>:2;</div>
<div class="line"><a name="l02241"></a><span class="lineno"><a class="line" href="structDCI2B__1__5MHz__FDD.html#a430311987c1d0d393949ff6736f01598"> 2241</a></span>&#160;  uint32_t <a class="code" href="structDCI2B__1__5MHz__FDD.html#a430311987c1d0d393949ff6736f01598">ndi2</a>:1;</div>
<div class="line"><a name="l02243"></a><span class="lineno"><a class="line" href="structDCI2B__1__5MHz__FDD.html#aed8603897975f1f52731288dee2488d6"> 2243</a></span>&#160;  uint32_t <a class="code" href="structDCI2B__1__5MHz__FDD.html#aed8603897975f1f52731288dee2488d6">mcs2</a>:5;</div>
<div class="line"><a name="l02245"></a><span class="lineno"><a class="line" href="structDCI2B__1__5MHz__FDD.html#af8266c0153a253d63adc54c864d502cf"> 2245</a></span>&#160;  uint32_t <a class="code" href="structDCI2B__1__5MHz__FDD.html#af8266c0153a253d63adc54c864d502cf">rv1</a>:2;</div>
<div class="line"><a name="l02247"></a><span class="lineno"><a class="line" href="structDCI2B__1__5MHz__FDD.html#a60cefd447fc81bc6480b27a125f0456f"> 2247</a></span>&#160;  uint32_t <a class="code" href="structDCI2B__1__5MHz__FDD.html#a60cefd447fc81bc6480b27a125f0456f">ndi1</a>:1;</div>
<div class="line"><a name="l02249"></a><span class="lineno"><a class="line" href="structDCI2B__1__5MHz__FDD.html#abbe06aaf341c8709edc940abc2edaac4"> 2249</a></span>&#160;  uint32_t <a class="code" href="structDCI2B__1__5MHz__FDD.html#abbe06aaf341c8709edc940abc2edaac4">mcs1</a>:5;</div>
<div class="line"><a name="l02251"></a><span class="lineno"><a class="line" href="structDCI2B__1__5MHz__FDD.html#a78b3eced03e52b60172d16ee1675890c"> 2251</a></span>&#160;  uint32_t <a class="code" href="structDCI2B__1__5MHz__FDD.html#a78b3eced03e52b60172d16ee1675890c">scrambling_id</a>:1;</div>
<div class="line"><a name="l02253"></a><span class="lineno"><a class="line" href="structDCI2B__1__5MHz__FDD.html#aab2f9b627285f45916f52132df678bc2"> 2253</a></span>&#160;  uint32_t <a class="code" href="structDCI2B__1__5MHz__FDD.html#aab2f9b627285f45916f52132df678bc2">harq_pid</a>:3;</div>
<div class="line"><a name="l02255"></a><span class="lineno"><a class="line" href="structDCI2B__1__5MHz__FDD.html#a2916abcbc963329cc54f7bad57b3dbda"> 2255</a></span>&#160;  uint32_t <a class="code" href="structDCI2B__1__5MHz__FDD.html#a2916abcbc963329cc54f7bad57b3dbda">TPC</a>:2;</div>
<div class="line"><a name="l02257"></a><span class="lineno"><a class="line" href="structDCI2B__1__5MHz__FDD.html#adabea020e729e1671274ceee3d1f6a3d"> 2257</a></span>&#160;  uint32_t <a class="code" href="structDCI2B__1__5MHz__FDD.html#adabea020e729e1671274ceee3d1f6a3d">rballoc</a>:6;</div>
<div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;</div>
<div class="line"><a name="l02260"></a><span class="lineno"> 2260</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2B__1__5MHz__FDD.html">DCI2B_1_5MHz_FDD</a> <a class="code" href="structDCI2B__1__5MHz__FDD.html">DCI2B_1_5MHz_FDD_t</a>;</div>
<div class="line"><a name="l02261"></a><span class="lineno"> 2261</span>&#160;<span class="preprocessor">#define sizeof_DCI2B_1_5MHz_FDD_t 28</span></div>
<div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02264"></a><span class="lineno"><a class="line" href="structDCI2B__5MHz__FDD.html"> 2264</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2B__5MHz__FDD.html">DCI2B_5MHz_FDD</a> {</div>
<div class="line"><a name="l02266"></a><span class="lineno"><a class="line" href="structDCI2B__5MHz__FDD.html#ab6cf49b68305f5e01d75634e7885be8e"> 2266</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__5MHz__FDD.html#ab6cf49b68305f5e01d75634e7885be8e">padding64</a>:28;</div>
<div class="line"><a name="l02268"></a><span class="lineno"><a class="line" href="structDCI2B__5MHz__FDD.html#ad8b723e82d6d96304997c8c302bb2600"> 2268</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__5MHz__FDD.html#ad8b723e82d6d96304997c8c302bb2600">rv2</a>:2;</div>
<div class="line"><a name="l02270"></a><span class="lineno"><a class="line" href="structDCI2B__5MHz__FDD.html#a8791d8eed51f2f5302627cbfa600218c"> 2270</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__5MHz__FDD.html#a8791d8eed51f2f5302627cbfa600218c">ndi2</a>:1;</div>
<div class="line"><a name="l02272"></a><span class="lineno"><a class="line" href="structDCI2B__5MHz__FDD.html#ac0b9a099e575de22cfe30a6d2e8d3b65"> 2272</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__5MHz__FDD.html#ac0b9a099e575de22cfe30a6d2e8d3b65">mcs2</a>:5;</div>
<div class="line"><a name="l02274"></a><span class="lineno"><a class="line" href="structDCI2B__5MHz__FDD.html#a44613b9554d335825053d3e8189e2ac0"> 2274</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__5MHz__FDD.html#a44613b9554d335825053d3e8189e2ac0">rv1</a>:2;</div>
<div class="line"><a name="l02276"></a><span class="lineno"><a class="line" href="structDCI2B__5MHz__FDD.html#a9b59e98731e17fb19d3bbcde61ead038"> 2276</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__5MHz__FDD.html#a9b59e98731e17fb19d3bbcde61ead038">ndi1</a>:1;</div>
<div class="line"><a name="l02278"></a><span class="lineno"><a class="line" href="structDCI2B__5MHz__FDD.html#aab039ec4ea8a49bc5577179707bb4a46"> 2278</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__5MHz__FDD.html#aab039ec4ea8a49bc5577179707bb4a46">mcs1</a>:5;</div>
<div class="line"><a name="l02280"></a><span class="lineno"><a class="line" href="structDCI2B__5MHz__FDD.html#a9cb84fa14e984706cf3dd47a9340f65f"> 2280</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__5MHz__FDD.html#a9cb84fa14e984706cf3dd47a9340f65f">scrambling_id</a>:1;</div>
<div class="line"><a name="l02282"></a><span class="lineno"><a class="line" href="structDCI2B__5MHz__FDD.html#ae548ee07d9cf7cd0df42fff4bcb9e13d"> 2282</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__5MHz__FDD.html#ae548ee07d9cf7cd0df42fff4bcb9e13d">harq_pid</a>:3;</div>
<div class="line"><a name="l02284"></a><span class="lineno"><a class="line" href="structDCI2B__5MHz__FDD.html#a082e4f41a4eb2f5ba97b617df25d2713"> 2284</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__5MHz__FDD.html#a082e4f41a4eb2f5ba97b617df25d2713">TPC</a>:2;</div>
<div class="line"><a name="l02286"></a><span class="lineno"><a class="line" href="structDCI2B__5MHz__FDD.html#a39ffa43af9d9a552dd5baf0aeddc5aa4"> 2286</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__5MHz__FDD.html#a39ffa43af9d9a552dd5baf0aeddc5aa4">rballoc</a>:13;</div>
<div class="line"><a name="l02288"></a><span class="lineno"><a class="line" href="structDCI2B__5MHz__FDD.html#a827be8fe5784e9a5441000bba96e6921"> 2288</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__5MHz__FDD.html#a827be8fe5784e9a5441000bba96e6921">rah</a>:1;</div>
<div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;</div>
<div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;<span class="preprocessor">#define sizeof_DCI2B_5MHz_FDD_t 36</span></div>
<div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;<span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2B__5MHz__FDD.html">DCI2B_5MHz_FDD</a> <a class="code" href="structDCI2B__5MHz__FDD.html">DCI2B_5MHz_FDD_t</a>;</div>
<div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;</div>
<div class="line"><a name="l02295"></a><span class="lineno"><a class="line" href="structDCI2B__10MHz__FDD.html"> 2295</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2B__10MHz__FDD.html">DCI2B_10MHz_FDD</a> {</div>
<div class="line"><a name="l02297"></a><span class="lineno"><a class="line" href="structDCI2B__10MHz__FDD.html#af2c4b5f8456080d48dc3f3dea5de3685"> 2297</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__10MHz__FDD.html#af2c4b5f8456080d48dc3f3dea5de3685">padding64</a>:23;</div>
<div class="line"><a name="l02299"></a><span class="lineno"><a class="line" href="structDCI2B__10MHz__FDD.html#ad7ed4a95f5fe9e902ab4a45e41f62790"> 2299</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__10MHz__FDD.html#ad7ed4a95f5fe9e902ab4a45e41f62790">rv2</a>:2;</div>
<div class="line"><a name="l02301"></a><span class="lineno"><a class="line" href="structDCI2B__10MHz__FDD.html#a44f50969328b0cc363e8c8417cc0eb5b"> 2301</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__10MHz__FDD.html#a44f50969328b0cc363e8c8417cc0eb5b">ndi2</a>:1;</div>
<div class="line"><a name="l02303"></a><span class="lineno"><a class="line" href="structDCI2B__10MHz__FDD.html#a0be43d0dbe82af07ce5b693b837b36ea"> 2303</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__10MHz__FDD.html#a0be43d0dbe82af07ce5b693b837b36ea">mcs2</a>:5;</div>
<div class="line"><a name="l02305"></a><span class="lineno"><a class="line" href="structDCI2B__10MHz__FDD.html#a657a223691d3c0eef91457cb302faae3"> 2305</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__10MHz__FDD.html#a657a223691d3c0eef91457cb302faae3">rv1</a>:2;</div>
<div class="line"><a name="l02307"></a><span class="lineno"><a class="line" href="structDCI2B__10MHz__FDD.html#a2424684829f708134f9f7ba91b9b8dc2"> 2307</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__10MHz__FDD.html#a2424684829f708134f9f7ba91b9b8dc2">ndi1</a>:1;</div>
<div class="line"><a name="l02309"></a><span class="lineno"><a class="line" href="structDCI2B__10MHz__FDD.html#a99e163372708cb6603032811de3308ad"> 2309</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__10MHz__FDD.html#a99e163372708cb6603032811de3308ad">mcs1</a>:5;</div>
<div class="line"><a name="l02311"></a><span class="lineno"><a class="line" href="structDCI2B__10MHz__FDD.html#a0abb5fce3403433930effa33bff4e938"> 2311</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__10MHz__FDD.html#a0abb5fce3403433930effa33bff4e938">scrambling_id</a>:1;</div>
<div class="line"><a name="l02313"></a><span class="lineno"><a class="line" href="structDCI2B__10MHz__FDD.html#a7e2fc9e44ab531ae9a50161f8a4d03ab"> 2313</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__10MHz__FDD.html#a7e2fc9e44ab531ae9a50161f8a4d03ab">harq_pid</a>:3;</div>
<div class="line"><a name="l02315"></a><span class="lineno"><a class="line" href="structDCI2B__10MHz__FDD.html#adfb644b961eb43f2573fa9dd4726b63d"> 2315</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__10MHz__FDD.html#adfb644b961eb43f2573fa9dd4726b63d">TPC</a>:2;</div>
<div class="line"><a name="l02317"></a><span class="lineno"><a class="line" href="structDCI2B__10MHz__FDD.html#a4584929baa7027b6d15bc0f5dbc2d78c"> 2317</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__10MHz__FDD.html#a4584929baa7027b6d15bc0f5dbc2d78c">rballoc</a>:17;</div>
<div class="line"><a name="l02319"></a><span class="lineno"><a class="line" href="structDCI2B__10MHz__FDD.html#a32382456f5b93ec3c4bf4542c4296fcf"> 2319</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__10MHz__FDD.html#a32382456f5b93ec3c4bf4542c4296fcf">rah</a>:1;</div>
<div class="line"><a name="l02321"></a><span class="lineno"><a class="line" href="structDCI2B__10MHz__FDD.html#a1d244df97fdd16c3bc6586fe48cced2e"> 2321</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__10MHz__FDD.html#a1d244df97fdd16c3bc6586fe48cced2e">padding</a>:1;</div>
<div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;</div>
<div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;<span class="preprocessor">#define sizeof_DCI2B_10MHz_FDD_t 41</span></div>
<div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160;<span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2B__10MHz__FDD.html">DCI2B_10MHz_FDD</a> <a class="code" href="structDCI2B__10MHz__FDD.html">DCI2B_10MHz_FDD_t</a>;</div>
<div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;</div>
<div class="line"><a name="l02328"></a><span class="lineno"><a class="line" href="structDCI2B__20MHz__FDD.html"> 2328</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2B__20MHz__FDD.html">DCI2B_20MHz_FDD</a> {</div>
<div class="line"><a name="l02330"></a><span class="lineno"><a class="line" href="structDCI2B__20MHz__FDD.html#ae4ce9a36482e75abf821be6c4e2b4dac"> 2330</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__20MHz__FDD.html#ae4ce9a36482e75abf821be6c4e2b4dac">padding64</a>:16;</div>
<div class="line"><a name="l02332"></a><span class="lineno"><a class="line" href="structDCI2B__20MHz__FDD.html#a39fc006675e859f1706167505e470a69"> 2332</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__20MHz__FDD.html#a39fc006675e859f1706167505e470a69">rv2</a>:2;</div>
<div class="line"><a name="l02334"></a><span class="lineno"><a class="line" href="structDCI2B__20MHz__FDD.html#a3b4dc9bda332d59682add96635779689"> 2334</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__20MHz__FDD.html#a3b4dc9bda332d59682add96635779689">ndi2</a>:1;</div>
<div class="line"><a name="l02336"></a><span class="lineno"><a class="line" href="structDCI2B__20MHz__FDD.html#affd49ab6b27d12abae14284662d92dba"> 2336</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__20MHz__FDD.html#affd49ab6b27d12abae14284662d92dba">mcs2</a>:5;</div>
<div class="line"><a name="l02338"></a><span class="lineno"><a class="line" href="structDCI2B__20MHz__FDD.html#aab8cfda91671dc6c1d969a56442de3c1"> 2338</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__20MHz__FDD.html#aab8cfda91671dc6c1d969a56442de3c1">rv1</a>:2;</div>
<div class="line"><a name="l02340"></a><span class="lineno"><a class="line" href="structDCI2B__20MHz__FDD.html#a8bea90d7fc04a298c52f9505c33697b3"> 2340</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__20MHz__FDD.html#a8bea90d7fc04a298c52f9505c33697b3">ndi1</a>:1;</div>
<div class="line"><a name="l02342"></a><span class="lineno"><a class="line" href="structDCI2B__20MHz__FDD.html#a5d687ee4b1a1d709009b46030047d0cc"> 2342</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__20MHz__FDD.html#a5d687ee4b1a1d709009b46030047d0cc">mcs1</a>:5;</div>
<div class="line"><a name="l02344"></a><span class="lineno"><a class="line" href="structDCI2B__20MHz__FDD.html#acc28ec61b80a598368ce6d1fcd26d63a"> 2344</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__20MHz__FDD.html#acc28ec61b80a598368ce6d1fcd26d63a">scrambling_id</a>:1;</div>
<div class="line"><a name="l02346"></a><span class="lineno"><a class="line" href="structDCI2B__20MHz__FDD.html#a20283ba384f4d7473f43012a8c2e5ee3"> 2346</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__20MHz__FDD.html#a20283ba384f4d7473f43012a8c2e5ee3">harq_pid</a>:3;</div>
<div class="line"><a name="l02348"></a><span class="lineno"><a class="line" href="structDCI2B__20MHz__FDD.html#aacc003608a6082265bd426f82d1337a4"> 2348</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__20MHz__FDD.html#aacc003608a6082265bd426f82d1337a4">TPC</a>:2;</div>
<div class="line"><a name="l02350"></a><span class="lineno"><a class="line" href="structDCI2B__20MHz__FDD.html#a65c7987b4d68740026739a2b43d756f9"> 2350</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__20MHz__FDD.html#a65c7987b4d68740026739a2b43d756f9">rballoc</a>:25;</div>
<div class="line"><a name="l02352"></a><span class="lineno"><a class="line" href="structDCI2B__20MHz__FDD.html#a2123e799e2567b0c3b86d9ccb31e55ec"> 2352</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__20MHz__FDD.html#a2123e799e2567b0c3b86d9ccb31e55ec">rah</a>:1;</div>
<div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;</div>
<div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;<span class="preprocessor">#define sizeof_DCI2B_20MHz_FDD_t 48</span></div>
<div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160;<span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2B__20MHz__FDD.html">DCI2B_20MHz_FDD</a> <a class="code" href="structDCI2B__20MHz__FDD.html">DCI2B_20MHz_FDD_t</a>;</div>
<div class="line"><a name="l02357"></a><span class="lineno"> 2357</span>&#160;</div>
<div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160;<span class="comment">// *******************************************************************</span></div>
<div class="line"><a name="l02359"></a><span class="lineno"> 2359</span>&#160;<span class="comment">// ********************FORMAT 2C DCIs*********************************</span></div>
<div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160;<span class="comment">// *******************************************************************</span></div>
<div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160;</div>
<div class="line"><a name="l02363"></a><span class="lineno"><a class="line" href="structDCI2C__1__5MHz__TDD.html"> 2363</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2C__1__5MHz__TDD.html">DCI2C_1_5MHz_TDD</a> {</div>
<div class="line"><a name="l02364"></a><span class="lineno"><a class="line" href="structDCI2C__1__5MHz__TDD.html#a0f30d76eefb33d5ed59772f2243c8320"> 2364</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__1__5MHz__TDD.html#a0f30d76eefb33d5ed59772f2243c8320">padding64</a>:30;</div>
<div class="line"><a name="l02366"></a><span class="lineno"><a class="line" href="structDCI2C__1__5MHz__TDD.html#a646bde245149d84f2acd27574746e378"> 2366</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__1__5MHz__TDD.html#a646bde245149d84f2acd27574746e378">rv2</a>:2;</div>
<div class="line"><a name="l02368"></a><span class="lineno"><a class="line" href="structDCI2C__1__5MHz__TDD.html#a27fafd31b9950e656751e4b875d61d5d"> 2368</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__1__5MHz__TDD.html#a27fafd31b9950e656751e4b875d61d5d">ndi2</a>:1;</div>
<div class="line"><a name="l02370"></a><span class="lineno"><a class="line" href="structDCI2C__1__5MHz__TDD.html#ac4db5733683349500cdc500ec58720f6"> 2370</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__1__5MHz__TDD.html#ac4db5733683349500cdc500ec58720f6">mcs2</a>:5;</div>
<div class="line"><a name="l02372"></a><span class="lineno"><a class="line" href="structDCI2C__1__5MHz__TDD.html#aa8a856af9fe0d9192322902f5c164ae7"> 2372</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__1__5MHz__TDD.html#aa8a856af9fe0d9192322902f5c164ae7">rv1</a>:2;</div>
<div class="line"><a name="l02374"></a><span class="lineno"><a class="line" href="structDCI2C__1__5MHz__TDD.html#a802d63453e76ead4772b628526c9f5e2"> 2374</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__1__5MHz__TDD.html#a802d63453e76ead4772b628526c9f5e2">ndi1</a>:1;</div>
<div class="line"><a name="l02376"></a><span class="lineno"><a class="line" href="structDCI2C__1__5MHz__TDD.html#a00ab9a822c053ac45294d21282957bc3"> 2376</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__1__5MHz__TDD.html#a00ab9a822c053ac45294d21282957bc3">mcs1</a>:5;</div>
<div class="line"><a name="l02378"></a><span class="lineno"><a class="line" href="structDCI2C__1__5MHz__TDD.html#a491b26f28e669c8974ec67d575181cb8"> 2378</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__1__5MHz__TDD.html#a491b26f28e669c8974ec67d575181cb8">srs_req</a>:1;</div>
<div class="line"><a name="l02380"></a><span class="lineno"><a class="line" href="structDCI2C__1__5MHz__TDD.html#ab9198cc33c601830433a5d7230ff866a"> 2380</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__1__5MHz__TDD.html#ab9198cc33c601830433a5d7230ff866a">ap_si_nl_id</a>:3;</div>
<div class="line"><a name="l02382"></a><span class="lineno"><a class="line" href="structDCI2C__1__5MHz__TDD.html#a170f3e2873aee32d3659d139b7803247"> 2382</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__1__5MHz__TDD.html#a170f3e2873aee32d3659d139b7803247">harq_pid</a>:4;</div>
<div class="line"><a name="l02384"></a><span class="lineno"><a class="line" href="structDCI2C__1__5MHz__TDD.html#a77143bc52729495614058c2fe3b5e3f2"> 2384</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__1__5MHz__TDD.html#a77143bc52729495614058c2fe3b5e3f2">dai</a>:2;</div>
<div class="line"><a name="l02386"></a><span class="lineno"><a class="line" href="structDCI2C__1__5MHz__TDD.html#a0c5f565ae72bfc35df2edb32194c3347"> 2386</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__1__5MHz__TDD.html#a0c5f565ae72bfc35df2edb32194c3347">TPC</a>:2;</div>
<div class="line"><a name="l02388"></a><span class="lineno"><a class="line" href="structDCI2C__1__5MHz__TDD.html#adebfd42fa47259bdfb6ae36be0575197"> 2388</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__1__5MHz__TDD.html#adebfd42fa47259bdfb6ae36be0575197">rballoc</a>:6;</div>
<div class="line"><a name="l02389"></a><span class="lineno"> 2389</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l02390"></a><span class="lineno"> 2390</span>&#160;</div>
<div class="line"><a name="l02391"></a><span class="lineno"> 2391</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2C__1__5MHz__TDD.html">DCI2C_1_5MHz_TDD</a> <a class="code" href="structDCI2C__1__5MHz__TDD.html">DCI2C_1_5MHz_TDD_t</a>;</div>
<div class="line"><a name="l02392"></a><span class="lineno"> 2392</span>&#160;<span class="preprocessor">#define sizeof_DCI2C_1_5MHz_TDD_t 34</span></div>
<div class="line"><a name="l02393"></a><span class="lineno"> 2393</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02395"></a><span class="lineno"><a class="line" href="structDCI2C__5MHz__TDD.html"> 2395</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2C__5MHz__TDD.html">DCI2C_5MHz_TDD</a> {</div>
<div class="line"><a name="l02397"></a><span class="lineno"><a class="line" href="structDCI2C__5MHz__TDD.html#a14e16b452590f120eda0d0d1877281dc"> 2397</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__5MHz__TDD.html#a14e16b452590f120eda0d0d1877281dc">padding64</a>:23;</div>
<div class="line"><a name="l02399"></a><span class="lineno"><a class="line" href="structDCI2C__5MHz__TDD.html#a77ad4fd02e6d401030bc5ef6ea8c016a"> 2399</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__5MHz__TDD.html#a77ad4fd02e6d401030bc5ef6ea8c016a">rv2</a>:2;</div>
<div class="line"><a name="l02401"></a><span class="lineno"><a class="line" href="structDCI2C__5MHz__TDD.html#a48e030aeb8af538a2cac4f7be48e87ec"> 2401</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__5MHz__TDD.html#a48e030aeb8af538a2cac4f7be48e87ec">ndi2</a>:1;</div>
<div class="line"><a name="l02403"></a><span class="lineno"><a class="line" href="structDCI2C__5MHz__TDD.html#a920b4ca37f880fb861afaa58be25b12a"> 2403</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__5MHz__TDD.html#a920b4ca37f880fb861afaa58be25b12a">mcs2</a>:5;</div>
<div class="line"><a name="l02405"></a><span class="lineno"><a class="line" href="structDCI2C__5MHz__TDD.html#a0bf4b03b757dbdf113400f20935b627d"> 2405</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__5MHz__TDD.html#a0bf4b03b757dbdf113400f20935b627d">rv1</a>:2;</div>
<div class="line"><a name="l02407"></a><span class="lineno"><a class="line" href="structDCI2C__5MHz__TDD.html#a05b199b33771e958e33e3f46841eb8f8"> 2407</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__5MHz__TDD.html#a05b199b33771e958e33e3f46841eb8f8">ndi1</a>:1;</div>
<div class="line"><a name="l02409"></a><span class="lineno"><a class="line" href="structDCI2C__5MHz__TDD.html#a5e073e96336a0c47ee8ad7956eb6fba9"> 2409</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__5MHz__TDD.html#a5e073e96336a0c47ee8ad7956eb6fba9">mcs1</a>:5;</div>
<div class="line"><a name="l02411"></a><span class="lineno"><a class="line" href="structDCI2C__5MHz__TDD.html#ac905708488e866cdbc34d1638229d9c2"> 2411</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__5MHz__TDD.html#ac905708488e866cdbc34d1638229d9c2">srs_req</a>:1;</div>
<div class="line"><a name="l02413"></a><span class="lineno"><a class="line" href="structDCI2C__5MHz__TDD.html#a9cdaecd1711b3e4b75056ebf41a51850"> 2413</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__5MHz__TDD.html#a9cdaecd1711b3e4b75056ebf41a51850">ap_si_nl_id</a>:3;</div>
<div class="line"><a name="l02415"></a><span class="lineno"><a class="line" href="structDCI2C__5MHz__TDD.html#a30522635ef63b6035a71d3f03f37be06"> 2415</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__5MHz__TDD.html#a30522635ef63b6035a71d3f03f37be06">harq_pid</a>:4;</div>
<div class="line"><a name="l02417"></a><span class="lineno"><a class="line" href="structDCI2C__5MHz__TDD.html#a17da691395b896e23bcbadb0b9f2bebf"> 2417</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__5MHz__TDD.html#a17da691395b896e23bcbadb0b9f2bebf">dai</a>:2;</div>
<div class="line"><a name="l02419"></a><span class="lineno"><a class="line" href="structDCI2C__5MHz__TDD.html#afd3c7ba005de6d24e7583faf38bd10fb"> 2419</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__5MHz__TDD.html#afd3c7ba005de6d24e7583faf38bd10fb">TPC</a>:2;</div>
<div class="line"><a name="l02421"></a><span class="lineno"><a class="line" href="structDCI2C__5MHz__TDD.html#a07b1f9983b52a917ee5c75b4e9094d77"> 2421</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__5MHz__TDD.html#a07b1f9983b52a917ee5c75b4e9094d77">rballoc</a>:13;</div>
<div class="line"><a name="l02423"></a><span class="lineno"><a class="line" href="structDCI2C__5MHz__TDD.html#aecaefe80ea3ec2bfe2d48bd152033175"> 2423</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__5MHz__TDD.html#aecaefe80ea3ec2bfe2d48bd152033175">rah</a>:1;</div>
<div class="line"><a name="l02424"></a><span class="lineno"> 2424</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l02425"></a><span class="lineno"> 2425</span>&#160;</div>
<div class="line"><a name="l02426"></a><span class="lineno"> 2426</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2C__5MHz__TDD.html">DCI2C_5MHz_TDD</a> <a class="code" href="structDCI2C__5MHz__TDD.html">DCI2C_5MHz_TDD_t</a>;</div>
<div class="line"><a name="l02427"></a><span class="lineno"> 2427</span>&#160;<span class="preprocessor">#define sizeof_DCI2C_5MHz_TDD_t 41</span></div>
<div class="line"><a name="l02428"></a><span class="lineno"> 2428</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02430"></a><span class="lineno"><a class="line" href="structDCI2C__10MHz__TDD.html"> 2430</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2C__10MHz__TDD.html">DCI2C_10MHz_TDD</a> {</div>
<div class="line"><a name="l02432"></a><span class="lineno"><a class="line" href="structDCI2C__10MHz__TDD.html#a7af8148e2bf1c077e42b03721c2bbee6"> 2432</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__10MHz__TDD.html#a7af8148e2bf1c077e42b03721c2bbee6">padding64</a>:19;</div>
<div class="line"><a name="l02434"></a><span class="lineno"><a class="line" href="structDCI2C__10MHz__TDD.html#a06259318b5ed9973ef4be2d4c68bc2be"> 2434</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__10MHz__TDD.html#a06259318b5ed9973ef4be2d4c68bc2be">rv2</a>:2;</div>
<div class="line"><a name="l02436"></a><span class="lineno"><a class="line" href="structDCI2C__10MHz__TDD.html#a40ee00ff646fd1534580c57dc5bf25fb"> 2436</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__10MHz__TDD.html#a40ee00ff646fd1534580c57dc5bf25fb">ndi2</a>:1;</div>
<div class="line"><a name="l02438"></a><span class="lineno"><a class="line" href="structDCI2C__10MHz__TDD.html#aed8b85553ad309538d62585574ec748f"> 2438</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__10MHz__TDD.html#aed8b85553ad309538d62585574ec748f">mcs2</a>:5;</div>
<div class="line"><a name="l02440"></a><span class="lineno"><a class="line" href="structDCI2C__10MHz__TDD.html#ae7333b26a5459084a3456db87121919b"> 2440</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__10MHz__TDD.html#ae7333b26a5459084a3456db87121919b">rv1</a>:2;</div>
<div class="line"><a name="l02442"></a><span class="lineno"><a class="line" href="structDCI2C__10MHz__TDD.html#a74c2746a0e81853d0a651cb5760e759b"> 2442</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__10MHz__TDD.html#a74c2746a0e81853d0a651cb5760e759b">ndi1</a>:1;</div>
<div class="line"><a name="l02444"></a><span class="lineno"><a class="line" href="structDCI2C__10MHz__TDD.html#ac4df61b5ca5aaf90646c8ed446af283a"> 2444</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__10MHz__TDD.html#ac4df61b5ca5aaf90646c8ed446af283a">mcs1</a>:5;</div>
<div class="line"><a name="l02446"></a><span class="lineno"><a class="line" href="structDCI2C__10MHz__TDD.html#a16012a15ef5be700218f187b820c3d88"> 2446</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__10MHz__TDD.html#a16012a15ef5be700218f187b820c3d88">srs_req</a>:1;</div>
<div class="line"><a name="l02448"></a><span class="lineno"><a class="line" href="structDCI2C__10MHz__TDD.html#a1c744ab6efee4178d41f8cef21f64a94"> 2448</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__10MHz__TDD.html#a1c744ab6efee4178d41f8cef21f64a94">ap_si_nl_id</a>:3;</div>
<div class="line"><a name="l02450"></a><span class="lineno"><a class="line" href="structDCI2C__10MHz__TDD.html#a3d1b727f1a2a9c9affe33c56751500b7"> 2450</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__10MHz__TDD.html#a3d1b727f1a2a9c9affe33c56751500b7">harq_pid</a>:4;</div>
<div class="line"><a name="l02452"></a><span class="lineno"><a class="line" href="structDCI2C__10MHz__TDD.html#a88b5d29289fb04a0b73312d330606b18"> 2452</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__10MHz__TDD.html#a88b5d29289fb04a0b73312d330606b18">dai</a>:2;</div>
<div class="line"><a name="l02454"></a><span class="lineno"><a class="line" href="structDCI2C__10MHz__TDD.html#a153e005ba7f422f75cef70415d579e7d"> 2454</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__10MHz__TDD.html#a153e005ba7f422f75cef70415d579e7d">TPC</a>:2;</div>
<div class="line"><a name="l02456"></a><span class="lineno"><a class="line" href="structDCI2C__10MHz__TDD.html#a114675a88713dc7b65e5e2cff54e57a2"> 2456</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__10MHz__TDD.html#a114675a88713dc7b65e5e2cff54e57a2">rballoc</a>:17;</div>
<div class="line"><a name="l02458"></a><span class="lineno"><a class="line" href="structDCI2C__10MHz__TDD.html#a213f5816723ec380dc8a2971778b8117"> 2458</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__10MHz__TDD.html#a213f5816723ec380dc8a2971778b8117">rah</a>:1;</div>
<div class="line"><a name="l02459"></a><span class="lineno"> 2459</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;</div>
<div class="line"><a name="l02461"></a><span class="lineno"> 2461</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2C__10MHz__TDD.html">DCI2C_10MHz_TDD</a> <a class="code" href="structDCI2C__10MHz__TDD.html">DCI2C_10MHz_TDD_t</a>;</div>
<div class="line"><a name="l02462"></a><span class="lineno"> 2462</span>&#160;<span class="preprocessor">#define sizeof_DCI2C_10MHz_TDD_t 45</span></div>
<div class="line"><a name="l02463"></a><span class="lineno"> 2463</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02465"></a><span class="lineno"><a class="line" href="structDCI2C__20MHz__TDD.html"> 2465</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2C__20MHz__TDD.html">DCI2C_20MHz_TDD</a> {</div>
<div class="line"><a name="l02467"></a><span class="lineno"><a class="line" href="structDCI2C__20MHz__TDD.html#a5264af00c258f521fd3b2a53498c82ac"> 2467</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__20MHz__TDD.html#a5264af00c258f521fd3b2a53498c82ac">padding64</a>:11;</div>
<div class="line"><a name="l02469"></a><span class="lineno"><a class="line" href="structDCI2C__20MHz__TDD.html#ad0183e56875b669e29428e6e59eadf84"> 2469</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__20MHz__TDD.html#ad0183e56875b669e29428e6e59eadf84">rv2</a>:2;</div>
<div class="line"><a name="l02471"></a><span class="lineno"><a class="line" href="structDCI2C__20MHz__TDD.html#ac27e4aa178396ea996e05febacd415bd"> 2471</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__20MHz__TDD.html#ac27e4aa178396ea996e05febacd415bd">ndi2</a>:1;</div>
<div class="line"><a name="l02473"></a><span class="lineno"><a class="line" href="structDCI2C__20MHz__TDD.html#a86ec709a8261ef9e3ee5582f98f78e72"> 2473</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__20MHz__TDD.html#a86ec709a8261ef9e3ee5582f98f78e72">mcs2</a>:5;</div>
<div class="line"><a name="l02475"></a><span class="lineno"><a class="line" href="structDCI2C__20MHz__TDD.html#ae0b6af56895a391b2c4a183b1ef38d05"> 2475</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__20MHz__TDD.html#ae0b6af56895a391b2c4a183b1ef38d05">rv1</a>:2;</div>
<div class="line"><a name="l02477"></a><span class="lineno"><a class="line" href="structDCI2C__20MHz__TDD.html#a91cb70871e9c9b627deac00545eb8649"> 2477</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__20MHz__TDD.html#a91cb70871e9c9b627deac00545eb8649">ndi1</a>:1;</div>
<div class="line"><a name="l02479"></a><span class="lineno"><a class="line" href="structDCI2C__20MHz__TDD.html#a6a54880e8129f823cb559b9ff9f55232"> 2479</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__20MHz__TDD.html#a6a54880e8129f823cb559b9ff9f55232">mcs1</a>:5;</div>
<div class="line"><a name="l02481"></a><span class="lineno"><a class="line" href="structDCI2C__20MHz__TDD.html#ae0d0e175fca00a8f024843a0df0bb605"> 2481</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__20MHz__TDD.html#ae0d0e175fca00a8f024843a0df0bb605">srs_req</a>:1;</div>
<div class="line"><a name="l02483"></a><span class="lineno"><a class="line" href="structDCI2C__20MHz__TDD.html#a0f758e02f5f3a685c2ca89b63a1214fe"> 2483</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__20MHz__TDD.html#a0f758e02f5f3a685c2ca89b63a1214fe">ap_si_nl_id</a>:3;</div>
<div class="line"><a name="l02485"></a><span class="lineno"><a class="line" href="structDCI2C__20MHz__TDD.html#ac97fd95a0e986219ecd7dffcc9d3fb81"> 2485</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__20MHz__TDD.html#ac97fd95a0e986219ecd7dffcc9d3fb81">harq_pid</a>:4;</div>
<div class="line"><a name="l02487"></a><span class="lineno"><a class="line" href="structDCI2C__20MHz__TDD.html#a2dd2ed39f9cb7caeef5843156995652d"> 2487</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__20MHz__TDD.html#a2dd2ed39f9cb7caeef5843156995652d">dai</a>:2;</div>
<div class="line"><a name="l02489"></a><span class="lineno"><a class="line" href="structDCI2C__20MHz__TDD.html#afbba5b113cad416176a625efbe9cc97f"> 2489</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__20MHz__TDD.html#afbba5b113cad416176a625efbe9cc97f">TPC</a>:2;</div>
<div class="line"><a name="l02491"></a><span class="lineno"><a class="line" href="structDCI2C__20MHz__TDD.html#ab389b0609b8be381d19a4fdf3cb26b38"> 2491</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__20MHz__TDD.html#ab389b0609b8be381d19a4fdf3cb26b38">rballoc</a>:25;</div>
<div class="line"><a name="l02493"></a><span class="lineno"><a class="line" href="structDCI2C__20MHz__TDD.html#a9e7dcde106664cbef5fad779c58e7d5e"> 2493</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__20MHz__TDD.html#a9e7dcde106664cbef5fad779c58e7d5e">rah</a>:1;</div>
<div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l02495"></a><span class="lineno"> 2495</span>&#160;</div>
<div class="line"><a name="l02496"></a><span class="lineno"> 2496</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2C__20MHz__TDD.html">DCI2C_20MHz_TDD</a> <a class="code" href="structDCI2C__20MHz__TDD.html">DCI2C_20MHz_TDD_t</a>;</div>
<div class="line"><a name="l02497"></a><span class="lineno"> 2497</span>&#160;<span class="preprocessor">#define sizeof_DCI2C_20MHz_TDD_t 53</span></div>
<div class="line"><a name="l02498"></a><span class="lineno"> 2498</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02500"></a><span class="lineno"><a class="line" href="structDCI2C__1__5MHz__FDD.html"> 2500</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2C__1__5MHz__FDD.html">DCI2C_1_5MHz_FDD</a> {</div>
<div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160;  <span class="comment">//padding for 32 bits</span></div>
<div class="line"><a name="l02502"></a><span class="lineno"><a class="line" href="structDCI2C__1__5MHz__FDD.html#aa87394c6175c347331aa7290a03e3b2d"> 2502</a></span>&#160;  uint32_t <a class="code" href="structDCI2C__1__5MHz__FDD.html#aa87394c6175c347331aa7290a03e3b2d">padding32</a>:2;</div>
<div class="line"><a name="l02504"></a><span class="lineno"><a class="line" href="structDCI2C__1__5MHz__FDD.html#ac5006e4ad40a5e282792196cd504b902"> 2504</a></span>&#160;  uint32_t <a class="code" href="structDCI2C__1__5MHz__FDD.html#ac5006e4ad40a5e282792196cd504b902">rv2</a>:2;</div>
<div class="line"><a name="l02506"></a><span class="lineno"><a class="line" href="structDCI2C__1__5MHz__FDD.html#a2fe28d999309f2e4b3cbd9ac2d504d9c"> 2506</a></span>&#160;  uint32_t <a class="code" href="structDCI2C__1__5MHz__FDD.html#a2fe28d999309f2e4b3cbd9ac2d504d9c">ndi2</a>:1;</div>
<div class="line"><a name="l02508"></a><span class="lineno"><a class="line" href="structDCI2C__1__5MHz__FDD.html#afb8177aac9fcf9f03d3320965fe365ee"> 2508</a></span>&#160;  uint32_t <a class="code" href="structDCI2C__1__5MHz__FDD.html#afb8177aac9fcf9f03d3320965fe365ee">mcs2</a>:5;</div>
<div class="line"><a name="l02510"></a><span class="lineno"><a class="line" href="structDCI2C__1__5MHz__FDD.html#abc6692aef2886a6e408138734019bfa2"> 2510</a></span>&#160;  uint32_t <a class="code" href="structDCI2C__1__5MHz__FDD.html#abc6692aef2886a6e408138734019bfa2">rv1</a>:2;</div>
<div class="line"><a name="l02512"></a><span class="lineno"><a class="line" href="structDCI2C__1__5MHz__FDD.html#af709697b68e54279458b96b62e25425f"> 2512</a></span>&#160;  uint32_t <a class="code" href="structDCI2C__1__5MHz__FDD.html#af709697b68e54279458b96b62e25425f">ndi1</a>:1;</div>
<div class="line"><a name="l02514"></a><span class="lineno"><a class="line" href="structDCI2C__1__5MHz__FDD.html#ad5c01f51cfccd2b8709de0849bf35d91"> 2514</a></span>&#160;  uint32_t <a class="code" href="structDCI2C__1__5MHz__FDD.html#ad5c01f51cfccd2b8709de0849bf35d91">mcs1</a>:5;</div>
<div class="line"><a name="l02516"></a><span class="lineno"><a class="line" href="structDCI2C__1__5MHz__FDD.html#add61fda972889f8e565b19c91b98eb0a"> 2516</a></span>&#160;  uint32_t <a class="code" href="structDCI2C__1__5MHz__FDD.html#add61fda972889f8e565b19c91b98eb0a">ap_si_nl_id</a>:3;</div>
<div class="line"><a name="l02518"></a><span class="lineno"><a class="line" href="structDCI2C__1__5MHz__FDD.html#a7e2c09571ec223a0b406ecce53b763ff"> 2518</a></span>&#160;  uint32_t <a class="code" href="structDCI2C__1__5MHz__FDD.html#a7e2c09571ec223a0b406ecce53b763ff">harq_pid</a>:3;</div>
<div class="line"><a name="l02520"></a><span class="lineno"><a class="line" href="structDCI2C__1__5MHz__FDD.html#a4ca7d4366dbd8df03d1145690119f858"> 2520</a></span>&#160;  uint32_t <a class="code" href="structDCI2C__1__5MHz__FDD.html#a4ca7d4366dbd8df03d1145690119f858">TPC</a>:2;</div>
<div class="line"><a name="l02522"></a><span class="lineno"><a class="line" href="structDCI2C__1__5MHz__FDD.html#a78bf3d546c2a1dc3b48017905cf0c54e"> 2522</a></span>&#160;  uint32_t <a class="code" href="structDCI2C__1__5MHz__FDD.html#a78bf3d546c2a1dc3b48017905cf0c54e">rballoc</a>:6;</div>
<div class="line"><a name="l02523"></a><span class="lineno"> 2523</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l02524"></a><span class="lineno"> 2524</span>&#160;</div>
<div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2C__1__5MHz__FDD.html">DCI2C_1_5MHz_FDD</a> <a class="code" href="structDCI2C__1__5MHz__FDD.html">DCI2C_1_5MHz_FDD_t</a>;</div>
<div class="line"><a name="l02526"></a><span class="lineno"> 2526</span>&#160;<span class="preprocessor">#define sizeof_DCI2C_1_5MHz_FDD_t 30</span></div>
<div class="line"><a name="l02527"></a><span class="lineno"> 2527</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02529"></a><span class="lineno"><a class="line" href="structDCI2C__5MHz__FDD.html"> 2529</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2C__5MHz__FDD.html">DCI2C_5MHz_FDD</a> {</div>
<div class="line"><a name="l02531"></a><span class="lineno"><a class="line" href="structDCI2C__5MHz__FDD.html#a244e66853b6d4ed89db6507907a0d529"> 2531</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__5MHz__FDD.html#a244e66853b6d4ed89db6507907a0d529">padding64</a>:26;</div>
<div class="line"><a name="l02533"></a><span class="lineno"><a class="line" href="structDCI2C__5MHz__FDD.html#a08e33b59e0be2df1fd04636900c09315"> 2533</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__5MHz__FDD.html#a08e33b59e0be2df1fd04636900c09315">rv2</a>:2;</div>
<div class="line"><a name="l02535"></a><span class="lineno"><a class="line" href="structDCI2C__5MHz__FDD.html#a9801cd06ad5567f7311204d0f2872b25"> 2535</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__5MHz__FDD.html#a9801cd06ad5567f7311204d0f2872b25">ndi2</a>:1;</div>
<div class="line"><a name="l02537"></a><span class="lineno"><a class="line" href="structDCI2C__5MHz__FDD.html#a4f55848c68183564c533c7e9bd1042dc"> 2537</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__5MHz__FDD.html#a4f55848c68183564c533c7e9bd1042dc">mcs2</a>:5;</div>
<div class="line"><a name="l02539"></a><span class="lineno"><a class="line" href="structDCI2C__5MHz__FDD.html#a534d45205b44d04d35df19ccc53f67c3"> 2539</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__5MHz__FDD.html#a534d45205b44d04d35df19ccc53f67c3">rv1</a>:2;</div>
<div class="line"><a name="l02541"></a><span class="lineno"><a class="line" href="structDCI2C__5MHz__FDD.html#a0dcc356765f5fc7de744dc215187fe66"> 2541</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__5MHz__FDD.html#a0dcc356765f5fc7de744dc215187fe66">ndi1</a>:1;</div>
<div class="line"><a name="l02543"></a><span class="lineno"><a class="line" href="structDCI2C__5MHz__FDD.html#a901ca1a0a4c7b593da1238a2d000a8cd"> 2543</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__5MHz__FDD.html#a901ca1a0a4c7b593da1238a2d000a8cd">mcs1</a>:5;</div>
<div class="line"><a name="l02545"></a><span class="lineno"><a class="line" href="structDCI2C__5MHz__FDD.html#a16dd9d70dfa9403a010356a952ef08c0"> 2545</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__5MHz__FDD.html#a16dd9d70dfa9403a010356a952ef08c0">ap_si_nl_id</a>:3;</div>
<div class="line"><a name="l02547"></a><span class="lineno"><a class="line" href="structDCI2C__5MHz__FDD.html#a1f862718029fd7d2dae84e723359a21a"> 2547</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__5MHz__FDD.html#a1f862718029fd7d2dae84e723359a21a">harq_pid</a>:3;</div>
<div class="line"><a name="l02549"></a><span class="lineno"><a class="line" href="structDCI2C__5MHz__FDD.html#a4604c09b1d6dbbdbb1e4d9e0b9a42c70"> 2549</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__5MHz__FDD.html#a4604c09b1d6dbbdbb1e4d9e0b9a42c70">TPC</a>:2;</div>
<div class="line"><a name="l02551"></a><span class="lineno"><a class="line" href="structDCI2C__5MHz__FDD.html#a11e09ed8660deccf4edc97b8fbe6f2cf"> 2551</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__5MHz__FDD.html#a11e09ed8660deccf4edc97b8fbe6f2cf">rballoc</a>:13;</div>
<div class="line"><a name="l02553"></a><span class="lineno"><a class="line" href="structDCI2C__5MHz__FDD.html#aa885f602c05f51d4a94ae89f7abc5739"> 2553</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__5MHz__FDD.html#aa885f602c05f51d4a94ae89f7abc5739">rah</a>:1;</div>
<div class="line"><a name="l02554"></a><span class="lineno"> 2554</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l02555"></a><span class="lineno"> 2555</span>&#160;</div>
<div class="line"><a name="l02556"></a><span class="lineno"> 2556</span>&#160;<span class="preprocessor">#define sizeof_DCI2C_5MHz_FDD_t 38</span></div>
<div class="line"><a name="l02557"></a><span class="lineno"> 2557</span>&#160;<span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2C__5MHz__FDD.html">DCI2C_5MHz_FDD</a> <a class="code" href="structDCI2C__5MHz__FDD.html">DCI2C_5MHz_FDD_t</a>;</div>
<div class="line"><a name="l02558"></a><span class="lineno"> 2558</span>&#160;</div>
<div class="line"><a name="l02560"></a><span class="lineno"><a class="line" href="structDCI2C__10MHz__FDD.html"> 2560</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2C__10MHz__FDD.html">DCI2C_10MHz_FDD</a> {</div>
<div class="line"><a name="l02562"></a><span class="lineno"><a class="line" href="structDCI2C__10MHz__FDD.html#aaa69bb75739233e0c890a7d132e9e1d8"> 2562</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__10MHz__FDD.html#aaa69bb75739233e0c890a7d132e9e1d8">padding64</a>:22;</div>
<div class="line"><a name="l02564"></a><span class="lineno"><a class="line" href="structDCI2C__10MHz__FDD.html#a81b78cd15fbab6a9e8fec3afa156863e"> 2564</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__10MHz__FDD.html#a81b78cd15fbab6a9e8fec3afa156863e">rv2</a>:2;</div>
<div class="line"><a name="l02566"></a><span class="lineno"><a class="line" href="structDCI2C__10MHz__FDD.html#af74dc2b8ba7d6752c875a0e899d621e0"> 2566</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__10MHz__FDD.html#af74dc2b8ba7d6752c875a0e899d621e0">ndi2</a>:1;</div>
<div class="line"><a name="l02568"></a><span class="lineno"><a class="line" href="structDCI2C__10MHz__FDD.html#a7f091ac3252cb857270f0793351c109c"> 2568</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__10MHz__FDD.html#a7f091ac3252cb857270f0793351c109c">mcs2</a>:5;</div>
<div class="line"><a name="l02570"></a><span class="lineno"><a class="line" href="structDCI2C__10MHz__FDD.html#adb309d6a9c7373e383899cf6248500df"> 2570</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__10MHz__FDD.html#adb309d6a9c7373e383899cf6248500df">rv1</a>:2;</div>
<div class="line"><a name="l02572"></a><span class="lineno"><a class="line" href="structDCI2C__10MHz__FDD.html#a0ca479838c91512d46a38a518f70d42b"> 2572</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__10MHz__FDD.html#a0ca479838c91512d46a38a518f70d42b">ndi1</a>:1;</div>
<div class="line"><a name="l02574"></a><span class="lineno"><a class="line" href="structDCI2C__10MHz__FDD.html#acb98cbda42d2009bb1f7edf5cfe12a68"> 2574</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__10MHz__FDD.html#acb98cbda42d2009bb1f7edf5cfe12a68">mcs1</a>:5;</div>
<div class="line"><a name="l02576"></a><span class="lineno"><a class="line" href="structDCI2C__10MHz__FDD.html#a07c6482eaafadb3e236601f9b1db00c8"> 2576</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__10MHz__FDD.html#a07c6482eaafadb3e236601f9b1db00c8">ap_si_nl_id</a>:3;</div>
<div class="line"><a name="l02578"></a><span class="lineno"><a class="line" href="structDCI2C__10MHz__FDD.html#a03c6bc5fcbfbd9573da5e55aa10b200a"> 2578</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__10MHz__FDD.html#a03c6bc5fcbfbd9573da5e55aa10b200a">harq_pid</a>:3;</div>
<div class="line"><a name="l02580"></a><span class="lineno"><a class="line" href="structDCI2C__10MHz__FDD.html#ad74f498118b7b1f77b468c9ed161cfa7"> 2580</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__10MHz__FDD.html#ad74f498118b7b1f77b468c9ed161cfa7">TPC</a>:2;</div>
<div class="line"><a name="l02582"></a><span class="lineno"><a class="line" href="structDCI2C__10MHz__FDD.html#ae3a527afad4b92620db68d36d9e759e5"> 2582</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__10MHz__FDD.html#ae3a527afad4b92620db68d36d9e759e5">rballoc</a>:17;</div>
<div class="line"><a name="l02584"></a><span class="lineno"><a class="line" href="structDCI2C__10MHz__FDD.html#ae169545d2c5365c7b4ce6e9676786af7"> 2584</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__10MHz__FDD.html#ae169545d2c5365c7b4ce6e9676786af7">rah</a>:1;</div>
<div class="line"><a name="l02585"></a><span class="lineno"> 2585</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l02586"></a><span class="lineno"> 2586</span>&#160;</div>
<div class="line"><a name="l02587"></a><span class="lineno"> 2587</span>&#160;<span class="preprocessor">#define sizeof_DCI2C_10MHz_FDD_t 43</span></div>
<div class="line"><a name="l02588"></a><span class="lineno"> 2588</span>&#160;<span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2C__10MHz__FDD.html">DCI2C_10MHz_FDD</a> <a class="code" href="structDCI2C__10MHz__FDD.html">DCI2C_10MHz_FDD_t</a>;</div>
<div class="line"><a name="l02589"></a><span class="lineno"> 2589</span>&#160;</div>
<div class="line"><a name="l02591"></a><span class="lineno"><a class="line" href="structDCI2C__20MHz__FDD.html"> 2591</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2C__20MHz__FDD.html">DCI2C_20MHz_FDD</a> {</div>
<div class="line"><a name="l02593"></a><span class="lineno"><a class="line" href="structDCI2C__20MHz__FDD.html#ada7341fe70707c6a6b29de2affee161f"> 2593</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__20MHz__FDD.html#ada7341fe70707c6a6b29de2affee161f">padding64</a>:14;</div>
<div class="line"><a name="l02595"></a><span class="lineno"><a class="line" href="structDCI2C__20MHz__FDD.html#a708eb5ae9b2d3233fda413531b47780b"> 2595</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__20MHz__FDD.html#a708eb5ae9b2d3233fda413531b47780b">rv2</a>:2;</div>
<div class="line"><a name="l02597"></a><span class="lineno"><a class="line" href="structDCI2C__20MHz__FDD.html#a40d4c41d053afff336b6efffbf764967"> 2597</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__20MHz__FDD.html#a40d4c41d053afff336b6efffbf764967">ndi2</a>:1;</div>
<div class="line"><a name="l02599"></a><span class="lineno"><a class="line" href="structDCI2C__20MHz__FDD.html#a13c970618576c1c2906bf9b8f304fc89"> 2599</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__20MHz__FDD.html#a13c970618576c1c2906bf9b8f304fc89">mcs2</a>:5;</div>
<div class="line"><a name="l02601"></a><span class="lineno"><a class="line" href="structDCI2C__20MHz__FDD.html#a3201054ed4cf68cb066687950e8344fc"> 2601</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__20MHz__FDD.html#a3201054ed4cf68cb066687950e8344fc">rv1</a>:2;</div>
<div class="line"><a name="l02603"></a><span class="lineno"><a class="line" href="structDCI2C__20MHz__FDD.html#ae03b01aeed4a9c531588520bba3dec05"> 2603</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__20MHz__FDD.html#ae03b01aeed4a9c531588520bba3dec05">ndi1</a>:1;</div>
<div class="line"><a name="l02605"></a><span class="lineno"><a class="line" href="structDCI2C__20MHz__FDD.html#a744372eb837e32223ae403184725ca63"> 2605</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__20MHz__FDD.html#a744372eb837e32223ae403184725ca63">mcs1</a>:5;</div>
<div class="line"><a name="l02607"></a><span class="lineno"><a class="line" href="structDCI2C__20MHz__FDD.html#a93510aa34097ace4894f9fa7526827c7"> 2607</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__20MHz__FDD.html#a93510aa34097ace4894f9fa7526827c7">ap_si_nl_id</a>:3;</div>
<div class="line"><a name="l02609"></a><span class="lineno"><a class="line" href="structDCI2C__20MHz__FDD.html#a4a559ee6267934463d610c7de0f9070a"> 2609</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__20MHz__FDD.html#a4a559ee6267934463d610c7de0f9070a">harq_pid</a>:3;</div>
<div class="line"><a name="l02611"></a><span class="lineno"><a class="line" href="structDCI2C__20MHz__FDD.html#a0f93e51fbb10d8d50d66fb41da2a731a"> 2611</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__20MHz__FDD.html#a0f93e51fbb10d8d50d66fb41da2a731a">TPC</a>:2;</div>
<div class="line"><a name="l02613"></a><span class="lineno"><a class="line" href="structDCI2C__20MHz__FDD.html#acd3c2213a0601aae69298a87d560d7eb"> 2613</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__20MHz__FDD.html#acd3c2213a0601aae69298a87d560d7eb">rballoc</a>:25;</div>
<div class="line"><a name="l02615"></a><span class="lineno"><a class="line" href="structDCI2C__20MHz__FDD.html#a758dae70e324500710c70eda8b69146d"> 2615</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__20MHz__FDD.html#a758dae70e324500710c70eda8b69146d">rah</a>:1;</div>
<div class="line"><a name="l02616"></a><span class="lineno"> 2616</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160;</div>
<div class="line"><a name="l02618"></a><span class="lineno"> 2618</span>&#160;<span class="preprocessor">#define sizeof_DCI2C_20MHz_FDD_t 50</span></div>
<div class="line"><a name="l02619"></a><span class="lineno"> 2619</span>&#160;<span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2C__20MHz__FDD.html">DCI2C_20MHz_FDD</a> <a class="code" href="structDCI2C__20MHz__FDD.html">DCI2C_20MHz_FDD_t</a>;</div>
<div class="line"><a name="l02620"></a><span class="lineno"> 2620</span>&#160;</div>
<div class="line"><a name="l02621"></a><span class="lineno"> 2621</span>&#160;<span class="comment">// *******************************************************************</span></div>
<div class="line"><a name="l02622"></a><span class="lineno"> 2622</span>&#160;<span class="comment">// ********************FORMAT 2D DCIs*********************************</span></div>
<div class="line"><a name="l02623"></a><span class="lineno"> 2623</span>&#160;<span class="comment">// *******************************************************************</span></div>
<div class="line"><a name="l02624"></a><span class="lineno"> 2624</span>&#160;</div>
<div class="line"><a name="l02626"></a><span class="lineno"><a class="line" href="structDCI2D__1__5MHz__TDD.html"> 2626</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2D__1__5MHz__TDD.html">DCI2D_1_5MHz_TDD</a> {</div>
<div class="line"><a name="l02627"></a><span class="lineno"><a class="line" href="structDCI2D__1__5MHz__TDD.html#ae0171f2c399a23f215cdf6a76d03ca03"> 2627</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__1__5MHz__TDD.html#ae0171f2c399a23f215cdf6a76d03ca03">padding64</a>:28;</div>
<div class="line"><a name="l02629"></a><span class="lineno"><a class="line" href="structDCI2D__1__5MHz__TDD.html#ae85201ff4d148690bd2411a90909e090"> 2629</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__1__5MHz__TDD.html#ae85201ff4d148690bd2411a90909e090">REMQCL</a>:2;</div>
<div class="line"><a name="l02631"></a><span class="lineno"><a class="line" href="structDCI2D__1__5MHz__TDD.html#a14bdbdb045f8c143571d4ee3fd49dbbd"> 2631</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__1__5MHz__TDD.html#a14bdbdb045f8c143571d4ee3fd49dbbd">rv2</a>:2;</div>
<div class="line"><a name="l02633"></a><span class="lineno"><a class="line" href="structDCI2D__1__5MHz__TDD.html#a325baa75287a25ea0cbc0dd3297bba79"> 2633</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__1__5MHz__TDD.html#a325baa75287a25ea0cbc0dd3297bba79">ndi2</a>:1;</div>
<div class="line"><a name="l02635"></a><span class="lineno"><a class="line" href="structDCI2D__1__5MHz__TDD.html#a1b347d9a91f9c4bd9bcac1817c5c54a7"> 2635</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__1__5MHz__TDD.html#a1b347d9a91f9c4bd9bcac1817c5c54a7">mcs2</a>:5;</div>
<div class="line"><a name="l02637"></a><span class="lineno"><a class="line" href="structDCI2D__1__5MHz__TDD.html#ae49209539b046e83ed353182e870b5d1"> 2637</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__1__5MHz__TDD.html#ae49209539b046e83ed353182e870b5d1">rv1</a>:2;</div>
<div class="line"><a name="l02639"></a><span class="lineno"><a class="line" href="structDCI2D__1__5MHz__TDD.html#a4a1af7e9d8a72ddc544abeaa4a85b01e"> 2639</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__1__5MHz__TDD.html#a4a1af7e9d8a72ddc544abeaa4a85b01e">ndi1</a>:1;</div>
<div class="line"><a name="l02641"></a><span class="lineno"><a class="line" href="structDCI2D__1__5MHz__TDD.html#aa65ddf48876cc790733851ca6e1664bf"> 2641</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__1__5MHz__TDD.html#aa65ddf48876cc790733851ca6e1664bf">mcs1</a>:5;</div>
<div class="line"><a name="l02643"></a><span class="lineno"><a class="line" href="structDCI2D__1__5MHz__TDD.html#a07543a4e5495dc24128033fc0bde97c5"> 2643</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__1__5MHz__TDD.html#a07543a4e5495dc24128033fc0bde97c5">srs_req</a>:1;</div>
<div class="line"><a name="l02645"></a><span class="lineno"><a class="line" href="structDCI2D__1__5MHz__TDD.html#ab4d8949e2d8480f131dd24c06146d5fa"> 2645</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__1__5MHz__TDD.html#ab4d8949e2d8480f131dd24c06146d5fa">ap_si_nl_id</a>:3;</div>
<div class="line"><a name="l02647"></a><span class="lineno"><a class="line" href="structDCI2D__1__5MHz__TDD.html#a921db5e10a0c3c5bd2763b9ad214ab50"> 2647</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__1__5MHz__TDD.html#a921db5e10a0c3c5bd2763b9ad214ab50">harq_pid</a>:4;</div>
<div class="line"><a name="l02649"></a><span class="lineno"><a class="line" href="structDCI2D__1__5MHz__TDD.html#a7a994ee73b21776fbbe9cc791a93e10c"> 2649</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__1__5MHz__TDD.html#a7a994ee73b21776fbbe9cc791a93e10c">dai</a>:2;</div>
<div class="line"><a name="l02651"></a><span class="lineno"><a class="line" href="structDCI2D__1__5MHz__TDD.html#a32a0d8eda5b523b21b3d463aee105d50"> 2651</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__1__5MHz__TDD.html#a32a0d8eda5b523b21b3d463aee105d50">TPC</a>:2;</div>
<div class="line"><a name="l02653"></a><span class="lineno"><a class="line" href="structDCI2D__1__5MHz__TDD.html#a8f36e88ecbf96edbc042dc5016b24c65"> 2653</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__1__5MHz__TDD.html#a8f36e88ecbf96edbc042dc5016b24c65">rballoc</a>:6;</div>
<div class="line"><a name="l02654"></a><span class="lineno"> 2654</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l02655"></a><span class="lineno"> 2655</span>&#160;</div>
<div class="line"><a name="l02656"></a><span class="lineno"> 2656</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2D__1__5MHz__TDD.html">DCI2D_1_5MHz_TDD</a> <a class="code" href="structDCI2D__1__5MHz__TDD.html">DCI2D_1_5MHz_TDD_t</a>;</div>
<div class="line"><a name="l02657"></a><span class="lineno"> 2657</span>&#160;<span class="preprocessor">#define sizeof_DCI2D_1_5MHz_TDD_t 36</span></div>
<div class="line"><a name="l02658"></a><span class="lineno"> 2658</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02660"></a><span class="lineno"><a class="line" href="structDCI2D__5MHz__TDD.html"> 2660</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2D__5MHz__TDD.html">DCI2D_5MHz_TDD</a> {</div>
<div class="line"><a name="l02662"></a><span class="lineno"><a class="line" href="structDCI2D__5MHz__TDD.html#a67128e4f22ca5fea95e3431395c9ce73"> 2662</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__5MHz__TDD.html#a67128e4f22ca5fea95e3431395c9ce73">padding64</a>:21;</div>
<div class="line"><a name="l02664"></a><span class="lineno"><a class="line" href="structDCI2D__5MHz__TDD.html#aa4b9ea5709151a144e1eeb3af4f29600"> 2664</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__5MHz__TDD.html#aa4b9ea5709151a144e1eeb3af4f29600">REMQCL</a>:2;</div>
<div class="line"><a name="l02666"></a><span class="lineno"><a class="line" href="structDCI2D__5MHz__TDD.html#a701aeb08bc7a1797ebccf257c1416cf8"> 2666</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__5MHz__TDD.html#a701aeb08bc7a1797ebccf257c1416cf8">rv2</a>:2;</div>
<div class="line"><a name="l02668"></a><span class="lineno"><a class="line" href="structDCI2D__5MHz__TDD.html#a9f2905e6e81d8a42a9d6ba044588e74a"> 2668</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__5MHz__TDD.html#a9f2905e6e81d8a42a9d6ba044588e74a">ndi2</a>:1;</div>
<div class="line"><a name="l02670"></a><span class="lineno"><a class="line" href="structDCI2D__5MHz__TDD.html#a3cdad18983ce44411d1560fbe328aade"> 2670</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__5MHz__TDD.html#a3cdad18983ce44411d1560fbe328aade">mcs2</a>:5;</div>
<div class="line"><a name="l02672"></a><span class="lineno"><a class="line" href="structDCI2D__5MHz__TDD.html#aa5a0cec904ad0538619bf39a7c44c9e4"> 2672</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__5MHz__TDD.html#aa5a0cec904ad0538619bf39a7c44c9e4">rv1</a>:2;</div>
<div class="line"><a name="l02674"></a><span class="lineno"><a class="line" href="structDCI2D__5MHz__TDD.html#a9a252326d3886464b409c628ea60907f"> 2674</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__5MHz__TDD.html#a9a252326d3886464b409c628ea60907f">ndi1</a>:1;</div>
<div class="line"><a name="l02676"></a><span class="lineno"><a class="line" href="structDCI2D__5MHz__TDD.html#a19eb32937f0e7dc713ad21865aa003bb"> 2676</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__5MHz__TDD.html#a19eb32937f0e7dc713ad21865aa003bb">mcs1</a>:5;</div>
<div class="line"><a name="l02678"></a><span class="lineno"><a class="line" href="structDCI2D__5MHz__TDD.html#ab82770399f9501aa08783d360b9b5a91"> 2678</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__5MHz__TDD.html#ab82770399f9501aa08783d360b9b5a91">srs_req</a>:1;</div>
<div class="line"><a name="l02680"></a><span class="lineno"><a class="line" href="structDCI2D__5MHz__TDD.html#a0cbb90f0a857ad8300d5b83d34b70007"> 2680</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__5MHz__TDD.html#a0cbb90f0a857ad8300d5b83d34b70007">ap_si_nl_id</a>:3;</div>
<div class="line"><a name="l02682"></a><span class="lineno"><a class="line" href="structDCI2D__5MHz__TDD.html#a38a5ff242e514e89a98c4162739bd40b"> 2682</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__5MHz__TDD.html#a38a5ff242e514e89a98c4162739bd40b">harq_pid</a>:4;</div>
<div class="line"><a name="l02684"></a><span class="lineno"><a class="line" href="structDCI2D__5MHz__TDD.html#aba3166d42f4a26c2cfc8a36214c69c31"> 2684</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__5MHz__TDD.html#aba3166d42f4a26c2cfc8a36214c69c31">dai</a>:2;</div>
<div class="line"><a name="l02686"></a><span class="lineno"><a class="line" href="structDCI2D__5MHz__TDD.html#aa614fe6e0b9aef0c349c6bd853cae763"> 2686</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__5MHz__TDD.html#aa614fe6e0b9aef0c349c6bd853cae763">TPC</a>:2;</div>
<div class="line"><a name="l02688"></a><span class="lineno"><a class="line" href="structDCI2D__5MHz__TDD.html#ac5737dd0c53f4e976386beb7b4610600"> 2688</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__5MHz__TDD.html#ac5737dd0c53f4e976386beb7b4610600">rballoc</a>:13;</div>
<div class="line"><a name="l02690"></a><span class="lineno"><a class="line" href="structDCI2D__5MHz__TDD.html#a9ce4b885970542e025f047c9f1397210"> 2690</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__5MHz__TDD.html#a9ce4b885970542e025f047c9f1397210">rah</a>:1;</div>
<div class="line"><a name="l02691"></a><span class="lineno"> 2691</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l02692"></a><span class="lineno"> 2692</span>&#160;</div>
<div class="line"><a name="l02693"></a><span class="lineno"> 2693</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2D__5MHz__TDD.html">DCI2D_5MHz_TDD</a> <a class="code" href="structDCI2D__5MHz__TDD.html">DCI2D_5MHz_TDD_t</a>;</div>
<div class="line"><a name="l02694"></a><span class="lineno"> 2694</span>&#160;<span class="preprocessor">#define sizeof_DCI2D_5MHz_TDD_t 43</span></div>
<div class="line"><a name="l02695"></a><span class="lineno"> 2695</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02697"></a><span class="lineno"><a class="line" href="structDCI2D__10MHz__TDD.html"> 2697</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2D__10MHz__TDD.html">DCI2D_10MHz_TDD</a> {</div>
<div class="line"><a name="l02699"></a><span class="lineno"><a class="line" href="structDCI2D__10MHz__TDD.html#a1dbcf4087ef7b05c909f109d7d7a70d7"> 2699</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__10MHz__TDD.html#a1dbcf4087ef7b05c909f109d7d7a70d7">padding64</a>:17;</div>
<div class="line"><a name="l02701"></a><span class="lineno"><a class="line" href="structDCI2D__10MHz__TDD.html#a9973c6f35df314b70e11e8fea9bc45dd"> 2701</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__10MHz__TDD.html#a9973c6f35df314b70e11e8fea9bc45dd">REMQCL</a>:2;</div>
<div class="line"><a name="l02703"></a><span class="lineno"><a class="line" href="structDCI2D__10MHz__TDD.html#a68bf32e98a09380f639cce15c229523e"> 2703</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__10MHz__TDD.html#a68bf32e98a09380f639cce15c229523e">rv2</a>:2;</div>
<div class="line"><a name="l02705"></a><span class="lineno"><a class="line" href="structDCI2D__10MHz__TDD.html#a5f0cae40709834926a61796367a32e9c"> 2705</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__10MHz__TDD.html#a5f0cae40709834926a61796367a32e9c">ndi2</a>:1;</div>
<div class="line"><a name="l02707"></a><span class="lineno"><a class="line" href="structDCI2D__10MHz__TDD.html#a15c101649eab1cd70974e52641a12055"> 2707</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__10MHz__TDD.html#a15c101649eab1cd70974e52641a12055">mcs2</a>:5;</div>
<div class="line"><a name="l02709"></a><span class="lineno"><a class="line" href="structDCI2D__10MHz__TDD.html#aebd77705ed480bdc15900d051ce8338d"> 2709</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__10MHz__TDD.html#aebd77705ed480bdc15900d051ce8338d">rv1</a>:2;</div>
<div class="line"><a name="l02711"></a><span class="lineno"><a class="line" href="structDCI2D__10MHz__TDD.html#a03c0a9e6f809c2d2240e2909886faa19"> 2711</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__10MHz__TDD.html#a03c0a9e6f809c2d2240e2909886faa19">ndi1</a>:1;</div>
<div class="line"><a name="l02713"></a><span class="lineno"><a class="line" href="structDCI2D__10MHz__TDD.html#ab79653b7b50fa3954277d9aa8c4c3054"> 2713</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__10MHz__TDD.html#ab79653b7b50fa3954277d9aa8c4c3054">mcs1</a>:5;</div>
<div class="line"><a name="l02715"></a><span class="lineno"><a class="line" href="structDCI2D__10MHz__TDD.html#adbce3eb6412c998e8e754011fbab46f6"> 2715</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__10MHz__TDD.html#adbce3eb6412c998e8e754011fbab46f6">srs_req</a>:1;</div>
<div class="line"><a name="l02717"></a><span class="lineno"><a class="line" href="structDCI2D__10MHz__TDD.html#a596586ebb88427afa1b6bb99aac881ce"> 2717</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__10MHz__TDD.html#a596586ebb88427afa1b6bb99aac881ce">ap_si_nl_id</a>:3;</div>
<div class="line"><a name="l02719"></a><span class="lineno"><a class="line" href="structDCI2D__10MHz__TDD.html#a36a9b6d1cdbd2358f4bef02eec319de6"> 2719</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__10MHz__TDD.html#a36a9b6d1cdbd2358f4bef02eec319de6">harq_pid</a>:4;</div>
<div class="line"><a name="l02721"></a><span class="lineno"><a class="line" href="structDCI2D__10MHz__TDD.html#a466ce005fffea9979e8c9c99c8095e7e"> 2721</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__10MHz__TDD.html#a466ce005fffea9979e8c9c99c8095e7e">dai</a>:2;</div>
<div class="line"><a name="l02723"></a><span class="lineno"><a class="line" href="structDCI2D__10MHz__TDD.html#a4c8d1701afadac805ca70be06a3d23d7"> 2723</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__10MHz__TDD.html#a4c8d1701afadac805ca70be06a3d23d7">TPC</a>:2;</div>
<div class="line"><a name="l02725"></a><span class="lineno"><a class="line" href="structDCI2D__10MHz__TDD.html#adf25fae487527d2aad161804e965934e"> 2725</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__10MHz__TDD.html#adf25fae487527d2aad161804e965934e">rballoc</a>:17;</div>
<div class="line"><a name="l02727"></a><span class="lineno"><a class="line" href="structDCI2D__10MHz__TDD.html#a62b877eb2ef35ad842ef20446d21abe4"> 2727</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__10MHz__TDD.html#a62b877eb2ef35ad842ef20446d21abe4">rah</a>:1;</div>
<div class="line"><a name="l02728"></a><span class="lineno"> 2728</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160;</div>
<div class="line"><a name="l02730"></a><span class="lineno"> 2730</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2D__10MHz__TDD.html">DCI2D_10MHz_TDD</a> <a class="code" href="structDCI2D__10MHz__TDD.html">DCI2D_10MHz_TDD_t</a>;</div>
<div class="line"><a name="l02731"></a><span class="lineno"> 2731</span>&#160;<span class="preprocessor">#define sizeof_DCI2D_10MHz_TDD_t 47</span></div>
<div class="line"><a name="l02732"></a><span class="lineno"> 2732</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02734"></a><span class="lineno"><a class="line" href="structDCI2D__20MHz__TDD.html"> 2734</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2D__20MHz__TDD.html">DCI2D_20MHz_TDD</a> {</div>
<div class="line"><a name="l02736"></a><span class="lineno"><a class="line" href="structDCI2D__20MHz__TDD.html#a9e145dafb32b8c1880bcc39e0ff4b365"> 2736</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__20MHz__TDD.html#a9e145dafb32b8c1880bcc39e0ff4b365">padding64</a>:9;</div>
<div class="line"><a name="l02738"></a><span class="lineno"><a class="line" href="structDCI2D__20MHz__TDD.html#a29c0eee9949bef5afc7449ff1c56ca55"> 2738</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__20MHz__TDD.html#a29c0eee9949bef5afc7449ff1c56ca55">REMQCL</a>:2;</div>
<div class="line"><a name="l02740"></a><span class="lineno"><a class="line" href="structDCI2D__20MHz__TDD.html#aa3b83754ecb1fb48ec87e73f0f9159b1"> 2740</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__20MHz__TDD.html#aa3b83754ecb1fb48ec87e73f0f9159b1">rv2</a>:2;</div>
<div class="line"><a name="l02742"></a><span class="lineno"><a class="line" href="structDCI2D__20MHz__TDD.html#a422c1e67d09941224e1d9d1db75ed7fc"> 2742</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__20MHz__TDD.html#a422c1e67d09941224e1d9d1db75ed7fc">ndi2</a>:1;</div>
<div class="line"><a name="l02744"></a><span class="lineno"><a class="line" href="structDCI2D__20MHz__TDD.html#a4a067bd74f3d5470539fe1b114a91b69"> 2744</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__20MHz__TDD.html#a4a067bd74f3d5470539fe1b114a91b69">mcs2</a>:5;</div>
<div class="line"><a name="l02746"></a><span class="lineno"><a class="line" href="structDCI2D__20MHz__TDD.html#a4a43c2dc0e2ef9d985b139bc25e3b4d3"> 2746</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__20MHz__TDD.html#a4a43c2dc0e2ef9d985b139bc25e3b4d3">rv1</a>:2;</div>
<div class="line"><a name="l02748"></a><span class="lineno"><a class="line" href="structDCI2D__20MHz__TDD.html#a4f52e78ac449e21b0b4469e3b43ee4de"> 2748</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__20MHz__TDD.html#a4f52e78ac449e21b0b4469e3b43ee4de">ndi1</a>:1;</div>
<div class="line"><a name="l02750"></a><span class="lineno"><a class="line" href="structDCI2D__20MHz__TDD.html#a41b1f9b73a4e26b0b95714fa47a13cb5"> 2750</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__20MHz__TDD.html#a41b1f9b73a4e26b0b95714fa47a13cb5">mcs1</a>:5;</div>
<div class="line"><a name="l02752"></a><span class="lineno"><a class="line" href="structDCI2D__20MHz__TDD.html#acf062e7771c6875b58f3b11b7e118a9a"> 2752</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__20MHz__TDD.html#acf062e7771c6875b58f3b11b7e118a9a">srs_req</a>:1;</div>
<div class="line"><a name="l02754"></a><span class="lineno"><a class="line" href="structDCI2D__20MHz__TDD.html#a4d7404a734d54b590dd6bc756ea90816"> 2754</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__20MHz__TDD.html#a4d7404a734d54b590dd6bc756ea90816">ap_si_nl_id</a>:3;</div>
<div class="line"><a name="l02756"></a><span class="lineno"><a class="line" href="structDCI2D__20MHz__TDD.html#a2e7310f84730b2e3d13da67c018456a4"> 2756</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__20MHz__TDD.html#a2e7310f84730b2e3d13da67c018456a4">harq_pid</a>:4;</div>
<div class="line"><a name="l02758"></a><span class="lineno"><a class="line" href="structDCI2D__20MHz__TDD.html#a31f1c73c70b6051dbc92677e494ab109"> 2758</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__20MHz__TDD.html#a31f1c73c70b6051dbc92677e494ab109">dai</a>:2;</div>
<div class="line"><a name="l02760"></a><span class="lineno"><a class="line" href="structDCI2D__20MHz__TDD.html#a337f717e35f6a0db75ca051ed673af9e"> 2760</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__20MHz__TDD.html#a337f717e35f6a0db75ca051ed673af9e">TPC</a>:2;</div>
<div class="line"><a name="l02762"></a><span class="lineno"><a class="line" href="structDCI2D__20MHz__TDD.html#a87276a15cbdb9b69854ba5aeae317185"> 2762</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__20MHz__TDD.html#a87276a15cbdb9b69854ba5aeae317185">rballoc</a>:25;</div>
<div class="line"><a name="l02764"></a><span class="lineno"><a class="line" href="structDCI2D__20MHz__TDD.html#a1ac2119b7fc7fb456170bd34ee788e60"> 2764</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__20MHz__TDD.html#a1ac2119b7fc7fb456170bd34ee788e60">rah</a>:1;</div>
<div class="line"><a name="l02765"></a><span class="lineno"> 2765</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l02766"></a><span class="lineno"> 2766</span>&#160;</div>
<div class="line"><a name="l02767"></a><span class="lineno"> 2767</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2D__20MHz__TDD.html">DCI2D_20MHz_TDD</a> <a class="code" href="structDCI2D__20MHz__TDD.html">DCI2D_20MHz_TDD_t</a>;</div>
<div class="line"><a name="l02768"></a><span class="lineno"> 2768</span>&#160;<span class="preprocessor">#define sizeof_DCI2D_20MHz_TDD_t 55</span></div>
<div class="line"><a name="l02769"></a><span class="lineno"> 2769</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02771"></a><span class="lineno"><a class="line" href="structDCI2D__1__5MHz__FDD.html"> 2771</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2D__1__5MHz__FDD.html">DCI2D_1_5MHz_FDD</a> {</div>
<div class="line"><a name="l02772"></a><span class="lineno"> 2772</span>&#160;  <span class="comment">//padding for 33 bits</span></div>
<div class="line"><a name="l02773"></a><span class="lineno"><a class="line" href="structDCI2D__1__5MHz__FDD.html#a989a90c697cd8997a14045907d7bbb88"> 2773</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__1__5MHz__FDD.html#a989a90c697cd8997a14045907d7bbb88">padding64</a>:31;</div>
<div class="line"><a name="l02775"></a><span class="lineno"><a class="line" href="structDCI2D__1__5MHz__FDD.html#abeff5096d511f26303dd4398c7cb85c4"> 2775</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__1__5MHz__FDD.html#abeff5096d511f26303dd4398c7cb85c4">REMQCL</a>:2;</div>
<div class="line"><a name="l02777"></a><span class="lineno"><a class="line" href="structDCI2D__1__5MHz__FDD.html#abc65f01055dfcf06233ae25d96cab3cc"> 2777</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__1__5MHz__FDD.html#abc65f01055dfcf06233ae25d96cab3cc">rv2</a>:2;</div>
<div class="line"><a name="l02779"></a><span class="lineno"><a class="line" href="structDCI2D__1__5MHz__FDD.html#a1aed25ba27d8b8e6e6f95e819a748a35"> 2779</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__1__5MHz__FDD.html#a1aed25ba27d8b8e6e6f95e819a748a35">ndi2</a>:1;</div>
<div class="line"><a name="l02781"></a><span class="lineno"><a class="line" href="structDCI2D__1__5MHz__FDD.html#afff4695017eb72221f0549b9521e17a5"> 2781</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__1__5MHz__FDD.html#afff4695017eb72221f0549b9521e17a5">mcs2</a>:5;</div>
<div class="line"><a name="l02783"></a><span class="lineno"><a class="line" href="structDCI2D__1__5MHz__FDD.html#a001bb373111d0dc8eacbbaed66ea227b"> 2783</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__1__5MHz__FDD.html#a001bb373111d0dc8eacbbaed66ea227b">rv1</a>:2;</div>
<div class="line"><a name="l02785"></a><span class="lineno"><a class="line" href="structDCI2D__1__5MHz__FDD.html#a146be4a04579b247fec65d9178d880f6"> 2785</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__1__5MHz__FDD.html#a146be4a04579b247fec65d9178d880f6">ndi1</a>:1;</div>
<div class="line"><a name="l02787"></a><span class="lineno"><a class="line" href="structDCI2D__1__5MHz__FDD.html#af420f837695cdab0e237948918fe0f44"> 2787</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__1__5MHz__FDD.html#af420f837695cdab0e237948918fe0f44">mcs1</a>:5;</div>
<div class="line"><a name="l02789"></a><span class="lineno"><a class="line" href="structDCI2D__1__5MHz__FDD.html#a43337cb1cc05805a5e29a1f63530784a"> 2789</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__1__5MHz__FDD.html#a43337cb1cc05805a5e29a1f63530784a">ap_si_nl_id</a>:3;</div>
<div class="line"><a name="l02791"></a><span class="lineno"><a class="line" href="structDCI2D__1__5MHz__FDD.html#a85c49616e472ccca6585701f1ab5a63e"> 2791</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__1__5MHz__FDD.html#a85c49616e472ccca6585701f1ab5a63e">harq_pid</a>:3;</div>
<div class="line"><a name="l02793"></a><span class="lineno"><a class="line" href="structDCI2D__1__5MHz__FDD.html#aaba536ebcd1f9e923a59a4eff692e700"> 2793</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__1__5MHz__FDD.html#aaba536ebcd1f9e923a59a4eff692e700">TPC</a>:2;</div>
<div class="line"><a name="l02795"></a><span class="lineno"><a class="line" href="structDCI2D__1__5MHz__FDD.html#a27784517951e5be82ae8480be8727a30"> 2795</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__1__5MHz__FDD.html#a27784517951e5be82ae8480be8727a30">rballoc</a>:6;</div>
<div class="line"><a name="l02797"></a><span class="lineno"><a class="line" href="structDCI2D__1__5MHz__FDD.html#af75476ac28aadaff90797c614ea2b34c"> 2797</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__1__5MHz__FDD.html#af75476ac28aadaff90797c614ea2b34c">padding</a>;</div>
<div class="line"><a name="l02798"></a><span class="lineno"> 2798</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l02799"></a><span class="lineno"> 2799</span>&#160;</div>
<div class="line"><a name="l02800"></a><span class="lineno"> 2800</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2D__1__5MHz__FDD.html">DCI2D_1_5MHz_FDD</a> <a class="code" href="structDCI2D__1__5MHz__FDD.html">DCI2D_1_5MHz_FDD_t</a>;</div>
<div class="line"><a name="l02801"></a><span class="lineno"> 2801</span>&#160;<span class="preprocessor">#define sizeof_DCI2D_1_5MHz_FDD_t 33</span></div>
<div class="line"><a name="l02802"></a><span class="lineno"> 2802</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02804"></a><span class="lineno"><a class="line" href="structDCI2D__5MHz__FDD.html"> 2804</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2D__5MHz__FDD.html">DCI2D_5MHz_FDD</a> {</div>
<div class="line"><a name="l02806"></a><span class="lineno"><a class="line" href="structDCI2D__5MHz__FDD.html#a5274495407d1f6e91ea9e9f708bed5b8"> 2806</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__5MHz__FDD.html#a5274495407d1f6e91ea9e9f708bed5b8">padding64</a>:23;</div>
<div class="line"><a name="l02808"></a><span class="lineno"><a class="line" href="structDCI2D__5MHz__FDD.html#ab0c0df4f069c59786cd66151501a164a"> 2808</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__5MHz__FDD.html#ab0c0df4f069c59786cd66151501a164a">REMQCL</a>:2;</div>
<div class="line"><a name="l02810"></a><span class="lineno"><a class="line" href="structDCI2D__5MHz__FDD.html#a0fbc6504cea409df01c582bb261ab7f4"> 2810</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__5MHz__FDD.html#a0fbc6504cea409df01c582bb261ab7f4">rv2</a>:2;</div>
<div class="line"><a name="l02812"></a><span class="lineno"><a class="line" href="structDCI2D__5MHz__FDD.html#ad5df30daf6ef0f1b080bee63223f8472"> 2812</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__5MHz__FDD.html#ad5df30daf6ef0f1b080bee63223f8472">ndi2</a>:1;</div>
<div class="line"><a name="l02814"></a><span class="lineno"><a class="line" href="structDCI2D__5MHz__FDD.html#ab3eb57442cca6f659fa3b59677d9232f"> 2814</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__5MHz__FDD.html#ab3eb57442cca6f659fa3b59677d9232f">mcs2</a>:5;</div>
<div class="line"><a name="l02816"></a><span class="lineno"><a class="line" href="structDCI2D__5MHz__FDD.html#a3ffc81cf27ecefa329512c5065ece139"> 2816</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__5MHz__FDD.html#a3ffc81cf27ecefa329512c5065ece139">rv1</a>:2;</div>
<div class="line"><a name="l02818"></a><span class="lineno"><a class="line" href="structDCI2D__5MHz__FDD.html#a1bcaddd0d656e2e366f5dabc65f8607d"> 2818</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__5MHz__FDD.html#a1bcaddd0d656e2e366f5dabc65f8607d">ndi1</a>:1;</div>
<div class="line"><a name="l02820"></a><span class="lineno"><a class="line" href="structDCI2D__5MHz__FDD.html#ad0a6df0c1bc24d7ece005595a6a54121"> 2820</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__5MHz__FDD.html#ad0a6df0c1bc24d7ece005595a6a54121">mcs1</a>:5;</div>
<div class="line"><a name="l02822"></a><span class="lineno"><a class="line" href="structDCI2D__5MHz__FDD.html#a649e2f18c1c3a89879756f18cba6c4e4"> 2822</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__5MHz__FDD.html#a649e2f18c1c3a89879756f18cba6c4e4">ap_si_nl_id</a>:3;</div>
<div class="line"><a name="l02824"></a><span class="lineno"><a class="line" href="structDCI2D__5MHz__FDD.html#a3208aa6dea7d43320966866f60b51139"> 2824</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__5MHz__FDD.html#a3208aa6dea7d43320966866f60b51139">harq_pid</a>:3;</div>
<div class="line"><a name="l02826"></a><span class="lineno"><a class="line" href="structDCI2D__5MHz__FDD.html#aad1e575ec30baa205857ed1e54b0d3e6"> 2826</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__5MHz__FDD.html#aad1e575ec30baa205857ed1e54b0d3e6">TPC</a>:2;</div>
<div class="line"><a name="l02828"></a><span class="lineno"><a class="line" href="structDCI2D__5MHz__FDD.html#ae9540b164da123ce0c912ae9f6683d40"> 2828</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__5MHz__FDD.html#ae9540b164da123ce0c912ae9f6683d40">rballoc</a>:13;</div>
<div class="line"><a name="l02830"></a><span class="lineno"><a class="line" href="structDCI2D__5MHz__FDD.html#a557ec68bdae987c3a433b10a2686e27d"> 2830</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__5MHz__FDD.html#a557ec68bdae987c3a433b10a2686e27d">rah</a>:1;</div>
<div class="line"><a name="l02832"></a><span class="lineno"><a class="line" href="structDCI2D__5MHz__FDD.html#adf24d79da5a85e35d57749ea0dd7ae3c"> 2832</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__5MHz__FDD.html#adf24d79da5a85e35d57749ea0dd7ae3c">padding</a>:1;</div>
<div class="line"><a name="l02833"></a><span class="lineno"> 2833</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l02834"></a><span class="lineno"> 2834</span>&#160;</div>
<div class="line"><a name="l02835"></a><span class="lineno"> 2835</span>&#160;<span class="preprocessor">#define sizeof_DCI2D_5MHz_FDD_t 41</span></div>
<div class="line"><a name="l02836"></a><span class="lineno"> 2836</span>&#160;<span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2D__5MHz__FDD.html">DCI2D_5MHz_FDD</a> <a class="code" href="structDCI2D__5MHz__FDD.html">DCI2D_5MHz_FDD_t</a>;</div>
<div class="line"><a name="l02837"></a><span class="lineno"> 2837</span>&#160;</div>
<div class="line"><a name="l02839"></a><span class="lineno"><a class="line" href="structDCI2D__10MHz__FDD.html"> 2839</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2D__10MHz__FDD.html">DCI2D_10MHz_FDD</a> {</div>
<div class="line"><a name="l02841"></a><span class="lineno"><a class="line" href="structDCI2D__10MHz__FDD.html#adc8f1c83f7a9d5dc7b4798e5ba099358"> 2841</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__10MHz__FDD.html#adc8f1c83f7a9d5dc7b4798e5ba099358">padding64</a>:19;</div>
<div class="line"><a name="l02843"></a><span class="lineno"><a class="line" href="structDCI2D__10MHz__FDD.html#ada7c1862a6a26b7bd98da17b6040e6a8"> 2843</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__10MHz__FDD.html#ada7c1862a6a26b7bd98da17b6040e6a8">REMQCL</a>:2;</div>
<div class="line"><a name="l02845"></a><span class="lineno"><a class="line" href="structDCI2D__10MHz__FDD.html#ae727332d6632760ad74d712439e73d2d"> 2845</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__10MHz__FDD.html#ae727332d6632760ad74d712439e73d2d">rv2</a>:2;</div>
<div class="line"><a name="l02847"></a><span class="lineno"><a class="line" href="structDCI2D__10MHz__FDD.html#a2df6d5ea9de405702896b39e53d59562"> 2847</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__10MHz__FDD.html#a2df6d5ea9de405702896b39e53d59562">ndi2</a>:1;</div>
<div class="line"><a name="l02849"></a><span class="lineno"><a class="line" href="structDCI2D__10MHz__FDD.html#af8bfdb49bb05de10ee6c7d243246c83d"> 2849</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__10MHz__FDD.html#af8bfdb49bb05de10ee6c7d243246c83d">mcs2</a>:5;</div>
<div class="line"><a name="l02851"></a><span class="lineno"><a class="line" href="structDCI2D__10MHz__FDD.html#a920622c9475ffa778dfaee101ef77bd9"> 2851</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__10MHz__FDD.html#a920622c9475ffa778dfaee101ef77bd9">rv1</a>:2;</div>
<div class="line"><a name="l02853"></a><span class="lineno"><a class="line" href="structDCI2D__10MHz__FDD.html#afe2ab1cb8bfc6c63a107e1662de69035"> 2853</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__10MHz__FDD.html#afe2ab1cb8bfc6c63a107e1662de69035">ndi1</a>:1;</div>
<div class="line"><a name="l02855"></a><span class="lineno"><a class="line" href="structDCI2D__10MHz__FDD.html#a7a38b47e537a4689d31ca8e51bd0eb6f"> 2855</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__10MHz__FDD.html#a7a38b47e537a4689d31ca8e51bd0eb6f">mcs1</a>:5;</div>
<div class="line"><a name="l02857"></a><span class="lineno"><a class="line" href="structDCI2D__10MHz__FDD.html#a488f67eaf84de3ac34c163a0a553cbdc"> 2857</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__10MHz__FDD.html#a488f67eaf84de3ac34c163a0a553cbdc">ap_si_nl_id</a>:3;</div>
<div class="line"><a name="l02859"></a><span class="lineno"><a class="line" href="structDCI2D__10MHz__FDD.html#a3786d577c24435cc7cce2ff0a0a9304b"> 2859</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__10MHz__FDD.html#a3786d577c24435cc7cce2ff0a0a9304b">harq_pid</a>:3;</div>
<div class="line"><a name="l02861"></a><span class="lineno"><a class="line" href="structDCI2D__10MHz__FDD.html#a8d068aecc548b73962a6ac380518b888"> 2861</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__10MHz__FDD.html#a8d068aecc548b73962a6ac380518b888">TPC</a>:2;</div>
<div class="line"><a name="l02863"></a><span class="lineno"><a class="line" href="structDCI2D__10MHz__FDD.html#a6b68a5fc34911c22915740690475f8ac"> 2863</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__10MHz__FDD.html#a6b68a5fc34911c22915740690475f8ac">rballoc</a>:17;</div>
<div class="line"><a name="l02865"></a><span class="lineno"><a class="line" href="structDCI2D__10MHz__FDD.html#ae430b10fba8399124dc2a21d9a5bdcd0"> 2865</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__10MHz__FDD.html#ae430b10fba8399124dc2a21d9a5bdcd0">rah</a>:1;</div>
<div class="line"><a name="l02867"></a><span class="lineno"><a class="line" href="structDCI2D__10MHz__FDD.html#ace45572f35e8ec795c91325db742e66e"> 2867</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__10MHz__FDD.html#ace45572f35e8ec795c91325db742e66e">padding</a>:1;</div>
<div class="line"><a name="l02868"></a><span class="lineno"> 2868</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l02869"></a><span class="lineno"> 2869</span>&#160;</div>
<div class="line"><a name="l02870"></a><span class="lineno"> 2870</span>&#160;<span class="preprocessor">#define sizeof_DCI2D_10MHz_FDD_t 45</span></div>
<div class="line"><a name="l02871"></a><span class="lineno"> 2871</span>&#160;<span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2D__10MHz__FDD.html">DCI2D_10MHz_FDD</a> <a class="code" href="structDCI2D__10MHz__FDD.html">DCI2D_10MHz_FDD_t</a>;</div>
<div class="line"><a name="l02872"></a><span class="lineno"> 2872</span>&#160;</div>
<div class="line"><a name="l02874"></a><span class="lineno"><a class="line" href="structDCI2D__20MHz__FDD.html"> 2874</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2D__20MHz__FDD.html">DCI2D_20MHz_FDD</a> {</div>
<div class="line"><a name="l02876"></a><span class="lineno"><a class="line" href="structDCI2D__20MHz__FDD.html#a08e50c1d9380d683979facce702a6a84"> 2876</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__20MHz__FDD.html#a08e50c1d9380d683979facce702a6a84">padding64</a>:12;</div>
<div class="line"><a name="l02878"></a><span class="lineno"><a class="line" href="structDCI2D__20MHz__FDD.html#a8e092c0954315bc310a46ce83f1fff68"> 2878</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__20MHz__FDD.html#a8e092c0954315bc310a46ce83f1fff68">rv2</a>:2;</div>
<div class="line"><a name="l02880"></a><span class="lineno"><a class="line" href="structDCI2D__20MHz__FDD.html#a1ca1632d2c6dc9d370ab111925c12e88"> 2880</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__20MHz__FDD.html#a1ca1632d2c6dc9d370ab111925c12e88">ndi2</a>:1;</div>
<div class="line"><a name="l02882"></a><span class="lineno"><a class="line" href="structDCI2D__20MHz__FDD.html#a4b998c290bfabab183d2bd09589826ea"> 2882</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__20MHz__FDD.html#a4b998c290bfabab183d2bd09589826ea">mcs2</a>:5;</div>
<div class="line"><a name="l02884"></a><span class="lineno"><a class="line" href="structDCI2D__20MHz__FDD.html#aa983e51f35ff811e5d59c349f80a2294"> 2884</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__20MHz__FDD.html#aa983e51f35ff811e5d59c349f80a2294">rv1</a>:2;</div>
<div class="line"><a name="l02886"></a><span class="lineno"><a class="line" href="structDCI2D__20MHz__FDD.html#af2892e079f7a54a5706182ec9a488cb0"> 2886</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__20MHz__FDD.html#af2892e079f7a54a5706182ec9a488cb0">ndi1</a>:1;</div>
<div class="line"><a name="l02888"></a><span class="lineno"><a class="line" href="structDCI2D__20MHz__FDD.html#a56e7dd47b04ef3f0208129076855a0f5"> 2888</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__20MHz__FDD.html#a56e7dd47b04ef3f0208129076855a0f5">mcs1</a>:5;</div>
<div class="line"><a name="l02890"></a><span class="lineno"><a class="line" href="structDCI2D__20MHz__FDD.html#adfeadc7cac56a9772146cce3e0a6afc4"> 2890</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__20MHz__FDD.html#adfeadc7cac56a9772146cce3e0a6afc4">ap_si_nl_id</a>:3;</div>
<div class="line"><a name="l02892"></a><span class="lineno"><a class="line" href="structDCI2D__20MHz__FDD.html#aeb85046a92d41059b1175f09cd28bd46"> 2892</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__20MHz__FDD.html#aeb85046a92d41059b1175f09cd28bd46">harq_pid</a>:3;</div>
<div class="line"><a name="l02894"></a><span class="lineno"><a class="line" href="structDCI2D__20MHz__FDD.html#a1adc2d52ac81a3ac100b9a14574c2480"> 2894</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__20MHz__FDD.html#a1adc2d52ac81a3ac100b9a14574c2480">TPC</a>:2;</div>
<div class="line"><a name="l02896"></a><span class="lineno"><a class="line" href="structDCI2D__20MHz__FDD.html#ae096e3e0d78e3530cfde7a7aa25b341a"> 2896</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__20MHz__FDD.html#ae096e3e0d78e3530cfde7a7aa25b341a">rballoc</a>:25;</div>
<div class="line"><a name="l02898"></a><span class="lineno"><a class="line" href="structDCI2D__20MHz__FDD.html#a0fce0042d169efa6e40d92e12dfd15fd"> 2898</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__20MHz__FDD.html#a0fce0042d169efa6e40d92e12dfd15fd">rah</a>:1;</div>
<div class="line"><a name="l02899"></a><span class="lineno"> 2899</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l02900"></a><span class="lineno"> 2900</span>&#160;</div>
<div class="line"><a name="l02901"></a><span class="lineno"> 2901</span>&#160;<span class="preprocessor">#define sizeof_DCI2D_20MHz_FDD_t 52</span></div>
<div class="line"><a name="l02902"></a><span class="lineno"> 2902</span>&#160;<span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2D__20MHz__FDD.html">DCI2D_20MHz_FDD</a> <a class="code" href="structDCI2D__20MHz__FDD.html">DCI2D_20MHz_FDD_t</a>;</div>
<div class="line"><a name="l02903"></a><span class="lineno"> 2903</span>&#160;</div>
<div class="line"><a name="l02904"></a><span class="lineno"> 2904</span>&#160;</div>
<div class="line"><a name="l02905"></a><span class="lineno"><a class="line" href="structDCI3__5MHz__TDD__0__t.html"> 2905</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>__attribute__ ((__packed__))</div>
<div class="line"><a name="l02906"></a><span class="lineno"> 2906</span>&#160;{</div>
<div class="line"><a name="l02907"></a><span class="lineno"><a class="line" href="structDCI3__5MHz__TDD__0__t.html#a3e6f74f853041c0b7750a72057a76685"> 2907</a></span>&#160;  uint32_t TPC:28;</div>
<div class="line"><a name="l02908"></a><span class="lineno"> 2908</span>&#160;}</div>
<div class="line"><a name="l02909"></a><span class="lineno"> 2909</span>&#160;<a class="code" href="structDCI3__5MHz__TDD__0__t.html">DCI3_5MHz_TDD_0_t</a>;</div>
<div class="line"><a name="l02910"></a><span class="lineno"> 2910</span>&#160;<span class="preprocessor">#define sizeof_DCI3_5MHz_TDD_0_t 27</span></div>
<div class="line"><a name="l02911"></a><span class="lineno"> 2911</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02912"></a><span class="lineno"><a class="line" href="structDCI3__5MHz__TDD__1__6__t.html"> 2912</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>__attribute__ ((__packed__))</div>
<div class="line"><a name="l02913"></a><span class="lineno"> 2913</span>&#160;{</div>
<div class="line"><a name="l02914"></a><span class="lineno"><a class="line" href="structDCI3__5MHz__TDD__1__6__t.html#a16fbf2803a7656de6fb0d5ae691a1993"> 2914</a></span>&#160;  uint32_t TPC:28;</div>
<div class="line"><a name="l02915"></a><span class="lineno"> 2915</span>&#160;}</div>
<div class="line"><a name="l02916"></a><span class="lineno"> 2916</span>&#160;<a class="code" href="structDCI3__5MHz__TDD__1__6__t.html">DCI3_5MHz_TDD_1_6_t</a>;</div>
<div class="line"><a name="l02917"></a><span class="lineno"> 2917</span>&#160;<span class="preprocessor">#define sizeof_DCI3_5MHz_TDD_1_6_t 27</span></div>
<div class="line"><a name="l02918"></a><span class="lineno"> 2918</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02919"></a><span class="lineno"> 2919</span>&#160;</div>
<div class="line"><a name="l02920"></a><span class="lineno"><a class="line" href="structDCI3__5MHz__FDD__t.html"> 2920</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>__attribute__ ((__packed__))</div>
<div class="line"><a name="l02921"></a><span class="lineno"> 2921</span>&#160;{</div>
<div class="line"><a name="l02922"></a><span class="lineno"><a class="line" href="structDCI3__5MHz__FDD__t.html#a0129d117bcb3a5485d730d5fce841f10"> 2922</a></span>&#160;  uint32_t TPC:26;</div>
<div class="line"><a name="l02923"></a><span class="lineno"> 2923</span>&#160;}</div>
<div class="line"><a name="l02924"></a><span class="lineno"> 2924</span>&#160;<a class="code" href="structDCI3__5MHz__FDD__t.html">DCI3_5MHz_FDD_t</a>;</div>
<div class="line"><a name="l02925"></a><span class="lineno"> 2925</span>&#160;<span class="preprocessor">#define sizeof_DCI3_5MHz_FDD_t 25</span></div>
<div class="line"><a name="l02926"></a><span class="lineno"> 2926</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02928"></a><span class="lineno"><a class="line" href="structDCI0A__1__5MHz.html"> 2928</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI0A__1__5MHz.html">DCI0A_1_5MHz</a> {</div>
<div class="line"><a name="l02930"></a><span class="lineno"><a class="line" href="structDCI0A__1__5MHz.html#a4a7fca3aabd1eb0d463350f6a6c515ec"> 2930</a></span>&#160;  uint32_t <a class="code" href="structDCI0A__1__5MHz.html#a4a7fca3aabd1eb0d463350f6a6c515ec">padding</a>:19;</div>
<div class="line"><a name="l02932"></a><span class="lineno"><a class="line" href="structDCI0A__1__5MHz.html#a84c46a0c04c5f0e8c9030261f7b4236e"> 2932</a></span>&#160;  uint32_t <a class="code" href="structDCI0A__1__5MHz.html#a84c46a0c04c5f0e8c9030261f7b4236e">cshift</a>:3;</div>
<div class="line"><a name="l02934"></a><span class="lineno"><a class="line" href="structDCI0A__1__5MHz.html#a02ea28c5ba56fa9846b74fd66008813a"> 2934</a></span>&#160;  uint32_t <a class="code" href="structDCI0A__1__5MHz.html#a02ea28c5ba56fa9846b74fd66008813a">rballoc</a>:5;</div>
<div class="line"><a name="l02936"></a><span class="lineno"><a class="line" href="structDCI0A__1__5MHz.html#a8162073aa9bf890273da0cbcae603545"> 2936</a></span>&#160;  uint32_t <a class="code" href="structDCI0A__1__5MHz.html#a8162073aa9bf890273da0cbcae603545">hopping</a>:1;</div>
<div class="line"><a name="l02937"></a><span class="lineno"> 2937</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l02938"></a><span class="lineno"> 2938</span>&#160;<span class="preprocessor">#define sizeof_DCI0A_1_5MHz 9</span></div>
<div class="line"><a name="l02939"></a><span class="lineno"> 2939</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02941"></a><span class="lineno"><a class="line" href="structDCI0A__5MHz.html"> 2941</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI0A__5MHz.html">DCI0A_5MHz</a> {</div>
<div class="line"><a name="l02943"></a><span class="lineno"><a class="line" href="structDCI0A__5MHz.html#aee2cb649d5ae1e5c6cce27baf7dcf26b"> 2943</a></span>&#160;  uint32_t <a class="code" href="structDCI0A__5MHz.html#aee2cb649d5ae1e5c6cce27baf7dcf26b">padding</a>:19;</div>
<div class="line"><a name="l02945"></a><span class="lineno"><a class="line" href="structDCI0A__5MHz.html#a9d9ef77041eb23cd7b99061bc6648c9a"> 2945</a></span>&#160;  uint32_t <a class="code" href="structDCI0A__5MHz.html#a9d9ef77041eb23cd7b99061bc6648c9a">cshift</a>:3;</div>
<div class="line"><a name="l02947"></a><span class="lineno"><a class="line" href="structDCI0A__5MHz.html#af0c9dc07c9ab6e967147c6326b002eef"> 2947</a></span>&#160;  uint32_t <a class="code" href="structDCI0A__5MHz.html#af0c9dc07c9ab6e967147c6326b002eef">rballoc</a>:9;</div>
<div class="line"><a name="l02949"></a><span class="lineno"><a class="line" href="structDCI0A__5MHz.html#af3f42d944c64649e9a4b68f9acd7abab"> 2949</a></span>&#160;  uint32_t <a class="code" href="structDCI0A__5MHz.html#af3f42d944c64649e9a4b68f9acd7abab">hopping</a>:1;</div>
<div class="line"><a name="l02950"></a><span class="lineno"> 2950</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l02951"></a><span class="lineno"> 2951</span>&#160;<span class="preprocessor">#define sizeof_DCI0A_5MHz 13</span></div>
<div class="line"><a name="l02952"></a><span class="lineno"> 2952</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02954"></a><span class="lineno"><a class="line" href="structDCI0A__10__MHz.html"> 2954</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI0A__10__MHz.html">DCI0A_10_MHz</a> {</div>
<div class="line"><a name="l02956"></a><span class="lineno"><a class="line" href="structDCI0A__10__MHz.html#a4935d199d03b1209606225febb933620"> 2956</a></span>&#160;  uint32_t <a class="code" href="structDCI0A__10__MHz.html#a4935d199d03b1209606225febb933620">padding</a>:17;</div>
<div class="line"><a name="l02958"></a><span class="lineno"><a class="line" href="structDCI0A__10__MHz.html#abdab31cf20301064705d82eeaa3eb30a"> 2958</a></span>&#160;  uint32_t <a class="code" href="structDCI0A__10__MHz.html#abdab31cf20301064705d82eeaa3eb30a">cshift</a>:3;</div>
<div class="line"><a name="l02960"></a><span class="lineno"><a class="line" href="structDCI0A__10__MHz.html#a5711ceb59ef5addb641077cc7de29c01"> 2960</a></span>&#160;  uint32_t <a class="code" href="structDCI0A__10__MHz.html#a5711ceb59ef5addb641077cc7de29c01">rballoc</a>:11;</div>
<div class="line"><a name="l02962"></a><span class="lineno"><a class="line" href="structDCI0A__10__MHz.html#a1e18e61f44363bb9acb1c70fbb8d68fc"> 2962</a></span>&#160;  uint32_t <a class="code" href="structDCI0A__10__MHz.html#a1e18e61f44363bb9acb1c70fbb8d68fc">hopping</a>:1;</div>
<div class="line"><a name="l02963"></a><span class="lineno"> 2963</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l02964"></a><span class="lineno"> 2964</span>&#160;<span class="preprocessor">#define sizeof_DCI0A_10MHz 15</span></div>
<div class="line"><a name="l02965"></a><span class="lineno"> 2965</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02967"></a><span class="lineno"><a class="line" href="structDCI0A__20__MHz.html"> 2967</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI0A__20__MHz.html">DCI0A_20_MHz</a> {</div>
<div class="line"><a name="l02969"></a><span class="lineno"><a class="line" href="structDCI0A__20__MHz.html#a886946e70e735e4f45b305d2e2b87d8a"> 2969</a></span>&#160;  uint32_t <a class="code" href="structDCI0A__20__MHz.html#a886946e70e735e4f45b305d2e2b87d8a">padding</a>:15;</div>
<div class="line"><a name="l02971"></a><span class="lineno"><a class="line" href="structDCI0A__20__MHz.html#a0bcd89fff4bde8af79a1e39b1c7cd022"> 2971</a></span>&#160;  uint32_t <a class="code" href="structDCI0A__20__MHz.html#a0bcd89fff4bde8af79a1e39b1c7cd022">cshift</a>:3;</div>
<div class="line"><a name="l02973"></a><span class="lineno"><a class="line" href="structDCI0A__20__MHz.html#ab83ce43c3376bb13713c7730ef8a8acc"> 2973</a></span>&#160;  uint32_t <a class="code" href="structDCI0A__20__MHz.html#ab83ce43c3376bb13713c7730ef8a8acc">rballoc</a>:13;</div>
<div class="line"><a name="l02975"></a><span class="lineno"><a class="line" href="structDCI0A__20__MHz.html#a262a258fb2a3b855a225f1ce99fe2c0d"> 2975</a></span>&#160;  uint32_t <a class="code" href="structDCI0A__20__MHz.html#a262a258fb2a3b855a225f1ce99fe2c0d">hopping</a>:1;</div>
<div class="line"><a name="l02976"></a><span class="lineno"> 2976</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l02977"></a><span class="lineno"> 2977</span>&#160;<span class="preprocessor">#define sizeof_DCI0A_20MHz 17</span></div>
<div class="line"><a name="l02978"></a><span class="lineno"> 2978</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02979"></a><span class="lineno"> 2979</span>&#160;<span class="preprocessor">#define MAX_DCI_SIZE_BITS 45</span></div>
<div class="ttc" id="structDCI1E__5MHz__2A__M10PRB__TDD_html_ae32d8de090f608094ded3ebc983046f7"><div class="ttname"><a href="structDCI1E__5MHz__2A__M10PRB__TDD.html#ae32d8de090f608094ded3ebc983046f7">DCI1E_5MHz_2A_M10PRB_TDD::tpmi</a></div><div class="ttdeci">uint64_t tpmi</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01028">dci.h:1028</a></div></div>
<div class="ttc" id="structDCI2A__5MHz__2A__TDD_html_a7634ae815cff5de888a090f43ea44355"><div class="ttname"><a href="structDCI2A__5MHz__2A__TDD.html#a7634ae815cff5de888a090f43ea44355">DCI2A_5MHz_2A_TDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01744">dci.h:1744</a></div></div>
<div class="ttc" id="structDCI0__10MHz__FDD_html_acc599782381a495e97261a0997cc7629"><div class="ttname"><a href="structDCI0__10MHz__FDD.html#acc599782381a495e97261a0997cc7629">DCI0_10MHz_FDD::padding</a></div><div class="ttdeci">uint32_t padding</div><div class="ttdoc">Padding. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00397">dci.h:397</a></div></div>
<div class="ttc" id="structDCI2D__5MHz__TDD_html_ab82770399f9501aa08783d360b9b5a91"><div class="ttname"><a href="structDCI2D__5MHz__TDD.html#ab82770399f9501aa08783d360b9b5a91">DCI2D_5MHz_TDD::srs_req</a></div><div class="ttdeci">uint64_t srs_req</div><div class="ttdoc">SRS Request. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02678">dci.h:2678</a></div></div>
<div class="ttc" id="structDCI2B__1__5MHz__TDD_html_acad82d13466f07a2e4cc248169e03c43"><div class="ttname"><a href="structDCI2B__1__5MHz__TDD.html#acad82d13466f07a2e4cc248169e03c43">DCI2B_1_5MHz_TDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02121">dci.h:2121</a></div></div>
<div class="ttc" id="structDCI0__1__5MHz__TDD__1__6_html"><div class="ttname"><a href="structDCI0__1__5MHz__TDD__1__6.html">DCI0_1_5MHz_TDD_1_6</a></div><div class="ttdoc">DCI Format Type 0 (1.5 MHz,TDD1-6, 23 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00074">dci.h:74</a></div></div>
<div class="ttc" id="structDCI2__10MHz__2A__FDD_html_af488f3f67309f4ec617aab4511556aa6"><div class="ttname"><a href="structDCI2__10MHz__2A__FDD.html#af488f3f67309f4ec617aab4511556aa6">DCI2_10MHz_2A_FDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01474">dci.h:1474</a></div></div>
<div class="ttc" id="structDCI2C__20MHz__TDD_html_a0f758e02f5f3a685c2ca89b63a1214fe"><div class="ttname"><a href="structDCI2C__20MHz__TDD.html#a0f758e02f5f3a685c2ca89b63a1214fe">DCI2C_20MHz_TDD::ap_si_nl_id</a></div><div class="ttdeci">uint64_t ap_si_nl_id</div><div class="ttdoc">Scrambling ID. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02483">dci.h:2483</a></div></div>
<div class="ttc" id="structDCI2__5MHz__2A__TDD_html_a183c5009b126571a1d875bdfe1a2b413"><div class="ttname"><a href="structDCI2__5MHz__2A__TDD.html#a183c5009b126571a1d875bdfe1a2b413">DCI2_5MHz_2A_TDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01143">dci.h:1143</a></div></div>
<div class="ttc" id="structDCI2A__1__5MHz__2A__FDD_html_a4adc84cb3a745f71f9182d959b8763e7"><div class="ttname"><a href="structDCI2A__1__5MHz__2A__FDD.html#a4adc84cb3a745f71f9182d959b8763e7">DCI2A_1_5MHz_2A_FDD::rah</a></div><div class="ttdeci">uint32_t rah</div><div class="ttdoc">Resource Allocation Header. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01684">dci.h:1684</a></div></div>
<div class="ttc" id="structDCI2C__1__5MHz__TDD_html_a170f3e2873aee32d3659d139b7803247"><div class="ttname"><a href="structDCI2C__1__5MHz__TDD.html#a170f3e2873aee32d3659d139b7803247">DCI2C_1_5MHz_TDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02382">dci.h:2382</a></div></div>
<div class="ttc" id="structDCI2C__10MHz__FDD_html_a81b78cd15fbab6a9e8fec3afa156863e"><div class="ttname"><a href="structDCI2C__10MHz__FDD.html#a81b78cd15fbab6a9e8fec3afa156863e">DCI2C_10MHz_FDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02564">dci.h:2564</a></div></div>
<div class="ttc" id="structDCI1E__5MHz__2A__M10PRB__TDD_html_afdcce84d1bf6a67173024d01f4f28419"><div class="ttname"><a href="structDCI1E__5MHz__2A__M10PRB__TDD.html#afdcce84d1bf6a67173024d01f4f28419">DCI1E_5MHz_2A_M10PRB_TDD::dl_power_off</a></div><div class="ttdeci">uint64_t dl_power_off</div><div class="ttdoc">Downlink Power offset for MU-MIMO. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01048">dci.h:1048</a></div></div>
<div class="ttc" id="structDCI0__20MHz__TDD__1__6_html_a51b163914405422ec6af255a2c94b45c"><div class="ttname"><a href="structDCI0__20MHz__TDD__1__6.html#a51b163914405422ec6af255a2c94b45c">DCI0_20MHz_TDD_1_6::cshift</a></div><div class="ttdeci">uint32_t cshift</div><div class="ttdoc">Cyclic shift. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00247">dci.h:247</a></div></div>
<div class="ttc" id="structDCI1__5MHz__TDD_html_a812ba7123c01e72788f7bf42ba3ebdf5"><div class="ttname"><a href="structDCI1__5MHz__TDD.html#a812ba7123c01e72788f7bf42ba3ebdf5">DCI1_5MHz_TDD::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00536">dci.h:536</a></div></div>
<div class="ttc" id="structDCI1B__5MHz__4A__TDD_html_af8361a6e2ad4bdd98eab3d8480365081"><div class="ttname"><a href="structDCI1B__5MHz__4A__TDD.html#af8361a6e2ad4bdd98eab3d8480365081">DCI1B_5MHz_4A_TDD::mcs</a></div><div class="ttdeci">uint32_t mcs</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00812">dci.h:812</a></div></div>
<div class="ttc" id="structDCI1D__5MHz__4A__TDD_html_a645f9296eacab102e8c75a56741cdbe1"><div class="ttname"><a href="structDCI1D__5MHz__4A__TDD.html#a645f9296eacab102e8c75a56741cdbe1">DCI1D_5MHz_4A_TDD::TPC</a></div><div class="ttdeci">uint32_t TPC</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00998">dci.h:998</a></div></div>
<div class="ttc" id="structDCI2C__1__5MHz__TDD_html_a00ab9a822c053ac45294d21282957bc3"><div class="ttname"><a href="structDCI2C__1__5MHz__TDD.html#a00ab9a822c053ac45294d21282957bc3">DCI2C_1_5MHz_TDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02376">dci.h:2376</a></div></div>
<div class="ttc" id="structDCI2A__1__5MHz__4A__TDD_html_a4f4fc4f594be51f64fcd0b337dd599f0"><div class="ttname"><a href="structDCI2A__1__5MHz__4A__TDD.html#a4f4fc4f594be51f64fcd0b337dd599f0">DCI2A_1_5MHz_4A_TDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01655">dci.h:1655</a></div></div>
<div class="ttc" id="structDCI2A__20MHz__2A__FDD_html_a2e0d94618a30af55a5f5a067bc2fe600"><div class="ttname"><a href="structDCI2A__20MHz__2A__FDD.html#a2e0d94618a30af55a5f5a067bc2fe600">DCI2A_20MHz_2A_FDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02042">dci.h:2042</a></div></div>
<div class="ttc" id="structDCI0__1__5MHz__FDD_html_acace668577a08c4a94fc9f849620c04b"><div class="ttname"><a href="structDCI0__1__5MHz__FDD.html#acace668577a08c4a94fc9f849620c04b">DCI0_1_5MHz_FDD::hopping</a></div><div class="ttdeci">uint32_t hopping</div><div class="ttdoc">Hopping flag. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00308">dci.h:308</a></div></div>
<div class="ttc" id="structDCI0__20MHz__TDD__1__6_html_a28049e177452219e5cfba0c7c7d2de1a"><div class="ttname"><a href="structDCI0__20MHz__TDD__1__6.html#a28049e177452219e5cfba0c7c7d2de1a">DCI0_20MHz_TDD_1_6::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_UL*(N_RB_UL+1)/2)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00255">dci.h:255</a></div></div>
<div class="ttc" id="structDCI2A__5MHz__2A__TDD_html_a9fcb0819776a637371dfbb1c80cb854e"><div class="ttname"><a href="structDCI2A__5MHz__2A__TDD.html#a9fcb0819776a637371dfbb1c80cb854e">DCI2A_5MHz_2A_TDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01726">dci.h:1726</a></div></div>
<div class="ttc" id="structDCI2C__10MHz__FDD_html_adb309d6a9c7373e383899cf6248500df"><div class="ttname"><a href="structDCI2C__10MHz__FDD.html#adb309d6a9c7373e383899cf6248500df">DCI2C_10MHz_FDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02570">dci.h:2570</a></div></div>
<div class="ttc" id="structDCI1__5MHz__TDD_html_a5b7ad516436d458c6cf9ab97b0f833b6"><div class="ttname"><a href="structDCI1__5MHz__TDD.html#a5b7ad516436d458c6cf9ab97b0f833b6">DCI1_5MHz_TDD::ndi</a></div><div class="ttdeci">uint32_t ndi</div><div class="ttdoc">New Data Indicator. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00530">dci.h:530</a></div></div>
<div class="ttc" id="structDCI2A__5MHz__2A__FDD_html_acbf70b306a3ccedd070d5b8c963ec91d"><div class="ttname"><a href="structDCI2A__5MHz__2A__FDD.html#acbf70b306a3ccedd070d5b8c963ec91d">DCI2A_5MHz_2A_FDD::tb_swap</a></div><div class="ttdeci">uint64_t tb_swap</div><div class="ttdoc">TB swap. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01800">dci.h:1800</a></div></div>
<div class="ttc" id="structDCI2A__20MHz__2A__FDD_html_a6628d23f7e0ae2003e06017aefe0afcc"><div class="ttname"><a href="structDCI2A__20MHz__2A__FDD.html#a6628d23f7e0ae2003e06017aefe0afcc">DCI2A_20MHz_2A_FDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02052">dci.h:2052</a></div></div>
<div class="ttc" id="structDCI2__5MHz__2A__TDD_html_aa36897a06bd432d1db73e37887196911"><div class="ttname"><a href="structDCI2__5MHz__2A__TDD.html#aa36897a06bd432d1db73e37887196911">DCI2_5MHz_2A_TDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01129">dci.h:1129</a></div></div>
<div class="ttc" id="structDCI2D__20MHz__TDD_html_a1ac2119b7fc7fb456170bd34ee788e60"><div class="ttname"><a href="structDCI2D__20MHz__TDD.html#a1ac2119b7fc7fb456170bd34ee788e60">DCI2D_20MHz_TDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02764">dci.h:2764</a></div></div>
<div class="ttc" id="structDCI2D__20MHz__FDD_html_a1ca1632d2c6dc9d370ab111925c12e88"><div class="ttname"><a href="structDCI2D__20MHz__FDD.html#a1ca1632d2c6dc9d370ab111925c12e88">DCI2D_20MHz_FDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02880">dci.h:2880</a></div></div>
<div class="ttc" id="structDCI1B__5MHz__2A__TDD_html_a834bb4dd31fbe16365498db0f628dbd9"><div class="ttname"><a href="structDCI1B__5MHz__2A__TDD.html#a834bb4dd31fbe16365498db0f628dbd9">DCI1B_5MHz_2A_TDD::tpmi</a></div><div class="ttdeci">uint32_t tpmi</div><div class="ttdoc">TPMI information for precoding. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00772">dci.h:772</a></div></div>
<div class="ttc" id="structDCI2B__1__5MHz__TDD_html_a7937fe0568f94a421cbb11e0564825d5"><div class="ttname"><a href="structDCI2B__1__5MHz__TDD.html#a7937fe0568f94a421cbb11e0564825d5">DCI2B_1_5MHz_TDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02101">dci.h:2101</a></div></div>
<div class="ttc" id="structDCI1__20MHz__TDD_html_abb857d81c3fa555c85d696482501ba42"><div class="ttname"><a href="structDCI1__20MHz__TDD.html#abb857d81c3fa555c85d696482501ba42">DCI1_20MHz_TDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00582">dci.h:582</a></div></div>
<div class="ttc" id="structDCI2A__5MHz__4A__FDD_html_a02a145f6ff2ead7e7a7d438f5db0d2bf"><div class="ttname"><a href="structDCI2A__5MHz__4A__FDD.html#a02a145f6ff2ead7e7a7d438f5db0d2bf">DCI2A_5MHz_4A_FDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01825">dci.h:1825</a></div></div>
<div class="ttc" id="structDCI1B__5MHz__4A__FDD_html"><div class="ttname"><a href="structDCI1B__5MHz__4A__FDD.html">DCI1B_5MHz_4A_FDD</a></div><div class="ttdoc">DCI Format Type 1B (5 MHz, FDD, 4 Antenna Ports, 28 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00781">dci.h:781</a></div></div>
<div class="ttc" id="structDCI2B__5MHz__FDD_html_ad8b723e82d6d96304997c8c302bb2600"><div class="ttname"><a href="structDCI2B__5MHz__FDD.html#ad8b723e82d6d96304997c8c302bb2600">DCI2B_5MHz_FDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02268">dci.h:2268</a></div></div>
<div class="ttc" id="structDCI2__5MHz__4A__TDD_html_a834f5f98948e1b4ee4779a992c14b264"><div class="ttname"><a href="structDCI2__5MHz__4A__TDD.html#a834f5f98948e1b4ee4779a992c14b264">DCI2_5MHz_4A_TDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01174">dci.h:1174</a></div></div>
<div class="ttc" id="structDCI2D__20MHz__FDD_html_adfeadc7cac56a9772146cce3e0a6afc4"><div class="ttname"><a href="structDCI2D__20MHz__FDD.html#adfeadc7cac56a9772146cce3e0a6afc4">DCI2D_20MHz_FDD::ap_si_nl_id</a></div><div class="ttdeci">uint64_t ap_si_nl_id</div><div class="ttdoc">Scrambling ID. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02890">dci.h:2890</a></div></div>
<div class="ttc" id="structDCI2B__10MHz__TDD_html_a2bc373dfdf952f5a51024900049e4be5"><div class="ttname"><a href="structDCI2B__10MHz__TDD.html#a2bc373dfdf952f5a51024900049e4be5">DCI2B_10MHz_TDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02175">dci.h:2175</a></div></div>
<div class="ttc" id="structDCI2A__10MHz__2A__FDD_html_a6e89d55f7f387900f0f6c1df65cac1a3"><div class="ttname"><a href="structDCI2A__10MHz__2A__FDD.html#a6e89d55f7f387900f0f6c1df65cac1a3">DCI2A_10MHz_2A_FDD::padding</a></div><div class="ttdeci">uint64_t padding</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01910">dci.h:1910</a></div></div>
<div class="ttc" id="structDCI0__20MHz__FDD_html"><div class="ttname"><a href="structDCI0__20MHz__FDD.html">DCI0_20MHz_FDD</a></div><div class="ttdoc">DCI Format Type 0 (20 MHz,FDD, 25 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00445">dci.h:445</a></div></div>
<div class="ttc" id="structDCI2A__10MHz__2A__FDD_html_a222c140c7bf57a08204d8e49997560c0"><div class="ttname"><a href="structDCI2A__10MHz__2A__FDD.html#a222c140c7bf57a08204d8e49997560c0">DCI2A_10MHz_2A_FDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01930">dci.h:1930</a></div></div>
<div class="ttc" id="structDCI2__10MHz__2A__TDD_html"><div class="ttname"><a href="structDCI2__10MHz__2A__TDD.html">DCI2_10MHz_2A_TDD</a></div><div class="ttdoc">DCI Format Type 2 (10 MHz, TDD, 2 Antenna Ports, 46 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01193">dci.h:1193</a></div></div>
<div class="ttc" id="structDCI2A__20MHz__4A__TDD_html"><div class="ttname"><a href="structDCI2A__20MHz__4A__TDD.html">DCI2A_20MHz_4A_TDD</a></div><div class="ttdoc">DCI Format Type 2A (20 MHz, TDD, 4 Antenna Ports, 53 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02000">dci.h:2000</a></div></div>
<div class="ttc" id="structDCI1A__20MHz__TDD__1__6_html_adb251e530cfcb5775896aa77f8701133"><div class="ttname"><a href="structDCI1A__20MHz__TDD__1__6.html#adb251e530cfcb5775896aa77f8701133">DCI1A_20MHz_TDD_1_6::ndi</a></div><div class="ttdeci">uint32_t ndi</div><div class="ttdoc">New Data Indicator. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00275">dci.h:275</a></div></div>
<div class="ttc" id="structDCI2__5MHz__4A__FDD_html"><div class="ttname"><a href="structDCI2__5MHz__4A__FDD.html">DCI2_5MHz_4A_FDD</a></div><div class="ttdoc">DCI Format Type 2 (5 MHz, TDD, 4 Antenna Ports, 42 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01428">dci.h:1428</a></div></div>
<div class="ttc" id="structDCI2A__5MHz__2A__FDD_html_a1d89e55db7ad4242c8668b41cf6dfde6"><div class="ttname"><a href="structDCI2A__5MHz__2A__FDD.html#a1d89e55db7ad4242c8668b41cf6dfde6">DCI2A_5MHz_2A_FDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01806">dci.h:1806</a></div></div>
<div class="ttc" id="structDCI2__5MHz__4A__FDD_html_ac0997c7e51e384cd979d5d9bf41310d8"><div class="ttname"><a href="structDCI2__5MHz__4A__FDD.html#ac0997c7e51e384cd979d5d9bf41310d8">DCI2_5MHz_4A_FDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01450">dci.h:1450</a></div></div>
<div class="ttc" id="structDCI1D__5MHz__4A__FDD_html_a26133a186168093682118decc3acc84e"><div class="ttname"><a href="structDCI1D__5MHz__4A__FDD.html#a26133a186168093682118decc3acc84e">DCI1D_5MHz_4A_FDD::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00961">dci.h:961</a></div></div>
<div class="ttc" id="structDCI2A__1__5MHz__2A__TDD_html_a7bac9db5f4817f86b3134a1c0fa58ae8"><div class="ttname"><a href="structDCI2A__1__5MHz__2A__TDD.html#a7bac9db5f4817f86b3134a1c0fa58ae8">DCI2A_1_5MHz_2A_TDD::harq_pid</a></div><div class="ttdeci">uint32_t harq_pid</div><div class="ttdoc">HARQ Process. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01613">dci.h:1613</a></div></div>
<div class="ttc" id="structDCI1__1__5MHz__TDD_html"><div class="ttname"><a href="structDCI1__1__5MHz__TDD.html">DCI1_1_5MHz_TDD</a></div><div class="ttdoc">DCI Format Type 1 (1.5 MHz, TDD, 23 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00495">dci.h:495</a></div></div>
<div class="ttc" id="structDCI2B__1__5MHz__TDD_html_a10f432c86ea8ee7bc08f62e85dab7563"><div class="ttname"><a href="structDCI2B__1__5MHz__TDD.html#a10f432c86ea8ee7bc08f62e85dab7563">DCI2B_1_5MHz_TDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02119">dci.h:2119</a></div></div>
<div class="ttc" id="structDCI0A__20__MHz_html_a0bcd89fff4bde8af79a1e39b1c7cd022"><div class="ttname"><a href="structDCI0A__20__MHz.html#a0bcd89fff4bde8af79a1e39b1c7cd022">DCI0A_20_MHz::cshift</a></div><div class="ttdeci">uint32_t cshift</div><div class="ttdoc">Cyclic shift. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02971">dci.h:2971</a></div></div>
<div class="ttc" id="structDCI1__5MHz__TDD_html"><div class="ttname"><a href="structDCI1__5MHz__TDD.html">DCI1_5MHz_TDD</a></div><div class="ttdoc">DCI Format Type 1 (5 MHz, TDD, 30 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00520">dci.h:520</a></div></div>
<div class="ttc" id="structDCI2C__20MHz__TDD_html_ab389b0609b8be381d19a4fdf3cb26b38"><div class="ttname"><a href="structDCI2C__20MHz__TDD.html#ab389b0609b8be381d19a4fdf3cb26b38">DCI2C_20MHz_TDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02491">dci.h:2491</a></div></div>
<div class="ttc" id="structDCI2C__20MHz__TDD_html_a9e7dcde106664cbef5fad779c58e7d5e"><div class="ttname"><a href="structDCI2C__20MHz__TDD.html#a9e7dcde106664cbef5fad779c58e7d5e">DCI2C_20MHz_TDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02493">dci.h:2493</a></div></div>
<div class="ttc" id="structDCI2B__5MHz__FDD_html_a39ffa43af9d9a552dd5baf0aeddc5aa4"><div class="ttname"><a href="structDCI2B__5MHz__FDD.html#a39ffa43af9d9a552dd5baf0aeddc5aa4">DCI2B_5MHz_FDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02286">dci.h:2286</a></div></div>
<div class="ttc" id="structDCI2A__10MHz__4A__TDD_html_a013c37c1b1bb06458d5d4fcb6587ff0e"><div class="ttname"><a href="structDCI2A__10MHz__4A__TDD.html#a013c37c1b1bb06458d5d4fcb6587ff0e">DCI2A_10MHz_4A_TDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01889">dci.h:1889</a></div></div>
<div class="ttc" id="structDCI2__10MHz__2A__TDD_html_a37c3be7efc0f6b013ed5701121cf04f2"><div class="ttname"><a href="structDCI2__10MHz__2A__TDD.html#a37c3be7efc0f6b013ed5701121cf04f2">DCI2_10MHz_2A_TDD::padding64</a></div><div class="ttdeci">uint64_t padding64</div><div class="ttdoc">padding to 64bits </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01195">dci.h:1195</a></div></div>
<div class="ttc" id="structDCI0__10MHz__TDD__1__6_html_aeac71e50a3f492b684b183b0abf6e673"><div class="ttname"><a href="structDCI0__10MHz__TDD__1__6.html#aeac71e50a3f492b684b183b0abf6e673">DCI0_10MHz_TDD_1_6::dai</a></div><div class="ttdeci">uint32_t dai</div><div class="ttdoc">DAI. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00190">dci.h:190</a></div></div>
<div class="ttc" id="structDCI2C__5MHz__TDD_html_a920b4ca37f880fb861afaa58be25b12a"><div class="ttname"><a href="structDCI2C__5MHz__TDD.html#a920b4ca37f880fb861afaa58be25b12a">DCI2C_5MHz_TDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02403">dci.h:2403</a></div></div>
<div class="ttc" id="structDCI1B__5MHz__4A__FDD_html_a7ab0ac02b1efea14ba0cb69596576d36"><div class="ttname"><a href="structDCI1B__5MHz__4A__FDD.html#a7ab0ac02b1efea14ba0cb69596576d36">DCI1B_5MHz_4A_FDD::TPC</a></div><div class="ttdeci">uint32_t TPC</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00795">dci.h:795</a></div></div>
<div class="ttc" id="structDCI1B__5MHz__4A__TDD_html"><div class="ttname"><a href="structDCI1B__5MHz__4A__TDD.html">DCI1B_5MHz_4A_TDD</a></div><div class="ttdoc">DCI Format Type 1B (5 MHz, TDD, 4 Antenna Ports, 31 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00806">dci.h:806</a></div></div>
<div class="ttc" id="structDCI1__5MHz__TDD_html_a1d93d906c92fcc1f1d4df290c744b723"><div class="ttname"><a href="structDCI1__5MHz__TDD.html#a1d93d906c92fcc1f1d4df290c744b723">DCI1_5MHz_TDD::rv</a></div><div class="ttdeci">uint32_t rv</div><div class="ttdoc">Redundancy version. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00528">dci.h:528</a></div></div>
<div class="ttc" id="structDCI2__1__5MHz__4A__FDD_html_a5f8d6846d39fa4f2a14f80c7826f1849"><div class="ttname"><a href="structDCI2__1__5MHz__4A__FDD.html#a5f8d6846d39fa4f2a14f80c7826f1849">DCI2_1_5MHz_4A_FDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01376">dci.h:1376</a></div></div>
<div class="ttc" id="structDCI1A__5MHz__TDD__1__6_html"><div class="ttname"><a href="structDCI1A__5MHz__TDD__1__6.html">DCI1A_5MHz_TDD_1_6</a></div><div class="ttdoc">DCI Format Type 1A (5 MHz, TDD, frame 1-6, 27 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00156">dci.h:156</a></div></div>
<div class="ttc" id="structDCI2A__10MHz__2A__FDD_html_a10ec6042a1f1dae2f9c1cabcc5046165"><div class="ttname"><a href="structDCI2A__10MHz__2A__FDD.html#a10ec6042a1f1dae2f9c1cabcc5046165">DCI2A_10MHz_2A_FDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01926">dci.h:1926</a></div></div>
<div class="ttc" id="structDCI0__5MHz__TDD0_html_a3308820871f27382a2b859288a64e576"><div class="ttname"><a href="structDCI0__5MHz__TDD0.html#a3308820871f27382a2b859288a64e576">DCI0_5MHz_TDD0::type</a></div><div class="ttdeci">uint32_t type</div><div class="ttdoc">type = 0 =&gt; DCI Format 0, type = 1 =&gt; DCI Format 1A </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00049">dci.h:49</a></div></div>
<div class="ttc" id="structDCI2__1__5MHz__4A__TDD_html"><div class="ttname"><a href="structDCI2__1__5MHz__4A__TDD.html">DCI2_1_5MHz_4A_TDD</a></div><div class="ttdoc">DCI Format Type 2 (1.5 MHz, TDD, 4 Antenna Ports, 37 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01090">dci.h:1090</a></div></div>
<div class="ttc" id="structDCI2A__5MHz__4A__FDD_html_ac1d663aadf0604085bfd83765e764b1c"><div class="ttname"><a href="structDCI2A__5MHz__4A__FDD.html#ac1d663aadf0604085bfd83765e764b1c">DCI2A_5MHz_4A_FDD::padding</a></div><div class="ttdeci">uint64_t padding</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01815">dci.h:1815</a></div></div>
<div class="ttc" id="structDCI2__20MHz__2A__FDD_html_a6ee0eafde50dfaafce414edb0b058d80"><div class="ttname"><a href="structDCI2__20MHz__2A__FDD.html#a6ee0eafde50dfaafce414edb0b058d80">DCI2_20MHz_2A_FDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01537">dci.h:1537</a></div></div>
<div class="ttc" id="structDCI0__10MHz__FDD_html"><div class="ttname"><a href="structDCI0__10MHz__FDD.html">DCI0_10MHz_FDD</a></div><div class="ttdoc">DCI Format Type 0 (10 MHz,FDD, 25 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00395">dci.h:395</a></div></div>
<div class="ttc" id="structDCI2D__20MHz__TDD_html_a4a067bd74f3d5470539fe1b114a91b69"><div class="ttname"><a href="structDCI2D__20MHz__TDD.html#a4a067bd74f3d5470539fe1b114a91b69">DCI2D_20MHz_TDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02744">dci.h:2744</a></div></div>
<div class="ttc" id="structDCI2__20MHz__4A__FDD_html_aa9c4581152163664c943cb316d3dc701"><div class="ttname"><a href="structDCI2__20MHz__4A__FDD.html#aa9c4581152163664c943cb316d3dc701">DCI2_20MHz_4A_FDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01580">dci.h:1580</a></div></div>
<div class="ttc" id="structDCI2__10MHz__2A__FDD_html_a7407b1955a36fd6fea2f1f6f9b055aa8"><div class="ttname"><a href="structDCI2__10MHz__2A__FDD.html#a7407b1955a36fd6fea2f1f6f9b055aa8">DCI2_10MHz_2A_FDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01470">dci.h:1470</a></div></div>
<div class="ttc" id="structDCI2A__1__5MHz__2A__TDD_html_acc71df9fd8bd2e9e45da15a58a9fcb8c"><div class="ttname"><a href="structDCI2A__1__5MHz__2A__TDD.html#acc71df9fd8bd2e9e45da15a58a9fcb8c">DCI2A_1_5MHz_2A_TDD::mcs2</a></div><div class="ttdeci">uint32_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01603">dci.h:1603</a></div></div>
<div class="ttc" id="structDCI2A__1__5MHz__2A__TDD_html_a3798785487c7778aa3b838a04c05e55e"><div class="ttname"><a href="structDCI2A__1__5MHz__2A__TDD.html#a3798785487c7778aa3b838a04c05e55e">DCI2A_1_5MHz_2A_TDD::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01619">dci.h:1619</a></div></div>
<div class="ttc" id="structDCI2A__20MHz__2A__TDD_html_a92e8d489fdd1edefe339b2b44c8f9f6a"><div class="ttname"><a href="structDCI2A__20MHz__2A__TDD.html#a92e8d489fdd1edefe339b2b44c8f9f6a">DCI2A_20MHz_2A_TDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01976">dci.h:1976</a></div></div>
<div class="ttc" id="structDCI2__1__5MHz__2A__TDD_html_a9a9a84187b0f5fef6614037c71bbe3e7"><div class="ttname"><a href="structDCI2__1__5MHz__2A__TDD.html#a9a9a84187b0f5fef6614037c71bbe3e7">DCI2_1_5MHz_2A_TDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01069">dci.h:1069</a></div></div>
<div class="ttc" id="structDCI2A__1__5MHz__2A__TDD_html_a81888aa4da79efa280b5864ec906b361"><div class="ttname"><a href="structDCI2A__1__5MHz__2A__TDD.html#a81888aa4da79efa280b5864ec906b361">DCI2A_1_5MHz_2A_TDD::rv1</a></div><div class="ttdeci">uint32_t rv1</div><div class="ttdoc">Redundancy version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01605">dci.h:1605</a></div></div>
<div class="ttc" id="structDCI2A__1__5MHz__2A__FDD_html_acc4f2cf16ff5cf5518dfa9a998cc5b76"><div class="ttname"><a href="structDCI2A__1__5MHz__2A__FDD.html#acc4f2cf16ff5cf5518dfa9a998cc5b76">DCI2A_1_5MHz_2A_FDD::rv1</a></div><div class="ttdeci">uint32_t rv1</div><div class="ttdoc">Redundancy version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01670">dci.h:1670</a></div></div>
<div class="ttc" id="structDCI1A__1__5MHz__FDD_html_a53feee0843ef463326fd95c25e579e67"><div class="ttname"><a href="structDCI1A__1__5MHz__FDD.html#a53feee0843ef463326fd95c25e579e67">DCI1A_1_5MHz_FDD::TPC</a></div><div class="ttdeci">uint32_t TPC</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00321">dci.h:321</a></div></div>
<div class="ttc" id="structDCI2B__10MHz__TDD_html_a8682f975a6c4da0248f79d38b1726652"><div class="ttname"><a href="structDCI2B__10MHz__TDD.html#a8682f975a6c4da0248f79d38b1726652">DCI2B_10MHz_TDD::dai</a></div><div class="ttdeci">uint64_t dai</div><div class="ttdoc">Downlink Assignment Index. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02187">dci.h:2187</a></div></div>
<div class="ttc" id="structDCI2__5MHz__4A__FDD_html_a38479851f8c3f1146f192112d90b43dc"><div class="ttname"><a href="structDCI2__5MHz__4A__FDD.html#a38479851f8c3f1146f192112d90b43dc">DCI2_5MHz_4A_FDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01442">dci.h:1442</a></div></div>
<div class="ttc" id="structDCI2__5MHz__4A__TDD_html_a2f79c79cc5289508e8a6355e949acd8f"><div class="ttname"><a href="structDCI2__5MHz__4A__TDD.html#a2f79c79cc5289508e8a6355e949acd8f">DCI2_5MHz_4A_TDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01184">dci.h:1184</a></div></div>
<div class="ttc" id="structDCI1__5MHz__FDD_html"><div class="ttname"><a href="structDCI1__5MHz__FDD.html">DCI1_5MHz_FDD</a></div><div class="ttdoc">DCI Format Type 1 (5 MHz, FDD, 27 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00618">dci.h:618</a></div></div>
<div class="ttc" id="structDCI0A__5MHz_html_aee2cb649d5ae1e5c6cce27baf7dcf26b"><div class="ttname"><a href="structDCI0A__5MHz.html#aee2cb649d5ae1e5c6cce27baf7dcf26b">DCI0A_5MHz::padding</a></div><div class="ttdeci">uint32_t padding</div><div class="ttdoc">Padding. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02943">dci.h:2943</a></div></div>
<div class="ttc" id="structDCI2C__10MHz__TDD_html_ac4df61b5ca5aaf90646c8ed446af283a"><div class="ttname"><a href="structDCI2C__10MHz__TDD.html#ac4df61b5ca5aaf90646c8ed446af283a">DCI2C_10MHz_TDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02444">dci.h:2444</a></div></div>
<div class="ttc" id="structDCI2B__10MHz__TDD_html"><div class="ttname"><a href="structDCI2B__10MHz__TDD.html">DCI2B_10MHz_TDD</a></div><div class="ttdoc">DCI Format Type 2B (10 MHz, TDD, 43 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02165">dci.h:2165</a></div></div>
<div class="ttc" id="structDCI2C__20MHz__FDD_html_a758dae70e324500710c70eda8b69146d"><div class="ttname"><a href="structDCI2C__20MHz__FDD.html#a758dae70e324500710c70eda8b69146d">DCI2C_20MHz_FDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02615">dci.h:2615</a></div></div>
<div class="ttc" id="structDCI2__10MHz__4A__TDD_html_a2e30c05a0b31964d3f042fcbfcf7b8c0"><div class="ttname"><a href="structDCI2__10MHz__4A__TDD.html#a2e30c05a0b31964d3f042fcbfcf7b8c0">DCI2_10MHz_4A_TDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01240">dci.h:1240</a></div></div>
<div class="ttc" id="structDCI2__20MHz__2A__FDD_html_aaed952a4ec4e68264ef911d4942d7a16"><div class="ttname"><a href="structDCI2__20MHz__2A__FDD.html#aaed952a4ec4e68264ef911d4942d7a16">DCI2_20MHz_2A_FDD::tb_swap</a></div><div class="ttdeci">uint64_t tb_swap</div><div class="ttdoc">TB swap. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01543">dci.h:1543</a></div></div>
<div class="ttc" id="structDCI2__5MHz__4A__TDD_html_a34e56bc707281ae546c0e05bd7dca70d"><div class="ttname"><a href="structDCI2__5MHz__4A__TDD.html#a34e56bc707281ae546c0e05bd7dca70d">DCI2_5MHz_4A_TDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01172">dci.h:1172</a></div></div>
<div class="ttc" id="structDCI2B__20MHz__FDD_html_a39fc006675e859f1706167505e470a69"><div class="ttname"><a href="structDCI2B__20MHz__FDD.html#a39fc006675e859f1706167505e470a69">DCI2B_20MHz_FDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02332">dci.h:2332</a></div></div>
<div class="ttc" id="structDCI2A__20MHz__2A__FDD_html_a0c7616079301daaa12e3ec072a052ace"><div class="ttname"><a href="structDCI2A__20MHz__2A__FDD.html#a0c7616079301daaa12e3ec072a052ace">DCI2A_20MHz_2A_FDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02044">dci.h:2044</a></div></div>
<div class="ttc" id="structDCI2__10MHz__2A__FDD_html_a5f7836db3f5042fefbb2ced934641b03"><div class="ttname"><a href="structDCI2__10MHz__2A__FDD.html#a5f7836db3f5042fefbb2ced934641b03">DCI2_10MHz_2A_FDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01486">dci.h:1486</a></div></div>
<div class="ttc" id="structDCI2__5MHz__2A__FDD_html_ae58145875ab17c26b9cd6da685cfb011"><div class="ttname"><a href="structDCI2__5MHz__2A__FDD.html#ae58145875ab17c26b9cd6da685cfb011">DCI2_5MHz_2A_FDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01415">dci.h:1415</a></div></div>
<div class="ttc" id="structDCI0__20MHz__TDD__1__6_html"><div class="ttname"><a href="structDCI0__20MHz__TDD__1__6.html">DCI0_20MHz_TDD_1_6</a></div><div class="ttdoc">DCI Format Type 0 (20 MHz,TDD1-6, 27 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00239">dci.h:239</a></div></div>
<div class="ttc" id="structDCI0A__10__MHz_html"><div class="ttname"><a href="structDCI0A__10__MHz.html">DCI0A_10_MHz</a></div><div class="ttdoc">DCI Format Type 0 (10 MHz,15 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02954">dci.h:2954</a></div></div>
<div class="ttc" id="structDCI2A__5MHz__2A__TDD_html_ac415949a8159485e1bcfb6e642093b18"><div class="ttname"><a href="structDCI2A__5MHz__2A__TDD.html#ac415949a8159485e1bcfb6e642093b18">DCI2A_5MHz_2A_TDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01742">dci.h:1742</a></div></div>
<div class="ttc" id="structDCI1C__5MHz_html_a7f80fe898306903a812e797772e2dee5"><div class="ttname"><a href="structDCI1C__5MHz.html#a7f80fe898306903a812e797772e2dee5">DCI1C_5MHz::padding32</a></div><div class="ttdeci">uint32_t padding32</div><div class="ttdoc">padding to 32bits </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00850">dci.h:850</a></div></div>
<div class="ttc" id="structDCI2D__20MHz__TDD_html_acf062e7771c6875b58f3b11b7e118a9a"><div class="ttname"><a href="structDCI2D__20MHz__TDD.html#acf062e7771c6875b58f3b11b7e118a9a">DCI2D_20MHz_TDD::srs_req</a></div><div class="ttdeci">uint64_t srs_req</div><div class="ttdoc">SRS Request. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02752">dci.h:2752</a></div></div>
<div class="ttc" id="structDCI2C__5MHz__FDD_html_a16dd9d70dfa9403a010356a952ef08c0"><div class="ttname"><a href="structDCI2C__5MHz__FDD.html#a16dd9d70dfa9403a010356a952ef08c0">DCI2C_5MHz_FDD::ap_si_nl_id</a></div><div class="ttdeci">uint64_t ap_si_nl_id</div><div class="ttdoc">Scrambling ID. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02545">dci.h:2545</a></div></div>
<div class="ttc" id="structDCI1D__5MHz__4A__TDD_html_ad91fd3fe2f68c3e8948f17ccd45910fd"><div class="ttname"><a href="structDCI1D__5MHz__4A__TDD.html#ad91fd3fe2f68c3e8948f17ccd45910fd">DCI1D_5MHz_4A_TDD::ndi</a></div><div class="ttdeci">uint32_t ndi</div><div class="ttdoc">New Data Indicator. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00994">dci.h:994</a></div></div>
<div class="ttc" id="structDCI2A__20MHz__4A__TDD_html_a0fb5b1813095796054fd0d6eeb0abc58"><div class="ttname"><a href="structDCI2A__20MHz__4A__TDD.html#a0fb5b1813095796054fd0d6eeb0abc58">DCI2A_20MHz_4A_TDD::padding</a></div><div class="ttdeci">uint64_t padding</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02001">dci.h:2001</a></div></div>
<div class="ttc" id="structDCI2__10MHz__2A__FDD_html_a6c64f3003bef0e1f52fc0d91d1f5928b"><div class="ttname"><a href="structDCI2__10MHz__2A__FDD.html#a6c64f3003bef0e1f52fc0d91d1f5928b">DCI2_10MHz_2A_FDD::padding64</a></div><div class="ttdeci">uint64_t padding64</div><div class="ttdoc">padding for 64-bit </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01462">dci.h:1462</a></div></div>
<div class="ttc" id="structDCI1D__5MHz__2A__TDD_html_a07d459d2a89f8d92bf9918d3a634da27"><div class="ttname"><a href="structDCI1D__5MHz__2A__TDD.html#a07d459d2a89f8d92bf9918d3a634da27">DCI1D_5MHz_2A_TDD::dai</a></div><div class="ttdeci">uint32_t dai</div><div class="ttdoc">Downlink Assignment Index. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00944">dci.h:944</a></div></div>
<div class="ttc" id="structDCI2D__1__5MHz__FDD_html_a1aed25ba27d8b8e6e6f95e819a748a35"><div class="ttname"><a href="structDCI2D__1__5MHz__FDD.html#a1aed25ba27d8b8e6e6f95e819a748a35">DCI2D_1_5MHz_FDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02779">dci.h:2779</a></div></div>
<div class="ttc" id="structDCI2__20MHz__2A__FDD_html_aa41d3fccd98db38fee8511e54fceb793"><div class="ttname"><a href="structDCI2__20MHz__2A__FDD.html#aa41d3fccd98db38fee8511e54fceb793">DCI2_20MHz_2A_FDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01533">dci.h:1533</a></div></div>
<div class="ttc" id="structDCI2__1__5MHz__4A__FDD_html_ac5cbce8888a1c793e7c79391cf712c89"><div class="ttname"><a href="structDCI2__1__5MHz__4A__FDD.html#ac5cbce8888a1c793e7c79391cf712c89">DCI2_1_5MHz_4A_FDD::tpmi</a></div><div class="ttdeci">uint64_t tpmi</div><div class="ttdoc">precoding bits </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01368">dci.h:1368</a></div></div>
<div class="ttc" id="structDCI2A__5MHz__4A__TDD_html_a463343f5f3f828a766c030ba019ba01a"><div class="ttname"><a href="structDCI2A__5MHz__4A__TDD.html#a463343f5f3f828a766c030ba019ba01a">DCI2A_5MHz_4A_TDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01765">dci.h:1765</a></div></div>
<div class="ttc" id="structDCI2__20MHz__4A__FDD_html_a669e533a1ee216b65735c8d97d1e30ef"><div class="ttname"><a href="structDCI2__20MHz__4A__FDD.html#a669e533a1ee216b65735c8d97d1e30ef">DCI2_20MHz_4A_FDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01570">dci.h:1570</a></div></div>
<div class="ttc" id="structDCI2C__5MHz__TDD_html_a14e16b452590f120eda0d0d1877281dc"><div class="ttname"><a href="structDCI2C__5MHz__TDD.html#a14e16b452590f120eda0d0d1877281dc">DCI2C_5MHz_TDD::padding64</a></div><div class="ttdeci">uint64_t padding64</div><div class="ttdoc">padding to 64bits </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02397">dci.h:2397</a></div></div>
<div class="ttc" id="structDCI2D__10MHz__FDD_html_ae727332d6632760ad74d712439e73d2d"><div class="ttname"><a href="structDCI2D__10MHz__FDD.html#ae727332d6632760ad74d712439e73d2d">DCI2D_10MHz_FDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02845">dci.h:2845</a></div></div>
<div class="ttc" id="structDCI1__5MHz__TDD_html_a041aa298f0d4045988d333da0327bc6a"><div class="ttname"><a href="structDCI1__5MHz__TDD.html#a041aa298f0d4045988d333da0327bc6a">DCI1_5MHz_TDD::harq_pid</a></div><div class="ttdeci">uint32_t harq_pid</div><div class="ttdoc">HARQ Process. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00532">dci.h:532</a></div></div>
<div class="ttc" id="structDCI2D__5MHz__TDD_html_a3cdad18983ce44411d1560fbe328aade"><div class="ttname"><a href="structDCI2D__5MHz__TDD.html#a3cdad18983ce44411d1560fbe328aade">DCI2D_5MHz_TDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02670">dci.h:2670</a></div></div>
<div class="ttc" id="structDCI2D__10MHz__TDD_html_a4c8d1701afadac805ca70be06a3d23d7"><div class="ttname"><a href="structDCI2D__10MHz__TDD.html#a4c8d1701afadac805ca70be06a3d23d7">DCI2D_10MHz_TDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02723">dci.h:2723</a></div></div>
<div class="ttc" id="structDCI0A__20__MHz_html_ab83ce43c3376bb13713c7730ef8a8acc"><div class="ttname"><a href="structDCI0A__20__MHz.html#ab83ce43c3376bb13713c7730ef8a8acc">DCI0A_20_MHz::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_UL*(N_RB_UL+1)/2)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02973">dci.h:2973</a></div></div>
<div class="ttc" id="structDCI2B__5MHz__TDD_html_a9ab5fe112b0ffdb59824ad21650eb5d7"><div class="ttname"><a href="structDCI2B__5MHz__TDD.html#a9ab5fe112b0ffdb59824ad21650eb5d7">DCI2B_5MHz_TDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02156">dci.h:2156</a></div></div>
<div class="ttc" id="structDCI2__20MHz__4A__TDD_html_ae0ae95a4aacb1a356b75981106c359f2"><div class="ttname"><a href="structDCI2__20MHz__4A__TDD.html#ae0ae95a4aacb1a356b75981106c359f2">DCI2_20MHz_4A_TDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01324">dci.h:1324</a></div></div>
<div class="ttc" id="structDCI1__10MHz__TDD_html"><div class="ttname"><a href="structDCI1__10MHz__TDD.html">DCI1_10MHz_TDD</a></div><div class="ttdoc">DCI Format Type 1 (10 MHz, TDD, 34 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00545">dci.h:545</a></div></div>
<div class="ttc" id="structDCI2__1__5MHz__4A__TDD_html_a4c0962c2749f0e57c0d5cb0cc12d8b2f"><div class="ttname"><a href="structDCI2__1__5MHz__4A__TDD.html#a4c0962c2749f0e57c0d5cb0cc12d8b2f">DCI2_1_5MHz_4A_TDD::tpmi</a></div><div class="ttdeci">uint64_t tpmi</div><div class="ttdoc">TPMI information for precoding. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01094">dci.h:1094</a></div></div>
<div class="ttc" id="structDCI2B__20MHz__TDD_html"><div class="ttname"><a href="structDCI2B__20MHz__TDD.html">DCI2B_20MHz_TDD</a></div><div class="ttdoc">DCI Format Type 2B (20 MHz, TDD, 51 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02200">dci.h:2200</a></div></div>
<div class="ttc" id="structDCI2__10MHz__4A__TDD_html_a2e5c386105fb6d9b550ba551dc3af006"><div class="ttname"><a href="structDCI2__10MHz__4A__TDD.html#a2e5c386105fb6d9b550ba551dc3af006">DCI2_10MHz_4A_TDD::dai</a></div><div class="ttdeci">uint64_t dai</div><div class="ttdoc">Downlink Assignment Index. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01250">dci.h:1250</a></div></div>
<div class="ttc" id="structDCI2__10MHz__4A__FDD_html_aead00f17aaa13e4f9b26fbb510bb01a7"><div class="ttname"><a href="structDCI2__10MHz__4A__FDD.html#aead00f17aaa13e4f9b26fbb510bb01a7">DCI2_10MHz_4A_FDD::tpmi</a></div><div class="ttdeci">uint64_t tpmi</div><div class="ttdoc">TPMI information for precoding. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01497">dci.h:1497</a></div></div>
<div class="ttc" id="structDCI2__1__5MHz__4A__TDD_html_aadfee06a5c94675a1eb8d1111aa01352"><div class="ttname"><a href="structDCI2__1__5MHz__4A__TDD.html#aadfee06a5c94675a1eb8d1111aa01352">DCI2_1_5MHz_4A_TDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01110">dci.h:1110</a></div></div>
<div class="ttc" id="structDCI1E__5MHz__2A__M10PRB__TDD_html_ab1f71ea4ce7a38aaeded96d8be5e3409"><div class="ttname"><a href="structDCI1E__5MHz__2A__M10PRB__TDD.html#ab1f71ea4ce7a38aaeded96d8be5e3409">DCI1E_5MHz_2A_M10PRB_TDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01042">dci.h:1042</a></div></div>
<div class="ttc" id="structDCI2__10MHz__2A__TDD_html_ad7dad338d4d33d3d82ca36af08d21b54"><div class="ttname"><a href="structDCI2__10MHz__2A__TDD.html#ad7dad338d4d33d3d82ca36af08d21b54">DCI2_10MHz_2A_TDD::tpmi</a></div><div class="ttdeci">uint64_t tpmi</div><div class="ttdoc">TPMI information for precoding. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01197">dci.h:1197</a></div></div>
<div class="ttc" id="structDCI2C__5MHz__FDD_html"><div class="ttname"><a href="structDCI2C__5MHz__FDD.html">DCI2C_5MHz_FDD</a></div><div class="ttdoc">DCI Format Type 2C (5 MHz, FDD, 38 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02529">dci.h:2529</a></div></div>
<div class="ttc" id="structDCI2A__5MHz__4A__TDD_html_aead1c6e1cf735892bcdc94f1c1dcc157"><div class="ttname"><a href="structDCI2A__5MHz__4A__TDD.html#aead1c6e1cf735892bcdc94f1c1dcc157">DCI2A_5MHz_4A_TDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01757">dci.h:1757</a></div></div>
<div class="ttc" id="structDCI0__5MHz__TDD__1__6_html_a5891a350fba1309abba422e114bf3850"><div class="ttname"><a href="structDCI0__5MHz__TDD__1__6.html#a5891a350fba1309abba422e114bf3850">DCI0_5MHz_TDD_1_6::cshift</a></div><div class="ttdeci">uint32_t cshift</div><div class="ttdoc">Cyclic shift. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00137">dci.h:137</a></div></div>
<div class="ttc" id="structDCI2A__10MHz__4A__FDD_html_afa95fa475e972b3e0a179b8ffd4a6a4d"><div class="ttname"><a href="structDCI2A__10MHz__4A__FDD.html#afa95fa475e972b3e0a179b8ffd4a6a4d">DCI2A_10MHz_4A_FDD::tpmi</a></div><div class="ttdeci">uint64_t tpmi</div><div class="ttdoc">TPMI information for precoding. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01941">dci.h:1941</a></div></div>
<div class="ttc" id="structDCI2__10MHz__4A__TDD_html_ac975f72d50d24c032a2969333af6dc6b"><div class="ttname"><a href="structDCI2__10MHz__4A__TDD.html#ac975f72d50d24c032a2969333af6dc6b">DCI2_10MHz_4A_TDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01256">dci.h:1256</a></div></div>
<div class="ttc" id="structDCI2A__20MHz__4A__FDD_html"><div class="ttname"><a href="structDCI2A__20MHz__4A__FDD.html">DCI2A_20MHz_4A_FDD</a></div><div class="ttdoc">DCI Format Type 2A (20 MHz, FDD, 4 Antenna Ports, 50 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02062">dci.h:2062</a></div></div>
<div class="ttc" id="structDCI2A__10MHz__4A__FDD_html_a04fd577f69f593c03a6f2e321c94dee6"><div class="ttname"><a href="structDCI2A__10MHz__4A__FDD.html#a04fd577f69f593c03a6f2e321c94dee6">DCI2A_10MHz_4A_FDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01957">dci.h:1957</a></div></div>
<div class="ttc" id="structDCI0__10MHz__FDD_html_a42bcfdf2a00e5a2d9887990730d6c104"><div class="ttname"><a href="structDCI0__10MHz__FDD.html#a42bcfdf2a00e5a2d9887990730d6c104">DCI0_10MHz_FDD::ndi</a></div><div class="ttdeci">uint32_t ndi</div><div class="ttdoc">New Data Indicator. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00405">dci.h:405</a></div></div>
<div class="ttc" id="structDCI2__10MHz__2A__TDD_html_a36c799af5ccce6c90ea40ec36966d593"><div class="ttname"><a href="structDCI2__10MHz__2A__TDD.html#a36c799af5ccce6c90ea40ec36966d593">DCI2_10MHz_2A_TDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01217">dci.h:1217</a></div></div>
<div class="ttc" id="structDCI2D__5MHz__FDD_html_ae9540b164da123ce0c912ae9f6683d40"><div class="ttname"><a href="structDCI2D__5MHz__FDD.html#ae9540b164da123ce0c912ae9f6683d40">DCI2D_5MHz_FDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02828">dci.h:2828</a></div></div>
<div class="ttc" id="structDCI2__5MHz__4A__TDD_html"><div class="ttname"><a href="structDCI2__5MHz__4A__TDD.html">DCI2_5MHz_4A_TDD</a></div><div class="ttdoc">DCI Format Type 2 (5 MHz, TDD, 4 Antenna Ports, 45 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01158">dci.h:1158</a></div></div>
<div class="ttc" id="structDCI2C__10MHz__FDD_html_af74dc2b8ba7d6752c875a0e899d621e0"><div class="ttname"><a href="structDCI2C__10MHz__FDD.html#af74dc2b8ba7d6752c875a0e899d621e0">DCI2C_10MHz_FDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02566">dci.h:2566</a></div></div>
<div class="ttc" id="structDCI2B__20MHz__TDD_html_a8d205c535ca9d65f00314238381d20b3"><div class="ttname"><a href="structDCI2B__20MHz__TDD.html#a8d205c535ca9d65f00314238381d20b3">DCI2B_20MHz_TDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02210">dci.h:2210</a></div></div>
<div class="ttc" id="structDCI2A__20MHz__2A__TDD_html_a0de02433f37aea18a5406609f0dbe365"><div class="ttname"><a href="structDCI2A__20MHz__2A__TDD.html#a0de02433f37aea18a5406609f0dbe365">DCI2A_20MHz_2A_TDD::padding</a></div><div class="ttdeci">uint64_t padding</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01970">dci.h:1970</a></div></div>
<div class="ttc" id="structDCI2A__5MHz__4A__TDD_html_a653f8d9bb0279cbb2c46f53503917d49"><div class="ttname"><a href="structDCI2A__5MHz__4A__TDD.html#a653f8d9bb0279cbb2c46f53503917d49">DCI2A_5MHz_4A_TDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01763">dci.h:1763</a></div></div>
<div class="ttc" id="structDCI2__20MHz__4A__TDD_html_aa04bae6d4fc9bb0398755e084d5f35b4"><div class="ttname"><a href="structDCI2__20MHz__4A__TDD.html#aa04bae6d4fc9bb0398755e084d5f35b4">DCI2_20MHz_4A_TDD::tpmi</a></div><div class="ttdeci">uint64_t tpmi</div><div class="ttdoc">TPMI information for precoding. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01302">dci.h:1302</a></div></div>
<div class="ttc" id="structDCI2__1__5MHz__4A__FDD_html_a06f507dd4fb3c951373a5b2f3a1be667"><div class="ttname"><a href="structDCI2__1__5MHz__4A__FDD.html#a06f507dd4fb3c951373a5b2f3a1be667">DCI2_1_5MHz_4A_FDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01388">dci.h:1388</a></div></div>
<div class="ttc" id="structDCI2__5MHz__4A__TDD_html_a6e4e7c5d7e51d73cf9ad45d298b30485"><div class="ttname"><a href="structDCI2__5MHz__4A__TDD.html#a6e4e7c5d7e51d73cf9ad45d298b30485">DCI2_5MHz_4A_TDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01178">dci.h:1178</a></div></div>
<div class="ttc" id="structDCI1A__1__5MHz__TDD__1__6_html"><div class="ttname"><a href="structDCI1A__1__5MHz__TDD__1__6.html">DCI1A_1_5MHz_TDD_1_6</a></div><div class="ttdoc">DCI Format Type 1A (1.5 MHz, TDD, frame 1-6, 24 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00101">dci.h:101</a></div></div>
<div class="ttc" id="structDCI2A__1__5MHz__2A__TDD_html_a1e5d4c37faccab1ea21e98770279f06a"><div class="ttname"><a href="structDCI2A__1__5MHz__2A__TDD.html#a1e5d4c37faccab1ea21e98770279f06a">DCI2A_1_5MHz_2A_TDD::TPC</a></div><div class="ttdeci">uint32_t TPC</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01617">dci.h:1617</a></div></div>
<div class="ttc" id="structDCI1__20MHz__TDD_html"><div class="ttname"><a href="structDCI1__20MHz__TDD.html">DCI1_20MHz_TDD</a></div><div class="ttdoc">DCI Format Type 1 (20 MHz, TDD, 42 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00570">dci.h:570</a></div></div>
<div class="ttc" id="structDCI2D__1__5MHz__TDD_html_a8f36e88ecbf96edbc042dc5016b24c65"><div class="ttname"><a href="structDCI2D__1__5MHz__TDD.html#a8f36e88ecbf96edbc042dc5016b24c65">DCI2D_1_5MHz_TDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02653">dci.h:2653</a></div></div>
<div class="ttc" id="structDCI2B__5MHz__TDD_html_aaf1b3a29146445665debda41b3dad1b9"><div class="ttname"><a href="structDCI2B__5MHz__TDD.html#aaf1b3a29146445665debda41b3dad1b9">DCI2B_5MHz_TDD::padding64</a></div><div class="ttdeci">uint64_t padding64</div><div class="ttdoc">padding to 64bits </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02132">dci.h:2132</a></div></div>
<div class="ttc" id="structDCI1D__5MHz__2A__TDD_html_a6421843e7cf669432d2cb92997c97d9a"><div class="ttname"><a href="structDCI1D__5MHz__2A__TDD.html#a6421843e7cf669432d2cb92997c97d9a">DCI1D_5MHz_2A_TDD::pmi</a></div><div class="ttdeci">uint32_t pmi</div><div class="ttdoc">TMI confirmation for precoding. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00948">dci.h:948</a></div></div>
<div class="ttc" id="structDCI3__5MHz__TDD__1__6__t_html"><div class="ttname"><a href="structDCI3__5MHz__TDD__1__6__t.html">DCI3_5MHz_TDD_1_6_t</a></div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02912">dci.h:2912</a></div></div>
<div class="ttc" id="structDCI1__10MHz__FDD_html_aed84518a702f39a8e37510d3a2a8ac26"><div class="ttname"><a href="structDCI1__10MHz__FDD.html#aed84518a702f39a8e37510d3a2a8ac26">DCI1_10MHz_FDD::rah</a></div><div class="ttdeci">uint32_t rah</div><div class="ttdoc">Resource Allocation Header. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00657">dci.h:657</a></div></div>
<div class="ttc" id="structDCI2A__5MHz__4A__TDD_html_aa844b87da9d2f1c9b31c2c99b22392a4"><div class="ttname"><a href="structDCI2A__5MHz__4A__TDD.html#aa844b87da9d2f1c9b31c2c99b22392a4">DCI2A_5MHz_4A_TDD::padding</a></div><div class="ttdeci">uint64_t padding</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01753">dci.h:1753</a></div></div>
<div class="ttc" id="structDCI2__5MHz__2A__TDD_html_a72fd9b050ab1ca0d9a092c139372c0ab"><div class="ttname"><a href="structDCI2__5MHz__2A__TDD.html#a72fd9b050ab1ca0d9a092c139372c0ab">DCI2_5MHz_2A_TDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01133">dci.h:1133</a></div></div>
<div class="ttc" id="structDCI2D__20MHz__FDD_html_a0fce0042d169efa6e40d92e12dfd15fd"><div class="ttname"><a href="structDCI2D__20MHz__FDD.html#a0fce0042d169efa6e40d92e12dfd15fd">DCI2D_20MHz_FDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02898">dci.h:2898</a></div></div>
<div class="ttc" id="structDCI0__5MHz__TDD__1__6_html_a15bb0248bb38062e490e362aad841b30"><div class="ttname"><a href="structDCI0__5MHz__TDD__1__6.html#a15bb0248bb38062e490e362aad841b30">DCI0_5MHz_TDD_1_6::type</a></div><div class="ttdeci">uint32_t type</div><div class="ttdoc">type = 0 =&gt; DCI Format 0, type = 1 =&gt; DCI Format 1A </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00149">dci.h:149</a></div></div>
<div class="ttc" id="structDCI2__1__5MHz__4A__TDD_html_a8246fabc2229f80167aa31f5a8ea02ac"><div class="ttname"><a href="structDCI2__1__5MHz__4A__TDD.html#a8246fabc2229f80167aa31f5a8ea02ac">DCI2_1_5MHz_4A_TDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01104">dci.h:1104</a></div></div>
<div class="ttc" id="structDCI2__5MHz__4A__FDD_html_a597f56c9bc5a120f4ad5539448ba07d9"><div class="ttname"><a href="structDCI2__5MHz__4A__FDD.html#a597f56c9bc5a120f4ad5539448ba07d9">DCI2_5MHz_4A_FDD::tpmi</a></div><div class="ttdeci">uint64_t tpmi</div><div class="ttdoc">TPMI information for precoding. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01432">dci.h:1432</a></div></div>
<div class="ttc" id="structDCI1A__1__5MHz__FDD_html_af87b117f8feff5a4fa805e1beeff6b5f"><div class="ttname"><a href="structDCI1A__1__5MHz__FDD.html#af87b117f8feff5a4fa805e1beeff6b5f">DCI1A_1_5MHz_FDD::mcs</a></div><div class="ttdeci">uint32_t mcs</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00329">dci.h:329</a></div></div>
<div class="ttc" id="structDCI2D__10MHz__FDD_html_afe2ab1cb8bfc6c63a107e1662de69035"><div class="ttname"><a href="structDCI2D__10MHz__FDD.html#afe2ab1cb8bfc6c63a107e1662de69035">DCI2D_10MHz_FDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02853">dci.h:2853</a></div></div>
<div class="ttc" id="structDCI1B__5MHz__2A__TDD_html_a9b6b4dcb4b27f257b6980467c6e41d26"><div class="ttname"><a href="structDCI1B__5MHz__2A__TDD.html#a9b6b4dcb4b27f257b6980467c6e41d26">DCI1B_5MHz_2A_TDD::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00758">dci.h:758</a></div></div>
<div class="ttc" id="structDCI2C__20MHz__FDD_html_a3201054ed4cf68cb066687950e8344fc"><div class="ttname"><a href="structDCI2C__20MHz__FDD.html#a3201054ed4cf68cb066687950e8344fc">DCI2C_20MHz_FDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02601">dci.h:2601</a></div></div>
<div class="ttc" id="structDCI1B__5MHz__2A__TDD_html_a6702d9c20eb3283a636898cb8f16cf5f"><div class="ttname"><a href="structDCI1B__5MHz__2A__TDD.html#a6702d9c20eb3283a636898cb8f16cf5f">DCI1B_5MHz_2A_TDD::mcs</a></div><div class="ttdeci">uint32_t mcs</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00760">dci.h:760</a></div></div>
<div class="ttc" id="structDCI0__5MHz__TDD__1__6_html_aa373699ebdffac0ddaa7e5663a4766a7"><div class="ttname"><a href="structDCI0__5MHz__TDD__1__6.html#aa373699ebdffac0ddaa7e5663a4766a7">DCI0_5MHz_TDD_1_6::hopping</a></div><div class="ttdeci">uint32_t hopping</div><div class="ttdoc">Hopping flag. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00147">dci.h:147</a></div></div>
<div class="ttc" id="structDCI1C__10MHz_html_ac219679a6722f5889bdec877d6993593"><div class="ttname"><a href="structDCI1C__10MHz.html#ac219679a6722f5889bdec877d6993593">DCI1C_10MHz::mcs</a></div><div class="ttdeci">uint32_t mcs</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00863">dci.h:863</a></div></div>
<div class="ttc" id="structDCI2B__5MHz__FDD_html_ab6cf49b68305f5e01d75634e7885be8e"><div class="ttname"><a href="structDCI2B__5MHz__FDD.html#ab6cf49b68305f5e01d75634e7885be8e">DCI2B_5MHz_FDD::padding64</a></div><div class="ttdeci">uint64_t padding64</div><div class="ttdoc">padding for 64-bit </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02266">dci.h:2266</a></div></div>
<div class="ttc" id="structDCI2B__1__5MHz__TDD_html_a8c71c31ad1c499d4b253f01215db6994"><div class="ttname"><a href="structDCI2B__1__5MHz__TDD.html#a8c71c31ad1c499d4b253f01215db6994">DCI2B_1_5MHz_TDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02105">dci.h:2105</a></div></div>
<div class="ttc" id="structDCI2C__10MHz__TDD_html_a3d1b727f1a2a9c9affe33c56751500b7"><div class="ttname"><a href="structDCI2C__10MHz__TDD.html#a3d1b727f1a2a9c9affe33c56751500b7">DCI2C_10MHz_TDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02450">dci.h:2450</a></div></div>
<div class="ttc" id="structDCI2A__20MHz__2A__TDD_html_a1a7e54c17833cc70e8660749ea09c907"><div class="ttname"><a href="structDCI2A__20MHz__2A__TDD.html#a1a7e54c17833cc70e8660749ea09c907">DCI2A_20MHz_2A_TDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01978">dci.h:1978</a></div></div>
<div class="ttc" id="structDCI2__1__5MHz__4A__FDD_html_a287e14f697d6eb999aa6013f2d1d456d"><div class="ttname"><a href="structDCI2__1__5MHz__4A__FDD.html#a287e14f697d6eb999aa6013f2d1d456d">DCI2_1_5MHz_4A_FDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01380">dci.h:1380</a></div></div>
<div class="ttc" id="structDCI2__1__5MHz__2A__FDD_html_a06817ec3bee11c679216c39fcd327917"><div class="ttname"><a href="structDCI2__1__5MHz__2A__FDD.html#a06817ec3bee11c679216c39fcd327917">DCI2_1_5MHz_2A_FDD::ndi1</a></div><div class="ttdeci">uint32_t ndi1</div><div class="ttdoc">New Data Indicator 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01347">dci.h:1347</a></div></div>
<div class="ttc" id="structDCI2A__1__5MHz__4A__TDD_html_a5c1c7231a5035a66c151a26b5ef97f18"><div class="ttname"><a href="structDCI2A__1__5MHz__4A__TDD.html#a5c1c7231a5035a66c151a26b5ef97f18">DCI2A_1_5MHz_4A_TDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01653">dci.h:1653</a></div></div>
<div class="ttc" id="structDCI1__1__5MHz__FDD_html_ac1f6fd5a37699d397c10ca1e7c00487f"><div class="ttname"><a href="structDCI1__1__5MHz__FDD.html#ac1f6fd5a37699d397c10ca1e7c00487f">DCI1_1_5MHz_FDD::dummy</a></div><div class="ttdeci">uint32_t dummy</div><div class="ttdoc">Dummy bits to align to 32-bits. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00597">dci.h:597</a></div></div>
<div class="ttc" id="structDCI0__1__5MHz__TDD__1__6_html_ac48734d215f2fe9f689c3fe1e51879fe"><div class="ttname"><a href="structDCI0__1__5MHz__TDD__1__6.html#ac48734d215f2fe9f689c3fe1e51879fe">DCI0_1_5MHz_TDD_1_6::cqi_req</a></div><div class="ttdeci">uint32_t cqi_req</div><div class="ttdoc">CQI Request. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00078">dci.h:78</a></div></div>
<div class="ttc" id="structDCI2A__1__5MHz__4A__TDD_html"><div class="ttname"><a href="structDCI2A__1__5MHz__4A__TDD.html">DCI2A_1_5MHz_4A_TDD</a></div><div class="ttdoc">DCI Format Type 2A (1.5 MHz, TDD, 4 Antenna Ports, 34 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01628">dci.h:1628</a></div></div>
<div class="ttc" id="structDCI1D__5MHz__2A__TDD_html_af5bbb5d64e18319d1f57734897978bf3"><div class="ttname"><a href="structDCI1D__5MHz__2A__TDD.html#af5bbb5d64e18319d1f57734897978bf3">DCI1D_5MHz_2A_TDD::TPC</a></div><div class="ttdeci">uint32_t TPC</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00942">dci.h:942</a></div></div>
<div class="ttc" id="structDCI2A__5MHz__4A__FDD_html_a5f0d685ff3ae080ffd90cb4cb68c9956"><div class="ttname"><a href="structDCI2A__5MHz__4A__FDD.html#a5f0d685ff3ae080ffd90cb4cb68c9956">DCI2A_5MHz_4A_FDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01833">dci.h:1833</a></div></div>
<div class="ttc" id="structDCI2__1__5MHz__4A__TDD_html_af63a0311591956edd908ba923391cf87"><div class="ttname"><a href="structDCI2__1__5MHz__4A__TDD.html#af63a0311591956edd908ba923391cf87">DCI2_1_5MHz_4A_TDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01098">dci.h:1098</a></div></div>
<div class="ttc" id="structDCI2B__10MHz__FDD_html_a44f50969328b0cc363e8c8417cc0eb5b"><div class="ttname"><a href="structDCI2B__10MHz__FDD.html#a44f50969328b0cc363e8c8417cc0eb5b">DCI2B_10MHz_FDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02301">dci.h:2301</a></div></div>
<div class="ttc" id="structDCI2A__10MHz__4A__FDD_html_ae1b55ae3df7ea5ebfccf8b8b5b4bd292"><div class="ttname"><a href="structDCI2A__10MHz__4A__FDD.html#ae1b55ae3df7ea5ebfccf8b8b5b4bd292">DCI2A_10MHz_4A_FDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01961">dci.h:1961</a></div></div>
<div class="ttc" id="structDCI2__10MHz__2A__FDD_html_acb09ece9238262a2494a9d9f93cd717d"><div class="ttname"><a href="structDCI2__10MHz__2A__FDD.html#acb09ece9238262a2494a9d9f93cd717d">DCI2_10MHz_2A_FDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01480">dci.h:1480</a></div></div>
<div class="ttc" id="structDCI2__20MHz__4A__TDD_html"><div class="ttname"><a href="structDCI2__20MHz__4A__TDD.html">DCI2_20MHz_4A_TDD</a></div><div class="ttdoc">DCI Format Type 2 (20 MHz, TDD, 4 Antenna Ports, 57 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01298">dci.h:1298</a></div></div>
<div class="ttc" id="structDCI1C__20MHz_html"><div class="ttname"><a href="structDCI1C__20MHz.html">DCI1C_20MHz</a></div><div class="ttdoc">DCI Format Type 1C (20 MHz, 15 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00885">dci.h:885</a></div></div>
<div class="ttc" id="structDCI2B__20MHz__TDD_html_a559dec80c8563886668a3fd2cbc0761e"><div class="ttname"><a href="structDCI2B__20MHz__TDD.html#a559dec80c8563886668a3fd2cbc0761e">DCI2B_20MHz_TDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02208">dci.h:2208</a></div></div>
<div class="ttc" id="structDCI0__20MHz__TDD__1__6_html_a921d443c394ec5a8a390dc35ff04c3c7"><div class="ttname"><a href="structDCI0__20MHz__TDD__1__6.html#a921d443c394ec5a8a390dc35ff04c3c7">DCI0_20MHz_TDD_1_6::TPC</a></div><div class="ttdeci">uint32_t TPC</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00249">dci.h:249</a></div></div>
<div class="ttc" id="structDCI2D__20MHz__TDD_html_a87276a15cbdb9b69854ba5aeae317185"><div class="ttname"><a href="structDCI2D__20MHz__TDD.html#a87276a15cbdb9b69854ba5aeae317185">DCI2D_20MHz_TDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02762">dci.h:2762</a></div></div>
<div class="ttc" id="structDCI2B__5MHz__FDD_html_a082e4f41a4eb2f5ba97b617df25d2713"><div class="ttname"><a href="structDCI2B__5MHz__FDD.html#a082e4f41a4eb2f5ba97b617df25d2713">DCI2B_5MHz_FDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02284">dci.h:2284</a></div></div>
<div class="ttc" id="structDCI2D__1__5MHz__TDD_html_aa65ddf48876cc790733851ca6e1664bf"><div class="ttname"><a href="structDCI2D__1__5MHz__TDD.html#aa65ddf48876cc790733851ca6e1664bf">DCI2D_1_5MHz_TDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02641">dci.h:2641</a></div></div>
<div class="ttc" id="structDCI2__20MHz__4A__FDD_html_a1f84dc0ee8dc09afc3d485be3c030d74"><div class="ttname"><a href="structDCI2__20MHz__4A__FDD.html#a1f84dc0ee8dc09afc3d485be3c030d74">DCI2_20MHz_4A_FDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01568">dci.h:1568</a></div></div>
<div class="ttc" id="structDCI2C__10MHz__TDD_html_ae7333b26a5459084a3456db87121919b"><div class="ttname"><a href="structDCI2C__10MHz__TDD.html#ae7333b26a5459084a3456db87121919b">DCI2C_10MHz_TDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02440">dci.h:2440</a></div></div>
<div class="ttc" id="structDCI1C__5MHz_html"><div class="ttname"><a href="structDCI1C__5MHz.html">DCI1C_5MHz</a></div><div class="ttdoc">DCI Format Type 1C (5 MHz, 12 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00847">dci.h:847</a></div></div>
<div class="ttc" id="structDCI0__1__5MHz__FDD_html_af4f944cf7edbb0559392ba111815f0f9"><div class="ttname"><a href="structDCI0__1__5MHz__FDD.html#af4f944cf7edbb0559392ba111815f0f9">DCI0_1_5MHz_FDD::padding</a></div><div class="ttdeci">uint32_t padding</div><div class="ttdoc">Padding. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00294">dci.h:294</a></div></div>
<div class="ttc" id="structDCI2A__20MHz__2A__TDD_html_ad7e5229124b21fad92c5452d29528f7e"><div class="ttname"><a href="structDCI2A__20MHz__2A__TDD.html#ad7e5229124b21fad92c5452d29528f7e">DCI2A_20MHz_2A_TDD::tb_swap</a></div><div class="ttdeci">uint64_t tb_swap</div><div class="ttdoc">TB swap. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01984">dci.h:1984</a></div></div>
<div class="ttc" id="structDCI2__5MHz__4A__FDD_html_a3209ed0b3040ca532d56420c4616da2e"><div class="ttname"><a href="structDCI2__5MHz__4A__FDD.html#a3209ed0b3040ca532d56420c4616da2e">DCI2_5MHz_4A_FDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01440">dci.h:1440</a></div></div>
<div class="ttc" id="structDCI0__10MHz__TDD__1__6_html"><div class="ttname"><a href="structDCI0__10MHz__TDD__1__6.html">DCI0_10MHz_TDD_1_6</a></div><div class="ttdoc">DCI Format Type 0 (10 MHz,TDD1-6, 29 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00184">dci.h:184</a></div></div>
<div class="ttc" id="structDCI2A__5MHz__2A__FDD_html"><div class="ttname"><a href="structDCI2A__5MHz__2A__FDD.html">DCI2A_5MHz_2A_FDD</a></div><div class="ttdoc">DCI Format Type 2A (5 MHz, FDD, 2 Antenna Ports, 36 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01785">dci.h:1785</a></div></div>
<div class="ttc" id="structDCI2D__5MHz__FDD_html_ab3eb57442cca6f659fa3b59677d9232f"><div class="ttname"><a href="structDCI2D__5MHz__FDD.html#ab3eb57442cca6f659fa3b59677d9232f">DCI2D_5MHz_FDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02814">dci.h:2814</a></div></div>
<div class="ttc" id="structDCI2C__1__5MHz__TDD_html_adebfd42fa47259bdfb6ae36be0575197"><div class="ttname"><a href="structDCI2C__1__5MHz__TDD.html#adebfd42fa47259bdfb6ae36be0575197">DCI2C_1_5MHz_TDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02388">dci.h:2388</a></div></div>
<div class="ttc" id="structDCI2A__20MHz__4A__TDD_html_aef5ba1b5bdfc5861ff39eb48a1632727"><div class="ttname"><a href="structDCI2A__20MHz__4A__TDD.html#aef5ba1b5bdfc5861ff39eb48a1632727">DCI2A_20MHz_4A_TDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02025">dci.h:2025</a></div></div>
<div class="ttc" id="structDCI2C__10MHz__TDD_html_a153e005ba7f422f75cef70415d579e7d"><div class="ttname"><a href="structDCI2C__10MHz__TDD.html#a153e005ba7f422f75cef70415d579e7d">DCI2C_10MHz_TDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02454">dci.h:2454</a></div></div>
<div class="ttc" id="structDCI2B__1__5MHz__TDD_html_a7bc4b24f399bd195ae469fd82f89830f"><div class="ttname"><a href="structDCI2B__1__5MHz__TDD.html#a7bc4b24f399bd195ae469fd82f89830f">DCI2B_1_5MHz_TDD::padding64</a></div><div class="ttdeci">uint64_t padding64</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02097">dci.h:2097</a></div></div>
<div class="ttc" id="structDCI0__10MHz__FDD_html_a894a99067bc8b12409d80fdfdbd2b5e8"><div class="ttname"><a href="structDCI0__10MHz__FDD.html#a894a99067bc8b12409d80fdfdbd2b5e8">DCI0_10MHz_FDD::type</a></div><div class="ttdeci">uint32_t type</div><div class="ttdoc">type = 0 =&gt; DCI Format 0, type = 1 =&gt; DCI Format 1A </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00413">dci.h:413</a></div></div>
<div class="ttc" id="structDCI0__1__5MHz__TDD__1__6_html_a8c17f9833a7bc2fdc8e72e39b16b663e"><div class="ttname"><a href="structDCI0__1__5MHz__TDD__1__6.html#a8c17f9833a7bc2fdc8e72e39b16b663e">DCI0_1_5MHz_TDD_1_6::ndi</a></div><div class="ttdeci">uint32_t ndi</div><div class="ttdoc">New Data Indicator. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00086">dci.h:86</a></div></div>
<div class="ttc" id="structDCI0__20MHz__FDD_html_a736233154cf33017fe59727b64ea7309"><div class="ttname"><a href="structDCI0__20MHz__FDD.html#a736233154cf33017fe59727b64ea7309">DCI0_20MHz_FDD::type</a></div><div class="ttdeci">uint32_t type</div><div class="ttdoc">type = 0 =&gt; DCI Format 0, type = 1 =&gt; DCI Format 1A </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00463">dci.h:463</a></div></div>
<div class="ttc" id="structDCI2A__20MHz__4A__FDD_html_a42ddae0d383fc7cd6d35286d5730ac49"><div class="ttname"><a href="structDCI2A__20MHz__4A__FDD.html#a42ddae0d383fc7cd6d35286d5730ac49">DCI2A_20MHz_4A_FDD::padding</a></div><div class="ttdeci">uint64_t padding</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02063">dci.h:2063</a></div></div>
<div class="ttc" id="structDCI1__1__5MHz__FDD_html"><div class="ttname"><a href="structDCI1__1__5MHz__FDD.html">DCI1_1_5MHz_FDD</a></div><div class="ttdoc">DCI Format Type 1 (1.5 MHz, FDD, 21 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00595">dci.h:595</a></div></div>
<div class="ttc" id="structDCI0A__5MHz_html_a9d9ef77041eb23cd7b99061bc6648c9a"><div class="ttname"><a href="structDCI0A__5MHz.html#a9d9ef77041eb23cd7b99061bc6648c9a">DCI0A_5MHz::cshift</a></div><div class="ttdeci">uint32_t cshift</div><div class="ttdoc">Cyclic shift. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02945">dci.h:2945</a></div></div>
<div class="ttc" id="structDCI2__10MHz__2A__TDD_html_a2781f57fdc7dbf9384feba58d452277d"><div class="ttname"><a href="structDCI2__10MHz__2A__TDD.html#a2781f57fdc7dbf9384feba58d452277d">DCI2_10MHz_2A_TDD::dai</a></div><div class="ttdeci">uint64_t dai</div><div class="ttdoc">Downlink Assignment Index. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01215">dci.h:1215</a></div></div>
<div class="ttc" id="structDCI2C__5MHz__TDD_html_a5e073e96336a0c47ee8ad7956eb6fba9"><div class="ttname"><a href="structDCI2C__5MHz__TDD.html#a5e073e96336a0c47ee8ad7956eb6fba9">DCI2C_5MHz_TDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02409">dci.h:2409</a></div></div>
<div class="ttc" id="structDCI2A__1__5MHz__4A__FDD_html"><div class="ttname"><a href="structDCI2A__1__5MHz__4A__FDD.html">DCI2A_1_5MHz_4A_FDD</a></div><div class="ttdoc">DCI Format Type 2A (1.5 MHz, FDD, 4 Antenna Ports, 31 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01690">dci.h:1690</a></div></div>
<div class="ttc" id="structDCI2A__10MHz__2A__TDD_html_a2bda76e3a039e2db8c9ad7c81408a1f3"><div class="ttname"><a href="structDCI2A__10MHz__2A__TDD.html#a2bda76e3a039e2db8c9ad7c81408a1f3">DCI2A_10MHz_2A_TDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01868">dci.h:1868</a></div></div>
<div class="ttc" id="structDCI2B__20MHz__FDD_html_ae4ce9a36482e75abf821be6c4e2b4dac"><div class="ttname"><a href="structDCI2B__20MHz__FDD.html#ae4ce9a36482e75abf821be6c4e2b4dac">DCI2B_20MHz_FDD::padding64</a></div><div class="ttdeci">uint64_t padding64</div><div class="ttdoc">padding for 64-bit </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02330">dci.h:2330</a></div></div>
<div class="ttc" id="structDCI2__10MHz__2A__TDD_html_af5564d59295953fb146c5f7848a97564"><div class="ttname"><a href="structDCI2__10MHz__2A__TDD.html#af5564d59295953fb146c5f7848a97564">DCI2_10MHz_2A_TDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01219">dci.h:1219</a></div></div>
<div class="ttc" id="structDCI2A__20MHz__4A__FDD_html_ab76e62a58501a88fe99435fa15740ce8"><div class="ttname"><a href="structDCI2A__20MHz__4A__FDD.html#ab76e62a58501a88fe99435fa15740ce8">DCI2A_20MHz_4A_FDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02077">dci.h:2077</a></div></div>
<div class="ttc" id="structDCI2B__20MHz__TDD_html_a3583b266677d5ac58aa2022151bdfdd2"><div class="ttname"><a href="structDCI2B__20MHz__TDD.html#a3583b266677d5ac58aa2022151bdfdd2">DCI2B_20MHz_TDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02212">dci.h:2212</a></div></div>
<div class="ttc" id="structDCI2C__5MHz__FDD_html_a9801cd06ad5567f7311204d0f2872b25"><div class="ttname"><a href="structDCI2C__5MHz__FDD.html#a9801cd06ad5567f7311204d0f2872b25">DCI2C_5MHz_FDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02535">dci.h:2535</a></div></div>
<div class="ttc" id="structDCI2__5MHz__2A__FDD_html_ac67d67f70103e1b1dc24ee7a7a28aca1"><div class="ttname"><a href="structDCI2__5MHz__2A__FDD.html#ac67d67f70103e1b1dc24ee7a7a28aca1">DCI2_5MHz_2A_FDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01411">dci.h:1411</a></div></div>
<div class="ttc" id="structDCI2__5MHz__2A__FDD_html_a2ee44c9aed7066b3f2e560edf9a1f3b7"><div class="ttname"><a href="structDCI2__5MHz__2A__FDD.html#a2ee44c9aed7066b3f2e560edf9a1f3b7">DCI2_5MHz_2A_FDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01409">dci.h:1409</a></div></div>
<div class="ttc" id="structDCI0__5MHz__TDD__1__6_html_a29bc6723c808addd7a805b1132111055"><div class="ttname"><a href="structDCI0__5MHz__TDD__1__6.html#a29bc6723c808addd7a805b1132111055">DCI0_5MHz_TDD_1_6::cqi_req</a></div><div class="ttdeci">uint32_t cqi_req</div><div class="ttdoc">CQI Request. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00133">dci.h:133</a></div></div>
<div class="ttc" id="structDCI2__10MHz__4A__FDD_html_abf26d645fad8c1607e69e7da9f28de1d"><div class="ttname"><a href="structDCI2__10MHz__4A__FDD.html#abf26d645fad8c1607e69e7da9f28de1d">DCI2_10MHz_4A_FDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01503">dci.h:1503</a></div></div>
<div class="ttc" id="structDCI2D__1__5MHz__FDD_html_af420f837695cdab0e237948918fe0f44"><div class="ttname"><a href="structDCI2D__1__5MHz__FDD.html#af420f837695cdab0e237948918fe0f44">DCI2D_1_5MHz_FDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02787">dci.h:2787</a></div></div>
<div class="ttc" id="structDCI2B__20MHz__FDD_html_a8bea90d7fc04a298c52f9505c33697b3"><div class="ttname"><a href="structDCI2B__20MHz__FDD.html#a8bea90d7fc04a298c52f9505c33697b3">DCI2B_20MHz_FDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02340">dci.h:2340</a></div></div>
<div class="ttc" id="structDCI2D__10MHz__TDD_html_a15c101649eab1cd70974e52641a12055"><div class="ttname"><a href="structDCI2D__10MHz__TDD.html#a15c101649eab1cd70974e52641a12055">DCI2D_10MHz_TDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02707">dci.h:2707</a></div></div>
<div class="ttc" id="structDCI2__20MHz__4A__TDD_html_adb3a81d73122a2125482c9b7d2820983"><div class="ttname"><a href="structDCI2__20MHz__4A__TDD.html#adb3a81d73122a2125482c9b7d2820983">DCI2_20MHz_4A_TDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01326">dci.h:1326</a></div></div>
<div class="ttc" id="structDCI1A__5MHz__FDD_html_a850c58fd00311fba7efc68209808f687"><div class="ttname"><a href="structDCI1A__5MHz__FDD.html#a850c58fd00311fba7efc68209808f687">DCI1A_5MHz_FDD::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL(N_RB_DL+1)/2)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00382">dci.h:382</a></div></div>
<div class="ttc" id="structDCI0__5MHz__TDD0_html_ad391ca9715b8eb6bcb5813134e2d60d5"><div class="ttname"><a href="structDCI0__5MHz__TDD0.html#ad391ca9715b8eb6bcb5813134e2d60d5">DCI0_5MHz_TDD0::padding</a></div><div class="ttdeci">uint32_t padding</div><div class="ttdoc">Padding to get to size of DCI1A. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00067">dci.h:67</a></div></div>
<div class="ttc" id="structDCI2C__5MHz__TDD_html_a0bf4b03b757dbdf113400f20935b627d"><div class="ttname"><a href="structDCI2C__5MHz__TDD.html#a0bf4b03b757dbdf113400f20935b627d">DCI2C_5MHz_TDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02405">dci.h:2405</a></div></div>
<div class="ttc" id="structDCI0__1__5MHz__FDD_html"><div class="ttname"><a href="structDCI0__1__5MHz__FDD.html">DCI0_1_5MHz_FDD</a></div><div class="ttdoc">DCI Format Type 0 (1.5 MHz,FDD, 25 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00292">dci.h:292</a></div></div>
<div class="ttc" id="structDCI2A__10MHz__4A__FDD_html_a73378d29f344b49eb1b950ff3baee808"><div class="ttname"><a href="structDCI2A__10MHz__4A__FDD.html#a73378d29f344b49eb1b950ff3baee808">DCI2A_10MHz_4A_FDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01963">dci.h:1963</a></div></div>
<div class="ttc" id="structDCI2B__5MHz__TDD_html_a6ac169da49013044b719b8f7e8d3ce07"><div class="ttname"><a href="structDCI2B__5MHz__TDD.html#a6ac169da49013044b719b8f7e8d3ce07">DCI2B_5MHz_TDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02158">dci.h:2158</a></div></div>
<div class="ttc" id="structDCI2__5MHz__2A__FDD_html"><div class="ttname"><a href="structDCI2__5MHz__2A__FDD.html">DCI2_5MHz_2A_FDD</a></div><div class="ttdoc">DCI Format Type 2 (5 MHz, FDD, 2 Antenna Ports, 39 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01395">dci.h:1395</a></div></div>
<div class="ttc" id="structDCI2A__1__5MHz__2A__FDD_html_a5447c54480d2446f63bd71f9964f1a3e"><div class="ttname"><a href="structDCI2A__1__5MHz__2A__FDD.html#a5447c54480d2446f63bd71f9964f1a3e">DCI2A_1_5MHz_2A_FDD::ndi2</a></div><div class="ttdeci">uint32_t ndi2</div><div class="ttdoc">New Data Indicator 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01666">dci.h:1666</a></div></div>
<div class="ttc" id="structDCI2__1__5MHz__2A__TDD_html_a6abc2767f29a00f7eaedf80864b45e60"><div class="ttname"><a href="structDCI2__1__5MHz__2A__TDD.html#a6abc2767f29a00f7eaedf80864b45e60">DCI2_1_5MHz_2A_TDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01083">dci.h:1083</a></div></div>
<div class="ttc" id="structDCI2A__10MHz__2A__FDD_html_a478dd9d95f14797c865417eafc8dac9e"><div class="ttname"><a href="structDCI2A__10MHz__2A__FDD.html#a478dd9d95f14797c865417eafc8dac9e">DCI2A_10MHz_2A_FDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01912">dci.h:1912</a></div></div>
<div class="ttc" id="structDCI2C__10MHz__TDD_html_aed8b85553ad309538d62585574ec748f"><div class="ttname"><a href="structDCI2C__10MHz__TDD.html#aed8b85553ad309538d62585574ec748f">DCI2C_10MHz_TDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02438">dci.h:2438</a></div></div>
<div class="ttc" id="structDCI2A__10MHz__2A__TDD_html_a7e65bee70d32261f1667cf1e2191f517"><div class="ttname"><a href="structDCI2A__10MHz__2A__TDD.html#a7e65bee70d32261f1667cf1e2191f517">DCI2A_10MHz_2A_TDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01852">dci.h:1852</a></div></div>
<div class="ttc" id="structDCI2C__1__5MHz__FDD_html_abc6692aef2886a6e408138734019bfa2"><div class="ttname"><a href="structDCI2C__1__5MHz__FDD.html#abc6692aef2886a6e408138734019bfa2">DCI2C_1_5MHz_FDD::rv1</a></div><div class="ttdeci">uint32_t rv1</div><div class="ttdoc">Redundancy version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02510">dci.h:2510</a></div></div>
<div class="ttc" id="structDCI2C__1__5MHz__TDD_html_a77143bc52729495614058c2fe3b5e3f2"><div class="ttname"><a href="structDCI2C__1__5MHz__TDD.html#a77143bc52729495614058c2fe3b5e3f2">DCI2C_1_5MHz_TDD::dai</a></div><div class="ttdeci">uint64_t dai</div><div class="ttdoc">Downlink Assignment Index. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02384">dci.h:2384</a></div></div>
<div class="ttc" id="structDCI2A__1__5MHz__4A__FDD_html_a18e5945e3b2352a0f679278866677fe7"><div class="ttname"><a href="structDCI2A__1__5MHz__4A__FDD.html#a18e5945e3b2352a0f679278866677fe7">DCI2A_1_5MHz_4A_FDD::padding</a></div><div class="ttdeci">uint32_t padding</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01691">dci.h:1691</a></div></div>
<div class="ttc" id="structDCI2__1__5MHz__2A__FDD_html_a20c0bf626c39a92ff81a874808dabd5a"><div class="ttname"><a href="structDCI2__1__5MHz__2A__FDD.html#a20c0bf626c39a92ff81a874808dabd5a">DCI2_1_5MHz_2A_FDD::harq_pid</a></div><div class="ttdeci">uint32_t harq_pid</div><div class="ttdoc">HARQ Process. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01353">dci.h:1353</a></div></div>
<div class="ttc" id="structDCI2D__10MHz__FDD_html_a488f67eaf84de3ac34c163a0a553cbdc"><div class="ttname"><a href="structDCI2D__10MHz__FDD.html#a488f67eaf84de3ac34c163a0a553cbdc">DCI2D_10MHz_FDD::ap_si_nl_id</a></div><div class="ttdeci">uint64_t ap_si_nl_id</div><div class="ttdoc">Scrambling ID. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02857">dci.h:2857</a></div></div>
<div class="ttc" id="structDCI2A__1__5MHz__2A__FDD_html_ac14d3aeef384049ebf2cfce330e9c61f"><div class="ttname"><a href="structDCI2A__1__5MHz__2A__FDD.html#ac14d3aeef384049ebf2cfce330e9c61f">DCI2A_1_5MHz_2A_FDD::mcs2</a></div><div class="ttdeci">uint32_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01668">dci.h:1668</a></div></div>
<div class="ttc" id="structDCI2A__1__5MHz__4A__TDD_html_af807d22d4db44f582c55b0d1d96bf58c"><div class="ttname"><a href="structDCI2A__1__5MHz__4A__TDD.html#af807d22d4db44f582c55b0d1d96bf58c">DCI2A_1_5MHz_4A_TDD::padding</a></div><div class="ttdeci">uint64_t padding</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01629">dci.h:1629</a></div></div>
<div class="ttc" id="structDCI2A__5MHz__2A__FDD_html_ac405a0e3ad48d8d9788da4d41580a144"><div class="ttname"><a href="structDCI2A__5MHz__2A__FDD.html#ac405a0e3ad48d8d9788da4d41580a144">DCI2A_5MHz_2A_FDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01808">dci.h:1808</a></div></div>
<div class="ttc" id="structDCI2B__1__5MHz__TDD_html_a95ecb45b94065a28f6884a66d77cbe23"><div class="ttname"><a href="structDCI2B__1__5MHz__TDD.html#a95ecb45b94065a28f6884a66d77cbe23">DCI2B_1_5MHz_TDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02099">dci.h:2099</a></div></div>
<div class="ttc" id="structDCI2__5MHz__4A__FDD_html_a4aec2e454caaaaad11a8bf691fb21dc9"><div class="ttname"><a href="structDCI2__5MHz__4A__FDD.html#a4aec2e454caaaaad11a8bf691fb21dc9">DCI2_5MHz_4A_FDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01434">dci.h:1434</a></div></div>
<div class="ttc" id="structDCI2A__10MHz__4A__TDD_html_a83cf9955df418d79e1e6cad499060a3f"><div class="ttname"><a href="structDCI2A__10MHz__4A__TDD.html#a83cf9955df418d79e1e6cad499060a3f">DCI2A_10MHz_4A_TDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01891">dci.h:1891</a></div></div>
<div class="ttc" id="structDCI2D__20MHz__TDD_html_a4d7404a734d54b590dd6bc756ea90816"><div class="ttname"><a href="structDCI2D__20MHz__TDD.html#a4d7404a734d54b590dd6bc756ea90816">DCI2D_20MHz_TDD::ap_si_nl_id</a></div><div class="ttdeci">uint64_t ap_si_nl_id</div><div class="ttdoc">Scrambling ID. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02754">dci.h:2754</a></div></div>
<div class="ttc" id="structDCI2__20MHz__2A__FDD_html_aab799064c65fd676a4b12740df0eab60"><div class="ttname"><a href="structDCI2__20MHz__2A__FDD.html#aab799064c65fd676a4b12740df0eab60">DCI2_20MHz_2A_FDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01539">dci.h:1539</a></div></div>
<div class="ttc" id="structDCI1A__5MHz__FDD_html_adef3d21e6ea4f2773ac4a044d8246579"><div class="ttname"><a href="structDCI1A__5MHz__FDD.html#adef3d21e6ea4f2773ac4a044d8246579">DCI1A_5MHz_FDD::TPC</a></div><div class="ttdeci">uint32_t TPC</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00372">dci.h:372</a></div></div>
<div class="ttc" id="structDCI2A__10MHz__4A__FDD_html_a6a08969d30d2d1b4be7d1fbe6a19c138"><div class="ttname"><a href="structDCI2A__10MHz__4A__FDD.html#a6a08969d30d2d1b4be7d1fbe6a19c138">DCI2A_10MHz_4A_FDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01943">dci.h:1943</a></div></div>
<div class="ttc" id="structDCI2__10MHz__4A__TDD_html_a1b3caac07a51fae5a0e69a8a16e7dd12"><div class="ttname"><a href="structDCI2__10MHz__4A__TDD.html#a1b3caac07a51fae5a0e69a8a16e7dd12">DCI2_10MHz_4A_TDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01238">dci.h:1238</a></div></div>
<div class="ttc" id="structDCI1D__5MHz__2A__FDD_html_a0b9f96d5d0f342a10d9bde6021f8c253"><div class="ttname"><a href="structDCI1D__5MHz__2A__FDD.html#a0b9f96d5d0f342a10d9bde6021f8c253">DCI1D_5MHz_2A_FDD::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00905">dci.h:905</a></div></div>
<div class="ttc" id="structDCI2B__10MHz__TDD_html_a8e892a8977f126b2cd0e619e686923eb"><div class="ttname"><a href="structDCI2B__10MHz__TDD.html#a8e892a8977f126b2cd0e619e686923eb">DCI2B_10MHz_TDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02193">dci.h:2193</a></div></div>
<div class="ttc" id="structDCI2__1__5MHz__2A__FDD_html_abe0ce212a50dc1b59576c119fe3a11e7"><div class="ttname"><a href="structDCI2__1__5MHz__2A__FDD.html#abe0ce212a50dc1b59576c119fe3a11e7">DCI2_1_5MHz_2A_FDD::rv2</a></div><div class="ttdeci">uint32_t rv2</div><div class="ttdoc">Redundancy version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01339">dci.h:1339</a></div></div>
<div class="ttc" id="structDCI1D__5MHz__2A__FDD_html_af005a22fb7892ed775245f2f0fd852fa"><div class="ttname"><a href="structDCI1D__5MHz__2A__FDD.html#af005a22fb7892ed775245f2f0fd852fa">DCI1D_5MHz_2A_FDD::harq_pid</a></div><div class="ttdeci">uint32_t harq_pid</div><div class="ttdoc">HARQ Process. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00909">dci.h:909</a></div></div>
<div class="ttc" id="structDCI2D__20MHz__FDD_html"><div class="ttname"><a href="structDCI2D__20MHz__FDD.html">DCI2D_20MHz_FDD</a></div><div class="ttdoc">DCI Format Type 2D (20 MHz, FDD, 52 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02874">dci.h:2874</a></div></div>
<div class="ttc" id="structDCI1A__1__5MHz__TDD__1__6_html_ae6de4652212461afa9f2e990b273adc2"><div class="ttname"><a href="structDCI1A__1__5MHz__TDD__1__6.html#ae6de4652212461afa9f2e990b273adc2">DCI1A_1_5MHz_TDD_1_6::vrb_type</a></div><div class="ttdeci">uint32_t vrb_type</div><div class="ttdoc">Localized/Distributed VRB. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00119">dci.h:119</a></div></div>
<div class="ttc" id="structDCI1A__20MHz__TDD__1__6_html_abc5872b10d5c1f3206b42dbe0c23c8cb"><div class="ttname"><a href="structDCI1A__20MHz__TDD__1__6.html#abc5872b10d5c1f3206b42dbe0c23c8cb">DCI1A_20MHz_TDD_1_6::vrb_type</a></div><div class="ttdeci">uint32_t vrb_type</div><div class="ttdoc">Localized/Distributed VRB. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00283">dci.h:283</a></div></div>
<div class="ttc" id="structDCI2C__10MHz__FDD_html_acb98cbda42d2009bb1f7edf5cfe12a68"><div class="ttname"><a href="structDCI2C__10MHz__FDD.html#acb98cbda42d2009bb1f7edf5cfe12a68">DCI2C_10MHz_FDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02574">dci.h:2574</a></div></div>
<div class="ttc" id="structDCI2__20MHz__4A__TDD_html_a6b92921542243912c8c24b6d2943bbba"><div class="ttname"><a href="structDCI2__20MHz__4A__TDD.html#a6b92921542243912c8c24b6d2943bbba">DCI2_20MHz_4A_TDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01318">dci.h:1318</a></div></div>
<div class="ttc" id="structDCI0A__1__5MHz_html"><div class="ttname"><a href="structDCI0A__1__5MHz.html">DCI0A_1_5MHz</a></div><div class="ttdoc">DCI Format Type 0 (1.5 MHz,9 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02928">dci.h:2928</a></div></div>
<div class="ttc" id="structDCI0__5MHz__FDD_html_a28742d17cb5e36f248d26834bcd617e1"><div class="ttname"><a href="structDCI0__5MHz__FDD.html#a28742d17cb5e36f248d26834bcd617e1">DCI0_5MHz_FDD::ndi</a></div><div class="ttdeci">uint32_t ndi</div><div class="ttdoc">New Data Indicator. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00353">dci.h:353</a></div></div>
<div class="ttc" id="structDCI2B__5MHz__FDD_html_a9cb84fa14e984706cf3dd47a9340f65f"><div class="ttname"><a href="structDCI2B__5MHz__FDD.html#a9cb84fa14e984706cf3dd47a9340f65f">DCI2B_5MHz_FDD::scrambling_id</a></div><div class="ttdeci">uint64_t scrambling_id</div><div class="ttdoc">Scrambling ID. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02280">dci.h:2280</a></div></div>
<div class="ttc" id="structDCI2A__20MHz__2A__TDD_html_ac1d8db3be1847b92bcae77058167ba8c"><div class="ttname"><a href="structDCI2A__20MHz__2A__TDD.html#ac1d8db3be1847b92bcae77058167ba8c">DCI2A_20MHz_2A_TDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01980">dci.h:1980</a></div></div>
<div class="ttc" id="structDCI2__10MHz__2A__FDD_html_a2b3109a6b460fa638e8f56da67c52f85"><div class="ttname"><a href="structDCI2__10MHz__2A__FDD.html#a2b3109a6b460fa638e8f56da67c52f85">DCI2_10MHz_2A_FDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01484">dci.h:1484</a></div></div>
<div class="ttc" id="structDCI1D__5MHz__4A__TDD_html_af0564c4accc25d65559438c84cc51906"><div class="ttname"><a href="structDCI1D__5MHz__4A__TDD.html#af0564c4accc25d65559438c84cc51906">DCI1D_5MHz_4A_TDD::padding</a></div><div class="ttdeci">uint32_t padding</div><div class="ttdoc">Padding to remove size ambiguity (32 bits -&gt; 33 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01008">dci.h:1008</a></div></div>
<div class="ttc" id="structDCI0__5MHz__FDD_html_a3bcc9625a945d30d7522fcc2f12d3a9c"><div class="ttname"><a href="structDCI0__5MHz__FDD.html#a3bcc9625a945d30d7522fcc2f12d3a9c">DCI0_5MHz_FDD::cshift</a></div><div class="ttdeci">uint32_t cshift</div><div class="ttdoc">DRS Cyclic Shift. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00349">dci.h:349</a></div></div>
<div class="ttc" id="structDCI2A__5MHz__2A__FDD_html_ae133b0adc21cae4e6d3cd56fe819b922"><div class="ttname"><a href="structDCI2A__5MHz__2A__FDD.html#ae133b0adc21cae4e6d3cd56fe819b922">DCI2A_5MHz_2A_FDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01804">dci.h:1804</a></div></div>
<div class="ttc" id="structDCI2C__5MHz__TDD_html"><div class="ttname"><a href="structDCI2C__5MHz__TDD.html">DCI2C_5MHz_TDD</a></div><div class="ttdoc">DCI Format Type 2C (5 MHz, TDD, 41 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02395">dci.h:2395</a></div></div>
<div class="ttc" id="structDCI1__10MHz__TDD_html_af4f8d0f34c8d53b16b82c1facea809fe"><div class="ttname"><a href="structDCI1__10MHz__TDD.html#af4f8d0f34c8d53b16b82c1facea809fe">DCI1_10MHz_TDD::rv</a></div><div class="ttdeci">uint64_t rv</div><div class="ttdoc">Redundancy version. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00553">dci.h:553</a></div></div>
<div class="ttc" id="structDCI2C__1__5MHz__TDD_html_a0f30d76eefb33d5ed59772f2243c8320"><div class="ttname"><a href="structDCI2C__1__5MHz__TDD.html#a0f30d76eefb33d5ed59772f2243c8320">DCI2C_1_5MHz_TDD::padding64</a></div><div class="ttdeci">uint64_t padding64</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02364">dci.h:2364</a></div></div>
<div class="ttc" id="structDCI2__20MHz__4A__TDD_html_a9bdf4f5defb6acc13f24c07e4e5482e4"><div class="ttname"><a href="structDCI2__20MHz__4A__TDD.html#a9bdf4f5defb6acc13f24c07e4e5482e4">DCI2_20MHz_4A_TDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01306">dci.h:1306</a></div></div>
<div class="ttc" id="structDCI2D__10MHz__FDD_html_af8bfdb49bb05de10ee6c7d243246c83d"><div class="ttname"><a href="structDCI2D__10MHz__FDD.html#af8bfdb49bb05de10ee6c7d243246c83d">DCI2D_10MHz_FDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02849">dci.h:2849</a></div></div>
<div class="ttc" id="structDCI2A__1__5MHz__4A__TDD_html_ac847ccb6a0b9c04445988c3cd0fe29aa"><div class="ttname"><a href="structDCI2A__1__5MHz__4A__TDD.html#ac847ccb6a0b9c04445988c3cd0fe29aa">DCI2A_1_5MHz_4A_TDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01635">dci.h:1635</a></div></div>
<div class="ttc" id="structDCI2C__20MHz__TDD_html_ae0b6af56895a391b2c4a183b1ef38d05"><div class="ttname"><a href="structDCI2C__20MHz__TDD.html#ae0b6af56895a391b2c4a183b1ef38d05">DCI2C_20MHz_TDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02475">dci.h:2475</a></div></div>
<div class="ttc" id="structDCI2__1__5MHz__4A__TDD_html_a4151917ea8510e3810af361fc6c8cde5"><div class="ttname"><a href="structDCI2__1__5MHz__4A__TDD.html#a4151917ea8510e3810af361fc6c8cde5">DCI2_1_5MHz_4A_TDD::padding64</a></div><div class="ttdeci">uint64_t padding64</div><div class="ttdoc">padding for 64-bit </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01092">dci.h:1092</a></div></div>
<div class="ttc" id="structDCI0A__20__MHz_html_a886946e70e735e4f45b305d2e2b87d8a"><div class="ttname"><a href="structDCI0A__20__MHz.html#a886946e70e735e4f45b305d2e2b87d8a">DCI0A_20_MHz::padding</a></div><div class="ttdeci">uint32_t padding</div><div class="ttdoc">Padding. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02969">dci.h:2969</a></div></div>
<div class="ttc" id="structDCI2A__10MHz__4A__TDD_html_a6f316f2ce92ab5d6bc93622f0b3cca55"><div class="ttname"><a href="structDCI2A__10MHz__4A__TDD.html#a6f316f2ce92ab5d6bc93622f0b3cca55">DCI2A_10MHz_4A_TDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01903">dci.h:1903</a></div></div>
<div class="ttc" id="structDCI2__20MHz__2A__FDD_html_a22ba53508be9217c1ab91e8f8085b446"><div class="ttname"><a href="structDCI2__20MHz__2A__FDD.html#a22ba53508be9217c1ab91e8f8085b446">DCI2_20MHz_2A_FDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01535">dci.h:1535</a></div></div>
<div class="ttc" id="structDCI0__5MHz__TDD0_html_a671b6e60c8f8b173da3fb99740a1d305"><div class="ttname"><a href="structDCI0__5MHz__TDD0.html#a671b6e60c8f8b173da3fb99740a1d305">DCI0_5MHz_TDD0::cqi_req</a></div><div class="ttdeci">uint32_t cqi_req</div><div class="ttdoc">CQI Request. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00065">dci.h:65</a></div></div>
<div class="ttc" id="structDCI1E__5MHz__2A__M10PRB__TDD_html_a1e64329e7c5c5cd895588f65654a2796"><div class="ttname"><a href="structDCI1E__5MHz__2A__M10PRB__TDD.html#a1e64329e7c5c5cd895588f65654a2796">DCI1E_5MHz_2A_M10PRB_TDD::ndi</a></div><div class="ttdeci">uint64_t ndi</div><div class="ttdoc">New Data Indicator 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01032">dci.h:1032</a></div></div>
<div class="ttc" id="structDCI2__10MHz__4A__TDD_html_ab3f03da3ad627ff4c6956c3508a8f77a"><div class="ttname"><a href="structDCI2__10MHz__4A__TDD.html#ab3f03da3ad627ff4c6956c3508a8f77a">DCI2_10MHz_4A_TDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01236">dci.h:1236</a></div></div>
<div class="ttc" id="structDCI2A__5MHz__2A__TDD_html"><div class="ttname"><a href="structDCI2A__5MHz__2A__TDD.html">DCI2A_5MHz_2A_TDD</a></div><div class="ttdoc">DCI Format Type 2A (5 MHz, TDD, 2 Antenna Ports, 39 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01721">dci.h:1721</a></div></div>
<div class="ttc" id="structDCI2C__5MHz__FDD_html_a0dcc356765f5fc7de744dc215187fe66"><div class="ttname"><a href="structDCI2C__5MHz__FDD.html#a0dcc356765f5fc7de744dc215187fe66">DCI2C_5MHz_FDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02541">dci.h:2541</a></div></div>
<div class="ttc" id="structDCI1B__5MHz__4A__TDD_html_a68d343e2d5502c67aa1d7a820e3ab70e"><div class="ttname"><a href="structDCI1B__5MHz__4A__TDD.html#a68d343e2d5502c67aa1d7a820e3ab70e">DCI1B_5MHz_4A_TDD::pmi</a></div><div class="ttdeci">uint32_t pmi</div><div class="ttdoc">TMI confirmation for precoding. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00826">dci.h:826</a></div></div>
<div class="ttc" id="structDCI1__20MHz__FDD_html_a15adba23fd8095d211f7514e049c0a2b"><div class="ttname"><a href="structDCI1__20MHz__FDD.html#a15adba23fd8095d211f7514e049c0a2b">DCI1_20MHz_FDD::dummy</a></div><div class="ttdeci">uint64_t dummy</div><div class="ttdoc">dummy bits (not transmitted) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00666">dci.h:666</a></div></div>
<div class="ttc" id="structDCI2D__10MHz__FDD_html"><div class="ttname"><a href="structDCI2D__10MHz__FDD.html">DCI2D_10MHz_FDD</a></div><div class="ttdoc">DCI Format Type 2D (10 MHz, FDD, 45 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02839">dci.h:2839</a></div></div>
<div class="ttc" id="structDCI0__5MHz__TDD0_html_a0b77ca2e9cc82aa87fc02520b7d7e6ae"><div class="ttname"><a href="structDCI0__5MHz__TDD0.html#a0b77ca2e9cc82aa87fc02520b7d7e6ae">DCI0_5MHz_TDD0::cshift</a></div><div class="ttdeci">uint32_t cshift</div><div class="ttdoc">Cyclic shift. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00061">dci.h:61</a></div></div>
<div class="ttc" id="structDCI0__1__5MHz__FDD_html_a4be853e5ff30cda47394a58a92059abb"><div class="ttname"><a href="structDCI0__1__5MHz__FDD.html#a4be853e5ff30cda47394a58a92059abb">DCI0_1_5MHz_FDD::mcs</a></div><div class="ttdeci">uint32_t mcs</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00304">dci.h:304</a></div></div>
<div class="ttc" id="structDCI1__10MHz__TDD_html_a31e10ab73af1728f74edcdc80e35d83a"><div class="ttname"><a href="structDCI1__10MHz__TDD.html#a31e10ab73af1728f74edcdc80e35d83a">DCI1_10MHz_TDD::ndi</a></div><div class="ttdeci">uint64_t ndi</div><div class="ttdoc">New Data Indicator. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00555">dci.h:555</a></div></div>
<div class="ttc" id="structDCI2A__1__5MHz__2A__FDD_html_a77efbb2a6c306b62db1fdc68e25e4863"><div class="ttname"><a href="structDCI2A__1__5MHz__2A__FDD.html#a77efbb2a6c306b62db1fdc68e25e4863">DCI2A_1_5MHz_2A_FDD::harq_pid</a></div><div class="ttdeci">uint32_t harq_pid</div><div class="ttdoc">HARQ Process. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01678">dci.h:1678</a></div></div>
<div class="ttc" id="structDCI0__1__5MHz__TDD__1__6_html_ad2d5c9e6248e2fbf908c5cfa69b979bd"><div class="ttname"><a href="structDCI0__1__5MHz__TDD__1__6.html#ad2d5c9e6248e2fbf908c5cfa69b979bd">DCI0_1_5MHz_TDD_1_6::hopping</a></div><div class="ttdeci">uint32_t hopping</div><div class="ttdoc">Hopping flag. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00092">dci.h:92</a></div></div>
<div class="ttc" id="structDCI2__1__5MHz__4A__TDD_html_af1b2a9d7224c1b2447d20b8c0102512a"><div class="ttname"><a href="structDCI2__1__5MHz__4A__TDD.html#af1b2a9d7224c1b2447d20b8c0102512a">DCI2_1_5MHz_4A_TDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01102">dci.h:1102</a></div></div>
<div class="ttc" id="structDCI1__20MHz__FDD_html"><div class="ttname"><a href="structDCI1__20MHz__FDD.html">DCI1_20MHz_FDD</a></div><div class="ttdoc">DCI Format Type 1 (20 MHz, FDD, 39 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00664">dci.h:664</a></div></div>
<div class="ttc" id="structDCI2__10MHz__4A__TDD_html_a3780a78f9c36b4da49fecf88f9ef74c0"><div class="ttname"><a href="structDCI2__10MHz__4A__TDD.html#a3780a78f9c36b4da49fecf88f9ef74c0">DCI2_10MHz_4A_TDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01254">dci.h:1254</a></div></div>
<div class="ttc" id="structDCI1A__5MHz__FDD_html_af3e984354b69eeff88776f05aa7fb3ad"><div class="ttname"><a href="structDCI1A__5MHz__FDD.html#af3e984354b69eeff88776f05aa7fb3ad">DCI1A_5MHz_FDD::padding</a></div><div class="ttdeci">uint32_t padding</div><div class="ttdoc">padding </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00370">dci.h:370</a></div></div>
<div class="ttc" id="structDCI2__20MHz__2A__TDD_html_a017a79252d6e41671fa495f96f7433cf"><div class="ttname"><a href="structDCI2__20MHz__2A__TDD.html#a017a79252d6e41671fa495f96f7433cf">DCI2_20MHz_2A_TDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01279">dci.h:1279</a></div></div>
<div class="ttc" id="structDCI2__10MHz__4A__TDD_html_a8d27ab09fbb769ff6c7752b5e4c2d718"><div class="ttname"><a href="structDCI2__10MHz__4A__TDD.html#a8d27ab09fbb769ff6c7752b5e4c2d718">DCI2_10MHz_4A_TDD::tb_swap</a></div><div class="ttdeci">uint64_t tb_swap</div><div class="ttdoc">TB swap. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01246">dci.h:1246</a></div></div>
<div class="ttc" id="structDCI2C__10MHz__FDD_html_a7f091ac3252cb857270f0793351c109c"><div class="ttname"><a href="structDCI2C__10MHz__FDD.html#a7f091ac3252cb857270f0793351c109c">DCI2C_10MHz_FDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02568">dci.h:2568</a></div></div>
<div class="ttc" id="structDCI2C__1__5MHz__TDD_html_ab9198cc33c601830433a5d7230ff866a"><div class="ttname"><a href="structDCI2C__1__5MHz__TDD.html#ab9198cc33c601830433a5d7230ff866a">DCI2C_1_5MHz_TDD::ap_si_nl_id</a></div><div class="ttdeci">uint64_t ap_si_nl_id</div><div class="ttdoc">Scrambling ID. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02380">dci.h:2380</a></div></div>
<div class="ttc" id="structDCI2C__1__5MHz__TDD_html_ac4db5733683349500cdc500ec58720f6"><div class="ttname"><a href="structDCI2C__1__5MHz__TDD.html#ac4db5733683349500cdc500ec58720f6">DCI2C_1_5MHz_TDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02370">dci.h:2370</a></div></div>
<div class="ttc" id="structDCI1B__5MHz__4A__TDD_html_a9c3f0dcb537c0fcd09662bf0a06d9441"><div class="ttname"><a href="structDCI1B__5MHz__4A__TDD.html#a9c3f0dcb537c0fcd09662bf0a06d9441">DCI1B_5MHz_4A_TDD::rv</a></div><div class="ttdeci">uint32_t rv</div><div class="ttdoc">Redundancy version. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00818">dci.h:818</a></div></div>
<div class="ttc" id="structDCI2__5MHz__4A__FDD_html_afbad75cdaad4d983a7bc91a7cd93a7a5"><div class="ttname"><a href="structDCI2__5MHz__4A__FDD.html#afbad75cdaad4d983a7bc91a7cd93a7a5">DCI2_5MHz_4A_FDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01444">dci.h:1444</a></div></div>
<div class="ttc" id="structDCI2C__20MHz__FDD_html_a93510aa34097ace4894f9fa7526827c7"><div class="ttname"><a href="structDCI2C__20MHz__FDD.html#a93510aa34097ace4894f9fa7526827c7">DCI2C_20MHz_FDD::ap_si_nl_id</a></div><div class="ttdeci">uint64_t ap_si_nl_id</div><div class="ttdoc">Scrambling ID. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02607">dci.h:2607</a></div></div>
<div class="ttc" id="structDCI0__5MHz__TDD__1__6_html_a76ff09db212ea1856a701e93aa28a02d"><div class="ttname"><a href="structDCI0__5MHz__TDD__1__6.html#a76ff09db212ea1856a701e93aa28a02d">DCI0_5MHz_TDD_1_6::mcs</a></div><div class="ttdeci">uint32_t mcs</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00143">dci.h:143</a></div></div>
<div class="ttc" id="structDCI1C__10MHz_html_ae4fe3fc999b8b299c0bae6b40181c9c7"><div class="ttname"><a href="structDCI1C__10MHz.html#ae4fe3fc999b8b299c0bae6b40181c9c7">DCI1C_10MHz::Ngap</a></div><div class="ttdeci">uint32_t Ngap</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00865">dci.h:865</a></div></div>
<div class="ttc" id="structDCI0__20MHz__TDD__1__6_html_ad421b4b62e208877371b59f7b4ffa3ad"><div class="ttname"><a href="structDCI0__20MHz__TDD__1__6.html#ad421b4b62e208877371b59f7b4ffa3ad">DCI0_20MHz_TDD_1_6::cqi_req</a></div><div class="ttdeci">uint32_t cqi_req</div><div class="ttdoc">CQI request. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00243">dci.h:243</a></div></div>
<div class="ttc" id="structDCI0__10MHz__FDD_html_a8f99e6838c58ba3385ef4e5031d7ee77"><div class="ttname"><a href="structDCI0__10MHz__FDD.html#a8f99e6838c58ba3385ef4e5031d7ee77">DCI0_10MHz_FDD::TPC</a></div><div class="ttdeci">uint32_t TPC</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00403">dci.h:403</a></div></div>
<div class="ttc" id="structDCI2C__10MHz__TDD_html_a74c2746a0e81853d0a651cb5760e759b"><div class="ttname"><a href="structDCI2C__10MHz__TDD.html#a74c2746a0e81853d0a651cb5760e759b">DCI2C_10MHz_TDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02442">dci.h:2442</a></div></div>
<div class="ttc" id="structDCI2A__10MHz__4A__TDD_html_a7a802d73779e13a16b362b31634a3f08"><div class="ttname"><a href="structDCI2A__10MHz__4A__TDD.html#a7a802d73779e13a16b362b31634a3f08">DCI2A_10MHz_4A_TDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01883">dci.h:1883</a></div></div>
<div class="ttc" id="structDCI2__1__5MHz__2A__TDD_html_a4d8188580e46b3b983e7091294dff7fa"><div class="ttname"><a href="structDCI2__1__5MHz__2A__TDD.html#a4d8188580e46b3b983e7091294dff7fa">DCI2_1_5MHz_2A_TDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01067">dci.h:1067</a></div></div>
<div class="ttc" id="structDCI2D__20MHz__TDD_html_a29c0eee9949bef5afc7449ff1c56ca55"><div class="ttname"><a href="structDCI2D__20MHz__TDD.html#a29c0eee9949bef5afc7449ff1c56ca55">DCI2D_20MHz_TDD::REMQCL</a></div><div class="ttdeci">uint64_t REMQCL</div><div class="ttdoc">PDSCH REsource Mapping and Quasi-Co-Location Indicator. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02738">dci.h:2738</a></div></div>
<div class="ttc" id="structDCI1A__20MHz__TDD__1__6_html_a2e7a9fd72fbd8bc950bcebcc452af5af"><div class="ttname"><a href="structDCI1A__20MHz__TDD__1__6.html#a2e7a9fd72fbd8bc950bcebcc452af5af">DCI1A_20MHz_TDD_1_6::padding</a></div><div class="ttdeci">uint32_t padding</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00267">dci.h:267</a></div></div>
<div class="ttc" id="structDCI2__10MHz__2A__TDD_html_ab280a7a8dab609d0ef9d48ef6022f6ac"><div class="ttname"><a href="structDCI2__10MHz__2A__TDD.html#ab280a7a8dab609d0ef9d48ef6022f6ac">DCI2_10MHz_2A_TDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01201">dci.h:1201</a></div></div>
<div class="ttc" id="structDCI0__1__5MHz__TDD__1__6_html_a7650d30c23b34bc1fb0f766b0a91232d"><div class="ttname"><a href="structDCI0__1__5MHz__TDD__1__6.html#a7650d30c23b34bc1fb0f766b0a91232d">DCI0_1_5MHz_TDD_1_6::padding</a></div><div class="ttdeci">uint32_t padding</div><div class="ttdoc">Padding. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00076">dci.h:76</a></div></div>
<div class="ttc" id="structDCI1D__5MHz__2A__FDD_html_ad6a39e8885dccb5816fd8e5de3e4a33c"><div class="ttname"><a href="structDCI1D__5MHz__2A__FDD.html#ad6a39e8885dccb5816fd8e5de3e4a33c">DCI1D_5MHz_2A_FDD::tpmi</a></div><div class="ttdeci">uint32_t tpmi</div><div class="ttdoc">TPMI information for precoding. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00917">dci.h:917</a></div></div>
<div class="ttc" id="structDCI2C__5MHz__TDD_html_a17da691395b896e23bcbadb0b9f2bebf"><div class="ttname"><a href="structDCI2C__5MHz__TDD.html#a17da691395b896e23bcbadb0b9f2bebf">DCI2C_5MHz_TDD::dai</a></div><div class="ttdeci">uint64_t dai</div><div class="ttdoc">Downlink Assignment Index. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02417">dci.h:2417</a></div></div>
<div class="ttc" id="structDCI2A__10MHz__4A__TDD_html_a300bfe881bf2db9149bbb8fdc99c434c"><div class="ttname"><a href="structDCI2A__10MHz__4A__TDD.html#a300bfe881bf2db9149bbb8fdc99c434c">DCI2A_10MHz_4A_TDD::padding</a></div><div class="ttdeci">uint64_t padding</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01877">dci.h:1877</a></div></div>
<div class="ttc" id="structDCI2__5MHz__2A__TDD_html"><div class="ttname"><a href="structDCI2__5MHz__2A__TDD.html">DCI2_5MHz_2A_TDD</a></div><div class="ttdoc">DCI Format Type 2 (5 MHz, TDD, 2 Antenna Ports, 42 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01123">dci.h:1123</a></div></div>
<div class="ttc" id="structDCI2C__20MHz__TDD_html_a5264af00c258f521fd3b2a53498c82ac"><div class="ttname"><a href="structDCI2C__20MHz__TDD.html#a5264af00c258f521fd3b2a53498c82ac">DCI2C_20MHz_TDD::padding64</a></div><div class="ttdeci">uint64_t padding64</div><div class="ttdoc">padding to 64bits </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02467">dci.h:2467</a></div></div>
<div class="ttc" id="structDCI1B__5MHz__4A__FDD_html_ac1200452c8436079d832a56bfbb954ed"><div class="ttname"><a href="structDCI1B__5MHz__4A__FDD.html#ac1200452c8436079d832a56bfbb954ed">DCI1B_5MHz_4A_FDD::vrb_type</a></div><div class="ttdeci">uint32_t vrb_type</div><div class="ttdoc">Localized/Distributed VRB. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00783">dci.h:783</a></div></div>
<div class="ttc" id="structDCI2A__1__5MHz__4A__FDD_html_ad3403c914da3976fbe51619dc5e4d7fd"><div class="ttname"><a href="structDCI2A__1__5MHz__4A__FDD.html#ad3403c914da3976fbe51619dc5e4d7fd">DCI2A_1_5MHz_4A_FDD::ndi2</a></div><div class="ttdeci">uint32_t ndi2</div><div class="ttdoc">New Data Indicator 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01697">dci.h:1697</a></div></div>
<div class="ttc" id="structDCI1C__1__5MHz_html"><div class="ttname"><a href="structDCI1C__1__5MHz.html">DCI1C_1_5MHz</a></div><div class="ttdoc">DCI Format Type 1C (1.4 MHz, 8 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00833">dci.h:833</a></div></div>
<div class="ttc" id="structDCI1__10MHz__FDD_html"><div class="ttname"><a href="structDCI1__10MHz__FDD.html">DCI1_10MHz_FDD</a></div><div class="ttdoc">DCI Format Type 1 (10 MHz, FDD, 31 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00641">dci.h:641</a></div></div>
<div class="ttc" id="structDCI2A__1__5MHz__2A__FDD_html_aabf2440f9797d02bce6022ad20138e80"><div class="ttname"><a href="structDCI2A__1__5MHz__2A__FDD.html#aabf2440f9797d02bce6022ad20138e80">DCI2A_1_5MHz_2A_FDD::rv2</a></div><div class="ttdeci">uint32_t rv2</div><div class="ttdoc">Redundancy version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01664">dci.h:1664</a></div></div>
<div class="ttc" id="structDCI1A__5MHz__FDD_html_a2915223641e866a605418a9f1f08433d"><div class="ttname"><a href="structDCI1A__5MHz__FDD.html#a2915223641e866a605418a9f1f08433d">DCI1A_5MHz_FDD::mcs</a></div><div class="ttdeci">uint32_t mcs</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00380">dci.h:380</a></div></div>
<div class="ttc" id="structDCI1A__5MHz__TDD__1__6_html_af7e7d1d498cfec3a07a227fc55d89ff5"><div class="ttname"><a href="structDCI1A__5MHz__TDD__1__6.html#af7e7d1d498cfec3a07a227fc55d89ff5">DCI1A_5MHz_TDD_1_6::ndi</a></div><div class="ttdeci">uint32_t ndi</div><div class="ttdoc">New Data Indicator. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00166">dci.h:166</a></div></div>
<div class="ttc" id="structDCI2C__1__5MHz__FDD_html_add61fda972889f8e565b19c91b98eb0a"><div class="ttname"><a href="structDCI2C__1__5MHz__FDD.html#add61fda972889f8e565b19c91b98eb0a">DCI2C_1_5MHz_FDD::ap_si_nl_id</a></div><div class="ttdeci">uint32_t ap_si_nl_id</div><div class="ttdoc">Scrambling ID. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02516">dci.h:2516</a></div></div>
<div class="ttc" id="structDCI2B__10MHz__FDD_html_adfb644b961eb43f2573fa9dd4726b63d"><div class="ttname"><a href="structDCI2B__10MHz__FDD.html#adfb644b961eb43f2573fa9dd4726b63d">DCI2B_10MHz_FDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02315">dci.h:2315</a></div></div>
<div class="ttc" id="structDCI2B__10MHz__TDD_html_a004f278c22356b9c8296c2f3b3ed7988"><div class="ttname"><a href="structDCI2B__10MHz__TDD.html#a004f278c22356b9c8296c2f3b3ed7988">DCI2B_10MHz_TDD::srs_req</a></div><div class="ttdeci">uint64_t srs_req</div><div class="ttdoc">SRS Request. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02181">dci.h:2181</a></div></div>
<div class="ttc" id="structDCI2A__10MHz__4A__TDD_html_a82b76263bd28062279dd0864932fde5c"><div class="ttname"><a href="structDCI2A__10MHz__4A__TDD.html#a82b76263bd28062279dd0864932fde5c">DCI2A_10MHz_4A_TDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01899">dci.h:1899</a></div></div>
<div class="ttc" id="structDCI2A__5MHz__4A__FDD_html_a5c1d65e0264e8fa67a191d2f5d2d6eba"><div class="ttname"><a href="structDCI2A__5MHz__4A__FDD.html#a5c1d65e0264e8fa67a191d2f5d2d6eba">DCI2A_5MHz_4A_FDD::tb_swap</a></div><div class="ttdeci">uint64_t tb_swap</div><div class="ttdoc">TB swap. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01831">dci.h:1831</a></div></div>
<div class="ttc" id="structDCI2D__1__5MHz__FDD_html_a27784517951e5be82ae8480be8727a30"><div class="ttname"><a href="structDCI2D__1__5MHz__FDD.html#a27784517951e5be82ae8480be8727a30">DCI2D_1_5MHz_FDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02795">dci.h:2795</a></div></div>
<div class="ttc" id="structDCI2__20MHz__2A__FDD_html_a8fa40a9a09e97605438892786f0ecc5a"><div class="ttname"><a href="structDCI2__20MHz__2A__FDD.html#a8fa40a9a09e97605438892786f0ecc5a">DCI2_20MHz_2A_FDD::tpmi</a></div><div class="ttdeci">uint64_t tpmi</div><div class="ttdoc">TPMI information for precoding. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01529">dci.h:1529</a></div></div>
<div class="ttc" id="structDCI2A__20MHz__4A__FDD_html_ae8a8ba791e91869ccb697b266c7c8946"><div class="ttname"><a href="structDCI2A__20MHz__4A__FDD.html#ae8a8ba791e91869ccb697b266c7c8946">DCI2A_20MHz_4A_FDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02067">dci.h:2067</a></div></div>
<div class="ttc" id="structDCI1__10MHz__TDD_html_ad69e484d048ab75a1bf3ee48cb5b1c12"><div class="ttname"><a href="structDCI1__10MHz__TDD.html#ad69e484d048ab75a1bf3ee48cb5b1c12">DCI1_10MHz_TDD::mcs</a></div><div class="ttdeci">uint64_t mcs</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00559">dci.h:559</a></div></div>
<div class="ttc" id="structDCI2B__5MHz__TDD_html_a42ae04760f16e371f18cb8e23af8fb66"><div class="ttname"><a href="structDCI2B__5MHz__TDD.html#a42ae04760f16e371f18cb8e23af8fb66">DCI2B_5MHz_TDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02136">dci.h:2136</a></div></div>
<div class="ttc" id="structDCI0__1__5MHz__TDD__1__6_html_a465b4257367e6de22da2812cf6f7093b"><div class="ttname"><a href="structDCI0__1__5MHz__TDD__1__6.html#a465b4257367e6de22da2812cf6f7093b">DCI0_1_5MHz_TDD_1_6::cshift</a></div><div class="ttdeci">uint32_t cshift</div><div class="ttdoc">Cyclic shift. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00082">dci.h:82</a></div></div>
<div class="ttc" id="structDCI2C__20MHz__TDD_html_ad0183e56875b669e29428e6e59eadf84"><div class="ttname"><a href="structDCI2C__20MHz__TDD.html#ad0183e56875b669e29428e6e59eadf84">DCI2C_20MHz_TDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02469">dci.h:2469</a></div></div>
<div class="ttc" id="structDCI2D__20MHz__TDD_html_a41b1f9b73a4e26b0b95714fa47a13cb5"><div class="ttname"><a href="structDCI2D__20MHz__TDD.html#a41b1f9b73a4e26b0b95714fa47a13cb5">DCI2D_20MHz_TDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02750">dci.h:2750</a></div></div>
<div class="ttc" id="structDCI1D__5MHz__4A__FDD_html_a96b2af93bd15cc39d2f5ebe15b78c441"><div class="ttname"><a href="structDCI1D__5MHz__4A__FDD.html#a96b2af93bd15cc39d2f5ebe15b78c441">DCI1D_5MHz_4A_FDD::ndi</a></div><div class="ttdeci">uint32_t ndi</div><div class="ttdoc">New Data Indicator. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00967">dci.h:967</a></div></div>
<div class="ttc" id="structDCI2A__10MHz__2A__TDD_html_a535cfa997f160d2c579a3a0cb626c1a8"><div class="ttname"><a href="structDCI2A__10MHz__2A__TDD.html#a535cfa997f160d2c579a3a0cb626c1a8">DCI2A_10MHz_2A_TDD::dai</a></div><div class="ttdeci">uint64_t dai</div><div class="ttdoc">Downlink Assignment Index. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01864">dci.h:1864</a></div></div>
<div class="ttc" id="structDCI1__10MHz__FDD_html_a007de26b74f9d54e4e3961099109629b"><div class="ttname"><a href="structDCI1__10MHz__FDD.html#a007de26b74f9d54e4e3961099109629b">DCI1_10MHz_FDD::dummy</a></div><div class="ttdeci">uint32_t dummy</div><div class="ttdoc">dummy bits (not transmitted) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00643">dci.h:643</a></div></div>
<div class="ttc" id="structDCI2__5MHz__4A__TDD_html_a5e134b0edab4b575068cb141ad2a5ada"><div class="ttname"><a href="structDCI2__5MHz__4A__TDD.html#a5e134b0edab4b575068cb141ad2a5ada">DCI2_5MHz_4A_TDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01182">dci.h:1182</a></div></div>
<div class="ttc" id="structDCI2B__20MHz__TDD_html_a39fa96c8ca2eb2ed7d1584ad0bd9e285"><div class="ttname"><a href="structDCI2B__20MHz__TDD.html#a39fa96c8ca2eb2ed7d1584ad0bd9e285">DCI2B_20MHz_TDD::srs_req</a></div><div class="ttdeci">uint64_t srs_req</div><div class="ttdoc">SRS Request. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02216">dci.h:2216</a></div></div>
<div class="ttc" id="structDCI1A__10MHz__FDD_html_a94cebc78fe98562ef35ebc7b4e5d17b7"><div class="ttname"><a href="structDCI1A__10MHz__FDD.html#a94cebc78fe98562ef35ebc7b4e5d17b7">DCI1A_10MHz_FDD::rv</a></div><div class="ttdeci">uint32_t rv</div><div class="ttdoc">Redundancy version. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00426">dci.h:426</a></div></div>
<div class="ttc" id="structDCI1__1__5MHz__FDD_html_ae518634336b3f80d172e5823e0b203df"><div class="ttname"><a href="structDCI1__1__5MHz__FDD.html#ae518634336b3f80d172e5823e0b203df">DCI1_1_5MHz_FDD::mcs</a></div><div class="ttdeci">uint32_t mcs</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00607">dci.h:607</a></div></div>
<div class="ttc" id="structDCI1B__5MHz__4A__TDD_html_aee2bdc4ac6a25cc991df27f861843a4c"><div class="ttname"><a href="structDCI1B__5MHz__4A__TDD.html#aee2bdc4ac6a25cc991df27f861843a4c">DCI1B_5MHz_4A_TDD::harq_pid</a></div><div class="ttdeci">uint32_t harq_pid</div><div class="ttdoc">HARQ Process. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00814">dci.h:814</a></div></div>
<div class="ttc" id="structDCI2D__1__5MHz__FDD_html_a85c49616e472ccca6585701f1ab5a63e"><div class="ttname"><a href="structDCI2D__1__5MHz__FDD.html#a85c49616e472ccca6585701f1ab5a63e">DCI2D_1_5MHz_FDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02791">dci.h:2791</a></div></div>
<div class="ttc" id="structDCI0__5MHz__TDD__1__6_html_a5e8faacb5a9d6bbba81908c67f3ba425"><div class="ttname"><a href="structDCI0__5MHz__TDD__1__6.html#a5e8faacb5a9d6bbba81908c67f3ba425">DCI0_5MHz_TDD_1_6::ndi</a></div><div class="ttdeci">uint32_t ndi</div><div class="ttdoc">New Data Indicator. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00141">dci.h:141</a></div></div>
<div class="ttc" id="structDCI0A__20__MHz_html"><div class="ttname"><a href="structDCI0A__20__MHz.html">DCI0A_20_MHz</a></div><div class="ttdoc">DCI Format Type 0 (20 MHz,17 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02967">dci.h:2967</a></div></div>
<div class="ttc" id="structDCI2__10MHz__2A__FDD_html_ae7bed09fc96d4bf6e5bb373a7d9d1588"><div class="ttname"><a href="structDCI2__10MHz__2A__FDD.html#ae7bed09fc96d4bf6e5bb373a7d9d1588">DCI2_10MHz_2A_FDD::tpmi</a></div><div class="ttdeci">uint64_t tpmi</div><div class="ttdoc">TPMI information for precoding. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01464">dci.h:1464</a></div></div>
<div class="ttc" id="structDCI1A__RA__5MHz__TDD__1__6_html"><div class="ttname"><a href="structDCI1A__RA__5MHz__TDD__1__6.html">DCI1A_RA_5MHz_TDD_1_6</a></div><div class="ttdoc">DCI Format Type 1A (5 MHz, TDD, frame 1-6, 27 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00687">dci.h:687</a></div></div>
<div class="ttc" id="structDCI2__5MHz__4A__TDD_html_a4d28e57b573cd5a78deb4dcdc6201a66"><div class="ttname"><a href="structDCI2__5MHz__4A__TDD.html#a4d28e57b573cd5a78deb4dcdc6201a66">DCI2_5MHz_4A_TDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01166">dci.h:1166</a></div></div>
<div class="ttc" id="structDCI2D__10MHz__FDD_html_a8d068aecc548b73962a6ac380518b888"><div class="ttname"><a href="structDCI2D__10MHz__FDD.html#a8d068aecc548b73962a6ac380518b888">DCI2D_10MHz_FDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02861">dci.h:2861</a></div></div>
<div class="ttc" id="structDCI1__1__5MHz__TDD_html_a66d3c67d297f56b99df11d34d3be1607"><div class="ttname"><a href="structDCI1__1__5MHz__TDD.html#a66d3c67d297f56b99df11d34d3be1607">DCI1_1_5MHz_TDD::dummy</a></div><div class="ttdeci">uint32_t dummy</div><div class="ttdoc">Dummy bits to align to 32-bits. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00497">dci.h:497</a></div></div>
<div class="ttc" id="structDCI1B__5MHz__2A__FDD_html_a9ca2851d75688ce4db44ffa421c1d117"><div class="ttname"><a href="structDCI1B__5MHz__2A__FDD.html#a9ca2851d75688ce4db44ffa421c1d117">DCI1B_5MHz_2A_FDD::ndi</a></div><div class="ttdeci">uint32_t ndi</div><div class="ttdoc">New Data Indicator. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00737">dci.h:737</a></div></div>
<div class="ttc" id="structDCI1__10MHz__FDD_html_a77566eed9251ab1afe4a1f6a3d48f2d2"><div class="ttname"><a href="structDCI1__10MHz__FDD.html#a77566eed9251ab1afe4a1f6a3d48f2d2">DCI1_10MHz_FDD::TPC</a></div><div class="ttdeci">uint32_t TPC</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00645">dci.h:645</a></div></div>
<div class="ttc" id="structDCI2A__10MHz__4A__TDD_html_a6851eacf433d7c8541ae36333cbe9133"><div class="ttname"><a href="structDCI2A__10MHz__4A__TDD.html#a6851eacf433d7c8541ae36333cbe9133">DCI2A_10MHz_4A_TDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01901">dci.h:1901</a></div></div>
<div class="ttc" id="structDCI0__5MHz__TDD__1__6_html"><div class="ttname"><a href="structDCI0__5MHz__TDD__1__6.html">DCI0_5MHz_TDD_1_6</a></div><div class="ttdoc">DCI Format Type 0 (5 MHz,TDD1-6, 27 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00129">dci.h:129</a></div></div>
<div class="ttc" id="structDCI1__20MHz__FDD_html_aa064c09384bfcd14bc9d46510ad1abb6"><div class="ttname"><a href="structDCI1__20MHz__FDD.html#aa064c09384bfcd14bc9d46510ad1abb6">DCI1_20MHz_FDD::rv</a></div><div class="ttdeci">uint64_t rv</div><div class="ttdoc">Redundancy version. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00670">dci.h:670</a></div></div>
<div class="ttc" id="structDCI1A__1__5MHz__TDD__1__6_html_a8d9be5cd9bc4a03e507ef41ea662d24e"><div class="ttname"><a href="structDCI1A__1__5MHz__TDD__1__6.html#a8d9be5cd9bc4a03e507ef41ea662d24e">DCI1A_1_5MHz_TDD_1_6::dai</a></div><div class="ttdeci">uint32_t dai</div><div class="ttdoc">Downlink Assignment Index. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00105">dci.h:105</a></div></div>
<div class="ttc" id="structDCI2__10MHz__2A__FDD_html_a2c1c3eacb24113d67cc5ecd82d3b1885"><div class="ttname"><a href="structDCI2__10MHz__2A__FDD.html#a2c1c3eacb24113d67cc5ecd82d3b1885">DCI2_10MHz_2A_FDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01468">dci.h:1468</a></div></div>
<div class="ttc" id="structDCI2__5MHz__2A__FDD_html_af8d37d7ee808be96f4baee755ede09d6"><div class="ttname"><a href="structDCI2__5MHz__2A__FDD.html#af8d37d7ee808be96f4baee755ede09d6">DCI2_5MHz_2A_FDD::tpmi</a></div><div class="ttdeci">uint64_t tpmi</div><div class="ttdoc">TPMI information for precoding. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01399">dci.h:1399</a></div></div>
<div class="ttc" id="structDCI2__5MHz__4A__TDD_html_a91da1c4801378568132c788d643cf851"><div class="ttname"><a href="structDCI2__5MHz__4A__TDD.html#a91da1c4801378568132c788d643cf851">DCI2_5MHz_4A_TDD::tpmi</a></div><div class="ttdeci">uint64_t tpmi</div><div class="ttdoc">TPMI information for precoding. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01162">dci.h:1162</a></div></div>
<div class="ttc" id="structDCI2D__5MHz__FDD_html_a0fbc6504cea409df01c582bb261ab7f4"><div class="ttname"><a href="structDCI2D__5MHz__FDD.html#a0fbc6504cea409df01c582bb261ab7f4">DCI2D_5MHz_FDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02810">dci.h:2810</a></div></div>
<div class="ttc" id="structDCI2__10MHz__2A__TDD_html_a80bc6ee4f1d11702aab9507e3ed462dd"><div class="ttname"><a href="structDCI2__10MHz__2A__TDD.html#a80bc6ee4f1d11702aab9507e3ed462dd">DCI2_10MHz_2A_TDD::tb_swap</a></div><div class="ttdeci">uint64_t tb_swap</div><div class="ttdoc">TB swap. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01211">dci.h:1211</a></div></div>
<div class="ttc" id="structDCI2__10MHz__4A__FDD_html_ae7a145edde7a259eb438d492d184824c"><div class="ttname"><a href="structDCI2__10MHz__4A__FDD.html#ae7a145edde7a259eb438d492d184824c">DCI2_10MHz_4A_FDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01509">dci.h:1509</a></div></div>
<div class="ttc" id="structDCI2C__1__5MHz__TDD_html_a27fafd31b9950e656751e4b875d61d5d"><div class="ttname"><a href="structDCI2C__1__5MHz__TDD.html#a27fafd31b9950e656751e4b875d61d5d">DCI2C_1_5MHz_TDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02368">dci.h:2368</a></div></div>
<div class="ttc" id="structDCI2B__10MHz__TDD_html_ac0d65955cec7c88d673a8166b7631e5f"><div class="ttname"><a href="structDCI2B__10MHz__TDD.html#ac0d65955cec7c88d673a8166b7631e5f">DCI2B_10MHz_TDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02177">dci.h:2177</a></div></div>
<div class="ttc" id="structDCI0__10MHz__FDD_html_a8662649b320acf3b7ad1bcea1aa4ab9f"><div class="ttname"><a href="structDCI0__10MHz__FDD.html#a8662649b320acf3b7ad1bcea1aa4ab9f">DCI0_10MHz_FDD::cshift</a></div><div class="ttdeci">uint32_t cshift</div><div class="ttdoc">DRS Cyclic Shift. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00401">dci.h:401</a></div></div>
<div class="ttc" id="structDCI2__20MHz__4A__FDD_html_aa566fd08b05acd2aee66a08498528903"><div class="ttname"><a href="structDCI2__20MHz__4A__FDD.html#aa566fd08b05acd2aee66a08498528903">DCI2_20MHz_4A_FDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01574">dci.h:1574</a></div></div>
<div class="ttc" id="structDCI2D__5MHz__TDD_html_a9ce4b885970542e025f047c9f1397210"><div class="ttname"><a href="structDCI2D__5MHz__TDD.html#a9ce4b885970542e025f047c9f1397210">DCI2D_5MHz_TDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02690">dci.h:2690</a></div></div>
<div class="ttc" id="structDCI1A__20MHz__TDD__1__6_html_a2855b1ae87fd56c6475d34706d2df391"><div class="ttname"><a href="structDCI1A__20MHz__TDD__1__6.html#a2855b1ae87fd56c6475d34706d2df391">DCI1A_20MHz_TDD_1_6::TPC</a></div><div class="ttdeci">uint32_t TPC</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00271">dci.h:271</a></div></div>
<div class="ttc" id="structDCI2D__10MHz__FDD_html_a6b68a5fc34911c22915740690475f8ac"><div class="ttname"><a href="structDCI2D__10MHz__FDD.html#a6b68a5fc34911c22915740690475f8ac">DCI2D_10MHz_FDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02863">dci.h:2863</a></div></div>
<div class="ttc" id="structDCI2C__5MHz__TDD_html_a48e030aeb8af538a2cac4f7be48e87ec"><div class="ttname"><a href="structDCI2C__5MHz__TDD.html#a48e030aeb8af538a2cac4f7be48e87ec">DCI2C_5MHz_TDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02401">dci.h:2401</a></div></div>
<div class="ttc" id="structDCI2C__5MHz__TDD_html_afd3c7ba005de6d24e7583faf38bd10fb"><div class="ttname"><a href="structDCI2C__5MHz__TDD.html#afd3c7ba005de6d24e7583faf38bd10fb">DCI2C_5MHz_TDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02419">dci.h:2419</a></div></div>
<div class="ttc" id="structDCI2__10MHz__4A__FDD_html_a48ebd3fd9706067b0e59d9315325e429"><div class="ttname"><a href="structDCI2__10MHz__4A__FDD.html#a48ebd3fd9706067b0e59d9315325e429">DCI2_10MHz_4A_FDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01517">dci.h:1517</a></div></div>
<div class="ttc" id="structDCI2__20MHz__2A__FDD_html_a55b6ea9868d6131290c01575d553e35c"><div class="ttname"><a href="structDCI2__20MHz__2A__FDD.html#a55b6ea9868d6131290c01575d553e35c">DCI2_20MHz_2A_FDD::padding64</a></div><div class="ttdeci">uint64_t padding64</div><div class="ttdoc">padding for 64-bit </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01527">dci.h:1527</a></div></div>
<div class="ttc" id="structDCI2B__10MHz__FDD_html_a0abb5fce3403433930effa33bff4e938"><div class="ttname"><a href="structDCI2B__10MHz__FDD.html#a0abb5fce3403433930effa33bff4e938">DCI2B_10MHz_FDD::scrambling_id</a></div><div class="ttdeci">uint64_t scrambling_id</div><div class="ttdoc">Scrambling ID. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02311">dci.h:2311</a></div></div>
<div class="ttc" id="structDCI2C__20MHz__TDD_html_a2dd2ed39f9cb7caeef5843156995652d"><div class="ttname"><a href="structDCI2C__20MHz__TDD.html#a2dd2ed39f9cb7caeef5843156995652d">DCI2C_20MHz_TDD::dai</a></div><div class="ttdeci">uint64_t dai</div><div class="ttdoc">Downlink Assignment Index. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02487">dci.h:2487</a></div></div>
<div class="ttc" id="structDCI2__10MHz__4A__TDD_html_ac6d7ed4f4a7312f8f8a5642c6ee5f1f7"><div class="ttname"><a href="structDCI2__10MHz__4A__TDD.html#ac6d7ed4f4a7312f8f8a5642c6ee5f1f7">DCI2_10MHz_4A_TDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01248">dci.h:1248</a></div></div>
<div class="ttc" id="structDCI1__20MHz__FDD_html_acb871ddb81d5118dd9fea6a422726483"><div class="ttname"><a href="structDCI1__20MHz__FDD.html#acb871ddb81d5118dd9fea6a422726483">DCI1_20MHz_FDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00680">dci.h:680</a></div></div>
<div class="ttc" id="structDCI2A__10MHz__2A__TDD_html"><div class="ttname"><a href="structDCI2A__10MHz__2A__TDD.html">DCI2A_10MHz_2A_TDD</a></div><div class="ttdoc">DCI Format Type 2A (10 MHz, TDD, 2 Antenna Ports, 39 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01845">dci.h:1845</a></div></div>
<div class="ttc" id="structDCI0__1__5MHz__FDD_html_a3bee584207ded8e10b73cee61aee35b4"><div class="ttname"><a href="structDCI0__1__5MHz__FDD.html#a3bee584207ded8e10b73cee61aee35b4">DCI0_1_5MHz_FDD::ndi</a></div><div class="ttdeci">uint32_t ndi</div><div class="ttdoc">New Data Indicator. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00302">dci.h:302</a></div></div>
<div class="ttc" id="structDCI2B__10MHz__TDD_html_acfd4b6bda8f67b60e07a000428b80b7c"><div class="ttname"><a href="structDCI2B__10MHz__TDD.html#acfd4b6bda8f67b60e07a000428b80b7c">DCI2B_10MHz_TDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02191">dci.h:2191</a></div></div>
<div class="ttc" id="structDCI1A__10MHz__TDD__1__6_html_a94c73fd7c71859f5bafd257807e82cab"><div class="ttname"><a href="structDCI1A__10MHz__TDD__1__6.html#a94c73fd7c71859f5bafd257807e82cab">DCI1A_10MHz_TDD_1_6::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL*(N_RB_DL-1)/2)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00227">dci.h:227</a></div></div>
<div class="ttc" id="structDCI1A__10MHz__TDD__1__6_html_a8b62541f6f95ca2d3c5e8cb4f32adfca"><div class="ttname"><a href="structDCI1A__10MHz__TDD__1__6.html#a8b62541f6f95ca2d3c5e8cb4f32adfca">DCI1A_10MHz_TDD_1_6::TPC</a></div><div class="ttdeci">uint32_t TPC</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00217">dci.h:217</a></div></div>
<div class="ttc" id="structDCI2B__5MHz__TDD_html_a35efd8aad30c8a5939ec00b1b5a27874"><div class="ttname"><a href="structDCI2B__5MHz__TDD.html#a35efd8aad30c8a5939ec00b1b5a27874">DCI2B_5MHz_TDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02150">dci.h:2150</a></div></div>
<div class="ttc" id="structDCI2A__5MHz__2A__FDD_html_a954285180f6d5d147781b504458d8051"><div class="ttname"><a href="structDCI2A__5MHz__2A__FDD.html#a954285180f6d5d147781b504458d8051">DCI2A_5MHz_2A_FDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01794">dci.h:1794</a></div></div>
<div class="ttc" id="structDCI1C__20MHz_html_a75fad1aebe3e2ae1dedcd425f4db0bc7"><div class="ttname"><a href="structDCI1C__20MHz.html#a75fad1aebe3e2ae1dedcd425f4db0bc7">DCI1C_20MHz::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00890">dci.h:890</a></div></div>
<div class="ttc" id="structDCI1B__5MHz__2A__TDD_html_aa369ccfe0ba2194026bd11ad542848eb"><div class="ttname"><a href="structDCI1B__5MHz__2A__TDD.html#aa369ccfe0ba2194026bd11ad542848eb">DCI1B_5MHz_2A_TDD::ndi</a></div><div class="ttdeci">uint32_t ndi</div><div class="ttdoc">New Data Indicator. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00764">dci.h:764</a></div></div>
<div class="ttc" id="structDCI2__5MHz__4A__FDD_html_aa77e6bbbd6d152a7c5a1f488c15e33a9"><div class="ttname"><a href="structDCI2__5MHz__4A__FDD.html#aa77e6bbbd6d152a7c5a1f488c15e33a9">DCI2_5MHz_4A_FDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01452">dci.h:1452</a></div></div>
<div class="ttc" id="structDCI2C__20MHz__FDD_html_a0f93e51fbb10d8d50d66fb41da2a731a"><div class="ttname"><a href="structDCI2C__20MHz__FDD.html#a0f93e51fbb10d8d50d66fb41da2a731a">DCI2C_20MHz_FDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02611">dci.h:2611</a></div></div>
<div class="ttc" id="structDCI2A__5MHz__4A__TDD_html_abc859a52b1a56c9fade1c6906c2bd595"><div class="ttname"><a href="structDCI2A__5MHz__4A__TDD.html#abc859a52b1a56c9fade1c6906c2bd595">DCI2A_5MHz_4A_TDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01771">dci.h:1771</a></div></div>
<div class="ttc" id="structDCI1E__5MHz__2A__M10PRB__TDD_html_a7d5fe7a8b145be72a1528ac2d3125e74"><div class="ttname"><a href="structDCI1E__5MHz__2A__M10PRB__TDD.html#a7d5fe7a8b145be72a1528ac2d3125e74">DCI1E_5MHz_2A_M10PRB_TDD::dai</a></div><div class="ttdeci">uint64_t dai</div><div class="ttdoc">Downlink Assignment Index. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01040">dci.h:1040</a></div></div>
<div class="ttc" id="structDCI2C__20MHz__TDD_html_a6a54880e8129f823cb559b9ff9f55232"><div class="ttname"><a href="structDCI2C__20MHz__TDD.html#a6a54880e8129f823cb559b9ff9f55232">DCI2C_20MHz_TDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02479">dci.h:2479</a></div></div>
<div class="ttc" id="structDCI1A__20MHz__FDD_html_a1091b41e280ba3f815b2fdf8b50108a8"><div class="ttname"><a href="structDCI1A__20MHz__FDD.html#a1091b41e280ba3f815b2fdf8b50108a8">DCI1A_20MHz_FDD::padding</a></div><div class="ttdeci">uint32_t padding</div><div class="ttdoc">padding </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00472">dci.h:472</a></div></div>
<div class="ttc" id="structDCI2__10MHz__4A__FDD_html_a70d4d904679e6d9b9e3c8f6371f65ad7"><div class="ttname"><a href="structDCI2__10MHz__4A__FDD.html#a70d4d904679e6d9b9e3c8f6371f65ad7">DCI2_10MHz_4A_FDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01505">dci.h:1505</a></div></div>
<div class="ttc" id="structDCI2__10MHz__4A__FDD_html_ad3372641fce2f8aae2462cfc67c7d628"><div class="ttname"><a href="structDCI2__10MHz__4A__FDD.html#ad3372641fce2f8aae2462cfc67c7d628">DCI2_10MHz_4A_FDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01513">dci.h:1513</a></div></div>
<div class="ttc" id="structDCI2A__10MHz__4A__TDD_html_a4d2dd4e75003939fd65cb0b766b341ec"><div class="ttname"><a href="structDCI2A__10MHz__4A__TDD.html#a4d2dd4e75003939fd65cb0b766b341ec">DCI2A_10MHz_4A_TDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01887">dci.h:1887</a></div></div>
<div class="ttc" id="structDCI2B__10MHz__FDD_html_a657a223691d3c0eef91457cb302faae3"><div class="ttname"><a href="structDCI2B__10MHz__FDD.html#a657a223691d3c0eef91457cb302faae3">DCI2B_10MHz_FDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02305">dci.h:2305</a></div></div>
<div class="ttc" id="structDCI2D__20MHz__FDD_html_aa983e51f35ff811e5d59c349f80a2294"><div class="ttname"><a href="structDCI2D__20MHz__FDD.html#aa983e51f35ff811e5d59c349f80a2294">DCI2D_20MHz_FDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02884">dci.h:2884</a></div></div>
<div class="ttc" id="structDCI0__5MHz__TDD__1__6_html_a57e3ba0d4c09ae224693bc40932bcf7f"><div class="ttname"><a href="structDCI0__5MHz__TDD__1__6.html#a57e3ba0d4c09ae224693bc40932bcf7f">DCI0_5MHz_TDD_1_6::padding</a></div><div class="ttdeci">uint32_t padding</div><div class="ttdoc">Padding. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00131">dci.h:131</a></div></div>
<div class="ttc" id="structDCI1__20MHz__TDD_html_a3c767cbe7a831fb6f578492081630a99"><div class="ttname"><a href="structDCI1__20MHz__TDD.html#a3c767cbe7a831fb6f578492081630a99">DCI1_20MHz_TDD::ndi</a></div><div class="ttdeci">uint64_t ndi</div><div class="ttdoc">New Data Indicator. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00580">dci.h:580</a></div></div>
<div class="ttc" id="structDCI2A__20MHz__4A__TDD_html_a50faa7b7878525cf27b3811ff88ecd20"><div class="ttname"><a href="structDCI2A__20MHz__4A__TDD.html#a50faa7b7878525cf27b3811ff88ecd20">DCI2A_20MHz_4A_TDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02013">dci.h:2013</a></div></div>
<div class="ttc" id="structDCI2D__1__5MHz__TDD_html_a7a994ee73b21776fbbe9cc791a93e10c"><div class="ttname"><a href="structDCI2D__1__5MHz__TDD.html#a7a994ee73b21776fbbe9cc791a93e10c">DCI2D_1_5MHz_TDD::dai</a></div><div class="ttdeci">uint64_t dai</div><div class="ttdoc">Downlink Assignment Index. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02649">dci.h:2649</a></div></div>
<div class="ttc" id="structDCI2C__20MHz__TDD_html_ac27e4aa178396ea996e05febacd415bd"><div class="ttname"><a href="structDCI2C__20MHz__TDD.html#ac27e4aa178396ea996e05febacd415bd">DCI2C_20MHz_TDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02471">dci.h:2471</a></div></div>
<div class="ttc" id="structDCI2A__5MHz__4A__TDD_html_a4a6f35d63fbbdbd005dad43d35d20b4c"><div class="ttname"><a href="structDCI2A__5MHz__4A__TDD.html#a4a6f35d63fbbdbd005dad43d35d20b4c">DCI2A_5MHz_4A_TDD::tb_swap</a></div><div class="ttdeci">uint64_t tb_swap</div><div class="ttdoc">TB swap. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01769">dci.h:1769</a></div></div>
<div class="ttc" id="structDCI1C__15MHz_html_a7c6a4c349fa97ce6d6082e68448628f0"><div class="ttname"><a href="structDCI1C__15MHz.html#a7c6a4c349fa97ce6d6082e68448628f0">DCI1C_15MHz::Ngap</a></div><div class="ttdeci">uint32_t Ngap</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00878">dci.h:878</a></div></div>
<div class="ttc" id="structDCI2D__1__5MHz__TDD_html_a32a0d8eda5b523b21b3d463aee105d50"><div class="ttname"><a href="structDCI2D__1__5MHz__TDD.html#a32a0d8eda5b523b21b3d463aee105d50">DCI2D_1_5MHz_TDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02651">dci.h:2651</a></div></div>
<div class="ttc" id="structDCI0__5MHz__TDD0_html_a1605e1c904242446a33ff190d41de2f7"><div class="ttname"><a href="structDCI0__5MHz__TDD0.html#a1605e1c904242446a33ff190d41de2f7">DCI0_5MHz_TDD0::hopping</a></div><div class="ttdeci">uint32_t hopping</div><div class="ttdoc">Hopping flag. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00051">dci.h:51</a></div></div>
<div class="ttc" id="structDCI2B__20MHz__FDD_html_a3b4dc9bda332d59682add96635779689"><div class="ttname"><a href="structDCI2B__20MHz__FDD.html#a3b4dc9bda332d59682add96635779689">DCI2B_20MHz_FDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02334">dci.h:2334</a></div></div>
<div class="ttc" id="structDCI1A__5MHz__FDD_html_a1d8b3df3cc144c07eac659d9f0dca025"><div class="ttname"><a href="structDCI1A__5MHz__FDD.html#a1d8b3df3cc144c07eac659d9f0dca025">DCI1A_5MHz_FDD::type</a></div><div class="ttdeci">uint32_t type</div><div class="ttdoc">type = 0 =&gt; DCI Format 0, type = 1 =&gt; DCI Format 1A </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00386">dci.h:386</a></div></div>
<div class="ttc" id="structDCI2B__5MHz__TDD_html_aa98c537fa8eac8eeb6cb8a0e3de21f22"><div class="ttname"><a href="structDCI2B__5MHz__TDD.html#aa98c537fa8eac8eeb6cb8a0e3de21f22">DCI2B_5MHz_TDD::srs_req</a></div><div class="ttdeci">uint64_t srs_req</div><div class="ttdoc">SRS Request. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02146">dci.h:2146</a></div></div>
<div class="ttc" id="structDCI1A__RA__5MHz__TDD__1__6_html_ad09ddd1524088fcb7bf550e3b692d18a"><div class="ttname"><a href="structDCI1A__RA__5MHz__TDD__1__6.html#ad09ddd1524088fcb7bf550e3b692d18a">DCI1A_RA_5MHz_TDD_1_6::dummy</a></div><div class="ttdeci">uint32_t dummy</div><div class="ttdoc">Dummy bits to align to 32-bits. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00689">dci.h:689</a></div></div>
<div class="ttc" id="structDCI1A__1__5MHz__FDD_html_a3778479b2fea92eece370ac41739a0a6"><div class="ttname"><a href="structDCI1A__1__5MHz__FDD.html#a3778479b2fea92eece370ac41739a0a6">DCI1A_1_5MHz_FDD::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL(N_RB_DL+1)/2)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00331">dci.h:331</a></div></div>
<div class="ttc" id="structDCI0__20MHz__FDD_html_a368212eae46c6785d61c93e442722d44"><div class="ttname"><a href="structDCI0__20MHz__FDD.html#a368212eae46c6785d61c93e442722d44">DCI0_20MHz_FDD::hopping</a></div><div class="ttdeci">uint32_t hopping</div><div class="ttdoc">Hopping flag. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00461">dci.h:461</a></div></div>
<div class="ttc" id="structDCI1B__5MHz__2A__FDD_html_af36b366c98b5484ac3140e3547cd2608"><div class="ttname"><a href="structDCI1B__5MHz__2A__FDD.html#af36b366c98b5484ac3140e3547cd2608">DCI1B_5MHz_2A_FDD::padding</a></div><div class="ttdeci">uint32_t padding</div><div class="ttdoc">Padding to remove size ambiguity (26 bits -&gt; 27 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00747">dci.h:747</a></div></div>
<div class="ttc" id="structDCI2__20MHz__4A__TDD_html_a472699af29d3f6de2fa568133ebd7ffd"><div class="ttname"><a href="structDCI2__20MHz__4A__TDD.html#a472699af29d3f6de2fa568133ebd7ffd">DCI2_20MHz_4A_TDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01310">dci.h:1310</a></div></div>
<div class="ttc" id="structDCI2B__10MHz__FDD_html_a4584929baa7027b6d15bc0f5dbc2d78c"><div class="ttname"><a href="structDCI2B__10MHz__FDD.html#a4584929baa7027b6d15bc0f5dbc2d78c">DCI2B_10MHz_FDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02317">dci.h:2317</a></div></div>
<div class="ttc" id="structDCI1A__1__5MHz__FDD_html_a8d630fe007c1c9dd1800e35752c13952"><div class="ttname"><a href="structDCI1A__1__5MHz__FDD.html#a8d630fe007c1c9dd1800e35752c13952">DCI1A_1_5MHz_FDD::type</a></div><div class="ttdeci">uint32_t type</div><div class="ttdoc">type = 0 =&gt; DCI Format 0, type = 1 =&gt; DCI Format 1A </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00335">dci.h:335</a></div></div>
<div class="ttc" id="structDCI2__5MHz__4A__FDD_html_ae818cb41cd1a28b96e0155cfdf1b5aac"><div class="ttname"><a href="structDCI2__5MHz__4A__FDD.html#ae818cb41cd1a28b96e0155cfdf1b5aac">DCI2_5MHz_4A_FDD::padding64</a></div><div class="ttdeci">uint64_t padding64</div><div class="ttdoc">padding for 64-bit </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01430">dci.h:1430</a></div></div>
<div class="ttc" id="structDCI2D__1__5MHz__TDD_html_ab4d8949e2d8480f131dd24c06146d5fa"><div class="ttname"><a href="structDCI2D__1__5MHz__TDD.html#ab4d8949e2d8480f131dd24c06146d5fa">DCI2D_1_5MHz_TDD::ap_si_nl_id</a></div><div class="ttdeci">uint64_t ap_si_nl_id</div><div class="ttdoc">Scrambling ID. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02645">dci.h:2645</a></div></div>
<div class="ttc" id="structDCI2A__20MHz__2A__TDD_html_add351fdcdd17af3e286e2686a5530b5f"><div class="ttname"><a href="structDCI2A__20MHz__2A__TDD.html#add351fdcdd17af3e286e2686a5530b5f">DCI2A_20MHz_2A_TDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01982">dci.h:1982</a></div></div>
<div class="ttc" id="structDCI2D__10MHz__TDD_html"><div class="ttname"><a href="structDCI2D__10MHz__TDD.html">DCI2D_10MHz_TDD</a></div><div class="ttdoc">DCI Format Type 2D (10 MHz, TDD, 47 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02697">dci.h:2697</a></div></div>
<div class="ttc" id="structDCI1D__5MHz__2A__TDD_html"><div class="ttname"><a href="structDCI1D__5MHz__2A__TDD.html">DCI1D_5MHz_2A_TDD</a></div><div class="ttdoc">DCI Format Type 1D (5 MHz, TDD, 2 Antenna Ports, 30 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00928">dci.h:928</a></div></div>
<div class="ttc" id="structDCI1E__5MHz__2A__M10PRB__TDD_html_aa1a4eadae195aa609c27fcd2977bcd59"><div class="ttname"><a href="structDCI1E__5MHz__2A__M10PRB__TDD.html#aa1a4eadae195aa609c27fcd2977bcd59">DCI1E_5MHz_2A_M10PRB_TDD::rv</a></div><div class="ttdeci">uint64_t rv</div><div class="ttdoc">Redundancy version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01030">dci.h:1030</a></div></div>
<div class="ttc" id="structDCI2A__5MHz__4A__TDD_html_afb962779cb88f11f8142a02df7a2a9a5"><div class="ttname"><a href="structDCI2A__5MHz__4A__TDD.html#afb962779cb88f11f8142a02df7a2a9a5">DCI2A_5MHz_4A_TDD::tpmi</a></div><div class="ttdeci">uint64_t tpmi</div><div class="ttdoc">TPMI information for precoding. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01755">dci.h:1755</a></div></div>
<div class="ttc" id="structDCI1B__5MHz__2A__FDD_html_a9e8fc08cc190e6e78699324a99946ae7"><div class="ttname"><a href="structDCI1B__5MHz__2A__FDD.html#a9e8fc08cc190e6e78699324a99946ae7">DCI1B_5MHz_2A_FDD::tpmi</a></div><div class="ttdeci">uint32_t tpmi</div><div class="ttdoc">TPMI information for precoding. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00743">dci.h:743</a></div></div>
<div class="ttc" id="structDCI2C__20MHz__TDD_html_a86ec709a8261ef9e3ee5582f98f78e72"><div class="ttname"><a href="structDCI2C__20MHz__TDD.html#a86ec709a8261ef9e3ee5582f98f78e72">DCI2C_20MHz_TDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02473">dci.h:2473</a></div></div>
<div class="ttc" id="structDCI2C__1__5MHz__FDD_html_ac5006e4ad40a5e282792196cd504b902"><div class="ttname"><a href="structDCI2C__1__5MHz__FDD.html#ac5006e4ad40a5e282792196cd504b902">DCI2C_1_5MHz_FDD::rv2</a></div><div class="ttdeci">uint32_t rv2</div><div class="ttdoc">Redundancy version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02504">dci.h:2504</a></div></div>
<div class="ttc" id="structDCI2D__1__5MHz__TDD_html_a4a1af7e9d8a72ddc544abeaa4a85b01e"><div class="ttname"><a href="structDCI2D__1__5MHz__TDD.html#a4a1af7e9d8a72ddc544abeaa4a85b01e">DCI2D_1_5MHz_TDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02639">dci.h:2639</a></div></div>
<div class="ttc" id="structDCI1__1__5MHz__TDD_html_a6dbdde07be02c06dc1a0712a0c9c41a2"><div class="ttname"><a href="structDCI1__1__5MHz__TDD.html#a6dbdde07be02c06dc1a0712a0c9c41a2">DCI1_1_5MHz_TDD::dai</a></div><div class="ttdeci">uint32_t dai</div><div class="ttdoc">DAI (TDD) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00499">dci.h:499</a></div></div>
<div class="ttc" id="structDCI2D__5MHz__FDD_html_a557ec68bdae987c3a433b10a2686e27d"><div class="ttname"><a href="structDCI2D__5MHz__FDD.html#a557ec68bdae987c3a433b10a2686e27d">DCI2D_5MHz_FDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02830">dci.h:2830</a></div></div>
<div class="ttc" id="structDCI2D__5MHz__TDD_html_a38a5ff242e514e89a98c4162739bd40b"><div class="ttname"><a href="structDCI2D__5MHz__TDD.html#a38a5ff242e514e89a98c4162739bd40b">DCI2D_5MHz_TDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02682">dci.h:2682</a></div></div>
<div class="ttc" id="structDCI2A__20MHz__4A__TDD_html_a94657fc525e1b7109c597cbc4be09811"><div class="ttname"><a href="structDCI2A__20MHz__4A__TDD.html#a94657fc525e1b7109c597cbc4be09811">DCI2A_20MHz_4A_TDD::tpmi</a></div><div class="ttdeci">uint64_t tpmi</div><div class="ttdoc">TPMI information for precoding. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02003">dci.h:2003</a></div></div>
<div class="ttc" id="structDCI2B__20MHz__TDD_html_a0887f1578250869400ab9428cc70c5ad"><div class="ttname"><a href="structDCI2B__20MHz__TDD.html#a0887f1578250869400ab9428cc70c5ad">DCI2B_20MHz_TDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02228">dci.h:2228</a></div></div>
<div class="ttc" id="structDCI1A__20MHz__FDD_html_ab645229ff0bfc255fd6ffab888d4c84b"><div class="ttname"><a href="structDCI1A__20MHz__FDD.html#ab645229ff0bfc255fd6ffab888d4c84b">DCI1A_20MHz_FDD::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL*(N_RB_DL+1)/2)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00484">dci.h:484</a></div></div>
<div class="ttc" id="structDCI2__5MHz__2A__FDD_html_a8c33bd67e344a07caa5010bacf76bd0b"><div class="ttname"><a href="structDCI2__5MHz__2A__FDD.html#a8c33bd67e344a07caa5010bacf76bd0b">DCI2_5MHz_2A_FDD::tb_swap</a></div><div class="ttdeci">uint64_t tb_swap</div><div class="ttdoc">TB swap. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01413">dci.h:1413</a></div></div>
<div class="ttc" id="structDCI1C__1__5MHz_html_a9260102d876d8481accdddb147bfd64c"><div class="ttname"><a href="structDCI1C__1__5MHz.html#a9260102d876d8481accdddb147bfd64c">DCI1C_1_5MHz::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00838">dci.h:838</a></div></div>
<div class="ttc" id="structDCI0__1__5MHz__FDD_html_ac9ebec382fbfce6c60b4bd69282afa02"><div class="ttname"><a href="structDCI0__1__5MHz__FDD.html#ac9ebec382fbfce6c60b4bd69282afa02">DCI0_1_5MHz_FDD::cshift</a></div><div class="ttdeci">uint32_t cshift</div><div class="ttdoc">DRS Cyclic Shift. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00298">dci.h:298</a></div></div>
<div class="ttc" id="structDCI2D__1__5MHz__TDD_html_a921db5e10a0c3c5bd2763b9ad214ab50"><div class="ttname"><a href="structDCI2D__1__5MHz__TDD.html#a921db5e10a0c3c5bd2763b9ad214ab50">DCI2D_1_5MHz_TDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02647">dci.h:2647</a></div></div>
<div class="ttc" id="structDCI2__20MHz__2A__TDD_html_a372c68d0e8d4933bdf5b6e73e4343e27"><div class="ttname"><a href="structDCI2__20MHz__2A__TDD.html#a372c68d0e8d4933bdf5b6e73e4343e27">DCI2_20MHz_2A_TDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01277">dci.h:1277</a></div></div>
<div class="ttc" id="structDCI2B__5MHz__FDD_html_a9b59e98731e17fb19d3bbcde61ead038"><div class="ttname"><a href="structDCI2B__5MHz__FDD.html#a9b59e98731e17fb19d3bbcde61ead038">DCI2B_5MHz_FDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02276">dci.h:2276</a></div></div>
<div class="ttc" id="structDCI0__20MHz__TDD__1__6_html_a8327b100783f9ef33a63f022be4d5632"><div class="ttname"><a href="structDCI0__20MHz__TDD__1__6.html#a8327b100783f9ef33a63f022be4d5632">DCI0_20MHz_TDD_1_6::mcs</a></div><div class="ttdeci">uint32_t mcs</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00253">dci.h:253</a></div></div>
<div class="ttc" id="structDCI2__10MHz__4A__TDD_html_a6acb3ce15c3426662a949c93370f4f6b"><div class="ttname"><a href="structDCI2__10MHz__4A__TDD.html#a6acb3ce15c3426662a949c93370f4f6b">DCI2_10MHz_4A_TDD::tpmi</a></div><div class="ttdeci">uint64_t tpmi</div><div class="ttdoc">TPMI information for precoding. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01232">dci.h:1232</a></div></div>
<div class="ttc" id="structDCI0A__1__5MHz_html_a84c46a0c04c5f0e8c9030261f7b4236e"><div class="ttname"><a href="structDCI0A__1__5MHz.html#a84c46a0c04c5f0e8c9030261f7b4236e">DCI0A_1_5MHz::cshift</a></div><div class="ttdeci">uint32_t cshift</div><div class="ttdoc">Cyclic shift. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02932">dci.h:2932</a></div></div>
<div class="ttc" id="structDCI1E__5MHz__2A__M10PRB__TDD_html_a8f14b0ccad72e85f33d2660cc642ebc7"><div class="ttname"><a href="structDCI1E__5MHz__2A__M10PRB__TDD.html#a8f14b0ccad72e85f33d2660cc642ebc7">DCI1E_5MHz_2A_M10PRB_TDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01038">dci.h:1038</a></div></div>
<div class="ttc" id="structDCI2__10MHz__2A__FDD_html_adc41ed0d5306f491c9779a8df9ccdbab"><div class="ttname"><a href="structDCI2__10MHz__2A__FDD.html#adc41ed0d5306f491c9779a8df9ccdbab">DCI2_10MHz_2A_FDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01466">dci.h:1466</a></div></div>
<div class="ttc" id="structDCI2A__10MHz__2A__FDD_html_a90ac5acf2b59a8f0a9fd8a049358399d"><div class="ttname"><a href="structDCI2A__10MHz__2A__FDD.html#a90ac5acf2b59a8f0a9fd8a049358399d">DCI2A_10MHz_2A_FDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01916">dci.h:1916</a></div></div>
<div class="ttc" id="structDCI1D__5MHz__2A__FDD_html_a8e6d438c46db46a037c049054be21235"><div class="ttname"><a href="structDCI1D__5MHz__2A__FDD.html#a8e6d438c46db46a037c049054be21235">DCI1D_5MHz_2A_FDD::rv</a></div><div class="ttdeci">uint32_t rv</div><div class="ttdoc">Redundancy version. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00913">dci.h:913</a></div></div>
<div class="ttc" id="structDCI1__20MHz__FDD_html_a22158cacf3adb015b32a45e3ed6cdd39"><div class="ttname"><a href="structDCI1__20MHz__FDD.html#a22158cacf3adb015b32a45e3ed6cdd39">DCI1_20MHz_FDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00668">dci.h:668</a></div></div>
<div class="ttc" id="structDCI2C__5MHz__FDD_html_a4f55848c68183564c533c7e9bd1042dc"><div class="ttname"><a href="structDCI2C__5MHz__FDD.html#a4f55848c68183564c533c7e9bd1042dc">DCI2C_5MHz_FDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02537">dci.h:2537</a></div></div>
<div class="ttc" id="structDCI0__1__5MHz__TDD__1__6_html_a2c8254e88096736aa661da6cef348b84"><div class="ttname"><a href="structDCI0__1__5MHz__TDD__1__6.html#a2c8254e88096736aa661da6cef348b84">DCI0_1_5MHz_TDD_1_6::type</a></div><div class="ttdeci">uint32_t type</div><div class="ttdoc">type = 0 =&gt; DCI Format 0, type = 1 =&gt; DCI Format 1A </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00094">dci.h:94</a></div></div>
<div class="ttc" id="structDCI1C__5MHz_html_aa3329e3a05262ce7dc4bc0ef1f1693bd"><div class="ttname"><a href="structDCI1C__5MHz.html#aa3329e3a05262ce7dc4bc0ef1f1693bd">DCI1C_5MHz::mcs</a></div><div class="ttdeci">uint32_t mcs</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00851">dci.h:851</a></div></div>
<div class="ttc" id="structDCI2D__20MHz__TDD_html"><div class="ttname"><a href="structDCI2D__20MHz__TDD.html">DCI2D_20MHz_TDD</a></div><div class="ttdoc">DCI Format Type 2D (20 MHz, TDD, 55 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02734">dci.h:2734</a></div></div>
<div class="ttc" id="structDCI2D__1__5MHz__FDD_html_abeff5096d511f26303dd4398c7cb85c4"><div class="ttname"><a href="structDCI2D__1__5MHz__FDD.html#abeff5096d511f26303dd4398c7cb85c4">DCI2D_1_5MHz_FDD::REMQCL</a></div><div class="ttdeci">uint64_t REMQCL</div><div class="ttdoc">PDSCH REsource Mapping and Quasi-Co-Location Indicator. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02775">dci.h:2775</a></div></div>
<div class="ttc" id="structDCI2D__1__5MHz__FDD_html_abc65f01055dfcf06233ae25d96cab3cc"><div class="ttname"><a href="structDCI2D__1__5MHz__FDD.html#abc65f01055dfcf06233ae25d96cab3cc">DCI2D_1_5MHz_FDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02777">dci.h:2777</a></div></div>
<div class="ttc" id="structDCI1__5MHz__FDD_html_a329f62169c1eef910d25bc7c3a9971d2"><div class="ttname"><a href="structDCI1__5MHz__FDD.html#a329f62169c1eef910d25bc7c3a9971d2">DCI1_5MHz_FDD::TPC</a></div><div class="ttdeci">uint32_t TPC</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00622">dci.h:622</a></div></div>
<div class="ttc" id="structDCI2A__10MHz__4A__TDD_html_a87b192f9a65b49207c7dcc07f6403273"><div class="ttname"><a href="structDCI2A__10MHz__4A__TDD.html#a87b192f9a65b49207c7dcc07f6403273">DCI2A_10MHz_4A_TDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01881">dci.h:1881</a></div></div>
<div class="ttc" id="structDCI2D__1__5MHz__TDD_html_ae0171f2c399a23f215cdf6a76d03ca03"><div class="ttname"><a href="structDCI2D__1__5MHz__TDD.html#ae0171f2c399a23f215cdf6a76d03ca03">DCI2D_1_5MHz_TDD::padding64</a></div><div class="ttdeci">uint64_t padding64</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02627">dci.h:2627</a></div></div>
<div class="ttc" id="structDCI1D__5MHz__4A__TDD_html_abd8ee6d84fcb42d5661f00b217c626c2"><div class="ttname"><a href="structDCI1D__5MHz__4A__TDD.html#abd8ee6d84fcb42d5661f00b217c626c2">DCI1D_5MHz_4A_TDD::dl_power_off</a></div><div class="ttdeci">uint32_t dl_power_off</div><div class="ttdoc">Downlink Power Offset. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01006">dci.h:1006</a></div></div>
<div class="ttc" id="structDCI1B__5MHz__2A__FDD_html_aace9dc45b434b1ea46bc43bb21c6d38b"><div class="ttname"><a href="structDCI1B__5MHz__2A__FDD.html#aace9dc45b434b1ea46bc43bb21c6d38b">DCI1B_5MHz_2A_FDD::rv</a></div><div class="ttdeci">uint32_t rv</div><div class="ttdoc">Redundancy version. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00739">dci.h:739</a></div></div>
<div class="ttc" id="structDCI2A__5MHz__2A__TDD_html_a8ea1c3aa85d5d557ae4ad5840990b8c9"><div class="ttname"><a href="structDCI2A__5MHz__2A__TDD.html#a8ea1c3aa85d5d557ae4ad5840990b8c9">DCI2A_5MHz_2A_TDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01728">dci.h:1728</a></div></div>
<div class="ttc" id="structDCI2__5MHz__4A__TDD_html_a9a5a00f5ac6d269b50724aeab6fd062f"><div class="ttname"><a href="structDCI2__5MHz__4A__TDD.html#a9a5a00f5ac6d269b50724aeab6fd062f">DCI2_5MHz_4A_TDD::dai</a></div><div class="ttdeci">uint64_t dai</div><div class="ttdoc">Downlink Assignment Index. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01180">dci.h:1180</a></div></div>
<div class="ttc" id="structDCI2__5MHz__2A__FDD_html_a75e905e6babb51fca4a68bccf3c89f92"><div class="ttname"><a href="structDCI2__5MHz__2A__FDD.html#a75e905e6babb51fca4a68bccf3c89f92">DCI2_5MHz_2A_FDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01417">dci.h:1417</a></div></div>
<div class="ttc" id="structDCI1B__5MHz__4A__FDD_html_a7b0aa5484e05b838b50d31a1ea40c3f2"><div class="ttname"><a href="structDCI1B__5MHz__4A__FDD.html#a7b0aa5484e05b838b50d31a1ea40c3f2">DCI1B_5MHz_4A_FDD::tpmi</a></div><div class="ttdeci">uint32_t tpmi</div><div class="ttdoc">TPMI information for precoding. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00797">dci.h:797</a></div></div>
<div class="ttc" id="structDCI2A__10MHz__2A__FDD_html"><div class="ttname"><a href="structDCI2A__10MHz__2A__FDD.html">DCI2A_10MHz_2A_FDD</a></div><div class="ttdoc">DCI Format Type 2A (10 MHz, FDD, 2 Antenna Ports, 36 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01909">dci.h:1909</a></div></div>
<div class="ttc" id="structDCI1__10MHz__TDD_html_ac254f7004154daa2c60ff3a284c8bf1c"><div class="ttname"><a href="structDCI1__10MHz__TDD.html#ac254f7004154daa2c60ff3a284c8bf1c">DCI1_10MHz_TDD::dummy</a></div><div class="ttdeci">uint64_t dummy</div><div class="ttdoc">Dummy bits to align to 64-bits. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00547">dci.h:547</a></div></div>
<div class="ttc" id="structDCI0__10MHz__FDD_html_aea26f93116cb61f209017165f9b9f205"><div class="ttname"><a href="structDCI0__10MHz__FDD.html#aea26f93116cb61f209017165f9b9f205">DCI0_10MHz_FDD::hopping</a></div><div class="ttdeci">uint32_t hopping</div><div class="ttdoc">Hopping flag. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00411">dci.h:411</a></div></div>
<div class="ttc" id="structDCI2D__5MHz__FDD_html_ab0c0df4f069c59786cd66151501a164a"><div class="ttname"><a href="structDCI2D__5MHz__FDD.html#ab0c0df4f069c59786cd66151501a164a">DCI2D_5MHz_FDD::REMQCL</a></div><div class="ttdeci">uint64_t REMQCL</div><div class="ttdoc">PDSCH REsource Mapping and Quasi-Co-Location Indicator. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02808">dci.h:2808</a></div></div>
<div class="ttc" id="structDCI1A__20MHz__TDD__1__6_html_a226c613d74c2f18f2cd33d487fd7375f"><div class="ttname"><a href="structDCI1A__20MHz__TDD__1__6.html#a226c613d74c2f18f2cd33d487fd7375f">DCI1A_20MHz_TDD_1_6::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL*(N_RB_DL-1)/2)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00281">dci.h:281</a></div></div>
<div class="ttc" id="structDCI2C__20MHz__FDD_html_a744372eb837e32223ae403184725ca63"><div class="ttname"><a href="structDCI2C__20MHz__FDD.html#a744372eb837e32223ae403184725ca63">DCI2C_20MHz_FDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02605">dci.h:2605</a></div></div>
<div class="ttc" id="structDCI0__10MHz__FDD_html_ad196cea7dd4c84698d6862c68beeef42"><div class="ttname"><a href="structDCI0__10MHz__FDD.html#ad196cea7dd4c84698d6862c68beeef42">DCI0_10MHz_FDD::cqi_req</a></div><div class="ttdeci">uint32_t cqi_req</div><div class="ttdoc">CQI Request. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00399">dci.h:399</a></div></div>
<div class="ttc" id="structDCI1__20MHz__TDD_html_a6ce5f438a844751eb5a4052aa91f27f9"><div class="ttname"><a href="structDCI1__20MHz__TDD.html#a6ce5f438a844751eb5a4052aa91f27f9">DCI1_20MHz_TDD::mcs</a></div><div class="ttdeci">uint64_t mcs</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00584">dci.h:584</a></div></div>
<div class="ttc" id="structDCI2C__20MHz__FDD_html_a40d4c41d053afff336b6efffbf764967"><div class="ttname"><a href="structDCI2C__20MHz__FDD.html#a40d4c41d053afff336b6efffbf764967">DCI2C_20MHz_FDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02597">dci.h:2597</a></div></div>
<div class="ttc" id="structDCI2__20MHz__2A__FDD_html"><div class="ttname"><a href="structDCI2__20MHz__2A__FDD.html">DCI2_20MHz_2A_FDD</a></div><div class="ttdoc">DCI Format Type 2 (20 MHz, FDD, 2 Antenna Ports, 51 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01525">dci.h:1525</a></div></div>
<div class="ttc" id="structDCI2B__1__5MHz__FDD_html_a430311987c1d0d393949ff6736f01598"><div class="ttname"><a href="structDCI2B__1__5MHz__FDD.html#a430311987c1d0d393949ff6736f01598">DCI2B_1_5MHz_FDD::ndi2</a></div><div class="ttdeci">uint32_t ndi2</div><div class="ttdoc">New Data Indicator 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02241">dci.h:2241</a></div></div>
<div class="ttc" id="structDCI2A__10MHz__2A__TDD_html_aaf4eff29ab876fa16157d662913718c4"><div class="ttname"><a href="structDCI2A__10MHz__2A__TDD.html#aaf4eff29ab876fa16157d662913718c4">DCI2A_10MHz_2A_TDD::tb_swap</a></div><div class="ttdeci">uint64_t tb_swap</div><div class="ttdoc">TB swap. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01860">dci.h:1860</a></div></div>
<div class="ttc" id="structDCI2D__5MHz__TDD_html_aa5a0cec904ad0538619bf39a7c44c9e4"><div class="ttname"><a href="structDCI2D__5MHz__TDD.html#aa5a0cec904ad0538619bf39a7c44c9e4">DCI2D_5MHz_TDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02672">dci.h:2672</a></div></div>
<div class="ttc" id="structDCI0A__5MHz_html_af3f42d944c64649e9a4b68f9acd7abab"><div class="ttname"><a href="structDCI0A__5MHz.html#af3f42d944c64649e9a4b68f9acd7abab">DCI0A_5MHz::hopping</a></div><div class="ttdeci">uint32_t hopping</div><div class="ttdoc">Hopping flag. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02949">dci.h:2949</a></div></div>
<div class="ttc" id="structDCI2C__10MHz__FDD_html_ad74f498118b7b1f77b468c9ed161cfa7"><div class="ttname"><a href="structDCI2C__10MHz__FDD.html#ad74f498118b7b1f77b468c9ed161cfa7">DCI2C_10MHz_FDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02580">dci.h:2580</a></div></div>
<div class="ttc" id="structDCI2A__1__5MHz__2A__TDD_html_ab1b987115a80784f1ce0dffb607b9649"><div class="ttname"><a href="structDCI2A__1__5MHz__2A__TDD.html#ab1b987115a80784f1ce0dffb607b9649">DCI2A_1_5MHz_2A_TDD::rah</a></div><div class="ttdeci">uint32_t rah</div><div class="ttdoc">Resource Allocation Header. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01621">dci.h:1621</a></div></div>
<div class="ttc" id="structDCI1B__5MHz__2A__TDD_html_ad923c65f0615dcb63e275c189c63db82"><div class="ttname"><a href="structDCI1B__5MHz__2A__TDD.html#ad923c65f0615dcb63e275c189c63db82">DCI1B_5MHz_2A_TDD::rv</a></div><div class="ttdeci">uint32_t rv</div><div class="ttdoc">Redundancy version. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00766">dci.h:766</a></div></div>
<div class="ttc" id="structDCI2A__10MHz__2A__FDD_html_ab7bd7fe74280dd9a3c74682b936b053c"><div class="ttname"><a href="structDCI2A__10MHz__2A__FDD.html#ab7bd7fe74280dd9a3c74682b936b053c">DCI2A_10MHz_2A_FDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01918">dci.h:1918</a></div></div>
<div class="ttc" id="structDCI2D__10MHz__TDD_html_a596586ebb88427afa1b6bb99aac881ce"><div class="ttname"><a href="structDCI2D__10MHz__TDD.html#a596586ebb88427afa1b6bb99aac881ce">DCI2D_10MHz_TDD::ap_si_nl_id</a></div><div class="ttdeci">uint64_t ap_si_nl_id</div><div class="ttdoc">Scrambling ID. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02717">dci.h:2717</a></div></div>
<div class="ttc" id="structDCI1A__10MHz__FDD_html_aea217d6dc482f9c2ccac58ce2c858caa"><div class="ttname"><a href="structDCI1A__10MHz__FDD.html#aea217d6dc482f9c2ccac58ce2c858caa">DCI1A_10MHz_FDD::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL(N_RB_DL+1)/2)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00434">dci.h:434</a></div></div>
<div class="ttc" id="structDCI2__10MHz__2A__TDD_html_a5c1abd0e2ecf503d16bf1af2f520ceb4"><div class="ttname"><a href="structDCI2__10MHz__2A__TDD.html#a5c1abd0e2ecf503d16bf1af2f520ceb4">DCI2_10MHz_2A_TDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01221">dci.h:1221</a></div></div>
<div class="ttc" id="structDCI1A__5MHz__FDD_html_a048395b0205ab71e3c78e493fb3fcf98"><div class="ttname"><a href="structDCI1A__5MHz__FDD.html#a048395b0205ab71e3c78e493fb3fcf98">DCI1A_5MHz_FDD::harq_pid</a></div><div class="ttdeci">uint32_t harq_pid</div><div class="ttdoc">HARQ Process. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00378">dci.h:378</a></div></div>
<div class="ttc" id="structDCI0__20MHz__TDD__1__6_html_a84f1ba6c74c03ac90ad1588cec139068"><div class="ttname"><a href="structDCI0__20MHz__TDD__1__6.html#a84f1ba6c74c03ac90ad1588cec139068">DCI0_20MHz_TDD_1_6::type</a></div><div class="ttdeci">uint32_t type</div><div class="ttdoc">type = 0 =&gt; DCI Format 0, type = 1 =&gt; DCI Format 1A </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00259">dci.h:259</a></div></div>
<div class="ttc" id="structDCI2A__1__5MHz__2A__TDD_html_ae301ab082a331b0da127f75afbb48f6e"><div class="ttname"><a href="structDCI2A__1__5MHz__2A__TDD.html#ae301ab082a331b0da127f75afbb48f6e">DCI2A_1_5MHz_2A_TDD::tb_swap</a></div><div class="ttdeci">uint32_t tb_swap</div><div class="ttdoc">TB swap. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01611">dci.h:1611</a></div></div>
<div class="ttc" id="structDCI2A__20MHz__4A__FDD_html_a905e7e295c562ea27fc7d76caf843f80"><div class="ttname"><a href="structDCI2A__20MHz__4A__FDD.html#a905e7e295c562ea27fc7d76caf843f80">DCI2A_20MHz_4A_FDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02081">dci.h:2081</a></div></div>
<div class="ttc" id="structDCI2D__5MHz__FDD_html_aad1e575ec30baa205857ed1e54b0d3e6"><div class="ttname"><a href="structDCI2D__5MHz__FDD.html#aad1e575ec30baa205857ed1e54b0d3e6">DCI2D_5MHz_FDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02826">dci.h:2826</a></div></div>
<div class="ttc" id="structDCI2A__20MHz__4A__FDD_html_a4554aa310017e6ac53709c7aa93f95b9"><div class="ttname"><a href="structDCI2A__20MHz__4A__FDD.html#a4554aa310017e6ac53709c7aa93f95b9">DCI2A_20MHz_4A_FDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02083">dci.h:2083</a></div></div>
<div class="ttc" id="structDCI2__5MHz__2A__TDD_html_a5449436fe5488f2fca5bd50ee29f77d2"><div class="ttname"><a href="structDCI2__5MHz__2A__TDD.html#a5449436fe5488f2fca5bd50ee29f77d2">DCI2_5MHz_2A_TDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01147">dci.h:1147</a></div></div>
<div class="ttc" id="structDCI2A__20MHz__4A__FDD_html_aea2eacca3ec26aa195e81ab16fee74c2"><div class="ttname"><a href="structDCI2A__20MHz__4A__FDD.html#aea2eacca3ec26aa195e81ab16fee74c2">DCI2A_20MHz_4A_FDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02069">dci.h:2069</a></div></div>
<div class="ttc" id="structDCI2A__5MHz__2A__FDD_html_aa13ee465b9c8d0afafa2572de7788b67"><div class="ttname"><a href="structDCI2A__5MHz__2A__FDD.html#aa13ee465b9c8d0afafa2572de7788b67">DCI2A_5MHz_2A_FDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01802">dci.h:1802</a></div></div>
<div class="ttc" id="structDCI0__5MHz__FDD_html"><div class="ttname"><a href="structDCI0__5MHz__FDD.html">DCI0_5MHz_FDD</a></div><div class="ttdoc">DCI Format Type 0 (5 MHz,FDD, 23 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00343">dci.h:343</a></div></div>
<div class="ttc" id="structDCI2B__20MHz__TDD_html_ac7a25b4f3d2f8843420ca6141c233623"><div class="ttname"><a href="structDCI2B__20MHz__TDD.html#ac7a25b4f3d2f8843420ca6141c233623">DCI2B_20MHz_TDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02214">dci.h:2214</a></div></div>
<div class="ttc" id="structDCI2__10MHz__4A__FDD_html"><div class="ttname"><a href="structDCI2__10MHz__4A__FDD.html">DCI2_10MHz_4A_FDD</a></div><div class="ttdoc">DCI Format Type 2 (5 MHz, TDD, 4 Antenna Ports, 46 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01493">dci.h:1493</a></div></div>
<div class="ttc" id="structDCI1A__20MHz__FDD_html_adbfc3ade36c63d4985c45247cfa33761"><div class="ttname"><a href="structDCI1A__20MHz__FDD.html#adbfc3ade36c63d4985c45247cfa33761">DCI1A_20MHz_FDD::vrb_type</a></div><div class="ttdeci">uint32_t vrb_type</div><div class="ttdoc">Localized/Distributed VRB. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00486">dci.h:486</a></div></div>
<div class="ttc" id="structDCI2__5MHz__2A__FDD_html_a06984414696dad09efd74fe585b788c6"><div class="ttname"><a href="structDCI2__5MHz__2A__FDD.html#a06984414696dad09efd74fe585b788c6">DCI2_5MHz_2A_FDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01421">dci.h:1421</a></div></div>
<div class="ttc" id="structDCI0__5MHz__TDD0_html_a21cc2fcad82ef3c59fb657f7e1c56da9"><div class="ttname"><a href="structDCI0__5MHz__TDD0.html#a21cc2fcad82ef3c59fb657f7e1c56da9">DCI0_5MHz_TDD0::ndi</a></div><div class="ttdeci">uint32_t ndi</div><div class="ttdoc">New Data Indicator. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00057">dci.h:57</a></div></div>
<div class="ttc" id="structDCI2B__5MHz__FDD_html_aab039ec4ea8a49bc5577179707bb4a46"><div class="ttname"><a href="structDCI2B__5MHz__FDD.html#aab039ec4ea8a49bc5577179707bb4a46">DCI2B_5MHz_FDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02278">dci.h:2278</a></div></div>
<div class="ttc" id="structDCI1D__5MHz__2A__TDD_html_a703db3b8b8cb96c00a47755c62d81a88"><div class="ttname"><a href="structDCI1D__5MHz__2A__TDD.html#a703db3b8b8cb96c00a47755c62d81a88">DCI1D_5MHz_2A_TDD::rv</a></div><div class="ttdeci">uint32_t rv</div><div class="ttdoc">Redundancy version. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00940">dci.h:940</a></div></div>
<div class="ttc" id="structDCI0A__10__MHz_html_a4935d199d03b1209606225febb933620"><div class="ttname"><a href="structDCI0A__10__MHz.html#a4935d199d03b1209606225febb933620">DCI0A_10_MHz::padding</a></div><div class="ttdeci">uint32_t padding</div><div class="ttdoc">Padding. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02956">dci.h:2956</a></div></div>
<div class="ttc" id="structDCI2__20MHz__2A__FDD_html_a5ce3aa650265b9fc65968ff6f454b44c"><div class="ttname"><a href="structDCI2__20MHz__2A__FDD.html#a5ce3aa650265b9fc65968ff6f454b44c">DCI2_20MHz_2A_FDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01541">dci.h:1541</a></div></div>
<div class="ttc" id="structDCI0__1__5MHz__TDD__1__6_html_a29297a21d203db156d5f00dcdb2b4170"><div class="ttname"><a href="structDCI0__1__5MHz__TDD__1__6.html#a29297a21d203db156d5f00dcdb2b4170">DCI0_1_5MHz_TDD_1_6::mcs</a></div><div class="ttdeci">uint32_t mcs</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00088">dci.h:88</a></div></div>
<div class="ttc" id="structDCI2C__20MHz__TDD_html_afbba5b113cad416176a625efbe9cc97f"><div class="ttname"><a href="structDCI2C__20MHz__TDD.html#afbba5b113cad416176a625efbe9cc97f">DCI2C_20MHz_TDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02489">dci.h:2489</a></div></div>
<div class="ttc" id="structDCI0__20MHz__TDD__1__6_html_a9972d08a8417239c7f3b6696a4d98676"><div class="ttname"><a href="structDCI0__20MHz__TDD__1__6.html#a9972d08a8417239c7f3b6696a4d98676">DCI0_20MHz_TDD_1_6::padding</a></div><div class="ttdeci">uint32_t padding</div><div class="ttdoc">Padding. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00241">dci.h:241</a></div></div>
<div class="ttc" id="structDCI2__20MHz__4A__TDD_html_a58eba9145bd4a88655e42c8372c0d6c4"><div class="ttname"><a href="structDCI2__20MHz__4A__TDD.html#a58eba9145bd4a88655e42c8372c0d6c4">DCI2_20MHz_4A_TDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01304">dci.h:1304</a></div></div>
<div class="ttc" id="structDCI2B__10MHz__FDD_html_ad7ed4a95f5fe9e902ab4a45e41f62790"><div class="ttname"><a href="structDCI2B__10MHz__FDD.html#ad7ed4a95f5fe9e902ab4a45e41f62790">DCI2B_10MHz_FDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02299">dci.h:2299</a></div></div>
<div class="ttc" id="structDCI1D__5MHz__2A__FDD_html"><div class="ttname"><a href="structDCI1D__5MHz__2A__FDD.html">DCI1D_5MHz_2A_FDD</a></div><div class="ttdoc">DCI Format Type 1D (5 MHz, FDD, 2 Antenna Ports, 27 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00901">dci.h:901</a></div></div>
<div class="ttc" id="structDCI2D__10MHz__FDD_html_a2df6d5ea9de405702896b39e53d59562"><div class="ttname"><a href="structDCI2D__10MHz__FDD.html#a2df6d5ea9de405702896b39e53d59562">DCI2D_10MHz_FDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02847">dci.h:2847</a></div></div>
<div class="ttc" id="structDCI2A__5MHz__4A__FDD_html_a70a1601f73c278f1ab557c7f0cc96bb7"><div class="ttname"><a href="structDCI2A__5MHz__4A__FDD.html#a70a1601f73c278f1ab557c7f0cc96bb7">DCI2A_5MHz_4A_FDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01829">dci.h:1829</a></div></div>
<div class="ttc" id="structDCI2B__10MHz__FDD_html_a1d244df97fdd16c3bc6586fe48cced2e"><div class="ttname"><a href="structDCI2B__10MHz__FDD.html#a1d244df97fdd16c3bc6586fe48cced2e">DCI2B_10MHz_FDD::padding</a></div><div class="ttdeci">uint64_t padding</div><div class="ttdoc">Padding for ambiguity. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02321">dci.h:2321</a></div></div>
<div class="ttc" id="structDCI2B__10MHz__FDD_html_a7e2fc9e44ab531ae9a50161f8a4d03ab"><div class="ttname"><a href="structDCI2B__10MHz__FDD.html#a7e2fc9e44ab531ae9a50161f8a4d03ab">DCI2B_10MHz_FDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02313">dci.h:2313</a></div></div>
<div class="ttc" id="structDCI2C__5MHz__FDD_html_a11e09ed8660deccf4edc97b8fbe6f2cf"><div class="ttname"><a href="structDCI2C__5MHz__FDD.html#a11e09ed8660deccf4edc97b8fbe6f2cf">DCI2C_5MHz_FDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02551">dci.h:2551</a></div></div>
<div class="ttc" id="structDCI2A__5MHz__2A__TDD_html_a4c8ccb40d8783c17e990f2432a140144"><div class="ttname"><a href="structDCI2A__5MHz__2A__TDD.html#a4c8ccb40d8783c17e990f2432a140144">DCI2A_5MHz_2A_TDD::dai</a></div><div class="ttdeci">uint64_t dai</div><div class="ttdoc">Downlink Assignment Index. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01740">dci.h:1740</a></div></div>
<div class="ttc" id="structDCI2A__20MHz__2A__FDD_html_a82f880b45b1958a679dac86cd312ce6a"><div class="ttname"><a href="structDCI2A__20MHz__2A__FDD.html#a82f880b45b1958a679dac86cd312ce6a">DCI2A_20MHz_2A_FDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02036">dci.h:2036</a></div></div>
<div class="ttc" id="structDCI0A__1__5MHz_html_a8162073aa9bf890273da0cbcae603545"><div class="ttname"><a href="structDCI0A__1__5MHz.html#a8162073aa9bf890273da0cbcae603545">DCI0A_1_5MHz::hopping</a></div><div class="ttdeci">uint32_t hopping</div><div class="ttdoc">Hopping flag. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02936">dci.h:2936</a></div></div>
<div class="ttc" id="structDCI2__20MHz__4A__TDD_html_a53fe28395333ac8720432da8f5ca0276"><div class="ttname"><a href="structDCI2__20MHz__4A__TDD.html#a53fe28395333ac8720432da8f5ca0276">DCI2_20MHz_4A_TDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01312">dci.h:1312</a></div></div>
<div class="ttc" id="structDCI2__20MHz__4A__TDD_html_aa09436f3fa224b13ade04b0647d5263e"><div class="ttname"><a href="structDCI2__20MHz__4A__TDD.html#aa09436f3fa224b13ade04b0647d5263e">DCI2_20MHz_4A_TDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01308">dci.h:1308</a></div></div>
<div class="ttc" id="structDCI2A__10MHz__2A__FDD_html_ad25204d3e347a56db61c6f4f1aba7f78"><div class="ttname"><a href="structDCI2A__10MHz__2A__FDD.html#ad25204d3e347a56db61c6f4f1aba7f78">DCI2A_10MHz_2A_FDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01922">dci.h:1922</a></div></div>
<div class="ttc" id="structDCI2A__1__5MHz__4A__TDD_html_a65bb4fb715ed75abc877d9d1c9843e6b"><div class="ttname"><a href="structDCI2A__1__5MHz__4A__TDD.html#a65bb4fb715ed75abc877d9d1c9843e6b">DCI2A_1_5MHz_4A_TDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01641">dci.h:1641</a></div></div>
<div class="ttc" id="structDCI0__20MHz__FDD_html_ae262f779374a0dde0e7aabb7b35e7f1f"><div class="ttname"><a href="structDCI0__20MHz__FDD.html#ae262f779374a0dde0e7aabb7b35e7f1f">DCI0_20MHz_FDD::mcs</a></div><div class="ttdeci">uint32_t mcs</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00457">dci.h:457</a></div></div>
<div class="ttc" id="structDCI2D__10MHz__TDD_html_a1dbcf4087ef7b05c909f109d7d7a70d7"><div class="ttname"><a href="structDCI2D__10MHz__TDD.html#a1dbcf4087ef7b05c909f109d7d7a70d7">DCI2D_10MHz_TDD::padding64</a></div><div class="ttdeci">uint64_t padding64</div><div class="ttdoc">padding to 64bits </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02699">dci.h:2699</a></div></div>
<div class="ttc" id="structDCI2B__10MHz__TDD_html_ad429a1f232eedec2ef63f5d144f32920"><div class="ttname"><a href="structDCI2B__10MHz__TDD.html#ad429a1f232eedec2ef63f5d144f32920">DCI2B_10MHz_TDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02169">dci.h:2169</a></div></div>
<div class="ttc" id="structDCI2__20MHz__2A__FDD_html_ab3b81e860fe2c90c99c5b56637d3b451"><div class="ttname"><a href="structDCI2__20MHz__2A__FDD.html#ab3b81e860fe2c90c99c5b56637d3b451">DCI2_20MHz_2A_FDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01531">dci.h:1531</a></div></div>
<div class="ttc" id="structDCI1A__5MHz__FDD_html_afc890412102f21be4a5ee977a54caca1"><div class="ttname"><a href="structDCI1A__5MHz__FDD.html#afc890412102f21be4a5ee977a54caca1">DCI1A_5MHz_FDD::ndi</a></div><div class="ttdeci">uint32_t ndi</div><div class="ttdoc">New Data Indicator. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00376">dci.h:376</a></div></div>
<div class="ttc" id="structDCI2A__10MHz__2A__TDD_html_a828b382c442445198f742c1254442168"><div class="ttname"><a href="structDCI2A__10MHz__2A__TDD.html#a828b382c442445198f742c1254442168">DCI2A_10MHz_2A_TDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01850">dci.h:1850</a></div></div>
<div class="ttc" id="structDCI2A__5MHz__2A__FDD_html_a177c9969ff01744a3ff2084d12fe602b"><div class="ttname"><a href="structDCI2A__5MHz__2A__FDD.html#a177c9969ff01744a3ff2084d12fe602b">DCI2A_5MHz_2A_FDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01790">dci.h:1790</a></div></div>
<div class="ttc" id="structDCI2__1__5MHz__2A__TDD_html_a7bd223bdbc51a18410da8b00c8fabd7f"><div class="ttname"><a href="structDCI2__1__5MHz__2A__TDD.html#a7bd223bdbc51a18410da8b00c8fabd7f">DCI2_1_5MHz_2A_TDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01071">dci.h:1071</a></div></div>
<div class="ttc" id="structDCI2A__5MHz__2A__TDD_html_a9a641fefcbf9db9e7b4ae0c80a949337"><div class="ttname"><a href="structDCI2A__5MHz__2A__TDD.html#a9a641fefcbf9db9e7b4ae0c80a949337">DCI2A_5MHz_2A_TDD::tb_swap</a></div><div class="ttdeci">uint64_t tb_swap</div><div class="ttdoc">TB swap. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01736">dci.h:1736</a></div></div>
<div class="ttc" id="structDCI2A__10MHz__2A__TDD_html_aa4d9a6439b22f8bf4ad7d308742c79a4"><div class="ttname"><a href="structDCI2A__10MHz__2A__TDD.html#aa4d9a6439b22f8bf4ad7d308742c79a4">DCI2A_10MHz_2A_TDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01854">dci.h:1854</a></div></div>
<div class="ttc" id="structDCI2B__1__5MHz__FDD_html_a60cefd447fc81bc6480b27a125f0456f"><div class="ttname"><a href="structDCI2B__1__5MHz__FDD.html#a60cefd447fc81bc6480b27a125f0456f">DCI2B_1_5MHz_FDD::ndi1</a></div><div class="ttdeci">uint32_t ndi1</div><div class="ttdoc">New Data Indicator 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02247">dci.h:2247</a></div></div>
<div class="ttc" id="structDCI2B__5MHz__TDD_html_af1dee5159d41bf1e2622e19703a8e12b"><div class="ttname"><a href="structDCI2B__5MHz__TDD.html#af1dee5159d41bf1e2622e19703a8e12b">DCI2B_5MHz_TDD::dai</a></div><div class="ttdeci">uint64_t dai</div><div class="ttdoc">Downlink Assignment Index. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02152">dci.h:2152</a></div></div>
<div class="ttc" id="structDCI2__5MHz__2A__TDD_html_aea6e3112dc05e3d146faabb321fc71c3"><div class="ttname"><a href="structDCI2__5MHz__2A__TDD.html#aea6e3112dc05e3d146faabb321fc71c3">DCI2_5MHz_2A_TDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01149">dci.h:1149</a></div></div>
<div class="ttc" id="structDCI1D__5MHz__4A__TDD_html_a394c1e36c15d61e0ba92a6681d02e84e"><div class="ttname"><a href="structDCI1D__5MHz__4A__TDD.html#a394c1e36c15d61e0ba92a6681d02e84e">DCI1D_5MHz_4A_TDD::pmi</a></div><div class="ttdeci">uint32_t pmi</div><div class="ttdoc">TMI confirmation for precoding. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01004">dci.h:1004</a></div></div>
<div class="ttc" id="structDCI1__1__5MHz__TDD_html_a21a8976df15c0c18e7780e370212e978"><div class="ttname"><a href="structDCI1__1__5MHz__TDD.html#a21a8976df15c0c18e7780e370212e978">DCI1_1_5MHz_TDD::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00511">dci.h:511</a></div></div>
<div class="ttc" id="structDCI2A__20MHz__2A__TDD_html_ababb9530bd96d6ee48f07713d698e7b6"><div class="ttname"><a href="structDCI2A__20MHz__2A__TDD.html#ababb9530bd96d6ee48f07713d698e7b6">DCI2A_20MHz_2A_TDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01974">dci.h:1974</a></div></div>
<div class="ttc" id="structDCI2C__10MHz__TDD_html_a7af8148e2bf1c077e42b03721c2bbee6"><div class="ttname"><a href="structDCI2C__10MHz__TDD.html#a7af8148e2bf1c077e42b03721c2bbee6">DCI2C_10MHz_TDD::padding64</a></div><div class="ttdeci">uint64_t padding64</div><div class="ttdoc">padding to 64bits </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02432">dci.h:2432</a></div></div>
<div class="ttc" id="structDCI2__5MHz__2A__TDD_html_a5c67db188d124172b6a5cac55313e2dd"><div class="ttname"><a href="structDCI2__5MHz__2A__TDD.html#a5c67db188d124172b6a5cac55313e2dd">DCI2_5MHz_2A_TDD::padding64</a></div><div class="ttdeci">uint64_t padding64</div><div class="ttdoc">padding to 64bits </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01125">dci.h:1125</a></div></div>
<div class="ttc" id="structDCI0__5MHz__TDD0_html_ae2c1475df9ca3bd9a704b53cd89c5019"><div class="ttname"><a href="structDCI0__5MHz__TDD0.html#ae2c1475df9ca3bd9a704b53cd89c5019">DCI0_5MHz_TDD0::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_UL*(N_RB_UL+1)/2)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00053">dci.h:53</a></div></div>
<div class="ttc" id="structDCI2C__5MHz__FDD_html_a244e66853b6d4ed89db6507907a0d529"><div class="ttname"><a href="structDCI2C__5MHz__FDD.html#a244e66853b6d4ed89db6507907a0d529">DCI2C_5MHz_FDD::padding64</a></div><div class="ttdeci">uint64_t padding64</div><div class="ttdoc">padding for 64-bit </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02531">dci.h:2531</a></div></div>
<div class="ttc" id="structDCI2C__5MHz__FDD_html_a1f862718029fd7d2dae84e723359a21a"><div class="ttname"><a href="structDCI2C__5MHz__FDD.html#a1f862718029fd7d2dae84e723359a21a">DCI2C_5MHz_FDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02547">dci.h:2547</a></div></div>
<div class="ttc" id="structDCI0__1__5MHz__TDD__1__6_html_a77a24e9d589146fcacf85793e6012aea"><div class="ttname"><a href="structDCI0__1__5MHz__TDD__1__6.html#a77a24e9d589146fcacf85793e6012aea">DCI0_1_5MHz_TDD_1_6::TPC</a></div><div class="ttdeci">uint32_t TPC</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00084">dci.h:84</a></div></div>
<div class="ttc" id="structDCI0__1__5MHz__TDD__1__6_html_a55fad28b810825171731f48e7f8e99e0"><div class="ttname"><a href="structDCI0__1__5MHz__TDD__1__6.html#a55fad28b810825171731f48e7f8e99e0">DCI0_1_5MHz_TDD_1_6::dai</a></div><div class="ttdeci">uint32_t dai</div><div class="ttdoc">DAI. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00080">dci.h:80</a></div></div>
<div class="ttc" id="structDCI2A__20MHz__4A__TDD_html_ab0e790a62015fa644b963b58c14a0422"><div class="ttname"><a href="structDCI2A__20MHz__4A__TDD.html#ab0e790a62015fa644b963b58c14a0422">DCI2A_20MHz_4A_TDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02023">dci.h:2023</a></div></div>
<div class="ttc" id="structDCI1A__RA__5MHz__TDD__1__6_html_a9ec78818d79a1ca252dd4a9eeaf3e79f"><div class="ttname"><a href="structDCI1A__RA__5MHz__TDD__1__6.html#a9ec78818d79a1ca252dd4a9eeaf3e79f">DCI1A_RA_5MHz_TDD_1_6::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00697">dci.h:697</a></div></div>
<div class="ttc" id="structDCI2A__5MHz__4A__FDD_html_a522ee906a9bf3e950c1190aad2b20077"><div class="ttname"><a href="structDCI2A__5MHz__4A__FDD.html#a522ee906a9bf3e950c1190aad2b20077">DCI2A_5MHz_4A_FDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01821">dci.h:1821</a></div></div>
<div class="ttc" id="structDCI1C__15MHz_html_a2dc11d6193b0b49490c362eb0de6d2d9"><div class="ttname"><a href="structDCI1C__15MHz.html#a2dc11d6193b0b49490c362eb0de6d2d9">DCI1C_15MHz::mcs</a></div><div class="ttdeci">uint32_t mcs</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00876">dci.h:876</a></div></div>
<div class="ttc" id="structDCI2__1__5MHz__2A__FDD_html_a01630b80c28883ec5f1617286f527838"><div class="ttname"><a href="structDCI2__1__5MHz__2A__FDD.html#a01630b80c28883ec5f1617286f527838">DCI2_1_5MHz_2A_FDD::mcs1</a></div><div class="ttdeci">uint32_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01349">dci.h:1349</a></div></div>
<div class="ttc" id="structDCI2A__10MHz__4A__FDD_html_a528039354227bc945c665d4adcc1933a"><div class="ttname"><a href="structDCI2A__10MHz__4A__FDD.html#a528039354227bc945c665d4adcc1933a">DCI2A_10MHz_4A_FDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01945">dci.h:1945</a></div></div>
<div class="ttc" id="structDCI2B__5MHz__TDD_html_a15a46e0e924ea1d7dc29c92f88fce4f0"><div class="ttname"><a href="structDCI2B__5MHz__TDD.html#a15a46e0e924ea1d7dc29c92f88fce4f0">DCI2B_5MHz_TDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02144">dci.h:2144</a></div></div>
<div class="ttc" id="structDCI0__1__5MHz__FDD_html_a18bcef05f08e084c6ff1d199829605d0"><div class="ttname"><a href="structDCI0__1__5MHz__FDD.html#a18bcef05f08e084c6ff1d199829605d0">DCI0_1_5MHz_FDD::TPC</a></div><div class="ttdeci">uint32_t TPC</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00300">dci.h:300</a></div></div>
<div class="ttc" id="structDCI1A__5MHz__TDD__1__6_html_ae961aa08575984876c00040b1070076a"><div class="ttname"><a href="structDCI1A__5MHz__TDD__1__6.html#ae961aa08575984876c00040b1070076a">DCI1A_5MHz_TDD_1_6::padding</a></div><div class="ttdeci">uint32_t padding</div><div class="ttdoc">padding </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00158">dci.h:158</a></div></div>
<div class="ttc" id="structDCI1A__1__5MHz__FDD_html_a8258e8537a2412f5e07143e2d78d023a"><div class="ttname"><a href="structDCI1A__1__5MHz__FDD.html#a8258e8537a2412f5e07143e2d78d023a">DCI1A_1_5MHz_FDD::ndi</a></div><div class="ttdeci">uint32_t ndi</div><div class="ttdoc">New Data Indicator. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00325">dci.h:325</a></div></div>
<div class="ttc" id="structDCI2__10MHz__4A__TDD_html_a4ed0fb7dedbc9f1016e3f838c1880739"><div class="ttname"><a href="structDCI2__10MHz__4A__TDD.html#a4ed0fb7dedbc9f1016e3f838c1880739">DCI2_10MHz_4A_TDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01244">dci.h:1244</a></div></div>
<div class="ttc" id="structDCI2C__20MHz__TDD_html_a91cb70871e9c9b627deac00545eb8649"><div class="ttname"><a href="structDCI2C__20MHz__TDD.html#a91cb70871e9c9b627deac00545eb8649">DCI2C_20MHz_TDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02477">dci.h:2477</a></div></div>
<div class="ttc" id="structDCI2B__20MHz__TDD_html_a161b1a7dc84d01cc3332415c397f7584"><div class="ttname"><a href="structDCI2B__20MHz__TDD.html#a161b1a7dc84d01cc3332415c397f7584">DCI2B_20MHz_TDD::scrambling_id</a></div><div class="ttdeci">uint64_t scrambling_id</div><div class="ttdoc">Scrambling ID. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02218">dci.h:2218</a></div></div>
<div class="ttc" id="structDCI2D__5MHz__FDD_html_adf24d79da5a85e35d57749ea0dd7ae3c"><div class="ttname"><a href="structDCI2D__5MHz__FDD.html#adf24d79da5a85e35d57749ea0dd7ae3c">DCI2D_5MHz_FDD::padding</a></div><div class="ttdeci">uint64_t padding</div><div class="ttdoc">padding for ambiguity </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02832">dci.h:2832</a></div></div>
<div class="ttc" id="structDCI2__1__5MHz__2A__TDD_html_a1576bf070e2ec5fd90d37c66ed3755be"><div class="ttname"><a href="structDCI2__1__5MHz__2A__TDD.html#a1576bf070e2ec5fd90d37c66ed3755be">DCI2_1_5MHz_2A_TDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01073">dci.h:1073</a></div></div>
<div class="ttc" id="structDCI2B__1__5MHz__FDD_html_aed8603897975f1f52731288dee2488d6"><div class="ttname"><a href="structDCI2B__1__5MHz__FDD.html#aed8603897975f1f52731288dee2488d6">DCI2B_1_5MHz_FDD::mcs2</a></div><div class="ttdeci">uint32_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02243">dci.h:2243</a></div></div>
<div class="ttc" id="structDCI2__1__5MHz__4A__TDD_html_ad8b7a31d0cf757acc1d06024edb91963"><div class="ttname"><a href="structDCI2__1__5MHz__4A__TDD.html#ad8b7a31d0cf757acc1d06024edb91963">DCI2_1_5MHz_4A_TDD::tb_swap</a></div><div class="ttdeci">uint64_t tb_swap</div><div class="ttdoc">TB swap. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01108">dci.h:1108</a></div></div>
<div class="ttc" id="structDCI2A__10MHz__4A__TDD_html"><div class="ttname"><a href="structDCI2A__10MHz__4A__TDD.html">DCI2A_10MHz_4A_TDD</a></div><div class="ttdoc">DCI Format Type 2A (10 MHz, TDD, 4 Antenna Ports, 41 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01876">dci.h:1876</a></div></div>
<div class="ttc" id="structDCI1D__5MHz__4A__FDD_html_a77beb744ba102413e62d59e822655383"><div class="ttname"><a href="structDCI1D__5MHz__4A__FDD.html#a77beb744ba102413e62d59e822655383">DCI1D_5MHz_4A_FDD::dl_power_off</a></div><div class="ttdeci">uint32_t dl_power_off</div><div class="ttdoc">Downlink Power Offset. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00977">dci.h:977</a></div></div>
<div class="ttc" id="structDCI2D__10MHz__FDD_html_a7a38b47e537a4689d31ca8e51bd0eb6f"><div class="ttname"><a href="structDCI2D__10MHz__FDD.html#a7a38b47e537a4689d31ca8e51bd0eb6f">DCI2D_10MHz_FDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02855">dci.h:2855</a></div></div>
<div class="ttc" id="structDCI1D__5MHz__2A__FDD_html_ad76b828ff2e6d6ab75d97c39a0e76a15"><div class="ttname"><a href="structDCI1D__5MHz__2A__FDD.html#ad76b828ff2e6d6ab75d97c39a0e76a15">DCI1D_5MHz_2A_FDD::pmi</a></div><div class="ttdeci">uint32_t pmi</div><div class="ttdoc">TMI confirmation for precoding. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00919">dci.h:919</a></div></div>
<div class="ttc" id="structDCI2__20MHz__4A__TDD_html_afa480525ed1aa321d149d356e3fe09b5"><div class="ttname"><a href="structDCI2__20MHz__4A__TDD.html#afa480525ed1aa321d149d356e3fe09b5">DCI2_20MHz_4A_TDD::tb_swap</a></div><div class="ttdeci">uint64_t tb_swap</div><div class="ttdoc">TB swap. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01316">dci.h:1316</a></div></div>
<div class="ttc" id="structDCI1A__1__5MHz__TDD__1__6_html_aeb09f2f137505487738837745251114c"><div class="ttname"><a href="structDCI1A__1__5MHz__TDD__1__6.html#aeb09f2f137505487738837745251114c">DCI1A_1_5MHz_TDD_1_6::mcs</a></div><div class="ttdeci">uint32_t mcs</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00115">dci.h:115</a></div></div>
<div class="ttc" id="structDCI2B__1__5MHz__TDD_html_a1b152e183b285e29763e642b4a9aa15e"><div class="ttname"><a href="structDCI2B__1__5MHz__TDD.html#a1b152e183b285e29763e642b4a9aa15e">DCI2B_1_5MHz_TDD::srs_req</a></div><div class="ttdeci">uint64_t srs_req</div><div class="ttdoc">SRS Request. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02111">dci.h:2111</a></div></div>
<div class="ttc" id="structDCI2A__20MHz__2A__FDD_html_a2c627c3be9f793644b894ca57e04b02e"><div class="ttname"><a href="structDCI2A__20MHz__2A__FDD.html#a2c627c3be9f793644b894ca57e04b02e">DCI2A_20MHz_2A_FDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02056">dci.h:2056</a></div></div>
<div class="ttc" id="structDCI1A__10MHz__FDD_html_aac2689e4b41aa2bab39a16e904065711"><div class="ttname"><a href="structDCI1A__10MHz__FDD.html#aac2689e4b41aa2bab39a16e904065711">DCI1A_10MHz_FDD::TPC</a></div><div class="ttdeci">uint32_t TPC</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00424">dci.h:424</a></div></div>
<div class="ttc" id="structDCI0__20MHz__TDD__1__6_html_a5649ad3d7537b9466c97589f48b7ae8d"><div class="ttname"><a href="structDCI0__20MHz__TDD__1__6.html#a5649ad3d7537b9466c97589f48b7ae8d">DCI0_20MHz_TDD_1_6::dai</a></div><div class="ttdeci">uint32_t dai</div><div class="ttdoc">DAI. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00245">dci.h:245</a></div></div>
<div class="ttc" id="structDCI2A__20MHz__2A__TDD_html_aba1cada85c07187368a031fbce77cf85"><div class="ttname"><a href="structDCI2A__20MHz__2A__TDD.html#aba1cada85c07187368a031fbce77cf85">DCI2A_20MHz_2A_TDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01972">dci.h:1972</a></div></div>
<div class="ttc" id="structDCI2A__5MHz__2A__TDD_html_a509974c3cb21e96751337324882a271c"><div class="ttname"><a href="structDCI2A__5MHz__2A__TDD.html#a509974c3cb21e96751337324882a271c">DCI2A_5MHz_2A_TDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01732">dci.h:1732</a></div></div>
<div class="ttc" id="structDCI2D__10MHz__TDD_html_a36a9b6d1cdbd2358f4bef02eec319de6"><div class="ttname"><a href="structDCI2D__10MHz__TDD.html#a36a9b6d1cdbd2358f4bef02eec319de6">DCI2D_10MHz_TDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02719">dci.h:2719</a></div></div>
<div class="ttc" id="structDCI2A__5MHz__2A__TDD_html_ac65b79241a2f6bc70f70a3b98052f73b"><div class="ttname"><a href="structDCI2A__5MHz__2A__TDD.html#ac65b79241a2f6bc70f70a3b98052f73b">DCI2A_5MHz_2A_TDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01746">dci.h:1746</a></div></div>
<div class="ttc" id="structDCI1B__5MHz__2A__TDD_html_a0df7bade440d21d3b4467da6eed719ba"><div class="ttname"><a href="structDCI1B__5MHz__2A__TDD.html#a0df7bade440d21d3b4467da6eed719ba">DCI1B_5MHz_2A_TDD::harq_pid</a></div><div class="ttdeci">uint32_t harq_pid</div><div class="ttdoc">HARQ Process. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00762">dci.h:762</a></div></div>
<div class="ttc" id="structDCI2C__5MHz__TDD_html_ac905708488e866cdbc34d1638229d9c2"><div class="ttname"><a href="structDCI2C__5MHz__TDD.html#ac905708488e866cdbc34d1638229d9c2">DCI2C_5MHz_TDD::srs_req</a></div><div class="ttdeci">uint64_t srs_req</div><div class="ttdoc">SRS Request. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02411">dci.h:2411</a></div></div>
<div class="ttc" id="structDCI1__10MHz__FDD_html_ae6d09ff0600378d5325bbcba23ea5436"><div class="ttname"><a href="structDCI1__10MHz__FDD.html#ae6d09ff0600378d5325bbcba23ea5436">DCI1_10MHz_FDD::harq_pid</a></div><div class="ttdeci">uint32_t harq_pid</div><div class="ttdoc">HARQ Process. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00651">dci.h:651</a></div></div>
<div class="ttc" id="structDCI2A__10MHz__4A__TDD_html_a64035ed82da3973e56587c8335df266a"><div class="ttname"><a href="structDCI2A__10MHz__4A__TDD.html#a64035ed82da3973e56587c8335df266a">DCI2A_10MHz_4A_TDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01895">dci.h:1895</a></div></div>
<div class="ttc" id="structDCI0A__10__MHz_html_abdab31cf20301064705d82eeaa3eb30a"><div class="ttname"><a href="structDCI0A__10__MHz.html#abdab31cf20301064705d82eeaa3eb30a">DCI0A_10_MHz::cshift</a></div><div class="ttdeci">uint32_t cshift</div><div class="ttdoc">Cyclic shift. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02958">dci.h:2958</a></div></div>
<div class="ttc" id="structDCI2B__1__5MHz__TDD_html_a50c0b37c3884920932e602665fac91d5"><div class="ttname"><a href="structDCI2B__1__5MHz__TDD.html#a50c0b37c3884920932e602665fac91d5">DCI2B_1_5MHz_TDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02109">dci.h:2109</a></div></div>
<div class="ttc" id="structDCI1__5MHz__FDD_html_a65668fa87f76d52b86033c67d413a775"><div class="ttname"><a href="structDCI1__5MHz__FDD.html#a65668fa87f76d52b86033c67d413a775">DCI1_5MHz_FDD::harq_pid</a></div><div class="ttdeci">uint32_t harq_pid</div><div class="ttdoc">HARQ Process. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00628">dci.h:628</a></div></div>
<div class="ttc" id="structDCI2A__1__5MHz__4A__TDD_html_ab85bca32cf85c2367ef00052342a6a5d"><div class="ttname"><a href="structDCI2A__1__5MHz__4A__TDD.html#ab85bca32cf85c2367ef00052342a6a5d">DCI2A_1_5MHz_4A_TDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01639">dci.h:1639</a></div></div>
<div class="ttc" id="structDCI0__5MHz__TDD__1__6_html_a8f47decf3b5018b809a0fab316dafa0f"><div class="ttname"><a href="structDCI0__5MHz__TDD__1__6.html#a8f47decf3b5018b809a0fab316dafa0f">DCI0_5MHz_TDD_1_6::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_UL*(N_RB_UL+1)/2)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00145">dci.h:145</a></div></div>
<div class="ttc" id="structDCI2__10MHz__4A__FDD_html_a6a4e56f6ef68213ae3b0b254402262f4"><div class="ttname"><a href="structDCI2__10MHz__4A__FDD.html#a6a4e56f6ef68213ae3b0b254402262f4">DCI2_10MHz_4A_FDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01507">dci.h:1507</a></div></div>
<div class="ttc" id="structDCI2__20MHz__4A__FDD_html_a723a57b83bfd297aba43f37352566025"><div class="ttname"><a href="structDCI2__20MHz__4A__FDD.html#a723a57b83bfd297aba43f37352566025">DCI2_20MHz_4A_FDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01566">dci.h:1566</a></div></div>
<div class="ttc" id="structDCI2C__1__5MHz__FDD_html_a78bf3d546c2a1dc3b48017905cf0c54e"><div class="ttname"><a href="structDCI2C__1__5MHz__FDD.html#a78bf3d546c2a1dc3b48017905cf0c54e">DCI2C_1_5MHz_FDD::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02522">dci.h:2522</a></div></div>
<div class="ttc" id="structDCI2__20MHz__2A__TDD_html_afeae0fad2da7372c467b489dd811418b"><div class="ttname"><a href="structDCI2__20MHz__2A__TDD.html#afeae0fad2da7372c467b489dd811418b">DCI2_20MHz_2A_TDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01289">dci.h:1289</a></div></div>
<div class="ttc" id="structDCI2A__20MHz__4A__FDD_html_ad15649564041d17b8bd2587c2866a55f"><div class="ttname"><a href="structDCI2A__20MHz__4A__FDD.html#ad15649564041d17b8bd2587c2866a55f">DCI2A_20MHz_4A_FDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02075">dci.h:2075</a></div></div>
<div class="ttc" id="structDCI2D__10MHz__TDD_html_a03c0a9e6f809c2d2240e2909886faa19"><div class="ttname"><a href="structDCI2D__10MHz__TDD.html#a03c0a9e6f809c2d2240e2909886faa19">DCI2D_10MHz_TDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02711">dci.h:2711</a></div></div>
<div class="ttc" id="structDCI2D__10MHz__TDD_html_aebd77705ed480bdc15900d051ce8338d"><div class="ttname"><a href="structDCI2D__10MHz__TDD.html#aebd77705ed480bdc15900d051ce8338d">DCI2D_10MHz_TDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02709">dci.h:2709</a></div></div>
<div class="ttc" id="structDCI1B__5MHz__4A__FDD_html_a9785386dce6de75f68096bc15c1cd37f"><div class="ttname"><a href="structDCI1B__5MHz__4A__FDD.html#a9785386dce6de75f68096bc15c1cd37f">DCI1B_5MHz_4A_FDD::pmi</a></div><div class="ttdeci">uint32_t pmi</div><div class="ttdoc">TMI confirmation for precoding. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00799">dci.h:799</a></div></div>
<div class="ttc" id="structDCI2A__5MHz__4A__TDD_html_a63714b5c37fa9d666f71aa7871033d18"><div class="ttname"><a href="structDCI2A__5MHz__4A__TDD.html#a63714b5c37fa9d666f71aa7871033d18">DCI2A_5MHz_4A_TDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01767">dci.h:1767</a></div></div>
<div class="ttc" id="structDCI2C__5MHz__TDD_html_a07b1f9983b52a917ee5c75b4e9094d77"><div class="ttname"><a href="structDCI2C__5MHz__TDD.html#a07b1f9983b52a917ee5c75b4e9094d77">DCI2C_5MHz_TDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02421">dci.h:2421</a></div></div>
<div class="ttc" id="structDCI2A__20MHz__2A__TDD_html_ad98d159b4cae79025abca719fecd5106"><div class="ttname"><a href="structDCI2A__20MHz__2A__TDD.html#ad98d159b4cae79025abca719fecd5106">DCI2A_20MHz_2A_TDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01990">dci.h:1990</a></div></div>
<div class="ttc" id="structDCI2B__20MHz__FDD_html_aab8cfda91671dc6c1d969a56442de3c1"><div class="ttname"><a href="structDCI2B__20MHz__FDD.html#aab8cfda91671dc6c1d969a56442de3c1">DCI2B_20MHz_FDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02338">dci.h:2338</a></div></div>
<div class="ttc" id="structDCI2C__10MHz__FDD_html_a07c6482eaafadb3e236601f9b1db00c8"><div class="ttname"><a href="structDCI2C__10MHz__FDD.html#a07c6482eaafadb3e236601f9b1db00c8">DCI2C_10MHz_FDD::ap_si_nl_id</a></div><div class="ttdeci">uint64_t ap_si_nl_id</div><div class="ttdoc">Scrambling ID. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02576">dci.h:2576</a></div></div>
<div class="ttc" id="structDCI2__1__5MHz__2A__FDD_html_a7dacddc70ec583e85e9948606e43a111"><div class="ttname"><a href="structDCI2__1__5MHz__2A__FDD.html#a7dacddc70ec583e85e9948606e43a111">DCI2_1_5MHz_2A_FDD::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01357">dci.h:1357</a></div></div>
<div class="ttc" id="structDCI2A__20MHz__4A__TDD_html_a9441c6ba5470f062f69b6191ee711c98"><div class="ttname"><a href="structDCI2A__20MHz__4A__TDD.html#a9441c6ba5470f062f69b6191ee711c98">DCI2A_20MHz_4A_TDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02005">dci.h:2005</a></div></div>
<div class="ttc" id="structDCI2B__1__5MHz__FDD_html_a78b3eced03e52b60172d16ee1675890c"><div class="ttname"><a href="structDCI2B__1__5MHz__FDD.html#a78b3eced03e52b60172d16ee1675890c">DCI2B_1_5MHz_FDD::scrambling_id</a></div><div class="ttdeci">uint32_t scrambling_id</div><div class="ttdoc">Scrambling ID. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02251">dci.h:2251</a></div></div>
<div class="ttc" id="structDCI0__5MHz__FDD_html_a8861592f71a959aeff4a7fcf83bf0d77"><div class="ttname"><a href="structDCI0__5MHz__FDD.html#a8861592f71a959aeff4a7fcf83bf0d77">DCI0_5MHz_FDD::cqi_req</a></div><div class="ttdeci">uint32_t cqi_req</div><div class="ttdoc">CQI Request. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00347">dci.h:347</a></div></div>
<div class="ttc" id="structDCI2D__20MHz__FDD_html_a8e092c0954315bc310a46ce83f1fff68"><div class="ttname"><a href="structDCI2D__20MHz__FDD.html#a8e092c0954315bc310a46ce83f1fff68">DCI2D_20MHz_FDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02878">dci.h:2878</a></div></div>
<div class="ttc" id="structDCI1B__5MHz__2A__TDD_html_a492e6bad0f5682e1e467a7d785a2e7b8"><div class="ttname"><a href="structDCI1B__5MHz__2A__TDD.html#a492e6bad0f5682e1e467a7d785a2e7b8">DCI1B_5MHz_2A_TDD::pmi</a></div><div class="ttdeci">uint32_t pmi</div><div class="ttdoc">TMI confirmation for precoding. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00774">dci.h:774</a></div></div>
<div class="ttc" id="structDCI2C__20MHz__FDD_html_a13c970618576c1c2906bf9b8f304fc89"><div class="ttname"><a href="structDCI2C__20MHz__FDD.html#a13c970618576c1c2906bf9b8f304fc89">DCI2C_20MHz_FDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02599">dci.h:2599</a></div></div>
<div class="ttc" id="structDCI2__20MHz__2A__TDD_html_a38d74991667263afa59e5e3ce33644d9"><div class="ttname"><a href="structDCI2__20MHz__2A__TDD.html#a38d74991667263afa59e5e3ce33644d9">DCI2_20MHz_2A_TDD::padding64</a></div><div class="ttdeci">uint64_t padding64</div><div class="ttdoc">padding to 64bits </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01265">dci.h:1265</a></div></div>
<div class="ttc" id="structDCI2C__10MHz__TDD_html_a06259318b5ed9973ef4be2d4c68bc2be"><div class="ttname"><a href="structDCI2C__10MHz__TDD.html#a06259318b5ed9973ef4be2d4c68bc2be">DCI2C_10MHz_TDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02434">dci.h:2434</a></div></div>
<div class="ttc" id="structDCI1B__5MHz__2A__FDD_html_a792237097071ede14f1e2bbf6d4abc29"><div class="ttname"><a href="structDCI1B__5MHz__2A__FDD.html#a792237097071ede14f1e2bbf6d4abc29">DCI1B_5MHz_2A_FDD::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00731">dci.h:731</a></div></div>
<div class="ttc" id="structDCI0__20MHz__TDD__1__6_html_a938794419bf484ba537d0338e3042c29"><div class="ttname"><a href="structDCI0__20MHz__TDD__1__6.html#a938794419bf484ba537d0338e3042c29">DCI0_20MHz_TDD_1_6::ndi</a></div><div class="ttdeci">uint32_t ndi</div><div class="ttdoc">New Data Indicator. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00251">dci.h:251</a></div></div>
<div class="ttc" id="structDCI2B__20MHz__FDD_html_a5d687ee4b1a1d709009b46030047d0cc"><div class="ttname"><a href="structDCI2B__20MHz__FDD.html#a5d687ee4b1a1d709009b46030047d0cc">DCI2B_20MHz_FDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02342">dci.h:2342</a></div></div>
<div class="ttc" id="structDCI2A__5MHz__4A__FDD_html_a5ae1efa1705415fdd07ee09efdd76878"><div class="ttname"><a href="structDCI2A__5MHz__4A__FDD.html#a5ae1efa1705415fdd07ee09efdd76878">DCI2A_5MHz_4A_FDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01827">dci.h:1827</a></div></div>
<div class="ttc" id="structDCI2A__5MHz__4A__FDD_html_a21f653b6fd2342d910c76d8bda657c37"><div class="ttname"><a href="structDCI2A__5MHz__4A__FDD.html#a21f653b6fd2342d910c76d8bda657c37">DCI2A_5MHz_4A_FDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01823">dci.h:1823</a></div></div>
<div class="ttc" id="structDCI1__5MHz__TDD_html_a7e4902318a29e330ff45ac8cbf6dfe6f"><div class="ttname"><a href="structDCI1__5MHz__TDD.html#a7e4902318a29e330ff45ac8cbf6dfe6f">DCI1_5MHz_TDD::dai</a></div><div class="ttdeci">uint32_t dai</div><div class="ttdoc">DAI (TDD) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00524">dci.h:524</a></div></div>
<div class="ttc" id="structDCI2A__1__5MHz__4A__TDD_html_a08e50080cee1053004b1b0a5c08196cb"><div class="ttname"><a href="structDCI2A__1__5MHz__4A__TDD.html#a08e50080cee1053004b1b0a5c08196cb">DCI2A_1_5MHz_4A_TDD::tb_swap</a></div><div class="ttdeci">uint64_t tb_swap</div><div class="ttdoc">TB swap. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01645">dci.h:1645</a></div></div>
<div class="ttc" id="structDCI2B__1__5MHz__TDD_html_a5c856a72f49e9818baa9aba8e89bccac"><div class="ttname"><a href="structDCI2B__1__5MHz__TDD.html#a5c856a72f49e9818baa9aba8e89bccac">DCI2B_1_5MHz_TDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02107">dci.h:2107</a></div></div>
<div class="ttc" id="structDCI1C__15MHz_html_a020a81878b28a37d44cff802943515d4"><div class="ttname"><a href="structDCI1C__15MHz.html#a020a81878b28a37d44cff802943515d4">DCI1C_15MHz::padding32</a></div><div class="ttdeci">uint32_t padding32</div><div class="ttdoc">padding to 32bits </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00875">dci.h:875</a></div></div>
<div class="ttc" id="structDCI2A__20MHz__2A__FDD_html_a9b56b1f17986b424f2834df661d6d9a1"><div class="ttname"><a href="structDCI2A__20MHz__2A__FDD.html#a9b56b1f17986b424f2834df661d6d9a1">DCI2A_20MHz_2A_FDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02046">dci.h:2046</a></div></div>
<div class="ttc" id="structDCI1A__5MHz__FDD_html_a6c82e8b9bc670482d226607d433f0378"><div class="ttname"><a href="structDCI1A__5MHz__FDD.html#a6c82e8b9bc670482d226607d433f0378">DCI1A_5MHz_FDD::vrb_type</a></div><div class="ttdeci">uint32_t vrb_type</div><div class="ttdoc">Localized/Distributed VRB. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00384">dci.h:384</a></div></div>
<div class="ttc" id="structDCI2__1__5MHz__4A__FDD_html_a58c5139c69577f28b8c8644ab35c9f7d"><div class="ttname"><a href="structDCI2__1__5MHz__4A__FDD.html#a58c5139c69577f28b8c8644ab35c9f7d">DCI2_1_5MHz_4A_FDD::padding64</a></div><div class="ttdeci">uint64_t padding64</div><div class="ttdoc">padding for 32 bits </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01366">dci.h:1366</a></div></div>
<div class="ttc" id="structDCI1C__15MHz_html"><div class="ttname"><a href="structDCI1C__15MHz.html">DCI1C_15MHz</a></div><div class="ttdoc">DCI Format Type 1C (15 MHz, 14 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00872">dci.h:872</a></div></div>
<div class="ttc" id="structDCI0__20MHz__TDD__1__6_html_a9506195a881eff116f1b552bcca2c281"><div class="ttname"><a href="structDCI0__20MHz__TDD__1__6.html#a9506195a881eff116f1b552bcca2c281">DCI0_20MHz_TDD_1_6::hopping</a></div><div class="ttdeci">uint32_t hopping</div><div class="ttdoc">Hopping flag. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00257">dci.h:257</a></div></div>
<div class="ttc" id="structDCI2A__10MHz__4A__TDD_html_add9735db76749bf0444f894023aa717d"><div class="ttname"><a href="structDCI2A__10MHz__4A__TDD.html#add9735db76749bf0444f894023aa717d">DCI2A_10MHz_4A_TDD::tb_swap</a></div><div class="ttdeci">uint64_t tb_swap</div><div class="ttdoc">TB swap. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01893">dci.h:1893</a></div></div>
<div class="ttc" id="structDCI2D__1__5MHz__FDD_html_af75476ac28aadaff90797c614ea2b34c"><div class="ttname"><a href="structDCI2D__1__5MHz__FDD.html#af75476ac28aadaff90797c614ea2b34c">DCI2D_1_5MHz_FDD::padding</a></div><div class="ttdeci">uint64_t padding</div><div class="ttdoc">padding for ambiguity </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02797">dci.h:2797</a></div></div>
<div class="ttc" id="structDCI0__20MHz__FDD_html_a7b52d11461d05774eb6bd9e7323ac9ae"><div class="ttname"><a href="structDCI0__20MHz__FDD.html#a7b52d11461d05774eb6bd9e7323ac9ae">DCI0_20MHz_FDD::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_UL*(N_RB_UL+1)/2)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00459">dci.h:459</a></div></div>
<div class="ttc" id="structDCI2D__1__5MHz__FDD_html_aaba536ebcd1f9e923a59a4eff692e700"><div class="ttname"><a href="structDCI2D__1__5MHz__FDD.html#aaba536ebcd1f9e923a59a4eff692e700">DCI2D_1_5MHz_FDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02793">dci.h:2793</a></div></div>
<div class="ttc" id="structDCI1__5MHz__FDD_html_a5efd54122793ddee0ad0a9d2a2f31c40"><div class="ttname"><a href="structDCI1__5MHz__FDD.html#a5efd54122793ddee0ad0a9d2a2f31c40">DCI1_5MHz_FDD::rah</a></div><div class="ttdeci">uint32_t rah</div><div class="ttdoc">Resource Allocation Header. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00634">dci.h:634</a></div></div>
<div class="ttc" id="structDCI2__20MHz__2A__FDD_html_aae23ff6a7c05b5a475bcbb6132fc2540"><div class="ttname"><a href="structDCI2__20MHz__2A__FDD.html#aae23ff6a7c05b5a475bcbb6132fc2540">DCI2_20MHz_2A_FDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01549">dci.h:1549</a></div></div>
<div class="ttc" id="structDCI2C__10MHz__TDD_html_a16012a15ef5be700218f187b820c3d88"><div class="ttname"><a href="structDCI2C__10MHz__TDD.html#a16012a15ef5be700218f187b820c3d88">DCI2C_10MHz_TDD::srs_req</a></div><div class="ttdeci">uint64_t srs_req</div><div class="ttdoc">SRS Request. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02446">dci.h:2446</a></div></div>
<div class="ttc" id="structDCI1__1__5MHz__TDD_html_a68207afeb77a7b1a3721f8ad76242646"><div class="ttname"><a href="structDCI1__1__5MHz__TDD.html#a68207afeb77a7b1a3721f8ad76242646">DCI1_1_5MHz_TDD::rv</a></div><div class="ttdeci">uint32_t rv</div><div class="ttdoc">Redundancy version. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00503">dci.h:503</a></div></div>
<div class="ttc" id="structDCI1D__5MHz__4A__FDD_html_a34a05e85ff3f56c848f43388b7d919e5"><div class="ttname"><a href="structDCI1D__5MHz__4A__FDD.html#a34a05e85ff3f56c848f43388b7d919e5">DCI1D_5MHz_4A_FDD::harq_pid</a></div><div class="ttdeci">uint32_t harq_pid</div><div class="ttdoc">HARQ Process. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00965">dci.h:965</a></div></div>
<div class="ttc" id="structDCI1A__10MHz__TDD__1__6_html"><div class="ttname"><a href="structDCI1A__10MHz__TDD__1__6.html">DCI1A_10MHz_TDD_1_6</a></div><div class="ttdoc">DCI Format Type 1A (10 MHz, TDD, frame 1-6, 30 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00211">dci.h:211</a></div></div>
<div class="ttc" id="structDCI2C__1__5MHz__TDD_html"><div class="ttname"><a href="structDCI2C__1__5MHz__TDD.html">DCI2C_1_5MHz_TDD</a></div><div class="ttdoc">DCI Format Type 2C (1.5 MHz, TDD, 34 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02363">dci.h:2363</a></div></div>
<div class="ttc" id="structDCI2__1__5MHz__4A__TDD_html_afefd224877cc0858baf6e8cbb57fbda4"><div class="ttname"><a href="structDCI2__1__5MHz__4A__TDD.html#afefd224877cc0858baf6e8cbb57fbda4">DCI2_1_5MHz_4A_TDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01100">dci.h:1100</a></div></div>
<div class="ttc" id="structDCI2C__5MHz__FDD_html_a08e33b59e0be2df1fd04636900c09315"><div class="ttname"><a href="structDCI2C__5MHz__FDD.html#a08e33b59e0be2df1fd04636900c09315">DCI2C_5MHz_FDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02533">dci.h:2533</a></div></div>
<div class="ttc" id="structDCI2__5MHz__2A__TDD_html_a3a20a47b75b9c5addfd7089bf6fe87c5"><div class="ttname"><a href="structDCI2__5MHz__2A__TDD.html#a3a20a47b75b9c5addfd7089bf6fe87c5">DCI2_5MHz_2A_TDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01151">dci.h:1151</a></div></div>
<div class="ttc" id="structDCI2__1__5MHz__2A__TDD_html_a7e79a35dfc9c9826e058ca88a267308c"><div class="ttname"><a href="structDCI2__1__5MHz__2A__TDD.html#a7e79a35dfc9c9826e058ca88a267308c">DCI2_1_5MHz_2A_TDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01077">dci.h:1077</a></div></div>
<div class="ttc" id="structDCI2B__1__5MHz__TDD_html"><div class="ttname"><a href="structDCI2B__1__5MHz__TDD.html">DCI2B_1_5MHz_TDD</a></div><div class="ttdoc">DCI Format Type 2B (1.5 MHz, TDD, 33 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02096">dci.h:2096</a></div></div>
<div class="ttc" id="structDCI2C__10MHz__FDD_html_ae3a527afad4b92620db68d36d9e759e5"><div class="ttname"><a href="structDCI2C__10MHz__FDD.html#ae3a527afad4b92620db68d36d9e759e5">DCI2C_10MHz_FDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02582">dci.h:2582</a></div></div>
<div class="ttc" id="structDCI2A__20MHz__2A__FDD_html_a0a8b992ded193ad584ad51cfe14dc51f"><div class="ttname"><a href="structDCI2A__20MHz__2A__FDD.html#a0a8b992ded193ad584ad51cfe14dc51f">DCI2A_20MHz_2A_FDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02038">dci.h:2038</a></div></div>
<div class="ttc" id="structDCI2A__20MHz__2A__TDD_html_ae213297f367dd0c871691ddb01fe3d3a"><div class="ttname"><a href="structDCI2A__20MHz__2A__TDD.html#ae213297f367dd0c871691ddb01fe3d3a">DCI2A_20MHz_2A_TDD::dai</a></div><div class="ttdeci">uint64_t dai</div><div class="ttdoc">Downlink Assignment Index. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01988">dci.h:1988</a></div></div>
<div class="ttc" id="structDCI2__10MHz__4A__FDD_html_a9ef6409c5f39a376ffcf950b5b10b4ac"><div class="ttname"><a href="structDCI2__10MHz__4A__FDD.html#a9ef6409c5f39a376ffcf950b5b10b4ac">DCI2_10MHz_4A_FDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01515">dci.h:1515</a></div></div>
<div class="ttc" id="structDCI2D__1__5MHz__TDD_html"><div class="ttname"><a href="structDCI2D__1__5MHz__TDD.html">DCI2D_1_5MHz_TDD</a></div><div class="ttdoc">DCI Format Type 2D (1.5 MHz, TDD, 36 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02626">dci.h:2626</a></div></div>
<div class="ttc" id="structDCI1__5MHz__FDD_html_ab4e7c765f863318f3637479d8405ef6a"><div class="ttname"><a href="structDCI1__5MHz__FDD.html#ab4e7c765f863318f3637479d8405ef6a">DCI1_5MHz_FDD::rv</a></div><div class="ttdeci">uint32_t rv</div><div class="ttdoc">Redundancy version. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00624">dci.h:624</a></div></div>
<div class="ttc" id="structDCI1__20MHz__FDD_html_a4b6b68647af22b7b3e5da163135b0fc8"><div class="ttname"><a href="structDCI1__20MHz__FDD.html#a4b6b68647af22b7b3e5da163135b0fc8">DCI1_20MHz_FDD::ndi</a></div><div class="ttdeci">uint64_t ndi</div><div class="ttdoc">New Data Indicator. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00672">dci.h:672</a></div></div>
<div class="ttc" id="structDCI2B__5MHz__FDD_html"><div class="ttname"><a href="structDCI2B__5MHz__FDD.html">DCI2B_5MHz_FDD</a></div><div class="ttdoc">DCI Format Type 2B (5 MHz, FDD, 36 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02264">dci.h:2264</a></div></div>
<div class="ttc" id="structDCI2A__1__5MHz__4A__TDD_html_a78ebd2b9b1155aa4766641775bbfa743"><div class="ttname"><a href="structDCI2A__1__5MHz__4A__TDD.html#a78ebd2b9b1155aa4766641775bbfa743">DCI2A_1_5MHz_4A_TDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01637">dci.h:1637</a></div></div>
<div class="ttc" id="structDCI2B__20MHz__TDD_html_a98cfd1153fc2926ffc593a75eb44d4b4"><div class="ttname"><a href="structDCI2B__20MHz__TDD.html#a98cfd1153fc2926ffc593a75eb44d4b4">DCI2B_20MHz_TDD::padding64</a></div><div class="ttdeci">uint64_t padding64</div><div class="ttdoc">padding to 64bits </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02202">dci.h:2202</a></div></div>
<div class="ttc" id="structDCI2A__10MHz__4A__FDD_html_afb339d3945452a80b1ed191ff044f380"><div class="ttname"><a href="structDCI2A__10MHz__4A__FDD.html#afb339d3945452a80b1ed191ff044f380">DCI2A_10MHz_4A_FDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01959">dci.h:1959</a></div></div>
<div class="ttc" id="structDCI2C__10MHz__TDD_html_a114675a88713dc7b65e5e2cff54e57a2"><div class="ttname"><a href="structDCI2C__10MHz__TDD.html#a114675a88713dc7b65e5e2cff54e57a2">DCI2C_10MHz_TDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02456">dci.h:2456</a></div></div>
<div class="ttc" id="structDCI1__1__5MHz__TDD_html_a90646ba222d606b7b495ec3316b2c34a"><div class="ttname"><a href="structDCI1__1__5MHz__TDD.html#a90646ba222d606b7b495ec3316b2c34a">DCI1_1_5MHz_TDD::harq_pid</a></div><div class="ttdeci">uint32_t harq_pid</div><div class="ttdoc">HARQ Process. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00507">dci.h:507</a></div></div>
<div class="ttc" id="structDCI1A__20MHz__FDD_html_ae73e9009eb8074b86ab86f19dcb791d6"><div class="ttname"><a href="structDCI1A__20MHz__FDD.html#ae73e9009eb8074b86ab86f19dcb791d6">DCI1A_20MHz_FDD::mcs</a></div><div class="ttdeci">uint32_t mcs</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00482">dci.h:482</a></div></div>
<div class="ttc" id="structDCI2A__10MHz__4A__FDD_html"><div class="ttname"><a href="structDCI2A__10MHz__4A__FDD.html">DCI2A_10MHz_4A_FDD</a></div><div class="ttdoc">DCI Format Type 2A (10 MHz, FDD, 4 Antenna Ports, 38 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01938">dci.h:1938</a></div></div>
<div class="ttc" id="structDCI2__5MHz__2A__TDD_html_ab36c19eb97fc07c83c952bbc4e29d13c"><div class="ttname"><a href="structDCI2__5MHz__2A__TDD.html#ab36c19eb97fc07c83c952bbc4e29d13c">DCI2_5MHz_2A_TDD::tb_swap</a></div><div class="ttdeci">uint64_t tb_swap</div><div class="ttdoc">TB swap. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01141">dci.h:1141</a></div></div>
<div class="ttc" id="structDCI2C__1__5MHz__TDD_html_aa8a856af9fe0d9192322902f5c164ae7"><div class="ttname"><a href="structDCI2C__1__5MHz__TDD.html#aa8a856af9fe0d9192322902f5c164ae7">DCI2C_1_5MHz_TDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02372">dci.h:2372</a></div></div>
<div class="ttc" id="structDCI1C__1__5MHz_html_a7105683472e0d9ebf5f807861705aa56"><div class="ttname"><a href="structDCI1C__1__5MHz.html#a7105683472e0d9ebf5f807861705aa56">DCI1C_1_5MHz::mcs</a></div><div class="ttdeci">uint32_t mcs</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00837">dci.h:837</a></div></div>
<div class="ttc" id="structDCI1A__1__5MHz__TDD__1__6_html_a56dc39bdc27fb28411494924a4214996"><div class="ttname"><a href="structDCI1A__1__5MHz__TDD__1__6.html#a56dc39bdc27fb28411494924a4214996">DCI1A_1_5MHz_TDD_1_6::padding</a></div><div class="ttdeci">uint32_t padding</div><div class="ttdoc">padding </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00103">dci.h:103</a></div></div>
<div class="ttc" id="structDCI1C__10MHz_html"><div class="ttname"><a href="structDCI1C__10MHz.html">DCI1C_10MHz</a></div><div class="ttdoc">DCI Format Type 1C (10 MHz, 13 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00859">dci.h:859</a></div></div>
<div class="ttc" id="structDCI2__5MHz__2A__TDD_html_a6229c9715841535182165eccd7dfea0e"><div class="ttname"><a href="structDCI2__5MHz__2A__TDD.html#a6229c9715841535182165eccd7dfea0e">DCI2_5MHz_2A_TDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01131">dci.h:1131</a></div></div>
<div class="ttc" id="structDCI2A__20MHz__4A__TDD_html_a172d4d6dea0546ef857dac90a24f56bc"><div class="ttname"><a href="structDCI2A__20MHz__4A__TDD.html#a172d4d6dea0546ef857dac90a24f56bc">DCI2A_20MHz_4A_TDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02009">dci.h:2009</a></div></div>
<div class="ttc" id="structDCI2B__20MHz__TDD_html_a7cc2321b65becc8d205861a5d191107d"><div class="ttname"><a href="structDCI2B__20MHz__TDD.html#a7cc2321b65becc8d205861a5d191107d">DCI2B_20MHz_TDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02206">dci.h:2206</a></div></div>
<div class="ttc" id="structDCI2__5MHz__4A__TDD_html_a121a16a6001fb246a9fdd6c3a200babd"><div class="ttname"><a href="structDCI2__5MHz__4A__TDD.html#a121a16a6001fb246a9fdd6c3a200babd">DCI2_5MHz_4A_TDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01186">dci.h:1186</a></div></div>
<div class="ttc" id="structDCI2A__20MHz__2A__FDD_html_ad68ba3ec18f6cf10c8d04193c39ad40c"><div class="ttname"><a href="structDCI2A__20MHz__2A__FDD.html#ad68ba3ec18f6cf10c8d04193c39ad40c">DCI2A_20MHz_2A_FDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02050">dci.h:2050</a></div></div>
<div class="ttc" id="structDCI2__5MHz__2A__TDD_html_a43aaa097a46cee03788321248da49f7f"><div class="ttname"><a href="structDCI2__5MHz__2A__TDD.html#a43aaa097a46cee03788321248da49f7f">DCI2_5MHz_2A_TDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01139">dci.h:1139</a></div></div>
<div class="ttc" id="structDCI2__1__5MHz__2A__TDD_html_aa3cd2f405712b2f73bd880b06f008769"><div class="ttname"><a href="structDCI2__1__5MHz__2A__TDD.html#aa3cd2f405712b2f73bd880b06f008769">DCI2_1_5MHz_2A_TDD::dai</a></div><div class="ttdeci">uint64_t dai</div><div class="ttdoc">Downlink Assignment Index. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01079">dci.h:1079</a></div></div>
<div class="ttc" id="structDCI2A__1__5MHz__2A__TDD_html_a9adfa0f87d6d695bbfa60e810bb3ee6f"><div class="ttname"><a href="structDCI2A__1__5MHz__2A__TDD.html#a9adfa0f87d6d695bbfa60e810bb3ee6f">DCI2A_1_5MHz_2A_TDD::ndi1</a></div><div class="ttdeci">uint32_t ndi1</div><div class="ttdoc">New Data Indicator 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01607">dci.h:1607</a></div></div>
<div class="ttc" id="structDCI1A__1__5MHz__FDD_html_ab9b28e09203f720d3d456548ce0abf48"><div class="ttname"><a href="structDCI1A__1__5MHz__FDD.html#ab9b28e09203f720d3d456548ce0abf48">DCI1A_1_5MHz_FDD::padding</a></div><div class="ttdeci">uint32_t padding</div><div class="ttdoc">padding </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00319">dci.h:319</a></div></div>
<div class="ttc" id="structDCI2__5MHz__4A__TDD_html_addb075a03561ea11ea5181852ae32c70"><div class="ttname"><a href="structDCI2__5MHz__4A__TDD.html#addb075a03561ea11ea5181852ae32c70">DCI2_5MHz_4A_TDD::padding64</a></div><div class="ttdeci">uint64_t padding64</div><div class="ttdoc">padding for 64-bit </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01160">dci.h:1160</a></div></div>
<div class="ttc" id="structDCI2C__1__5MHz__TDD_html_a0c5f565ae72bfc35df2edb32194c3347"><div class="ttname"><a href="structDCI2C__1__5MHz__TDD.html#a0c5f565ae72bfc35df2edb32194c3347">DCI2C_1_5MHz_TDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02386">dci.h:2386</a></div></div>
<div class="ttc" id="structDCI2__5MHz__2A__TDD_html_a4a5d05d3fc669a815f51c251fc1b7f67"><div class="ttname"><a href="structDCI2__5MHz__2A__TDD.html#a4a5d05d3fc669a815f51c251fc1b7f67">DCI2_5MHz_2A_TDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01135">dci.h:1135</a></div></div>
<div class="ttc" id="structDCI2C__20MHz__FDD_html"><div class="ttname"><a href="structDCI2C__20MHz__FDD.html">DCI2C_20MHz_FDD</a></div><div class="ttdoc">DCI Format Type 2C (20 MHz, FDD, 50 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02591">dci.h:2591</a></div></div>
<div class="ttc" id="structDCI2A__10MHz__2A__TDD_html_a59bff58d7140d2570caec9078a174972"><div class="ttname"><a href="structDCI2A__10MHz__2A__TDD.html#a59bff58d7140d2570caec9078a174972">DCI2A_10MHz_2A_TDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01862">dci.h:1862</a></div></div>
<div class="ttc" id="structDCI2A__5MHz__2A__FDD_html_a73077f68f3ed5daa9c8708dfe57e8ad4"><div class="ttname"><a href="structDCI2A__5MHz__2A__FDD.html#a73077f68f3ed5daa9c8708dfe57e8ad4">DCI2A_5MHz_2A_FDD::padding</a></div><div class="ttdeci">uint64_t padding</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01786">dci.h:1786</a></div></div>
<div class="ttc" id="structDCI2D__20MHz__FDD_html_a4b998c290bfabab183d2bd09589826ea"><div class="ttname"><a href="structDCI2D__20MHz__FDD.html#a4b998c290bfabab183d2bd09589826ea">DCI2D_20MHz_FDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02882">dci.h:2882</a></div></div>
<div class="ttc" id="structDCI1A__5MHz__TDD__1__6_html_acb1b8381b1c1f141c75464a218bbf16d"><div class="ttname"><a href="structDCI1A__5MHz__TDD__1__6.html#acb1b8381b1c1f141c75464a218bbf16d">DCI1A_5MHz_TDD_1_6::dai</a></div><div class="ttdeci">uint32_t dai</div><div class="ttdoc">Downlink Assignment Index. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00160">dci.h:160</a></div></div>
<div class="ttc" id="structDCI2A__1__5MHz__4A__FDD_html_ae5f92048bca1f9f936600e5ee7e5fc38"><div class="ttname"><a href="structDCI2A__1__5MHz__4A__FDD.html#ae5f92048bca1f9f936600e5ee7e5fc38">DCI2A_1_5MHz_4A_FDD::mcs2</a></div><div class="ttdeci">uint32_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01699">dci.h:1699</a></div></div>
<div class="ttc" id="structDCI2A__5MHz__2A__TDD_html_ad235519f939f9c8986716fe332f05b13"><div class="ttname"><a href="structDCI2A__5MHz__2A__TDD.html#ad235519f939f9c8986716fe332f05b13">DCI2A_5MHz_2A_TDD::padding</a></div><div class="ttdeci">uint64_t padding</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01722">dci.h:1722</a></div></div>
<div class="ttc" id="structDCI0__1__5MHz__FDD_html_af30f17057ff93b9442f8773b9b29b896"><div class="ttname"><a href="structDCI0__1__5MHz__FDD.html#af30f17057ff93b9442f8773b9b29b896">DCI0_1_5MHz_FDD::type</a></div><div class="ttdeci">uint32_t type</div><div class="ttdoc">type = 0 =&gt; DCI Format 0, type = 1 =&gt; DCI Format 1A </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00310">dci.h:310</a></div></div>
<div class="ttc" id="structDCI0__20MHz__FDD_html_a9a4695e83afa2074e0d7fbfe3dc6f168"><div class="ttname"><a href="structDCI0__20MHz__FDD.html#a9a4695e83afa2074e0d7fbfe3dc6f168">DCI0_20MHz_FDD::ndi</a></div><div class="ttdeci">uint32_t ndi</div><div class="ttdoc">New Data Indicator. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00455">dci.h:455</a></div></div>
<div class="ttc" id="structDCI1__20MHz__FDD_html_a0d996fe63d0c4809ad5afd4938ee336f"><div class="ttname"><a href="structDCI1__20MHz__FDD.html#a0d996fe63d0c4809ad5afd4938ee336f">DCI1_20MHz_FDD::mcs</a></div><div class="ttdeci">uint64_t mcs</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00676">dci.h:676</a></div></div>
<div class="ttc" id="structDCI2D__20MHz__TDD_html_aa3b83754ecb1fb48ec87e73f0f9159b1"><div class="ttname"><a href="structDCI2D__20MHz__TDD.html#aa3b83754ecb1fb48ec87e73f0f9159b1">DCI2D_20MHz_TDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02740">dci.h:2740</a></div></div>
<div class="ttc" id="structDCI2A__20MHz__2A__TDD_html_a4ab04e89d159776b68a1e5da47f00d82"><div class="ttname"><a href="structDCI2A__20MHz__2A__TDD.html#a4ab04e89d159776b68a1e5da47f00d82">DCI2A_20MHz_2A_TDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01994">dci.h:1994</a></div></div>
<div class="ttc" id="structDCI2A__1__5MHz__4A__TDD_html_a68b1d768b286ac7a11dce9ef63554284"><div class="ttname"><a href="structDCI2A__1__5MHz__4A__TDD.html#a68b1d768b286ac7a11dce9ef63554284">DCI2A_1_5MHz_4A_TDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01647">dci.h:1647</a></div></div>
<div class="ttc" id="structDCI2__20MHz__2A__TDD_html_a362fcb742235bacf93cd16f833fe78f6"><div class="ttname"><a href="structDCI2__20MHz__2A__TDD.html#a362fcb742235bacf93cd16f833fe78f6">DCI2_20MHz_2A_TDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01275">dci.h:1275</a></div></div>
<div class="ttc" id="structDCI2C__5MHz__FDD_html_a534d45205b44d04d35df19ccc53f67c3"><div class="ttname"><a href="structDCI2C__5MHz__FDD.html#a534d45205b44d04d35df19ccc53f67c3">DCI2C_5MHz_FDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02539">dci.h:2539</a></div></div>
<div class="ttc" id="structDCI2__20MHz__2A__TDD_html"><div class="ttname"><a href="structDCI2__20MHz__2A__TDD.html">DCI2_20MHz_2A_TDD</a></div><div class="ttdoc">DCI Format Type 2 (20 MHz, TDD, 2 Antenna Ports, 54 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01263">dci.h:1263</a></div></div>
<div class="ttc" id="structDCI0__10MHz__TDD__1__6_html_a044b60a6909c6d80d97f6d8d1a8b31b2"><div class="ttname"><a href="structDCI0__10MHz__TDD__1__6.html#a044b60a6909c6d80d97f6d8d1a8b31b2">DCI0_10MHz_TDD_1_6::cqi_req</a></div><div class="ttdeci">uint32_t cqi_req</div><div class="ttdoc">CQI Request. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00188">dci.h:188</a></div></div>
<div class="ttc" id="structDCI2C__1__5MHz__FDD_html_ad5c01f51cfccd2b8709de0849bf35d91"><div class="ttname"><a href="structDCI2C__1__5MHz__FDD.html#ad5c01f51cfccd2b8709de0849bf35d91">DCI2C_1_5MHz_FDD::mcs1</a></div><div class="ttdeci">uint32_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02514">dci.h:2514</a></div></div>
<div class="ttc" id="structDCI2__5MHz__4A__TDD_html_a748d4b581a20759cc3d7b60e7f9f639d"><div class="ttname"><a href="structDCI2__5MHz__4A__TDD.html#a748d4b581a20759cc3d7b60e7f9f639d">DCI2_5MHz_4A_TDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01164">dci.h:1164</a></div></div>
<div class="ttc" id="structDCI2B__10MHz__TDD_html_a12244d1e4599a24d1ea9781cc3340913"><div class="ttname"><a href="structDCI2B__10MHz__TDD.html#a12244d1e4599a24d1ea9781cc3340913">DCI2B_10MHz_TDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02173">dci.h:2173</a></div></div>
<div class="ttc" id="structDCI2D__20MHz__FDD_html_a56e7dd47b04ef3f0208129076855a0f5"><div class="ttname"><a href="structDCI2D__20MHz__FDD.html#a56e7dd47b04ef3f0208129076855a0f5">DCI2D_20MHz_FDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02888">dci.h:2888</a></div></div>
<div class="ttc" id="structDCI1A__10MHz__FDD_html_a2214ecc6bf7848b50b4d2777798a7920"><div class="ttname"><a href="structDCI1A__10MHz__FDD.html#a2214ecc6bf7848b50b4d2777798a7920">DCI1A_10MHz_FDD::mcs</a></div><div class="ttdeci">uint32_t mcs</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00432">dci.h:432</a></div></div>
<div class="ttc" id="structDCI2__1__5MHz__2A__TDD_html_af8037e378fab0cbef1094a0bd2688bcf"><div class="ttname"><a href="structDCI2__1__5MHz__2A__TDD.html#af8037e378fab0cbef1094a0bd2688bcf">DCI2_1_5MHz_2A_TDD::padding64</a></div><div class="ttdeci">uint64_t padding64</div><div class="ttdoc">padding to 64bits </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01059">dci.h:1059</a></div></div>
<div class="ttc" id="structDCI1A__RA__5MHz__TDD__1__6_html_ab468c6d44debc50ca6e88762ea7ee2d0"><div class="ttname"><a href="structDCI1A__RA__5MHz__TDD__1__6.html#ab468c6d44debc50ca6e88762ea7ee2d0">DCI1A_RA_5MHz_TDD_1_6::type</a></div><div class="ttdeci">uint32_t type</div><div class="ttdoc">type = 0 =&gt; DCI Format 0, type = 1 =&gt; DCI Format 1A </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00701">dci.h:701</a></div></div>
<div class="ttc" id="structDCI1B__5MHz__4A__TDD_html_ae59ec8f32c47818b6ecc893d007ad6e2"><div class="ttname"><a href="structDCI1B__5MHz__4A__TDD.html#ae59ec8f32c47818b6ecc893d007ad6e2">DCI1B_5MHz_4A_TDD::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00810">dci.h:810</a></div></div>
<div class="ttc" id="structDCI2B__10MHz__TDD_html_a6cf5b10eb4c4b2ddad5dd63d47aa2647"><div class="ttname"><a href="structDCI2B__10MHz__TDD.html#a6cf5b10eb4c4b2ddad5dd63d47aa2647">DCI2B_10MHz_TDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02179">dci.h:2179</a></div></div>
<div class="ttc" id="structDCI2A__20MHz__4A__FDD_html_a4595f6de941d305f954bdba5f47d0ff0"><div class="ttname"><a href="structDCI2A__20MHz__4A__FDD.html#a4595f6de941d305f954bdba5f47d0ff0">DCI2A_20MHz_4A_FDD::tb_swap</a></div><div class="ttdeci">uint64_t tb_swap</div><div class="ttdoc">TB swap. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02079">dci.h:2079</a></div></div>
<div class="ttc" id="structDCI1D__5MHz__4A__TDD_html_ad19c8631b561a3be351430b26c95d89a"><div class="ttname"><a href="structDCI1D__5MHz__4A__TDD.html#ad19c8631b561a3be351430b26c95d89a">DCI1D_5MHz_4A_TDD::dai</a></div><div class="ttdeci">uint32_t dai</div><div class="ttdoc">Downlink Assignment Index. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01000">dci.h:1000</a></div></div>
<div class="ttc" id="structDCI1__5MHz__FDD_html_a5a60f50cd835407055c31c99f9483939"><div class="ttname"><a href="structDCI1__5MHz__FDD.html#a5a60f50cd835407055c31c99f9483939">DCI1_5MHz_FDD::mcs</a></div><div class="ttdeci">uint32_t mcs</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00630">dci.h:630</a></div></div>
<div class="ttc" id="structDCI2A__5MHz__4A__TDD_html_af867771001c3983b06db23756befa58d"><div class="ttname"><a href="structDCI2A__5MHz__4A__TDD.html#af867771001c3983b06db23756befa58d">DCI2A_5MHz_4A_TDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01777">dci.h:1777</a></div></div>
<div class="ttc" id="structDCI2A__5MHz__4A__FDD_html"><div class="ttname"><a href="structDCI2A__5MHz__4A__FDD.html">DCI2A_5MHz_4A_FDD</a></div><div class="ttdoc">DCI Format Type 2A (5 MHz, FDD, 4 Antenna Ports, 38 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01814">dci.h:1814</a></div></div>
<div class="ttc" id="structDCI0__20MHz__FDD_html_a9d2795174577eb8e389368f6270cec26"><div class="ttname"><a href="structDCI0__20MHz__FDD.html#a9d2795174577eb8e389368f6270cec26">DCI0_20MHz_FDD::cqi_req</a></div><div class="ttdeci">uint32_t cqi_req</div><div class="ttdoc">CQI Request. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00449">dci.h:449</a></div></div>
<div class="ttc" id="structDCI2__5MHz__2A__FDD_html_a8db9fee08f87498d66c98831fb0dd9ff"><div class="ttname"><a href="structDCI2__5MHz__2A__FDD.html#a8db9fee08f87498d66c98831fb0dd9ff">DCI2_5MHz_2A_FDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01401">dci.h:1401</a></div></div>
<div class="ttc" id="structDCI1A__1__5MHz__FDD_html_a0e80ca8a027918d18461b232c7296046"><div class="ttname"><a href="structDCI1A__1__5MHz__FDD.html#a0e80ca8a027918d18461b232c7296046">DCI1A_1_5MHz_FDD::vrb_type</a></div><div class="ttdeci">uint32_t vrb_type</div><div class="ttdoc">Localized/Distributed VRB. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00333">dci.h:333</a></div></div>
<div class="ttc" id="structDCI2C__10MHz__TDD_html_a40ee00ff646fd1534580c57dc5bf25fb"><div class="ttname"><a href="structDCI2C__10MHz__TDD.html#a40ee00ff646fd1534580c57dc5bf25fb">DCI2C_10MHz_TDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02436">dci.h:2436</a></div></div>
<div class="ttc" id="structDCI1__1__5MHz__TDD_html_a5e3eeba80ffd689b39a95fe83ee7de08"><div class="ttname"><a href="structDCI1__1__5MHz__TDD.html#a5e3eeba80ffd689b39a95fe83ee7de08">DCI1_1_5MHz_TDD::mcs</a></div><div class="ttdeci">uint32_t mcs</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00509">dci.h:509</a></div></div>
<div class="ttc" id="structDCI2A__10MHz__2A__TDD_html_a546e97d0b3a6a267614f4518443f0e5c"><div class="ttname"><a href="structDCI2A__10MHz__2A__TDD.html#a546e97d0b3a6a267614f4518443f0e5c">DCI2A_10MHz_2A_TDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01870">dci.h:1870</a></div></div>
<div class="ttc" id="structDCI1B__5MHz__2A__FDD_html"><div class="ttname"><a href="structDCI1B__5MHz__2A__FDD.html">DCI1B_5MHz_2A_FDD</a></div><div class="ttdoc">DCI Format Type 1A (5 MHz, TDD, frame 0, 27 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00727">dci.h:727</a></div></div>
<div class="ttc" id="structDCI2C__10MHz__FDD_html"><div class="ttname"><a href="structDCI2C__10MHz__FDD.html">DCI2C_10MHz_FDD</a></div><div class="ttdoc">DCI Format Type 2C (10 MHz, FDD, 42 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02560">dci.h:2560</a></div></div>
<div class="ttc" id="structDCI2__20MHz__2A__TDD_html_a88a1c36d7cc6dd56e901f5ed875fe48e"><div class="ttname"><a href="structDCI2__20MHz__2A__TDD.html#a88a1c36d7cc6dd56e901f5ed875fe48e">DCI2_20MHz_2A_TDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01291">dci.h:1291</a></div></div>
<div class="ttc" id="structDCI1A__10MHz__TDD__1__6_html_a278ef9554fa9d0d78212d3c9c223fd44"><div class="ttname"><a href="structDCI1A__10MHz__TDD__1__6.html#a278ef9554fa9d0d78212d3c9c223fd44">DCI1A_10MHz_TDD_1_6::mcs</a></div><div class="ttdeci">uint32_t mcs</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00225">dci.h:225</a></div></div>
<div class="ttc" id="structDCI0__5MHz__FDD_html_a3ef28e374af54b5b5bba67730e7ddc20"><div class="ttname"><a href="structDCI0__5MHz__FDD.html#a3ef28e374af54b5b5bba67730e7ddc20">DCI0_5MHz_FDD::hopping</a></div><div class="ttdeci">uint32_t hopping</div><div class="ttdoc">Hopping flag. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00359">dci.h:359</a></div></div>
<div class="ttc" id="structDCI2A__5MHz__4A__FDD_html_ae8937a35675bb23543c759e030e2155c"><div class="ttname"><a href="structDCI2A__5MHz__4A__FDD.html#ae8937a35675bb23543c759e030e2155c">DCI2A_5MHz_4A_FDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01837">dci.h:1837</a></div></div>
<div class="ttc" id="structDCI2__10MHz__2A__TDD_html_a6eaf6a5406d607835297b90901b6ec96"><div class="ttname"><a href="structDCI2__10MHz__2A__TDD.html#a6eaf6a5406d607835297b90901b6ec96">DCI2_10MHz_2A_TDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01203">dci.h:1203</a></div></div>
<div class="ttc" id="structDCI1__5MHz__TDD_html_aa0286d7c1d92427d4137ac32b8b2a0d2"><div class="ttname"><a href="structDCI1__5MHz__TDD.html#aa0286d7c1d92427d4137ac32b8b2a0d2">DCI1_5MHz_TDD::rah</a></div><div class="ttdeci">uint32_t rah</div><div class="ttdoc">Resource Allocation Header. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00538">dci.h:538</a></div></div>
<div class="ttc" id="structDCI2__20MHz__2A__TDD_html_ae8053139a04c114b81462a2d6b62cd99"><div class="ttname"><a href="structDCI2__20MHz__2A__TDD.html#ae8053139a04c114b81462a2d6b62cd99">DCI2_20MHz_2A_TDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01283">dci.h:1283</a></div></div>
<div class="ttc" id="structDCI2D__1__5MHz__TDD_html_ae85201ff4d148690bd2411a90909e090"><div class="ttname"><a href="structDCI2D__1__5MHz__TDD.html#ae85201ff4d148690bd2411a90909e090">DCI2D_1_5MHz_TDD::REMQCL</a></div><div class="ttdeci">uint64_t REMQCL</div><div class="ttdoc">PDSCH REsource Mapping and Quasi-Co-Location Indicator. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02629">dci.h:2629</a></div></div>
<div class="ttc" id="structDCI2__10MHz__4A__TDD_html"><div class="ttname"><a href="structDCI2__10MHz__4A__TDD.html">DCI2_10MHz_4A_TDD</a></div><div class="ttdoc">DCI Format Type 2 (10 MHz, TDD, 4 Antenna Ports, 49 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01228">dci.h:1228</a></div></div>
<div class="ttc" id="structDCI2A__20MHz__4A__TDD_html_a27efc95b8fb7e4d3ff93f6f2707ef0b1"><div class="ttname"><a href="structDCI2A__20MHz__4A__TDD.html#a27efc95b8fb7e4d3ff93f6f2707ef0b1">DCI2A_20MHz_4A_TDD::dai</a></div><div class="ttdeci">uint64_t dai</div><div class="ttdoc">Downlink Assignment Index. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02021">dci.h:2021</a></div></div>
<div class="ttc" id="structDCI2A__1__5MHz__2A__FDD_html_a6bfc15374452a0006773bacb7146b9e7"><div class="ttname"><a href="structDCI2A__1__5MHz__2A__FDD.html#a6bfc15374452a0006773bacb7146b9e7">DCI2A_1_5MHz_2A_FDD::padding</a></div><div class="ttdeci">uint32_t padding</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01662">dci.h:1662</a></div></div>
<div class="ttc" id="structDCI2A__20MHz__2A__FDD_html_a6914b42082f00a4351ab2281aa4a1fa3"><div class="ttname"><a href="structDCI2A__20MHz__2A__FDD.html#a6914b42082f00a4351ab2281aa4a1fa3">DCI2A_20MHz_2A_FDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02054">dci.h:2054</a></div></div>
<div class="ttc" id="structDCI2__5MHz__2A__TDD_html_a20ae11d57ac3ed395272d33e8cbccbbd"><div class="ttname"><a href="structDCI2__5MHz__2A__TDD.html#a20ae11d57ac3ed395272d33e8cbccbbd">DCI2_5MHz_2A_TDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01137">dci.h:1137</a></div></div>
<div class="ttc" id="structDCI2A__20MHz__4A__TDD_html_a19cb3fb926bddeda04fd97279ac9d798"><div class="ttname"><a href="structDCI2A__20MHz__4A__TDD.html#a19cb3fb926bddeda04fd97279ac9d798">DCI2A_20MHz_4A_TDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02007">dci.h:2007</a></div></div>
<div class="ttc" id="structDCI1D__5MHz__2A__TDD_html_abef172cabee32d8d5406c8f27060b876"><div class="ttname"><a href="structDCI1D__5MHz__2A__TDD.html#abef172cabee32d8d5406c8f27060b876">DCI1D_5MHz_2A_TDD::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00932">dci.h:932</a></div></div>
<div class="ttc" id="structDCI2C__10MHz__FDD_html_a0ca479838c91512d46a38a518f70d42b"><div class="ttname"><a href="structDCI2C__10MHz__FDD.html#a0ca479838c91512d46a38a518f70d42b">DCI2C_10MHz_FDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02572">dci.h:2572</a></div></div>
<div class="ttc" id="structDCI2A__10MHz__4A__FDD_html_a8dc881d61c1872e0498d19872642d8cd"><div class="ttname"><a href="structDCI2A__10MHz__4A__FDD.html#a8dc881d61c1872e0498d19872642d8cd">DCI2A_10MHz_4A_FDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01953">dci.h:1953</a></div></div>
<div class="ttc" id="structDCI1A__20MHz__TDD__1__6_html_a0197244721c5ec1047bfa3fecb684e08"><div class="ttname"><a href="structDCI1A__20MHz__TDD__1__6.html#a0197244721c5ec1047bfa3fecb684e08">DCI1A_20MHz_TDD_1_6::type</a></div><div class="ttdeci">uint32_t type</div><div class="ttdoc">type = 0 =&gt; DCI Format 0, type = 1 =&gt; DCI Format 1A </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00285">dci.h:285</a></div></div>
<div class="ttc" id="structDCI2A__10MHz__2A__FDD_html_ab0995fa3a609fa76a1b35dcd370ef839"><div class="ttname"><a href="structDCI2A__10MHz__2A__FDD.html#ab0995fa3a609fa76a1b35dcd370ef839">DCI2A_10MHz_2A_FDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01928">dci.h:1928</a></div></div>
<div class="ttc" id="structDCI2B__10MHz__FDD_html_a32382456f5b93ec3c4bf4542c4296fcf"><div class="ttname"><a href="structDCI2B__10MHz__FDD.html#a32382456f5b93ec3c4bf4542c4296fcf">DCI2B_10MHz_FDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02319">dci.h:2319</a></div></div>
<div class="ttc" id="structDCI2__10MHz__2A__TDD_html_a753e04502b6e8cb469659c51408be371"><div class="ttname"><a href="structDCI2__10MHz__2A__TDD.html#a753e04502b6e8cb469659c51408be371">DCI2_10MHz_2A_TDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01199">dci.h:1199</a></div></div>
<div class="ttc" id="structDCI0__10MHz__TDD__1__6_html_a5e84648afe0c18b048a528dd207f46a0"><div class="ttname"><a href="structDCI0__10MHz__TDD__1__6.html#a5e84648afe0c18b048a528dd207f46a0">DCI0_10MHz_TDD_1_6::TPC</a></div><div class="ttdeci">uint32_t TPC</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00194">dci.h:194</a></div></div>
<div class="ttc" id="structDCI2D__5MHz__TDD_html_a9a252326d3886464b409c628ea60907f"><div class="ttname"><a href="structDCI2D__5MHz__TDD.html#a9a252326d3886464b409c628ea60907f">DCI2D_5MHz_TDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02674">dci.h:2674</a></div></div>
<div class="ttc" id="structDCI2__20MHz__2A__TDD_html_aef016a7863a49ae5e4de87dba3a0f79a"><div class="ttname"><a href="structDCI2__20MHz__2A__TDD.html#aef016a7863a49ae5e4de87dba3a0f79a">DCI2_20MHz_2A_TDD::dai</a></div><div class="ttdeci">uint64_t dai</div><div class="ttdoc">Downlink Assignment Index. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01285">dci.h:1285</a></div></div>
<div class="ttc" id="structDCI2A__5MHz__2A__TDD_html_a852a4ef89f341737ff68d4f7b4a0f2b6"><div class="ttname"><a href="structDCI2A__5MHz__2A__TDD.html#a852a4ef89f341737ff68d4f7b4a0f2b6">DCI2A_5MHz_2A_TDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01734">dci.h:1734</a></div></div>
<div class="ttc" id="structDCI0__1__5MHz__TDD__1__6_html_a8a73028c481c3682eab7cb724d7fa116"><div class="ttname"><a href="structDCI0__1__5MHz__TDD__1__6.html#a8a73028c481c3682eab7cb724d7fa116">DCI0_1_5MHz_TDD_1_6::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_UL*(N_RB_UL+1)/2)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00090">dci.h:90</a></div></div>
<div class="ttc" id="structDCI1B__5MHz__4A__TDD_html_a062c2ef70a08970256bb6e06a467a9dd"><div class="ttname"><a href="structDCI1B__5MHz__4A__TDD.html#a062c2ef70a08970256bb6e06a467a9dd">DCI1B_5MHz_4A_TDD::tpmi</a></div><div class="ttdeci">uint32_t tpmi</div><div class="ttdoc">TPMI information for precoding. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00824">dci.h:824</a></div></div>
<div class="ttc" id="structDCI2A__20MHz__2A__FDD_html_a3e124c8bde0bebfde5175af8bf32c64a"><div class="ttname"><a href="structDCI2A__20MHz__2A__FDD.html#a3e124c8bde0bebfde5175af8bf32c64a">DCI2A_20MHz_2A_FDD::tb_swap</a></div><div class="ttdeci">uint64_t tb_swap</div><div class="ttdoc">TB swap. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02048">dci.h:2048</a></div></div>
<div class="ttc" id="structDCI2B__1__5MHz__FDD_html_a46223737eceb6b44d17bb93cbbae13bb"><div class="ttname"><a href="structDCI2B__1__5MHz__FDD.html#a46223737eceb6b44d17bb93cbbae13bb">DCI2B_1_5MHz_FDD::rv2</a></div><div class="ttdeci">uint32_t rv2</div><div class="ttdoc">Redundancy version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02239">dci.h:2239</a></div></div>
<div class="ttc" id="structDCI2A__10MHz__2A__TDD_html_a6c969621b7202ef2cf96bd0e283d08de"><div class="ttname"><a href="structDCI2A__10MHz__2A__TDD.html#a6c969621b7202ef2cf96bd0e283d08de">DCI2A_10MHz_2A_TDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01858">dci.h:1858</a></div></div>
<div class="ttc" id="structDCI1D__5MHz__4A__FDD_html_a45636f132e909aa6c7733ed561710a5a"><div class="ttname"><a href="structDCI1D__5MHz__4A__FDD.html#a45636f132e909aa6c7733ed561710a5a">DCI1D_5MHz_4A_FDD::vrb_type</a></div><div class="ttdeci">uint32_t vrb_type</div><div class="ttdoc">Localized/Distributed VRB. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00959">dci.h:959</a></div></div>
<div class="ttc" id="structDCI1__5MHz__FDD_html_ae3aa207287fb63a4912e1e4d3c8c27a5"><div class="ttname"><a href="structDCI1__5MHz__FDD.html#ae3aa207287fb63a4912e1e4d3c8c27a5">DCI1_5MHz_FDD::ndi</a></div><div class="ttdeci">uint32_t ndi</div><div class="ttdoc">New Data Indicator. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00626">dci.h:626</a></div></div>
<div class="ttc" id="structDCI1__10MHz__FDD_html_a73491b45dd6641217560d8add67cc8e9"><div class="ttname"><a href="structDCI1__10MHz__FDD.html#a73491b45dd6641217560d8add67cc8e9">DCI1_10MHz_FDD::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00655">dci.h:655</a></div></div>
<div class="ttc" id="structDCI2C__1__5MHz__TDD_html_a491b26f28e669c8974ec67d575181cb8"><div class="ttname"><a href="structDCI2C__1__5MHz__TDD.html#a491b26f28e669c8974ec67d575181cb8">DCI2C_1_5MHz_TDD::srs_req</a></div><div class="ttdeci">uint64_t srs_req</div><div class="ttdoc">SRS Request. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02378">dci.h:2378</a></div></div>
<div class="ttc" id="structDCI2D__5MHz__FDD_html_a649e2f18c1c3a89879756f18cba6c4e4"><div class="ttname"><a href="structDCI2D__5MHz__FDD.html#a649e2f18c1c3a89879756f18cba6c4e4">DCI2D_5MHz_FDD::ap_si_nl_id</a></div><div class="ttdeci">uint64_t ap_si_nl_id</div><div class="ttdoc">Scrambling ID. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02822">dci.h:2822</a></div></div>
<div class="ttc" id="structDCI2D__20MHz__FDD_html_a08e50c1d9380d683979facce702a6a84"><div class="ttname"><a href="structDCI2D__20MHz__FDD.html#a08e50c1d9380d683979facce702a6a84">DCI2D_20MHz_FDD::padding64</a></div><div class="ttdeci">uint64_t padding64</div><div class="ttdoc">padding for 64-bit </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02876">dci.h:2876</a></div></div>
<div class="ttc" id="structDCI1B__5MHz__2A__TDD_html"><div class="ttname"><a href="structDCI1B__5MHz__2A__TDD.html">DCI1B_5MHz_2A_TDD</a></div><div class="ttdoc">DCI Format Type 1B (5 MHz, TDD, 2 Antenna Ports, 29 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00754">dci.h:754</a></div></div>
<div class="ttc" id="structDCI2B__20MHz__TDD_html_a200ec0bdc3691b1b4072e65c1622a983"><div class="ttname"><a href="structDCI2B__20MHz__TDD.html#a200ec0bdc3691b1b4072e65c1622a983">DCI2B_20MHz_TDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02226">dci.h:2226</a></div></div>
<div class="ttc" id="structDCI2A__5MHz__4A__FDD_html_a0094557fb5c4717b3afe88f5f894431e"><div class="ttname"><a href="structDCI2A__5MHz__4A__FDD.html#a0094557fb5c4717b3afe88f5f894431e">DCI2A_5MHz_4A_FDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01819">dci.h:1819</a></div></div>
<div class="ttc" id="structDCI2B__1__5MHz__TDD_html_a2c39b6b9639a08279239580795de2c06"><div class="ttname"><a href="structDCI2B__1__5MHz__TDD.html#a2c39b6b9639a08279239580795de2c06">DCI2B_1_5MHz_TDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02115">dci.h:2115</a></div></div>
<div class="ttc" id="structDCI1D__5MHz__2A__FDD_html_aacd5de8aeb25c273706d92db0b1afc64"><div class="ttname"><a href="structDCI1D__5MHz__2A__FDD.html#aacd5de8aeb25c273706d92db0b1afc64">DCI1D_5MHz_2A_FDD::dl_power_off</a></div><div class="ttdeci">uint32_t dl_power_off</div><div class="ttdoc">Downlink Power Offset. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00921">dci.h:921</a></div></div>
<div class="ttc" id="structDCI2A__20MHz__4A__FDD_html_ac31b93a689f12111b289683ee5a7de86"><div class="ttname"><a href="structDCI2A__20MHz__4A__FDD.html#ac31b93a689f12111b289683ee5a7de86">DCI2A_20MHz_4A_FDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02073">dci.h:2073</a></div></div>
<div class="ttc" id="structDCI1D__5MHz__4A__FDD_html_a51d31897ab597c452e7c5c9cf4dd7c2b"><div class="ttname"><a href="structDCI1D__5MHz__4A__FDD.html#a51d31897ab597c452e7c5c9cf4dd7c2b">DCI1D_5MHz_4A_FDD::pmi</a></div><div class="ttdeci">uint32_t pmi</div><div class="ttdoc">TMI confirmation for precoding. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00975">dci.h:975</a></div></div>
<div class="ttc" id="structDCI2__20MHz__4A__FDD_html_aac713cabd41ba99f1307ade1d77cc37b"><div class="ttname"><a href="structDCI2__20MHz__4A__FDD.html#aac713cabd41ba99f1307ade1d77cc37b">DCI2_20MHz_4A_FDD::padding64</a></div><div class="ttdeci">uint64_t padding64</div><div class="ttdoc">padding for 64-bit </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01560">dci.h:1560</a></div></div>
<div class="ttc" id="structDCI1A__20MHz__FDD_html_ab3b3cea91bb1eb9eb4ae328459882036"><div class="ttname"><a href="structDCI1A__20MHz__FDD.html#ab3b3cea91bb1eb9eb4ae328459882036">DCI1A_20MHz_FDD::rv</a></div><div class="ttdeci">uint32_t rv</div><div class="ttdoc">Redundancy version. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00476">dci.h:476</a></div></div>
<div class="ttc" id="structDCI2A__10MHz__4A__FDD_html_af5c892f5edd8cf3a25f00de4a044288e"><div class="ttname"><a href="structDCI2A__10MHz__4A__FDD.html#af5c892f5edd8cf3a25f00de4a044288e">DCI2A_10MHz_4A_FDD::tb_swap</a></div><div class="ttdeci">uint64_t tb_swap</div><div class="ttdoc">TB swap. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01955">dci.h:1955</a></div></div>
<div class="ttc" id="structDCI1B__5MHz__2A__TDD_html_ac4b8e5fa558b3c6729afcdfd9c7ba742"><div class="ttname"><a href="structDCI1B__5MHz__2A__TDD.html#ac4b8e5fa558b3c6729afcdfd9c7ba742">DCI1B_5MHz_2A_TDD::vrb_type</a></div><div class="ttdeci">uint32_t vrb_type</div><div class="ttdoc">Localized/Distributed VRB. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00756">dci.h:756</a></div></div>
<div class="ttc" id="structDCI0__10MHz__FDD_html_a6c2d32a75a3e29da46d461ba3198b389"><div class="ttname"><a href="structDCI0__10MHz__FDD.html#a6c2d32a75a3e29da46d461ba3198b389">DCI0_10MHz_FDD::mcs</a></div><div class="ttdeci">uint32_t mcs</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00407">dci.h:407</a></div></div>
<div class="ttc" id="structDCI2__5MHz__4A__TDD_html_aa7c1af41a32d4e7b6477743753af0e5e"><div class="ttname"><a href="structDCI2__5MHz__4A__TDD.html#aa7c1af41a32d4e7b6477743753af0e5e">DCI2_5MHz_4A_TDD::tb_swap</a></div><div class="ttdeci">uint64_t tb_swap</div><div class="ttdoc">TB swap. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01176">dci.h:1176</a></div></div>
<div class="ttc" id="structDCI1A__1__5MHz__FDD_html_ae3ccfe920d82b8a030ad0323b87edb64"><div class="ttname"><a href="structDCI1A__1__5MHz__FDD.html#ae3ccfe920d82b8a030ad0323b87edb64">DCI1A_1_5MHz_FDD::harq_pid</a></div><div class="ttdeci">uint32_t harq_pid</div><div class="ttdoc">HARQ Process. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00327">dci.h:327</a></div></div>
<div class="ttc" id="structDCI2D__10MHz__TDD_html_a62b877eb2ef35ad842ef20446d21abe4"><div class="ttname"><a href="structDCI2D__10MHz__TDD.html#a62b877eb2ef35ad842ef20446d21abe4">DCI2D_10MHz_TDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02727">dci.h:2727</a></div></div>
<div class="ttc" id="structDCI1B__5MHz__2A__TDD_html_a5afd385170f6a7df1b1ada5a85b2fb56"><div class="ttname"><a href="structDCI1B__5MHz__2A__TDD.html#a5afd385170f6a7df1b1ada5a85b2fb56">DCI1B_5MHz_2A_TDD::TPC</a></div><div class="ttdeci">uint32_t TPC</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00768">dci.h:768</a></div></div>
<div class="ttc" id="structDCI2A__1__5MHz__4A__FDD_html_a04035ee235a109ac5d3e469593fbbeaa"><div class="ttname"><a href="structDCI2A__1__5MHz__4A__FDD.html#a04035ee235a109ac5d3e469593fbbeaa">DCI2A_1_5MHz_4A_FDD::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01713">dci.h:1713</a></div></div>
<div class="ttc" id="structDCI1B__5MHz__4A__FDD_html_aead4f02f29b4164e0d275abf56898d21"><div class="ttname"><a href="structDCI1B__5MHz__4A__FDD.html#aead4f02f29b4164e0d275abf56898d21">DCI1B_5MHz_4A_FDD::ndi</a></div><div class="ttdeci">uint32_t ndi</div><div class="ttdoc">New Data Indicator. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00791">dci.h:791</a></div></div>
<div class="ttc" id="structDCI1A__10MHz__TDD__1__6_html_aebe4d4f0e035883a671b6e06ed5e6359"><div class="ttname"><a href="structDCI1A__10MHz__TDD__1__6.html#aebe4d4f0e035883a671b6e06ed5e6359">DCI1A_10MHz_TDD_1_6::vrb_type</a></div><div class="ttdeci">uint32_t vrb_type</div><div class="ttdoc">Localized/Distributed VRB. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00229">dci.h:229</a></div></div>
<div class="ttc" id="structDCI2A__1__5MHz__4A__TDD_html_ae42bcb655708b0900c5d3f1e27f964bc"><div class="ttname"><a href="structDCI2A__1__5MHz__4A__TDD.html#ae42bcb655708b0900c5d3f1e27f964bc">DCI2A_1_5MHz_4A_TDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01643">dci.h:1643</a></div></div>
<div class="ttc" id="structDCI2A__5MHz__2A__TDD_html_a12fcb7e5dd1230054dd40b34a9c802d6"><div class="ttname"><a href="structDCI2A__5MHz__2A__TDD.html#a12fcb7e5dd1230054dd40b34a9c802d6">DCI2A_5MHz_2A_TDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01738">dci.h:1738</a></div></div>
<div class="ttc" id="structDCI2A__5MHz__4A__FDD_html_ad68158d1f3986a11260e7b4d7a14d200"><div class="ttname"><a href="structDCI2A__5MHz__4A__FDD.html#ad68158d1f3986a11260e7b4d7a14d200">DCI2A_5MHz_4A_FDD::tpmi</a></div><div class="ttdeci">uint64_t tpmi</div><div class="ttdoc">TPMI information for precoding. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01817">dci.h:1817</a></div></div>
<div class="ttc" id="structDCI2A__1__5MHz__4A__FDD_html_acf84d9f4bb8dbb351085f410319ca8e3"><div class="ttname"><a href="structDCI2A__1__5MHz__4A__FDD.html#acf84d9f4bb8dbb351085f410319ca8e3">DCI2A_1_5MHz_4A_FDD::tb_swap</a></div><div class="ttdeci">uint32_t tb_swap</div><div class="ttdoc">TB swap. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01707">dci.h:1707</a></div></div>
<div class="ttc" id="structDCI1__10MHz__TDD_html_ad8df3356ee9553c609d1d9aa9437af22"><div class="ttname"><a href="structDCI1__10MHz__TDD.html#ad8df3356ee9553c609d1d9aa9437af22">DCI1_10MHz_TDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00557">dci.h:557</a></div></div>
<div class="ttc" id="structDCI2__20MHz__4A__FDD_html_a81b33287f4b184529ff6b35ad6508322"><div class="ttname"><a href="structDCI2__20MHz__4A__FDD.html#a81b33287f4b184529ff6b35ad6508322">DCI2_20MHz_4A_FDD::tb_swap</a></div><div class="ttdeci">uint64_t tb_swap</div><div class="ttdoc">TB swap. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01576">dci.h:1576</a></div></div>
<div class="ttc" id="structDCI2__10MHz__4A__FDD_html_ae2c2db1226f5060ef53066b608a1d66d"><div class="ttname"><a href="structDCI2__10MHz__4A__FDD.html#ae2c2db1226f5060ef53066b608a1d66d">DCI2_10MHz_4A_FDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01499">dci.h:1499</a></div></div>
<div class="ttc" id="structDCI2B__5MHz__TDD_html_a85d695eff6d54532985610721b35005d"><div class="ttname"><a href="structDCI2B__5MHz__TDD.html#a85d695eff6d54532985610721b35005d">DCI2B_5MHz_TDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02154">dci.h:2154</a></div></div>
<div class="ttc" id="structDCI2D__5MHz__FDD_html"><div class="ttname"><a href="structDCI2D__5MHz__FDD.html">DCI2D_5MHz_FDD</a></div><div class="ttdoc">DCI Format Type 2D (5 MHz, FDD, 41 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02804">dci.h:2804</a></div></div>
<div class="ttc" id="structDCI1A__5MHz__FDD_html"><div class="ttname"><a href="structDCI1A__5MHz__FDD.html">DCI1A_5MHz_FDD</a></div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00368">dci.h:368</a></div></div>
<div class="ttc" id="structDCI0__10MHz__TDD__1__6_html_a576e8035cb5e9ef9cf90bb2752a1b307"><div class="ttname"><a href="structDCI0__10MHz__TDD__1__6.html#a576e8035cb5e9ef9cf90bb2752a1b307">DCI0_10MHz_TDD_1_6::hopping</a></div><div class="ttdeci">uint32_t hopping</div><div class="ttdoc">Hopping flag. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00202">dci.h:202</a></div></div>
<div class="ttc" id="structDCI2__5MHz__4A__FDD_html_a79f98c585e33166318f4ae731da9d7f9"><div class="ttname"><a href="structDCI2__5MHz__4A__FDD.html#a79f98c585e33166318f4ae731da9d7f9">DCI2_5MHz_4A_FDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01448">dci.h:1448</a></div></div>
<div class="ttc" id="structDCI2A__1__5MHz__4A__FDD_html_ad9177051241a66c988cbaecd7533aa22"><div class="ttname"><a href="structDCI2A__1__5MHz__4A__FDD.html#ad9177051241a66c988cbaecd7533aa22">DCI2A_1_5MHz_4A_FDD::harq_pid</a></div><div class="ttdeci">uint32_t harq_pid</div><div class="ttdoc">HARQ Process. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01709">dci.h:1709</a></div></div>
<div class="ttc" id="structDCI2D__20MHz__FDD_html_af2892e079f7a54a5706182ec9a488cb0"><div class="ttname"><a href="structDCI2D__20MHz__FDD.html#af2892e079f7a54a5706182ec9a488cb0">DCI2D_20MHz_FDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02886">dci.h:2886</a></div></div>
<div class="ttc" id="structDCI1A__20MHz__TDD__1__6_html_ac5a2fd43eb1465835422e7b964a6e079"><div class="ttname"><a href="structDCI1A__20MHz__TDD__1__6.html#ac5a2fd43eb1465835422e7b964a6e079">DCI1A_20MHz_TDD_1_6::rv</a></div><div class="ttdeci">uint32_t rv</div><div class="ttdoc">Redundancy version. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00273">dci.h:273</a></div></div>
<div class="ttc" id="structDCI1C__20MHz_html_a20f419ee845d306a44ded229bf35ae5a"><div class="ttname"><a href="structDCI1C__20MHz.html#a20f419ee845d306a44ded229bf35ae5a">DCI1C_20MHz::mcs</a></div><div class="ttdeci">uint32_t mcs</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00889">dci.h:889</a></div></div>
<div class="ttc" id="structDCI2B__5MHz__FDD_html_a8791d8eed51f2f5302627cbfa600218c"><div class="ttname"><a href="structDCI2B__5MHz__FDD.html#a8791d8eed51f2f5302627cbfa600218c">DCI2B_5MHz_FDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02270">dci.h:2270</a></div></div>
<div class="ttc" id="structDCI2A__1__5MHz__4A__FDD_html_ae6053a18ee27b6dd04b41a6aab52a1d7"><div class="ttname"><a href="structDCI2A__1__5MHz__4A__FDD.html#ae6053a18ee27b6dd04b41a6aab52a1d7">DCI2A_1_5MHz_4A_FDD::ndi1</a></div><div class="ttdeci">uint32_t ndi1</div><div class="ttdoc">New Data Indicator 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01703">dci.h:1703</a></div></div>
<div class="ttc" id="structDCI2__10MHz__2A__FDD_html_a8cafe658d8a295b128df15d87224b9a6"><div class="ttname"><a href="structDCI2__10MHz__2A__FDD.html#a8cafe658d8a295b128df15d87224b9a6">DCI2_10MHz_2A_FDD::tb_swap</a></div><div class="ttdeci">uint64_t tb_swap</div><div class="ttdoc">TB swap. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01478">dci.h:1478</a></div></div>
<div class="ttc" id="structDCI2A__1__5MHz__2A__FDD_html_a54ee0d58dc71e76901a0f1f1526b8843"><div class="ttname"><a href="structDCI2A__1__5MHz__2A__FDD.html#a54ee0d58dc71e76901a0f1f1526b8843">DCI2A_1_5MHz_2A_FDD::tb_swap</a></div><div class="ttdeci">uint32_t tb_swap</div><div class="ttdoc">TB swap. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01676">dci.h:1676</a></div></div>
<div class="ttc" id="structDCI2__5MHz__2A__FDD_html_a2a10c5d31d2e40c654996a332b7aa56b"><div class="ttname"><a href="structDCI2__5MHz__2A__FDD.html#a2a10c5d31d2e40c654996a332b7aa56b">DCI2_5MHz_2A_FDD::padding64</a></div><div class="ttdeci">uint64_t padding64</div><div class="ttdoc">padding for 64-bit </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01397">dci.h:1397</a></div></div>
<div class="ttc" id="structDCI2__5MHz__4A__TDD_html_ab366749404e6e08d0abc054617523e57"><div class="ttname"><a href="structDCI2__5MHz__4A__TDD.html#ab366749404e6e08d0abc054617523e57">DCI2_5MHz_4A_TDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01170">dci.h:1170</a></div></div>
<div class="ttc" id="structDCI2B__10MHz__FDD_html_a99e163372708cb6603032811de3308ad"><div class="ttname"><a href="structDCI2B__10MHz__FDD.html#a99e163372708cb6603032811de3308ad">DCI2B_10MHz_FDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02309">dci.h:2309</a></div></div>
<div class="ttc" id="structDCI1A__10MHz__TDD__1__6_html_a4c2b491f8af24ca3f334b37dd1fbaa65"><div class="ttname"><a href="structDCI1A__10MHz__TDD__1__6.html#a4c2b491f8af24ca3f334b37dd1fbaa65">DCI1A_10MHz_TDD_1_6::padding</a></div><div class="ttdeci">uint32_t padding</div><div class="ttdoc">padding </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00213">dci.h:213</a></div></div>
<div class="ttc" id="structDCI2__10MHz__2A__TDD_html_af60c2ba8b376c0274217f5b0c12828e0"><div class="ttname"><a href="structDCI2__10MHz__2A__TDD.html#af60c2ba8b376c0274217f5b0c12828e0">DCI2_10MHz_2A_TDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01207">dci.h:1207</a></div></div>
<div class="ttc" id="structDCI1A__10MHz__TDD__1__6_html_ad416798567b8c54bc447a68b64cb9bd6"><div class="ttname"><a href="structDCI1A__10MHz__TDD__1__6.html#ad416798567b8c54bc447a68b64cb9bd6">DCI1A_10MHz_TDD_1_6::harq_pid</a></div><div class="ttdeci">uint32_t harq_pid</div><div class="ttdoc">HARQ Process. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00223">dci.h:223</a></div></div>
<div class="ttc" id="structDCI2B__1__5MHz__TDD_html_a0c414796ff2f0986400844234c7c5abf"><div class="ttname"><a href="structDCI2B__1__5MHz__TDD.html#a0c414796ff2f0986400844234c7c5abf">DCI2B_1_5MHz_TDD::padding</a></div><div class="ttdeci">uint64_t padding</div><div class="ttdoc">Padding for ambiguity. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02123">dci.h:2123</a></div></div>
<div class="ttc" id="structDCI2__1__5MHz__4A__FDD_html_ac196749cbb0860831bd01dceb7836e99"><div class="ttname"><a href="structDCI2__1__5MHz__4A__FDD.html#ac196749cbb0860831bd01dceb7836e99">DCI2_1_5MHz_4A_FDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01378">dci.h:1378</a></div></div>
<div class="ttc" id="structDCI1A__1__5MHz__FDD_html"><div class="ttname"><a href="structDCI1A__1__5MHz__FDD.html">DCI1A_1_5MHz_FDD</a></div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00317">dci.h:317</a></div></div>
<div class="ttc" id="structDCI1D__5MHz__2A__TDD_html_a5a77423d3bdcd76be5616276be33c3a5"><div class="ttname"><a href="structDCI1D__5MHz__2A__TDD.html#a5a77423d3bdcd76be5616276be33c3a5">DCI1D_5MHz_2A_TDD::ndi</a></div><div class="ttdeci">uint32_t ndi</div><div class="ttdoc">New Data Indicator. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00938">dci.h:938</a></div></div>
<div class="ttc" id="structDCI2__10MHz__2A__TDD_html_a199937a54c12db4b4bd309603ae32a76"><div class="ttname"><a href="structDCI2__10MHz__2A__TDD.html#a199937a54c12db4b4bd309603ae32a76">DCI2_10MHz_2A_TDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01213">dci.h:1213</a></div></div>
<div class="ttc" id="structDCI1E__5MHz__2A__M10PRB__TDD_html_ab35ac1e2c52fdd5c6db295683f561f08"><div class="ttname"><a href="structDCI1E__5MHz__2A__M10PRB__TDD.html#ab35ac1e2c52fdd5c6db295683f561f08">DCI1E_5MHz_2A_M10PRB_TDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01044">dci.h:1044</a></div></div>
<div class="ttc" id="structDCI1A__1__5MHz__TDD__1__6_html_a9d94721f8dc105cb57b8a6c866cab895"><div class="ttname"><a href="structDCI1A__1__5MHz__TDD__1__6.html#a9d94721f8dc105cb57b8a6c866cab895">DCI1A_1_5MHz_TDD_1_6::type</a></div><div class="ttdeci">uint32_t type</div><div class="ttdoc">type = 0 =&gt; DCI Format 0, type = 1 =&gt; DCI Format 1A </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00121">dci.h:121</a></div></div>
<div class="ttc" id="structDCI2C__10MHz__TDD_html_a213f5816723ec380dc8a2971778b8117"><div class="ttname"><a href="structDCI2C__10MHz__TDD.html#a213f5816723ec380dc8a2971778b8117">DCI2C_10MHz_TDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02458">dci.h:2458</a></div></div>
<div class="ttc" id="structDCI2C__1__5MHz__FDD_html_afb8177aac9fcf9f03d3320965fe365ee"><div class="ttname"><a href="structDCI2C__1__5MHz__FDD.html#afb8177aac9fcf9f03d3320965fe365ee">DCI2C_1_5MHz_FDD::mcs2</a></div><div class="ttdeci">uint32_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02508">dci.h:2508</a></div></div>
<div class="ttc" id="structDCI2__10MHz__2A__FDD_html_ad23dd44716014348a81a5694801adb1b"><div class="ttname"><a href="structDCI2__10MHz__2A__FDD.html#ad23dd44716014348a81a5694801adb1b">DCI2_10MHz_2A_FDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01476">dci.h:1476</a></div></div>
<div class="ttc" id="structDCI1A__20MHz__TDD__1__6_html"><div class="ttname"><a href="structDCI1A__20MHz__TDD__1__6.html">DCI1A_20MHz_TDD_1_6</a></div><div class="ttdoc">DCI Format Type 1A (20 MHz, TDD, frame 1-6, 27 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00266">dci.h:266</a></div></div>
<div class="ttc" id="structDCI1__1__5MHz__FDD_html_ac379a3e436c5c1660c2685d21528a2ad"><div class="ttname"><a href="structDCI1__1__5MHz__FDD.html#ac379a3e436c5c1660c2685d21528a2ad">DCI1_1_5MHz_FDD::harq_pid</a></div><div class="ttdeci">uint32_t harq_pid</div><div class="ttdoc">HARQ Process. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00605">dci.h:605</a></div></div>
<div class="ttc" id="structDCI2__20MHz__2A__TDD_html_a017e914004e3a6f6c093aaa507ef0877"><div class="ttname"><a href="structDCI2__20MHz__2A__TDD.html#a017e914004e3a6f6c093aaa507ef0877">DCI2_20MHz_2A_TDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01273">dci.h:1273</a></div></div>
<div class="ttc" id="structDCI1A__10MHz__TDD__1__6_html_ab3b207f122e606625af8631ea26a3f88"><div class="ttname"><a href="structDCI1A__10MHz__TDD__1__6.html#ab3b207f122e606625af8631ea26a3f88">DCI1A_10MHz_TDD_1_6::ndi</a></div><div class="ttdeci">uint32_t ndi</div><div class="ttdoc">New Data Indicator. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00221">dci.h:221</a></div></div>
<div class="ttc" id="structDCI2A__5MHz__4A__TDD_html"><div class="ttname"><a href="structDCI2A__5MHz__4A__TDD.html">DCI2A_5MHz_4A_TDD</a></div><div class="ttdoc">DCI Format Type 2A (5 MHz, TDD, 4 Antenna Ports, 41 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01752">dci.h:1752</a></div></div>
<div class="ttc" id="structDCI2B__1__5MHz__FDD_html"><div class="ttname"><a href="structDCI2B__1__5MHz__FDD.html">DCI2B_1_5MHz_FDD</a></div><div class="ttdoc">DCI Format Type 2B (1.5 MHz, FDD, 28 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02235">dci.h:2235</a></div></div>
<div class="ttc" id="structDCI1__20MHz__TDD_html_ab68738f626762abe81c015449a37e44b"><div class="ttname"><a href="structDCI1__20MHz__TDD.html#ab68738f626762abe81c015449a37e44b">DCI1_20MHz_TDD::rv</a></div><div class="ttdeci">uint64_t rv</div><div class="ttdoc">Redundancy version. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00578">dci.h:578</a></div></div>
<div class="ttc" id="structDCI2C__1__5MHz__FDD_html"><div class="ttname"><a href="structDCI2C__1__5MHz__FDD.html">DCI2C_1_5MHz_FDD</a></div><div class="ttdoc">DCI Format Type 2C (1.5 MHz, FDD, 30 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02500">dci.h:2500</a></div></div>
<div class="ttc" id="structDCI2A__1__5MHz__4A__FDD_html_a1f595e0a1514ac10b985cb22f2c834f9"><div class="ttname"><a href="structDCI2A__1__5MHz__4A__FDD.html#a1f595e0a1514ac10b985cb22f2c834f9">DCI2A_1_5MHz_4A_FDD::TPC</a></div><div class="ttdeci">uint32_t TPC</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01711">dci.h:1711</a></div></div>
<div class="ttc" id="structDCI2__1__5MHz__4A__FDD_html_aeb32f2038b3859e24a7054d19d83ed8d"><div class="ttname"><a href="structDCI2__1__5MHz__4A__FDD.html#aeb32f2038b3859e24a7054d19d83ed8d">DCI2_1_5MHz_4A_FDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01374">dci.h:1374</a></div></div>
<div class="ttc" id="structDCI2C__5MHz__TDD_html_a9cdaecd1711b3e4b75056ebf41a51850"><div class="ttname"><a href="structDCI2C__5MHz__TDD.html#a9cdaecd1711b3e4b75056ebf41a51850">DCI2C_5MHz_TDD::ap_si_nl_id</a></div><div class="ttdeci">uint64_t ap_si_nl_id</div><div class="ttdoc">Scrambling ID. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02413">dci.h:2413</a></div></div>
<div class="ttc" id="structDCI1__1__5MHz__FDD_html_a5ecf6e0050a5ce21a06282b7838f7166"><div class="ttname"><a href="structDCI1__1__5MHz__FDD.html#a5ecf6e0050a5ce21a06282b7838f7166">DCI1_1_5MHz_FDD::rah</a></div><div class="ttdeci">uint32_t rah</div><div class="ttdoc">Resource Allocation Header. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00611">dci.h:611</a></div></div>
<div class="ttc" id="structDCI2A__1__5MHz__2A__FDD_html_a78260b954db8c163be80f32137a4e684"><div class="ttname"><a href="structDCI2A__1__5MHz__2A__FDD.html#a78260b954db8c163be80f32137a4e684">DCI2A_1_5MHz_2A_FDD::mcs1</a></div><div class="ttdeci">uint32_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01674">dci.h:1674</a></div></div>
<div class="ttc" id="structDCI2B__5MHz__TDD_html"><div class="ttname"><a href="structDCI2B__5MHz__TDD.html">DCI2B_5MHz_TDD</a></div><div class="ttdoc">DCI Format Type 2B (5 MHz, TDD, 39 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02130">dci.h:2130</a></div></div>
<div class="ttc" id="structDCI1__10MHz__TDD_html_a72823f7d91671bf437bac2aebc961ae8"><div class="ttname"><a href="structDCI1__10MHz__TDD.html#a72823f7d91671bf437bac2aebc961ae8">DCI1_10MHz_TDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00551">dci.h:551</a></div></div>
<div class="ttc" id="structDCI1B__5MHz__2A__FDD_html_abfab8fce24741568f18cd20c3c0268d4"><div class="ttname"><a href="structDCI1B__5MHz__2A__FDD.html#abfab8fce24741568f18cd20c3c0268d4">DCI1B_5MHz_2A_FDD::pmi</a></div><div class="ttdeci">uint32_t pmi</div><div class="ttdoc">TMI confirmation for precoding. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00745">dci.h:745</a></div></div>
<div class="ttc" id="structDCI0__5MHz__FDD_html_a2f8d056f1ab0ef30d0d763f37f3b3cd1"><div class="ttname"><a href="structDCI0__5MHz__FDD.html#a2f8d056f1ab0ef30d0d763f37f3b3cd1">DCI0_5MHz_FDD::type</a></div><div class="ttdeci">uint32_t type</div><div class="ttdoc">type = 0 =&gt; DCI Format 0, type = 1 =&gt; DCI Format 1A </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00361">dci.h:361</a></div></div>
<div class="ttc" id="structDCI2D__1__5MHz__FDD_html"><div class="ttname"><a href="structDCI2D__1__5MHz__FDD.html">DCI2D_1_5MHz_FDD</a></div><div class="ttdoc">DCI Format Type 2D (1.5 MHz, FDD, 33 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02771">dci.h:2771</a></div></div>
<div class="ttc" id="structDCI1A__10MHz__TDD__1__6_html_aaadeeaff65713625aa5d19c212dda602"><div class="ttname"><a href="structDCI1A__10MHz__TDD__1__6.html#aaadeeaff65713625aa5d19c212dda602">DCI1A_10MHz_TDD_1_6::dai</a></div><div class="ttdeci">uint32_t dai</div><div class="ttdoc">Downlink Assignment Index. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00215">dci.h:215</a></div></div>
<div class="ttc" id="structDCI0__5MHz__FDD_html_ac796f5efcba3b7e27c2fff4259214364"><div class="ttname"><a href="structDCI0__5MHz__FDD.html#ac796f5efcba3b7e27c2fff4259214364">DCI0_5MHz_FDD::mcs</a></div><div class="ttdeci">uint32_t mcs</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00355">dci.h:355</a></div></div>
<div class="ttc" id="structDCI1D__5MHz__4A__FDD_html_a17c7ac59b7d0ff8001473695cedb4af3"><div class="ttname"><a href="structDCI1D__5MHz__4A__FDD.html#a17c7ac59b7d0ff8001473695cedb4af3">DCI1D_5MHz_4A_FDD::TPC</a></div><div class="ttdeci">uint32_t TPC</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00971">dci.h:971</a></div></div>
<div class="ttc" id="structDCI1__1__5MHz__FDD_html_a21f1bace061b971b2e4370e9a976e20e"><div class="ttname"><a href="structDCI1__1__5MHz__FDD.html#a21f1bace061b971b2e4370e9a976e20e">DCI1_1_5MHz_FDD::TPC</a></div><div class="ttdeci">uint32_t TPC</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00599">dci.h:599</a></div></div>
<div class="ttc" id="structDCI2C__5MHz__TDD_html_a77ad4fd02e6d401030bc5ef6ea8c016a"><div class="ttname"><a href="structDCI2C__5MHz__TDD.html#a77ad4fd02e6d401030bc5ef6ea8c016a">DCI2C_5MHz_TDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02399">dci.h:2399</a></div></div>
<div class="ttc" id="structDCI0__5MHz__TDD__1__6_html_a9decf079844dc5d450f5ddb6b95ed6a2"><div class="ttname"><a href="structDCI0__5MHz__TDD__1__6.html#a9decf079844dc5d450f5ddb6b95ed6a2">DCI0_5MHz_TDD_1_6::dai</a></div><div class="ttdeci">uint32_t dai</div><div class="ttdoc">DAI. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00135">dci.h:135</a></div></div>
<div class="ttc" id="structDCI2__1__5MHz__2A__FDD_html"><div class="ttname"><a href="structDCI2__1__5MHz__2A__FDD.html">DCI2_1_5MHz_2A_FDD</a></div><div class="ttdoc">DCI Format Type 2 (1.5 MHz, FDD, 2 Antenna Ports, 31 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01333">dci.h:1333</a></div></div>
<div class="ttc" id="structDCI2B__20MHz__FDD_html_a20283ba384f4d7473f43012a8c2e5ee3"><div class="ttname"><a href="structDCI2B__20MHz__FDD.html#a20283ba384f4d7473f43012a8c2e5ee3">DCI2B_20MHz_FDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02346">dci.h:2346</a></div></div>
<div class="ttc" id="structDCI1A__20MHz__TDD__1__6_html_a27a333676fb3cc51a529a782e0fb4ad7"><div class="ttname"><a href="structDCI1A__20MHz__TDD__1__6.html#a27a333676fb3cc51a529a782e0fb4ad7">DCI1A_20MHz_TDD_1_6::mcs</a></div><div class="ttdeci">uint32_t mcs</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00279">dci.h:279</a></div></div>
<div class="ttc" id="structDCI1__1__5MHz__FDD_html_a26b1e4ae61ed7be6185e4d63f90e9aa6"><div class="ttname"><a href="structDCI1__1__5MHz__FDD.html#a26b1e4ae61ed7be6185e4d63f90e9aa6">DCI1_1_5MHz_FDD::rv</a></div><div class="ttdeci">uint32_t rv</div><div class="ttdoc">Redundancy version. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00601">dci.h:601</a></div></div>
<div class="ttc" id="structDCI1C__1__5MHz_html_a7963172a14864b44a13306d3884bf1e3"><div class="ttname"><a href="structDCI1C__1__5MHz.html#a7963172a14864b44a13306d3884bf1e3">DCI1C_1_5MHz::padding32</a></div><div class="ttdeci">uint32_t padding32</div><div class="ttdoc">padding to 32bits </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00836">dci.h:836</a></div></div>
<div class="ttc" id="structDCI2A__20MHz__4A__TDD_html_a52d30965c726fa103ab756f72b60baba"><div class="ttname"><a href="structDCI2A__20MHz__4A__TDD.html#a52d30965c726fa103ab756f72b60baba">DCI2A_20MHz_4A_TDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02011">dci.h:2011</a></div></div>
<div class="ttc" id="structDCI1D__5MHz__2A__TDD_html_a660f23866240721bdbf98b2df113c5d7"><div class="ttname"><a href="structDCI1D__5MHz__2A__TDD.html#a660f23866240721bdbf98b2df113c5d7">DCI1D_5MHz_2A_TDD::mcs</a></div><div class="ttdeci">uint32_t mcs</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00934">dci.h:934</a></div></div>
<div class="ttc" id="structDCI2D__20MHz__TDD_html_a4f52e78ac449e21b0b4469e3b43ee4de"><div class="ttname"><a href="structDCI2D__20MHz__TDD.html#a4f52e78ac449e21b0b4469e3b43ee4de">DCI2D_20MHz_TDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02748">dci.h:2748</a></div></div>
<div class="ttc" id="structDCI2A__5MHz__4A__FDD_html_aec73eb34099e6238c40f47cf85cea4d3"><div class="ttname"><a href="structDCI2A__5MHz__4A__FDD.html#aec73eb34099e6238c40f47cf85cea4d3">DCI2A_5MHz_4A_FDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01839">dci.h:1839</a></div></div>
<div class="ttc" id="structDCI2C__10MHz__FDD_html_aaa69bb75739233e0c890a7d132e9e1d8"><div class="ttname"><a href="structDCI2C__10MHz__FDD.html#aaa69bb75739233e0c890a7d132e9e1d8">DCI2C_10MHz_FDD::padding64</a></div><div class="ttdeci">uint64_t padding64</div><div class="ttdoc">padding for 64-bit </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02562">dci.h:2562</a></div></div>
<div class="ttc" id="structDCI1B__5MHz__4A__TDD_html_a005d69a7264b35ff5a7608b101add7aa"><div class="ttname"><a href="structDCI1B__5MHz__4A__TDD.html#a005d69a7264b35ff5a7608b101add7aa">DCI1B_5MHz_4A_TDD::dai</a></div><div class="ttdeci">uint32_t dai</div><div class="ttdoc">Downlink Assignment Index. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00822">dci.h:822</a></div></div>
<div class="ttc" id="structDCI2B__20MHz__TDD_html_abb84d603d8ef92e9eaf42e0107d5c7fb"><div class="ttname"><a href="structDCI2B__20MHz__TDD.html#abb84d603d8ef92e9eaf42e0107d5c7fb">DCI2B_20MHz_TDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02220">dci.h:2220</a></div></div>
<div class="ttc" id="structDCI2__20MHz__4A__TDD_html_a77b363f3d8497c37114ee16fc1366301"><div class="ttname"><a href="structDCI2__20MHz__4A__TDD.html#a77b363f3d8497c37114ee16fc1366301">DCI2_20MHz_4A_TDD::dai</a></div><div class="ttdeci">uint64_t dai</div><div class="ttdoc">Downlink Assignment Index. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01320">dci.h:1320</a></div></div>
<div class="ttc" id="structDCI1A__10MHz__TDD__1__6_html_a3a288d2b9c56f0797c8a417d638ce0b2"><div class="ttname"><a href="structDCI1A__10MHz__TDD__1__6.html#a3a288d2b9c56f0797c8a417d638ce0b2">DCI1A_10MHz_TDD_1_6::rv</a></div><div class="ttdeci">uint32_t rv</div><div class="ttdoc">Redundancy version. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00219">dci.h:219</a></div></div>
<div class="ttc" id="structDCI0__10MHz__TDD__1__6_html_a2166e768d83c94fe6799df3a1fee9002"><div class="ttname"><a href="structDCI0__10MHz__TDD__1__6.html#a2166e768d83c94fe6799df3a1fee9002">DCI0_10MHz_TDD_1_6::padding</a></div><div class="ttdeci">uint32_t padding</div><div class="ttdoc">Padding. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00186">dci.h:186</a></div></div>
<div class="ttc" id="structDCI1D__5MHz__4A__FDD_html_a10a2e9bf7c3193be040ea18ac59e184f"><div class="ttname"><a href="structDCI1D__5MHz__4A__FDD.html#a10a2e9bf7c3193be040ea18ac59e184f">DCI1D_5MHz_4A_FDD::tpmi</a></div><div class="ttdeci">uint32_t tpmi</div><div class="ttdoc">TPMI information for precoding. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00973">dci.h:973</a></div></div>
<div class="ttc" id="structDCI2C__20MHz__FDD_html_acd3c2213a0601aae69298a87d560d7eb"><div class="ttname"><a href="structDCI2C__20MHz__FDD.html#acd3c2213a0601aae69298a87d560d7eb">DCI2C_20MHz_FDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02613">dci.h:2613</a></div></div>
<div class="ttc" id="structDCI0__10MHz__TDD__1__6_html_a38631055a364a77fc93f40ce85b5361e"><div class="ttname"><a href="structDCI0__10MHz__TDD__1__6.html#a38631055a364a77fc93f40ce85b5361e">DCI0_10MHz_TDD_1_6::ndi</a></div><div class="ttdeci">uint32_t ndi</div><div class="ttdoc">New Data Indicator. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00196">dci.h:196</a></div></div>
<div class="ttc" id="structDCI1A__5MHz__TDD__1__6_html_a74e473d3abbf3b7d18fbc876ff5a8ff5"><div class="ttname"><a href="structDCI1A__5MHz__TDD__1__6.html#a74e473d3abbf3b7d18fbc876ff5a8ff5">DCI1A_5MHz_TDD_1_6::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL*(N_RB_DL-1)/2)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00172">dci.h:172</a></div></div>
<div class="ttc" id="structDCI1A__1__5MHz__TDD__1__6_html_a0e3232e5c2da0e456a706ddba69e33eb"><div class="ttname"><a href="structDCI1A__1__5MHz__TDD__1__6.html#a0e3232e5c2da0e456a706ddba69e33eb">DCI1A_1_5MHz_TDD_1_6::rv</a></div><div class="ttdeci">uint32_t rv</div><div class="ttdoc">Redundancy version. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00109">dci.h:109</a></div></div>
<div class="ttc" id="structDCI1C__10MHz_html_a833dcde06de39977f843f51c0572b63f"><div class="ttname"><a href="structDCI1C__10MHz.html#a833dcde06de39977f843f51c0572b63f">DCI1C_10MHz::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00864">dci.h:864</a></div></div>
<div class="ttc" id="structDCI2B__10MHz__FDD_html_a2424684829f708134f9f7ba91b9b8dc2"><div class="ttname"><a href="structDCI2B__10MHz__FDD.html#a2424684829f708134f9f7ba91b9b8dc2">DCI2B_10MHz_FDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02307">dci.h:2307</a></div></div>
<div class="ttc" id="structDCI2C__1__5MHz__FDD_html_af709697b68e54279458b96b62e25425f"><div class="ttname"><a href="structDCI2C__1__5MHz__FDD.html#af709697b68e54279458b96b62e25425f">DCI2C_1_5MHz_FDD::ndi1</a></div><div class="ttdeci">uint32_t ndi1</div><div class="ttdoc">New Data Indicator 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02512">dci.h:2512</a></div></div>
<div class="ttc" id="structDCI1A__20MHz__TDD__1__6_html_a3feca26fbdef3e291b59b689358a001c"><div class="ttname"><a href="structDCI1A__20MHz__TDD__1__6.html#a3feca26fbdef3e291b59b689358a001c">DCI1A_20MHz_TDD_1_6::harq_pid</a></div><div class="ttdeci">uint32_t harq_pid</div><div class="ttdoc">HARQ Process. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00277">dci.h:277</a></div></div>
<div class="ttc" id="structDCI2B__1__5MHz__TDD_html_a9dd744bb7a8ca92833c641ebb5cb54c4"><div class="ttname"><a href="structDCI2B__1__5MHz__TDD.html#a9dd744bb7a8ca92833c641ebb5cb54c4">DCI2B_1_5MHz_TDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02103">dci.h:2103</a></div></div>
<div class="ttc" id="structDCI2__20MHz__4A__FDD_html_a6e408fe8a58e64747bdeb5a26899905c"><div class="ttname"><a href="structDCI2__20MHz__4A__FDD.html#a6e408fe8a58e64747bdeb5a26899905c">DCI2_20MHz_4A_FDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01582">dci.h:1582</a></div></div>
<div class="ttc" id="structDCI2D__20MHz__FDD_html_aeb85046a92d41059b1175f09cd28bd46"><div class="ttname"><a href="structDCI2D__20MHz__FDD.html#aeb85046a92d41059b1175f09cd28bd46">DCI2D_20MHz_FDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02892">dci.h:2892</a></div></div>
<div class="ttc" id="structDCI2__1__5MHz__4A__FDD_html_a04d719cee1292fcf685572c2f4c583d5"><div class="ttname"><a href="structDCI2__1__5MHz__4A__FDD.html#a04d719cee1292fcf685572c2f4c583d5">DCI2_1_5MHz_4A_FDD::tb_swap</a></div><div class="ttdeci">uint64_t tb_swap</div><div class="ttdoc">TB swap. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01382">dci.h:1382</a></div></div>
<div class="ttc" id="structDCI2D__10MHz__FDD_html_ae430b10fba8399124dc2a21d9a5bdcd0"><div class="ttname"><a href="structDCI2D__10MHz__FDD.html#ae430b10fba8399124dc2a21d9a5bdcd0">DCI2D_10MHz_FDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02865">dci.h:2865</a></div></div>
<div class="ttc" id="structDCI2D__1__5MHz__TDD_html_ae49209539b046e83ed353182e870b5d1"><div class="ttname"><a href="structDCI2D__1__5MHz__TDD.html#ae49209539b046e83ed353182e870b5d1">DCI2D_1_5MHz_TDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02637">dci.h:2637</a></div></div>
<div class="ttc" id="structDCI2A__20MHz__4A__TDD_html_a263fde654981e31e27a1c0e4662e8620"><div class="ttname"><a href="structDCI2A__20MHz__4A__TDD.html#a263fde654981e31e27a1c0e4662e8620">DCI2A_20MHz_4A_TDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02019">dci.h:2019</a></div></div>
<div class="ttc" id="structDCI1B__5MHz__4A__FDD_html_a1a61926b226d31a42b0d7abaf1dc4492"><div class="ttname"><a href="structDCI1B__5MHz__4A__FDD.html#a1a61926b226d31a42b0d7abaf1dc4492">DCI1B_5MHz_4A_FDD::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00785">dci.h:785</a></div></div>
<div class="ttc" id="structDCI2__5MHz__4A__FDD_html_a4d76a4250d861a318a2a86f37bd22b92"><div class="ttname"><a href="structDCI2__5MHz__4A__FDD.html#a4d76a4250d861a318a2a86f37bd22b92">DCI2_5MHz_4A_FDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01454">dci.h:1454</a></div></div>
<div class="ttc" id="structDCI2A__1__5MHz__4A__TDD_html_a6cce39ae57d9ab0af0e70d609349f1d6"><div class="ttname"><a href="structDCI2A__1__5MHz__4A__TDD.html#a6cce39ae57d9ab0af0e70d609349f1d6">DCI2A_1_5MHz_4A_TDD::dai</a></div><div class="ttdeci">uint64_t dai</div><div class="ttdoc">Downlink Assignment Index. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01649">dci.h:1649</a></div></div>
<div class="ttc" id="structDCI1A__10MHz__FDD_html_a6cfb2455b6302b649b7db142d7684442"><div class="ttname"><a href="structDCI1A__10MHz__FDD.html#a6cfb2455b6302b649b7db142d7684442">DCI1A_10MHz_FDD::harq_pid</a></div><div class="ttdeci">uint32_t harq_pid</div><div class="ttdoc">HARQ Process. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00430">dci.h:430</a></div></div>
<div class="ttc" id="structDCI2C__10MHz__TDD_html"><div class="ttname"><a href="structDCI2C__10MHz__TDD.html">DCI2C_10MHz_TDD</a></div><div class="ttdoc">DCI Format Type 2C (10 MHz, TDD, 45 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02430">dci.h:2430</a></div></div>
<div class="ttc" id="structDCI2D__5MHz__TDD_html_aa4b9ea5709151a144e1eeb3af4f29600"><div class="ttname"><a href="structDCI2D__5MHz__TDD.html#aa4b9ea5709151a144e1eeb3af4f29600">DCI2D_5MHz_TDD::REMQCL</a></div><div class="ttdeci">uint64_t REMQCL</div><div class="ttdoc">PDSCH REsource Mapping and Quasi-Co-Location Indicator. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02664">dci.h:2664</a></div></div>
<div class="ttc" id="structDCI2C__20MHz__FDD_html_a4a559ee6267934463d610c7de0f9070a"><div class="ttname"><a href="structDCI2C__20MHz__FDD.html#a4a559ee6267934463d610c7de0f9070a">DCI2C_20MHz_FDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02609">dci.h:2609</a></div></div>
<div class="ttc" id="structDCI2D__1__5MHz__FDD_html_a146be4a04579b247fec65d9178d880f6"><div class="ttname"><a href="structDCI2D__1__5MHz__FDD.html#a146be4a04579b247fec65d9178d880f6">DCI2D_1_5MHz_FDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02785">dci.h:2785</a></div></div>
<div class="ttc" id="structDCI1__5MHz__TDD_html_ab07dfe7ad206d1392d0c91024413c740"><div class="ttname"><a href="structDCI1__5MHz__TDD.html#ab07dfe7ad206d1392d0c91024413c740">DCI1_5MHz_TDD::TPC</a></div><div class="ttdeci">uint32_t TPC</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00526">dci.h:526</a></div></div>
<div class="ttc" id="structDCI2B__5MHz__TDD_html_a8cc804a2a0b6f0175fa7c743a21fe2a4"><div class="ttname"><a href="structDCI2B__5MHz__TDD.html#a8cc804a2a0b6f0175fa7c743a21fe2a4">DCI2B_5MHz_TDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02138">dci.h:2138</a></div></div>
<div class="ttc" id="structDCI2B__1__5MHz__FDD_html_aad5778b82a445885d44c949c3a1b8a2f"><div class="ttname"><a href="structDCI2B__1__5MHz__FDD.html#aad5778b82a445885d44c949c3a1b8a2f">DCI2B_1_5MHz_FDD::padding32</a></div><div class="ttdeci">uint32_t padding32</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02237">dci.h:2237</a></div></div>
<div class="ttc" id="structDCI2__20MHz__2A__TDD_html_aa04ff12176a2b595e09e941a0eaced55"><div class="ttname"><a href="structDCI2__20MHz__2A__TDD.html#aa04ff12176a2b595e09e941a0eaced55">DCI2_20MHz_2A_TDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01287">dci.h:1287</a></div></div>
<div class="ttc" id="structDCI1A__10MHz__FDD_html_aeaf252e2285a651b2e29c3b5fabeacf0"><div class="ttname"><a href="structDCI1A__10MHz__FDD.html#aeaf252e2285a651b2e29c3b5fabeacf0">DCI1A_10MHz_FDD::padding</a></div><div class="ttdeci">uint32_t padding</div><div class="ttdoc">padding </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00422">dci.h:422</a></div></div>
<div class="ttc" id="structDCI2A__5MHz__2A__FDD_html_a4a807298d19825128ee43e247c7f6d05"><div class="ttname"><a href="structDCI2A__5MHz__2A__FDD.html#a4a807298d19825128ee43e247c7f6d05">DCI2A_5MHz_2A_FDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01798">dci.h:1798</a></div></div>
<div class="ttc" id="structDCI2B__20MHz__FDD_html_affd49ab6b27d12abae14284662d92dba"><div class="ttname"><a href="structDCI2B__20MHz__FDD.html#affd49ab6b27d12abae14284662d92dba">DCI2B_20MHz_FDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02336">dci.h:2336</a></div></div>
<div class="ttc" id="structDCI2D__10MHz__TDD_html_ab79653b7b50fa3954277d9aa8c4c3054"><div class="ttname"><a href="structDCI2D__10MHz__TDD.html#ab79653b7b50fa3954277d9aa8c4c3054">DCI2D_10MHz_TDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02713">dci.h:2713</a></div></div>
<div class="ttc" id="structDCI2B__1__5MHz__FDD_html_abbe06aaf341c8709edc940abc2edaac4"><div class="ttname"><a href="structDCI2B__1__5MHz__FDD.html#abbe06aaf341c8709edc940abc2edaac4">DCI2B_1_5MHz_FDD::mcs1</a></div><div class="ttdeci">uint32_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02249">dci.h:2249</a></div></div>
<div class="ttc" id="structDCI2__10MHz__4A__FDD_html_a25bf2bca556a4f26056b4a9bd20f85de"><div class="ttname"><a href="structDCI2__10MHz__4A__FDD.html#a25bf2bca556a4f26056b4a9bd20f85de">DCI2_10MHz_4A_FDD::padding64</a></div><div class="ttdeci">uint64_t padding64</div><div class="ttdoc">padding for 64-bit </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01495">dci.h:1495</a></div></div>
<div class="ttc" id="structDCI1__5MHz__FDD_html_a9a6d111bce843fd96cf8c9fae3380da5"><div class="ttname"><a href="structDCI1__5MHz__FDD.html#a9a6d111bce843fd96cf8c9fae3380da5">DCI1_5MHz_FDD::dummy</a></div><div class="ttdeci">uint32_t dummy</div><div class="ttdoc">dummy bits (not transmitted) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00620">dci.h:620</a></div></div>
<div class="ttc" id="structDCI1__20MHz__TDD_html_ab5ee08e629a1b948b5c86ee11f0e901a"><div class="ttname"><a href="structDCI1__20MHz__TDD.html#ab5ee08e629a1b948b5c86ee11f0e901a">DCI1_20MHz_TDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00576">dci.h:576</a></div></div>
<div class="ttc" id="structDCI1A__RA__5MHz__TDD__1__6_html_ac4bcb60f5bffc88ff882c24c7960f267"><div class="ttname"><a href="structDCI1A__RA__5MHz__TDD__1__6.html#ac4bcb60f5bffc88ff882c24c7960f267">DCI1A_RA_5MHz_TDD_1_6::padding</a></div><div class="ttdeci">uint32_t padding</div><div class="ttdoc">Padding. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00691">dci.h:691</a></div></div>
<div class="ttc" id="structDCI1E__5MHz__2A__M10PRB__TDD_html_a2ee35fff6b14a4996dbacf7d7ff8e3b7"><div class="ttname"><a href="structDCI1E__5MHz__2A__M10PRB__TDD.html#a2ee35fff6b14a4996dbacf7d7ff8e3b7">DCI1E_5MHz_2A_M10PRB_TDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01046">dci.h:1046</a></div></div>
<div class="ttc" id="structDCI2D__1__5MHz__TDD_html_a325baa75287a25ea0cbc0dd3297bba79"><div class="ttname"><a href="structDCI2D__1__5MHz__TDD.html#a325baa75287a25ea0cbc0dd3297bba79">DCI2D_1_5MHz_TDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02633">dci.h:2633</a></div></div>
<div class="ttc" id="structDCI2__1__5MHz__2A__FDD_html_abc8302805182e9cb39c91e9b6c94a73e"><div class="ttname"><a href="structDCI2__1__5MHz__2A__FDD.html#abc8302805182e9cb39c91e9b6c94a73e">DCI2_1_5MHz_2A_FDD::tpmi</a></div><div class="ttdeci">uint32_t tpmi</div><div class="ttdoc">precoding bits </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01337">dci.h:1337</a></div></div>
<div class="ttc" id="structDCI0__5MHz__TDD0_html_afc428e6fabe987fd03fc5747cfe94c51"><div class="ttname"><a href="structDCI0__5MHz__TDD0.html#afc428e6fabe987fd03fc5747cfe94c51">DCI0_5MHz_TDD0::TPC</a></div><div class="ttdeci">uint32_t TPC</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00059">dci.h:59</a></div></div>
<div class="ttc" id="structDCI1D__5MHz__2A__FDD_html_ac1d5f17c47f62571deca706dffb5eb21"><div class="ttname"><a href="structDCI1D__5MHz__2A__FDD.html#ac1d5f17c47f62571deca706dffb5eb21">DCI1D_5MHz_2A_FDD::vrb_type</a></div><div class="ttdeci">uint32_t vrb_type</div><div class="ttdoc">Localized/Distributed VRB. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00903">dci.h:903</a></div></div>
<div class="ttc" id="structDCI2__10MHz__4A__TDD_html_a9f353ad27f79b20a71dd52d49b163052"><div class="ttname"><a href="structDCI2__10MHz__4A__TDD.html#a9f353ad27f79b20a71dd52d49b163052">DCI2_10MHz_4A_TDD::padding64</a></div><div class="ttdeci">uint64_t padding64</div><div class="ttdoc">padding for 64-bit </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01230">dci.h:1230</a></div></div>
<div class="ttc" id="structDCI2A__1__5MHz__2A__TDD_html_a74dab49126a0349483e0063c4d900feb"><div class="ttname"><a href="structDCI2A__1__5MHz__2A__TDD.html#a74dab49126a0349483e0063c4d900feb">DCI2A_1_5MHz_2A_TDD::dai</a></div><div class="ttdeci">uint32_t dai</div><div class="ttdoc">Downlink Assignment Index. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01615">dci.h:1615</a></div></div>
<div class="ttc" id="structDCI1A__5MHz__TDD__1__6_html_a0913ed2ec3d4a695f7a7a5790f74b496"><div class="ttname"><a href="structDCI1A__5MHz__TDD__1__6.html#a0913ed2ec3d4a695f7a7a5790f74b496">DCI1A_5MHz_TDD_1_6::vrb_type</a></div><div class="ttdeci">uint32_t vrb_type</div><div class="ttdoc">Localized/Distributed VRB. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00174">dci.h:174</a></div></div>
<div class="ttc" id="structDCI1__1__5MHz__FDD_html_abad380f67ff00e6f09cae71e7f2a8152"><div class="ttname"><a href="structDCI1__1__5MHz__FDD.html#abad380f67ff00e6f09cae71e7f2a8152">DCI1_1_5MHz_FDD::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdoc">RB Assignment (ceil(N_RB_DL/P)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00609">dci.h:609</a></div></div>
<div class="ttc" id="structDCI2__1__5MHz__4A__TDD_html_ac4d052413334b77179c469fbc75713c3"><div class="ttname"><a href="structDCI2__1__5MHz__4A__TDD.html#ac4d052413334b77179c469fbc75713c3">DCI2_1_5MHz_4A_TDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01116">dci.h:1116</a></div></div>
<div class="ttc" id="structDCI1D__5MHz__4A__TDD_html_a1b4c362b36ea34a746362ee656a3c038"><div class="ttname"><a href="structDCI1D__5MHz__4A__TDD.html#a1b4c362b36ea34a746362ee656a3c038">DCI1D_5MHz_4A_TDD::harq_pid</a></div><div class="ttdeci">uint32_t harq_pid</div><div class="ttdoc">HARQ Process. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00992">dci.h:992</a></div></div>
<div class="ttc" id="structDCI2B__1__5MHz__FDD_html_af8266c0153a253d63adc54c864d502cf"><div class="ttname"><a href="structDCI2B__1__5MHz__FDD.html#af8266c0153a253d63adc54c864d502cf">DCI2B_1_5MHz_FDD::rv1</a></div><div class="ttdeci">uint32_t rv1</div><div class="ttdoc">Redundancy version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02245">dci.h:2245</a></div></div>
<div class="ttc" id="structDCI2__1__5MHz__2A__TDD_html_a50dd157e28162de0dd9759d3dbeee383"><div class="ttname"><a href="structDCI2__1__5MHz__2A__TDD.html#a50dd157e28162de0dd9759d3dbeee383">DCI2_1_5MHz_2A_TDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01081">dci.h:1081</a></div></div>
<div class="ttc" id="structDCI2D__10MHz__TDD_html_a5f0cae40709834926a61796367a32e9c"><div class="ttname"><a href="structDCI2D__10MHz__TDD.html#a5f0cae40709834926a61796367a32e9c">DCI2D_10MHz_TDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02705">dci.h:2705</a></div></div>
<div class="ttc" id="structDCI2C__20MHz__TDD_html"><div class="ttname"><a href="structDCI2C__20MHz__TDD.html">DCI2C_20MHz_TDD</a></div><div class="ttdoc">DCI Format Type 2C (20 MHz, TDD, 53 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02465">dci.h:2465</a></div></div>
<div class="ttc" id="structDCI1A__RA__5MHz__TDD__1__6_html_a6a6019779e0836354ad1798e915a0dd2"><div class="ttname"><a href="structDCI1A__RA__5MHz__TDD__1__6.html#a6a6019779e0836354ad1798e915a0dd2">DCI1A_RA_5MHz_TDD_1_6::preamble_index</a></div><div class="ttdeci">uint32_t preamble_index</div><div class="ttdoc">Preamble Index. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00695">dci.h:695</a></div></div>
<div class="ttc" id="structDCI2D__1__5MHz__FDD_html_afff4695017eb72221f0549b9521e17a5"><div class="ttname"><a href="structDCI2D__1__5MHz__FDD.html#afff4695017eb72221f0549b9521e17a5">DCI2D_1_5MHz_FDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02781">dci.h:2781</a></div></div>
<div class="ttc" id="structDCI2D__5MHz__TDD_html_a701aeb08bc7a1797ebccf257c1416cf8"><div class="ttname"><a href="structDCI2D__5MHz__TDD.html#a701aeb08bc7a1797ebccf257c1416cf8">DCI2D_5MHz_TDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02666">dci.h:2666</a></div></div>
<div class="ttc" id="structDCI2__5MHz__4A__FDD_html_a689cc84e585af47dfcb3d3c7d43210a8"><div class="ttname"><a href="structDCI2__5MHz__4A__FDD.html#a689cc84e585af47dfcb3d3c7d43210a8">DCI2_5MHz_4A_FDD::tb_swap</a></div><div class="ttdeci">uint64_t tb_swap</div><div class="ttdoc">TB swap. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01446">dci.h:1446</a></div></div>
<div class="ttc" id="structDCI2C__1__5MHz__TDD_html_a646bde245149d84f2acd27574746e378"><div class="ttname"><a href="structDCI2C__1__5MHz__TDD.html#a646bde245149d84f2acd27574746e378">DCI2C_1_5MHz_TDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02366">dci.h:2366</a></div></div>
<div class="ttc" id="structDCI0__5MHz__FDD_html_a61a0cc1361983b96e4eb3a74bdf72e10"><div class="ttname"><a href="structDCI0__5MHz__FDD.html#a61a0cc1361983b96e4eb3a74bdf72e10">DCI0_5MHz_FDD::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_UL*(N_RB_UL+1)/2)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00357">dci.h:357</a></div></div>
<div class="ttc" id="structDCI2A__20MHz__2A__FDD_html_a1e82c0b878769fdde49e9736594034ce"><div class="ttname"><a href="structDCI2A__20MHz__2A__FDD.html#a1e82c0b878769fdde49e9736594034ce">DCI2A_20MHz_2A_FDD::padding</a></div><div class="ttdeci">uint64_t padding</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02034">dci.h:2034</a></div></div>
<div class="ttc" id="structDCI2D__10MHz__FDD_html_adc8f1c83f7a9d5dc7b4798e5ba099358"><div class="ttname"><a href="structDCI2D__10MHz__FDD.html#adc8f1c83f7a9d5dc7b4798e5ba099358">DCI2D_10MHz_FDD::padding64</a></div><div class="ttdeci">uint64_t padding64</div><div class="ttdoc">padding for 64-bit </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02841">dci.h:2841</a></div></div>
<div class="ttc" id="structDCI1__1__5MHz__FDD_html_a605492cdf9b609fd1e7a182687dd2623"><div class="ttname"><a href="structDCI1__1__5MHz__FDD.html#a605492cdf9b609fd1e7a182687dd2623">DCI1_1_5MHz_FDD::ndi</a></div><div class="ttdeci">uint32_t ndi</div><div class="ttdoc">New Data Indicator. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00603">dci.h:603</a></div></div>
<div class="ttc" id="structDCI2__1__5MHz__4A__TDD_html_a90ba0f6fd8b230091de92c0953d40883"><div class="ttname"><a href="structDCI2__1__5MHz__4A__TDD.html#a90ba0f6fd8b230091de92c0953d40883">DCI2_1_5MHz_4A_TDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01106">dci.h:1106</a></div></div>
<div class="ttc" id="structDCI1__1__5MHz__TDD_html_a0c61f7288b78adf5491beac6239b1800"><div class="ttname"><a href="structDCI1__1__5MHz__TDD.html#a0c61f7288b78adf5491beac6239b1800">DCI1_1_5MHz_TDD::TPC</a></div><div class="ttdeci">uint32_t TPC</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00501">dci.h:501</a></div></div>
<div class="ttc" id="structDCI2__20MHz__4A__FDD_html_a33899103e95335b978112bfd29f6a493"><div class="ttname"><a href="structDCI2__20MHz__4A__FDD.html#a33899103e95335b978112bfd29f6a493">DCI2_20MHz_4A_FDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01584">dci.h:1584</a></div></div>
<div class="ttc" id="structDCI2B__1__5MHz__TDD_html_ad0d7f4ea18e9e2cd191428711bb7d701"><div class="ttname"><a href="structDCI2B__1__5MHz__TDD.html#ad0d7f4ea18e9e2cd191428711bb7d701">DCI2B_1_5MHz_TDD::dai</a></div><div class="ttdeci">uint64_t dai</div><div class="ttdoc">Downlink Assignment Index. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02117">dci.h:2117</a></div></div>
<div class="ttc" id="structDCI2A__5MHz__4A__TDD_html_afaf1a244e912d214f8db5865b6ce27ef"><div class="ttname"><a href="structDCI2A__5MHz__4A__TDD.html#afaf1a244e912d214f8db5865b6ce27ef">DCI2A_5MHz_4A_TDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01775">dci.h:1775</a></div></div>
<div class="ttc" id="structDCI2A__1__5MHz__4A__TDD_html_a1d5d4fe6ad8d1cfefbb3a864148179dc"><div class="ttname"><a href="structDCI2A__1__5MHz__4A__TDD.html#a1d5d4fe6ad8d1cfefbb3a864148179dc">DCI2A_1_5MHz_4A_TDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01651">dci.h:1651</a></div></div>
<div class="ttc" id="structDCI2C__5MHz__TDD_html_aecaefe80ea3ec2bfe2d48bd152033175"><div class="ttname"><a href="structDCI2C__5MHz__TDD.html#aecaefe80ea3ec2bfe2d48bd152033175">DCI2C_5MHz_TDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02423">dci.h:2423</a></div></div>
<div class="ttc" id="structDCI2C__20MHz__TDD_html_ae0d0e175fca00a8f024843a0df0bb605"><div class="ttname"><a href="structDCI2C__20MHz__TDD.html#ae0d0e175fca00a8f024843a0df0bb605">DCI2C_20MHz_TDD::srs_req</a></div><div class="ttdeci">uint64_t srs_req</div><div class="ttdoc">SRS Request. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02481">dci.h:2481</a></div></div>
<div class="ttc" id="structDCI1A__20MHz__TDD__1__6_html_a8f72447e68c8c6c253518f4172e2478f"><div class="ttname"><a href="structDCI1A__20MHz__TDD__1__6.html#a8f72447e68c8c6c253518f4172e2478f">DCI1A_20MHz_TDD_1_6::dai</a></div><div class="ttdeci">uint32_t dai</div><div class="ttdoc">Downlink Assignment Index. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00269">dci.h:269</a></div></div>
<div class="ttc" id="structDCI2__1__5MHz__2A__TDD_html"><div class="ttname"><a href="structDCI2__1__5MHz__2A__TDD.html">DCI2_1_5MHz_2A_TDD</a></div><div class="ttdoc">DCI Format Type 2 (1.5 MHz, TDD, 2 Antenna Ports, 34 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01057">dci.h:1057</a></div></div>
<div class="ttc" id="structDCI2__10MHz__2A__TDD_html_afcf6fe7c05f764b9b06fa784c11eaf22"><div class="ttname"><a href="structDCI2__10MHz__2A__TDD.html#afcf6fe7c05f764b9b06fa784c11eaf22">DCI2_10MHz_2A_TDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01205">dci.h:1205</a></div></div>
<div class="ttc" id="structDCI0A__5MHz_html"><div class="ttname"><a href="structDCI0A__5MHz.html">DCI0A_5MHz</a></div><div class="ttdoc">DCI Format Type 0 (5 MHz,13 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02941">dci.h:2941</a></div></div>
<div class="ttc" id="structDCI2D__5MHz__FDD_html_ad0a6df0c1bc24d7ece005595a6a54121"><div class="ttname"><a href="structDCI2D__5MHz__FDD.html#ad0a6df0c1bc24d7ece005595a6a54121">DCI2D_5MHz_FDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02820">dci.h:2820</a></div></div>
<div class="ttc" id="structDCI2__20MHz__2A__TDD_html_a9cb5b435fd2825813494b327fe167fc0"><div class="ttname"><a href="structDCI2__20MHz__2A__TDD.html#a9cb5b435fd2825813494b327fe167fc0">DCI2_20MHz_2A_TDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01271">dci.h:1271</a></div></div>
<div class="ttc" id="structDCI2A__1__5MHz__2A__TDD_html_a3ee45bf26aaf4956c1985ee19440f22e"><div class="ttname"><a href="structDCI2A__1__5MHz__2A__TDD.html#a3ee45bf26aaf4956c1985ee19440f22e">DCI2A_1_5MHz_2A_TDD::rv2</a></div><div class="ttdeci">uint32_t rv2</div><div class="ttdoc">Redundancy version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01599">dci.h:1599</a></div></div>
<div class="ttc" id="structDCI2A__1__5MHz__2A__FDD_html_a61879bb5564bc8e6e73fb9dcc6042c3d"><div class="ttname"><a href="structDCI2A__1__5MHz__2A__FDD.html#a61879bb5564bc8e6e73fb9dcc6042c3d">DCI2A_1_5MHz_2A_FDD::ndi1</a></div><div class="ttdeci">uint32_t ndi1</div><div class="ttdoc">New Data Indicator 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01672">dci.h:1672</a></div></div>
<div class="ttc" id="structDCI2__1__5MHz__2A__FDD_html_aaea97f4580e50f641f68fea5b22e9b04"><div class="ttname"><a href="structDCI2__1__5MHz__2A__FDD.html#aaea97f4580e50f641f68fea5b22e9b04">DCI2_1_5MHz_2A_FDD::mcs2</a></div><div class="ttdeci">uint32_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01343">dci.h:1343</a></div></div>
<div class="ttc" id="structDCI1A__5MHz__TDD__1__6_html_a1a9f5d4199f84fc81b17236aff256e54"><div class="ttname"><a href="structDCI1A__5MHz__TDD__1__6.html#a1a9f5d4199f84fc81b17236aff256e54">DCI1A_5MHz_TDD_1_6::TPC</a></div><div class="ttdeci">uint32_t TPC</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00162">dci.h:162</a></div></div>
<div class="ttc" id="structDCI2B__5MHz__TDD_html_aedf05ffd029d7178e78d74ad72c0fa37"><div class="ttname"><a href="structDCI2B__5MHz__TDD.html#aedf05ffd029d7178e78d74ad72c0fa37">DCI2B_5MHz_TDD::scrambling_id</a></div><div class="ttdeci">uint64_t scrambling_id</div><div class="ttdoc">Scrambling ID. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02148">dci.h:2148</a></div></div>
<div class="ttc" id="structDCI1D__5MHz__4A__TDD_html_a01d1bbc535727f9c8b733f8c29075cb9"><div class="ttname"><a href="structDCI1D__5MHz__4A__TDD.html#a01d1bbc535727f9c8b733f8c29075cb9">DCI1D_5MHz_4A_TDD::tpmi</a></div><div class="ttdeci">uint32_t tpmi</div><div class="ttdoc">TPMI information for precoding. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01002">dci.h:1002</a></div></div>
<div class="ttc" id="structDCI0__1__5MHz__FDD_html_a15da8ffebd5828be49fb2e2c05bce8bf"><div class="ttname"><a href="structDCI0__1__5MHz__FDD.html#a15da8ffebd5828be49fb2e2c05bce8bf">DCI0_1_5MHz_FDD::cqi_req</a></div><div class="ttdeci">uint32_t cqi_req</div><div class="ttdoc">CQI Request. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00296">dci.h:296</a></div></div>
<div class="ttc" id="structDCI2B__1__5MHz__FDD_html_adabea020e729e1671274ceee3d1f6a3d"><div class="ttname"><a href="structDCI2B__1__5MHz__FDD.html#adabea020e729e1671274ceee3d1f6a3d">DCI2B_1_5MHz_FDD::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02257">dci.h:2257</a></div></div>
<div class="ttc" id="structDCI2B__1__5MHz__TDD_html_ae95b16c5edc53cc70650a8ef2115f6a8"><div class="ttname"><a href="structDCI2B__1__5MHz__TDD.html#ae95b16c5edc53cc70650a8ef2115f6a8">DCI2B_1_5MHz_TDD::scrambling_id</a></div><div class="ttdeci">uint64_t scrambling_id</div><div class="ttdoc">Scrambling ID. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02113">dci.h:2113</a></div></div>
<div class="ttc" id="structDCI2D__5MHz__TDD_html"><div class="ttname"><a href="structDCI2D__5MHz__TDD.html">DCI2D_5MHz_TDD</a></div><div class="ttdoc">DCI Format Type 2D (5 MHz, TDD, 43 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02660">dci.h:2660</a></div></div>
<div class="ttc" id="structDCI2B__5MHz__FDD_html_a827be8fe5784e9a5441000bba96e6921"><div class="ttname"><a href="structDCI2B__5MHz__FDD.html#a827be8fe5784e9a5441000bba96e6921">DCI2B_5MHz_FDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02288">dci.h:2288</a></div></div>
<div class="ttc" id="structDCI0__10MHz__TDD__1__6_html_a42c6533b4a02dcf24d2dbcec5bfb87a1"><div class="ttname"><a href="structDCI0__10MHz__TDD__1__6.html#a42c6533b4a02dcf24d2dbcec5bfb87a1">DCI0_10MHz_TDD_1_6::type</a></div><div class="ttdeci">uint32_t type</div><div class="ttdoc">type = 0 =&gt; DCI Format 0, type = 1 =&gt; DCI Format 1A </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00204">dci.h:204</a></div></div>
<div class="ttc" id="structDCI2B__10MHz__TDD_html_af2aa83e240964557b9d9c6bece34bbc3"><div class="ttname"><a href="structDCI2B__10MHz__TDD.html#af2aa83e240964557b9d9c6bece34bbc3">DCI2B_10MHz_TDD::scrambling_id</a></div><div class="ttdeci">uint64_t scrambling_id</div><div class="ttdoc">Scrambling ID. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02183">dci.h:2183</a></div></div>
<div class="ttc" id="structDCI1A__1__5MHz__FDD_html_a1d66514ee039165c8a27e08aed30fd3e"><div class="ttname"><a href="structDCI1A__1__5MHz__FDD.html#a1d66514ee039165c8a27e08aed30fd3e">DCI1A_1_5MHz_FDD::rv</a></div><div class="ttdeci">uint32_t rv</div><div class="ttdoc">Redundancy version. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00323">dci.h:323</a></div></div>
<div class="ttc" id="structDCI2__5MHz__2A__TDD_html_aa50b7e831becff7e8f4be775b1142fc3"><div class="ttname"><a href="structDCI2__5MHz__2A__TDD.html#aa50b7e831becff7e8f4be775b1142fc3">DCI2_5MHz_2A_TDD::tpmi</a></div><div class="ttdeci">uint64_t tpmi</div><div class="ttdoc">TPMI information for precoding. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01127">dci.h:1127</a></div></div>
<div class="ttc" id="structDCI0__5MHz__TDD__1__6_html_a8c949090fbb9f556f609beb80dd3428f"><div class="ttname"><a href="structDCI0__5MHz__TDD__1__6.html#a8c949090fbb9f556f609beb80dd3428f">DCI0_5MHz_TDD_1_6::TPC</a></div><div class="ttdeci">uint32_t TPC</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00139">dci.h:139</a></div></div>
<div class="ttc" id="structDCI1E__5MHz__2A__M10PRB__TDD_html_a0583a7c3b1b63f8b15ac2f3477f6902f"><div class="ttname"><a href="structDCI1E__5MHz__2A__M10PRB__TDD.html#a0583a7c3b1b63f8b15ac2f3477f6902f">DCI1E_5MHz_2A_M10PRB_TDD::padding64</a></div><div class="ttdeci">uint64_t padding64</div><div class="ttdoc">padding to 64bits </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01020">dci.h:1020</a></div></div>
<div class="ttc" id="structDCI1A__5MHz__TDD__1__6_html_a025753e6f114055d93f35637dc9a66ab"><div class="ttname"><a href="structDCI1A__5MHz__TDD__1__6.html#a025753e6f114055d93f35637dc9a66ab">DCI1A_5MHz_TDD_1_6::mcs</a></div><div class="ttdeci">uint32_t mcs</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00170">dci.h:170</a></div></div>
<div class="ttc" id="structDCI2A__1__5MHz__4A__FDD_html_a8282be28e689d28a9b1b29ffe87dd5fb"><div class="ttname"><a href="structDCI2A__1__5MHz__4A__FDD.html#a8282be28e689d28a9b1b29ffe87dd5fb">DCI2A_1_5MHz_4A_FDD::rv2</a></div><div class="ttdeci">uint32_t rv2</div><div class="ttdoc">Redundancy version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01695">dci.h:1695</a></div></div>
<div class="ttc" id="structDCI1C__15MHz_html_a85032c5917cc62cdd34f8ac099fe3382"><div class="ttname"><a href="structDCI1C__15MHz.html#a85032c5917cc62cdd34f8ac099fe3382">DCI1C_15MHz::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00877">dci.h:877</a></div></div>
<div class="ttc" id="structDCI2B__20MHz__FDD_html_a65c7987b4d68740026739a2b43d756f9"><div class="ttname"><a href="structDCI2B__20MHz__FDD.html#a65c7987b4d68740026739a2b43d756f9">DCI2B_20MHz_FDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02350">dci.h:2350</a></div></div>
<div class="ttc" id="structDCI1D__5MHz__4A__TDD_html_adbb8db4981025b753a329c963d2faf88"><div class="ttname"><a href="structDCI1D__5MHz__4A__TDD.html#adbb8db4981025b753a329c963d2faf88">DCI1D_5MHz_4A_TDD::mcs</a></div><div class="ttdeci">uint32_t mcs</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00990">dci.h:990</a></div></div>
<div class="ttc" id="structDCI2A__20MHz__4A__TDD_html_a3e1d2eadce4e43f6f783216e0c7240ae"><div class="ttname"><a href="structDCI2A__20MHz__4A__TDD.html#a3e1d2eadce4e43f6f783216e0c7240ae">DCI2A_20MHz_4A_TDD::tb_swap</a></div><div class="ttdeci">uint64_t tb_swap</div><div class="ttdoc">TB swap. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02017">dci.h:2017</a></div></div>
<div class="ttc" id="structDCI2B__20MHz__TDD_html_a9b7e6425f35dadf6c154efcadf668898"><div class="ttname"><a href="structDCI2B__20MHz__TDD.html#a9b7e6425f35dadf6c154efcadf668898">DCI2B_20MHz_TDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02204">dci.h:2204</a></div></div>
<div class="ttc" id="structDCI2A__5MHz__4A__TDD_html_a78e0478b8c46cf60ff732ecb4d164492"><div class="ttname"><a href="structDCI2A__5MHz__4A__TDD.html#a78e0478b8c46cf60ff732ecb4d164492">DCI2A_5MHz_4A_TDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01761">dci.h:1761</a></div></div>
<div class="ttc" id="structDCI1B__5MHz__4A__FDD_html_a61b2fbbd22775a20b98e9f90a891010d"><div class="ttname"><a href="structDCI1B__5MHz__4A__FDD.html#a61b2fbbd22775a20b98e9f90a891010d">DCI1B_5MHz_4A_FDD::rv</a></div><div class="ttdeci">uint32_t rv</div><div class="ttdoc">Redundancy version. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00793">dci.h:793</a></div></div>
<div class="ttc" id="structDCI2D__1__5MHz__TDD_html_a1b347d9a91f9c4bd9bcac1817c5c54a7"><div class="ttname"><a href="structDCI2D__1__5MHz__TDD.html#a1b347d9a91f9c4bd9bcac1817c5c54a7">DCI2D_1_5MHz_TDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02635">dci.h:2635</a></div></div>
<div class="ttc" id="structDCI2D__10MHz__TDD_html_a68bf32e98a09380f639cce15c229523e"><div class="ttname"><a href="structDCI2D__10MHz__TDD.html#a68bf32e98a09380f639cce15c229523e">DCI2D_10MHz_TDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02703">dci.h:2703</a></div></div>
<div class="ttc" id="structDCI2__1__5MHz__2A__TDD_html_adff485f57e5d6a4af2f0b7425742a70e"><div class="ttname"><a href="structDCI2__1__5MHz__2A__TDD.html#adff485f57e5d6a4af2f0b7425742a70e">DCI2_1_5MHz_2A_TDD::tpmi</a></div><div class="ttdeci">uint64_t tpmi</div><div class="ttdoc">TPMI information for precoding. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01061">dci.h:1061</a></div></div>
<div class="ttc" id="structDCI2D__20MHz__TDD_html_a422c1e67d09941224e1d9d1db75ed7fc"><div class="ttname"><a href="structDCI2D__20MHz__TDD.html#a422c1e67d09941224e1d9d1db75ed7fc">DCI2D_20MHz_TDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02742">dci.h:2742</a></div></div>
<div class="ttc" id="structDCI2D__5MHz__FDD_html_a3208aa6dea7d43320966866f60b51139"><div class="ttname"><a href="structDCI2D__5MHz__FDD.html#a3208aa6dea7d43320966866f60b51139">DCI2D_5MHz_FDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02824">dci.h:2824</a></div></div>
<div class="ttc" id="structDCI2__1__5MHz__4A__FDD_html_a44d117eb6f0f28e93ca2655ea41ec666"><div class="ttname"><a href="structDCI2__1__5MHz__4A__FDD.html#a44d117eb6f0f28e93ca2655ea41ec666">DCI2_1_5MHz_4A_FDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01384">dci.h:1384</a></div></div>
<div class="ttc" id="structDCI0__5MHz__FDD_html_a11303d4312ab2b585e76e2176a533358"><div class="ttname"><a href="structDCI0__5MHz__FDD.html#a11303d4312ab2b585e76e2176a533358">DCI0_5MHz_FDD::padding</a></div><div class="ttdeci">uint32_t padding</div><div class="ttdoc">Padding. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00345">dci.h:345</a></div></div>
<div class="ttc" id="structDCI2B__10MHz__TDD_html_abf4b586af657e87c2bfca6401ee6ed59"><div class="ttname"><a href="structDCI2B__10MHz__TDD.html#abf4b586af657e87c2bfca6401ee6ed59">DCI2B_10MHz_TDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02171">dci.h:2171</a></div></div>
<div class="ttc" id="structDCI2D__5MHz__TDD_html_ac5737dd0c53f4e976386beb7b4610600"><div class="ttname"><a href="structDCI2D__5MHz__TDD.html#ac5737dd0c53f4e976386beb7b4610600">DCI2D_5MHz_TDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02688">dci.h:2688</a></div></div>
<div class="ttc" id="structDCI2A__10MHz__4A__FDD_html_a467cd8319330d3fb7b6d94ce0007b79a"><div class="ttname"><a href="structDCI2A__10MHz__4A__FDD.html#a467cd8319330d3fb7b6d94ce0007b79a">DCI2A_10MHz_4A_FDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01951">dci.h:1951</a></div></div>
<div class="ttc" id="structDCI2A__20MHz__2A__TDD_html_a195144dd3fb042c2f017ddd98d966b89"><div class="ttname"><a href="structDCI2A__20MHz__2A__TDD.html#a195144dd3fb042c2f017ddd98d966b89">DCI2A_20MHz_2A_TDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01986">dci.h:1986</a></div></div>
<div class="ttc" id="structDCI2B__10MHz__FDD_html_a0be43d0dbe82af07ce5b693b837b36ea"><div class="ttname"><a href="structDCI2B__10MHz__FDD.html#a0be43d0dbe82af07ce5b693b837b36ea">DCI2B_10MHz_FDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02303">dci.h:2303</a></div></div>
<div class="ttc" id="structDCI2A__1__5MHz__4A__TDD_html_a2dc390c35ca28ad898c0b05edd79dcd7"><div class="ttname"><a href="structDCI2A__1__5MHz__4A__TDD.html#a2dc390c35ca28ad898c0b05edd79dcd7">DCI2A_1_5MHz_4A_TDD::tpmi</a></div><div class="ttdeci">uint64_t tpmi</div><div class="ttdoc">TPMI information for precoding. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01631">dci.h:1631</a></div></div>
<div class="ttc" id="structDCI2__1__5MHz__2A__TDD_html_ac3bfb217e4062f991bf70fd8044cb8ed"><div class="ttname"><a href="structDCI2__1__5MHz__2A__TDD.html#ac3bfb217e4062f991bf70fd8044cb8ed">DCI2_1_5MHz_2A_TDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01065">dci.h:1065</a></div></div>
<div class="ttc" id="structDCI1D__5MHz__2A__FDD_html_a60880f58805b288348f6e08c83aac900"><div class="ttname"><a href="structDCI1D__5MHz__2A__FDD.html#a60880f58805b288348f6e08c83aac900">DCI1D_5MHz_2A_FDD::TPC</a></div><div class="ttdeci">uint32_t TPC</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00915">dci.h:915</a></div></div>
<div class="ttc" id="structDCI2__5MHz__2A__FDD_html_ae9ef3679a4f7d25c4ad63127312deb5f"><div class="ttname"><a href="structDCI2__5MHz__2A__FDD.html#ae9ef3679a4f7d25c4ad63127312deb5f">DCI2_5MHz_2A_FDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01403">dci.h:1403</a></div></div>
<div class="ttc" id="structDCI1B__5MHz__4A__FDD_html_afd178f4ffdda2f891b928422ea78a404"><div class="ttname"><a href="structDCI1B__5MHz__4A__FDD.html#afd178f4ffdda2f891b928422ea78a404">DCI1B_5MHz_4A_FDD::harq_pid</a></div><div class="ttdeci">uint32_t harq_pid</div><div class="ttdoc">HARQ Process. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00789">dci.h:789</a></div></div>
<div class="ttc" id="structDCI1D__5MHz__4A__TDD_html"><div class="ttname"><a href="structDCI1D__5MHz__4A__TDD.html">DCI1D_5MHz_4A_TDD</a></div><div class="ttdoc">DCI Format Type 1D (5 MHz, TDD, 4 Antenna Ports, 33 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00984">dci.h:984</a></div></div>
<div class="ttc" id="structDCI2D__1__5MHz__FDD_html_a001bb373111d0dc8eacbbaed66ea227b"><div class="ttname"><a href="structDCI2D__1__5MHz__FDD.html#a001bb373111d0dc8eacbbaed66ea227b">DCI2D_1_5MHz_FDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02783">dci.h:2783</a></div></div>
<div class="ttc" id="structDCI2D__5MHz__TDD_html_aba3166d42f4a26c2cfc8a36214c69c31"><div class="ttname"><a href="structDCI2D__5MHz__TDD.html#aba3166d42f4a26c2cfc8a36214c69c31">DCI2D_5MHz_TDD::dai</a></div><div class="ttdeci">uint64_t dai</div><div class="ttdoc">Downlink Assignment Index. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02684">dci.h:2684</a></div></div>
<div class="ttc" id="structDCI0__10MHz__FDD_html_a93ab22a40a2870aab2bb08ba15a14ce7"><div class="ttname"><a href="structDCI0__10MHz__FDD.html#a93ab22a40a2870aab2bb08ba15a14ce7">DCI0_10MHz_FDD::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_UL*(N_RB_UL+1)/2)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00409">dci.h:409</a></div></div>
<div class="ttc" id="structDCI2__5MHz__4A__FDD_html_a2ab9d36145da60ce13defd9604b434ed"><div class="ttname"><a href="structDCI2__5MHz__4A__FDD.html#a2ab9d36145da60ce13defd9604b434ed">DCI2_5MHz_4A_FDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01438">dci.h:1438</a></div></div>
<div class="ttc" id="structDCI1C__5MHz_html_a6e1ee44978bda1bcfc24558007c6ad23"><div class="ttname"><a href="structDCI1C__5MHz.html#a6e1ee44978bda1bcfc24558007c6ad23">DCI1C_5MHz::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00852">dci.h:852</a></div></div>
<div class="ttc" id="structDCI2A__20MHz__2A__FDD_html_a44e32b29160485efa8eeb9247db4d10c"><div class="ttname"><a href="structDCI2A__20MHz__2A__FDD.html#a44e32b29160485efa8eeb9247db4d10c">DCI2A_20MHz_2A_FDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02040">dci.h:2040</a></div></div>
<div class="ttc" id="structDCI2__10MHz__4A__FDD_html_a8c7a44d6c9fb606909cac630672ed93b"><div class="ttname"><a href="structDCI2__10MHz__4A__FDD.html#a8c7a44d6c9fb606909cac630672ed93b">DCI2_10MHz_4A_FDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01519">dci.h:1519</a></div></div>
<div class="ttc" id="structDCI1A__10MHz__FDD_html_a4297ca3192e0b3b32f84b7f364c25ea4"><div class="ttname"><a href="structDCI1A__10MHz__FDD.html#a4297ca3192e0b3b32f84b7f364c25ea4">DCI1A_10MHz_FDD::ndi</a></div><div class="ttdeci">uint32_t ndi</div><div class="ttdoc">New Data Indicator. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00428">dci.h:428</a></div></div>
<div class="ttc" id="structDCI2D__5MHz__FDD_html_a1bcaddd0d656e2e366f5dabc65f8607d"><div class="ttname"><a href="structDCI2D__5MHz__FDD.html#a1bcaddd0d656e2e366f5dabc65f8607d">DCI2D_5MHz_FDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02818">dci.h:2818</a></div></div>
<div class="ttc" id="structDCI2B__20MHz__TDD_html_a07ff5780a509aff4d2e0fefb2cc8d593"><div class="ttname"><a href="structDCI2B__20MHz__TDD.html#a07ff5780a509aff4d2e0fefb2cc8d593">DCI2B_20MHz_TDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02224">dci.h:2224</a></div></div>
<div class="ttc" id="structDCI1D__5MHz__2A__TDD_html_a051771c12ebb0d9d2ae905f70f8b3ac6"><div class="ttname"><a href="structDCI1D__5MHz__2A__TDD.html#a051771c12ebb0d9d2ae905f70f8b3ac6">DCI1D_5MHz_2A_TDD::harq_pid</a></div><div class="ttdeci">uint32_t harq_pid</div><div class="ttdoc">HARQ Process. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00936">dci.h:936</a></div></div>
<div class="ttc" id="structDCI2A__20MHz__4A__TDD_html_af031fce559962f89ba20489ce6d2b8eb"><div class="ttname"><a href="structDCI2A__20MHz__4A__TDD.html#af031fce559962f89ba20489ce6d2b8eb">DCI2A_20MHz_4A_TDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02015">dci.h:2015</a></div></div>
<div class="ttc" id="structDCI2A__5MHz__2A__TDD_html_aafb0416dc777c1015ca04abcc627bd7d"><div class="ttname"><a href="structDCI2A__5MHz__2A__TDD.html#aafb0416dc777c1015ca04abcc627bd7d">DCI2A_5MHz_2A_TDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01724">dci.h:1724</a></div></div>
<div class="ttc" id="structDCI1D__5MHz__4A__FDD_html_aa8afbaf6d2f53549f72edb668f94dc68"><div class="ttname"><a href="structDCI1D__5MHz__4A__FDD.html#aa8afbaf6d2f53549f72edb668f94dc68">DCI1D_5MHz_4A_FDD::rv</a></div><div class="ttdeci">uint32_t rv</div><div class="ttdoc">Redundancy version. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00969">dci.h:969</a></div></div>
<div class="ttc" id="structDCI2__1__5MHz__4A__FDD_html_a8f942a0303964ba26a253c75099951b9"><div class="ttname"><a href="structDCI2__1__5MHz__4A__FDD.html#a8f942a0303964ba26a253c75099951b9">DCI2_1_5MHz_4A_FDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01370">dci.h:1370</a></div></div>
<div class="ttc" id="structDCI1D__5MHz__2A__TDD_html_ae28f23ab5c6b3235a53aa7fad0bf3c08"><div class="ttname"><a href="structDCI1D__5MHz__2A__TDD.html#ae28f23ab5c6b3235a53aa7fad0bf3c08">DCI1D_5MHz_2A_TDD::dl_power_off</a></div><div class="ttdeci">uint32_t dl_power_off</div><div class="ttdoc">Downlink Power Offset. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00950">dci.h:950</a></div></div>
<div class="ttc" id="structDCI1A__5MHz__FDD_html_a58649ae00e2049d507d207d2bb292066"><div class="ttname"><a href="structDCI1A__5MHz__FDD.html#a58649ae00e2049d507d207d2bb292066">DCI1A_5MHz_FDD::rv</a></div><div class="ttdeci">uint32_t rv</div><div class="ttdoc">Redundancy version. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00374">dci.h:374</a></div></div>
<div class="ttc" id="structDCI2D__5MHz__FDD_html_a3ffc81cf27ecefa329512c5065ece139"><div class="ttname"><a href="structDCI2D__5MHz__FDD.html#a3ffc81cf27ecefa329512c5065ece139">DCI2D_5MHz_FDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02816">dci.h:2816</a></div></div>
<div class="ttc" id="structDCI2__1__5MHz__4A__FDD_html_a7e91626bb6849da40cbb3777caff2038"><div class="ttname"><a href="structDCI2__1__5MHz__4A__FDD.html#a7e91626bb6849da40cbb3777caff2038">DCI2_1_5MHz_4A_FDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01386">dci.h:1386</a></div></div>
<div class="ttc" id="structDCI2C__1__5MHz__FDD_html_aa87394c6175c347331aa7290a03e3b2d"><div class="ttname"><a href="structDCI2C__1__5MHz__FDD.html#aa87394c6175c347331aa7290a03e3b2d">DCI2C_1_5MHz_FDD::padding32</a></div><div class="ttdeci">uint32_t padding32</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02502">dci.h:2502</a></div></div>
<div class="ttc" id="structDCI2D__10MHz__TDD_html_adbce3eb6412c998e8e754011fbab46f6"><div class="ttname"><a href="structDCI2D__10MHz__TDD.html#adbce3eb6412c998e8e754011fbab46f6">DCI2D_10MHz_TDD::srs_req</a></div><div class="ttdeci">uint64_t srs_req</div><div class="ttdoc">SRS Request. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02715">dci.h:2715</a></div></div>
<div class="ttc" id="structDCI2__1__5MHz__2A__FDD_html_a103ce5841af4456a3fd0418892c77429"><div class="ttname"><a href="structDCI2__1__5MHz__2A__FDD.html#a103ce5841af4456a3fd0418892c77429">DCI2_1_5MHz_2A_FDD::TPC</a></div><div class="ttdeci">uint32_t TPC</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01355">dci.h:1355</a></div></div>
<div class="ttc" id="structDCI2C__10MHz__TDD_html_a1c744ab6efee4178d41f8cef21f64a94"><div class="ttname"><a href="structDCI2C__10MHz__TDD.html#a1c744ab6efee4178d41f8cef21f64a94">DCI2C_10MHz_TDD::ap_si_nl_id</a></div><div class="ttdeci">uint64_t ap_si_nl_id</div><div class="ttdoc">Scrambling ID. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02448">dci.h:2448</a></div></div>
<div class="ttc" id="structDCI2A__10MHz__2A__FDD_html_accf734bf041b53f4fce59db626948697"><div class="ttname"><a href="structDCI2A__10MHz__2A__FDD.html#accf734bf041b53f4fce59db626948697">DCI2A_10MHz_2A_FDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01920">dci.h:1920</a></div></div>
<div class="ttc" id="structDCI1C__10MHz_html_a4ce4e59452e919add8b09e60efb92fcd"><div class="ttname"><a href="structDCI1C__10MHz.html#a4ce4e59452e919add8b09e60efb92fcd">DCI1C_10MHz::padding32</a></div><div class="ttdeci">uint32_t padding32</div><div class="ttdoc">padding to 32bits </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00862">dci.h:862</a></div></div>
<div class="ttc" id="structDCI1__20MHz__TDD_html_a90e26e9c65a5bcced21613721e46663e"><div class="ttname"><a href="structDCI1__20MHz__TDD.html#a90e26e9c65a5bcced21613721e46663e">DCI1_20MHz_TDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00588">dci.h:588</a></div></div>
<div class="ttc" id="structDCI3__5MHz__TDD__0__t_html"><div class="ttname"><a href="structDCI3__5MHz__TDD__0__t.html">DCI3_5MHz_TDD_0_t</a></div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02905">dci.h:2905</a></div></div>
<div class="ttc" id="structDCI1__5MHz__FDD_html_af50312ad3b42f99ec0f86c63ed34f5a0"><div class="ttname"><a href="structDCI1__5MHz__FDD.html#af50312ad3b42f99ec0f86c63ed34f5a0">DCI1_5MHz_FDD::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00632">dci.h:632</a></div></div>
<div class="ttc" id="structDCI0__5MHz__FDD_html_a7d2982e555055fd2a846f820bcf40c69"><div class="ttname"><a href="structDCI0__5MHz__FDD.html#a7d2982e555055fd2a846f820bcf40c69">DCI0_5MHz_FDD::TPC</a></div><div class="ttdeci">uint32_t TPC</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00351">dci.h:351</a></div></div>
<div class="ttc" id="structDCI2C__5MHz__FDD_html_a4604c09b1d6dbbdbb1e4d9e0b9a42c70"><div class="ttname"><a href="structDCI2C__5MHz__FDD.html#a4604c09b1d6dbbdbb1e4d9e0b9a42c70">DCI2C_5MHz_FDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02549">dci.h:2549</a></div></div>
<div class="ttc" id="structDCI2__1__5MHz__2A__FDD_html_a7192e639c58d7940e9d227b751ddabce"><div class="ttname"><a href="structDCI2__1__5MHz__2A__FDD.html#a7192e639c58d7940e9d227b751ddabce">DCI2_1_5MHz_2A_FDD::ndi2</a></div><div class="ttdeci">uint32_t ndi2</div><div class="ttdoc">New Data Indicator 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01341">dci.h:1341</a></div></div>
<div class="ttc" id="structDCI2C__1__5MHz__TDD_html_a802d63453e76ead4772b628526c9f5e2"><div class="ttname"><a href="structDCI2C__1__5MHz__TDD.html#a802d63453e76ead4772b628526c9f5e2">DCI2C_1_5MHz_TDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02374">dci.h:2374</a></div></div>
<div class="ttc" id="structDCI2A__1__5MHz__4A__FDD_html_aef937488e65ff77a8eac1f53b7a68986"><div class="ttname"><a href="structDCI2A__1__5MHz__4A__FDD.html#aef937488e65ff77a8eac1f53b7a68986">DCI2A_1_5MHz_4A_FDD::tpmi</a></div><div class="ttdeci">uint32_t tpmi</div><div class="ttdoc">TPMI information for precoding. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01693">dci.h:1693</a></div></div>
<div class="ttc" id="structDCI2__1__5MHz__2A__FDD_html_a722edd62da4c7eaf8ecb525958b2fd46"><div class="ttname"><a href="structDCI2__1__5MHz__2A__FDD.html#a722edd62da4c7eaf8ecb525958b2fd46">DCI2_1_5MHz_2A_FDD::rv1</a></div><div class="ttdeci">uint32_t rv1</div><div class="ttdoc">Redundancy version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01345">dci.h:1345</a></div></div>
<div class="ttc" id="structDCI2__10MHz__4A__FDD_html_acb40a1cfa2cbf5a3ef84122605ce867c"><div class="ttname"><a href="structDCI2__10MHz__4A__FDD.html#acb40a1cfa2cbf5a3ef84122605ce867c">DCI2_10MHz_4A_FDD::tb_swap</a></div><div class="ttdeci">uint64_t tb_swap</div><div class="ttdoc">TB swap. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01511">dci.h:1511</a></div></div>
<div class="ttc" id="structDCI2A__20MHz__4A__TDD_html_a9c5fcc9f110689876717aa832724cb83"><div class="ttname"><a href="structDCI2A__20MHz__4A__TDD.html#a9c5fcc9f110689876717aa832724cb83">DCI2A_20MHz_4A_TDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02027">dci.h:2027</a></div></div>
<div class="ttc" id="structDCI1__1__5MHz__TDD_html_a780db985e29d2973389ba804e1510544"><div class="ttname"><a href="structDCI1__1__5MHz__TDD.html#a780db985e29d2973389ba804e1510544">DCI1_1_5MHz_TDD::rah</a></div><div class="ttdeci">uint32_t rah</div><div class="ttdoc">Resource Allocation Header. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00513">dci.h:513</a></div></div>
<div class="ttc" id="structDCI0__5MHz__TDD0_html"><div class="ttname"><a href="structDCI0__5MHz__TDD0.html">DCI0_5MHz_TDD0</a></div><div class="ttdoc">DCI Format Type 0 (5 MHz,TDD0, 27 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00047">dci.h:47</a></div></div>
<div class="ttc" id="structDCI2__1__5MHz__4A__TDD_html_a431f751eecbb7ecff39e094cc95b46d2"><div class="ttname"><a href="structDCI2__1__5MHz__4A__TDD.html#a431f751eecbb7ecff39e094cc95b46d2">DCI2_1_5MHz_4A_TDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01114">dci.h:1114</a></div></div>
<div class="ttc" id="structDCI2C__20MHz__TDD_html_ac97fd95a0e986219ecd7dffcc9d3fb81"><div class="ttname"><a href="structDCI2C__20MHz__TDD.html#ac97fd95a0e986219ecd7dffcc9d3fb81">DCI2C_20MHz_TDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02485">dci.h:2485</a></div></div>
<div class="ttc" id="structDCI2A__10MHz__2A__TDD_html_a3e44a874b4d31bac7cba96103d7bf744"><div class="ttname"><a href="structDCI2A__10MHz__2A__TDD.html#a3e44a874b4d31bac7cba96103d7bf744">DCI2A_10MHz_2A_TDD::padding</a></div><div class="ttdeci">uint64_t padding</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01846">dci.h:1846</a></div></div>
<div class="ttc" id="structDCI1D__5MHz__2A__FDD_html_aa66a6cd2723f9eec2f1f2d667f335bed"><div class="ttname"><a href="structDCI1D__5MHz__2A__FDD.html#aa66a6cd2723f9eec2f1f2d667f335bed">DCI1D_5MHz_2A_FDD::ndi</a></div><div class="ttdeci">uint32_t ndi</div><div class="ttdoc">New Data Indicator. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00911">dci.h:911</a></div></div>
<div class="ttc" id="structDCI2A__5MHz__4A__TDD_html_a870bd450d17fa1c2398fc4cd699405f8"><div class="ttname"><a href="structDCI2A__5MHz__4A__TDD.html#a870bd450d17fa1c2398fc4cd699405f8">DCI2A_5MHz_4A_TDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01779">dci.h:1779</a></div></div>
<div class="ttc" id="structDCI2D__10MHz__FDD_html_ace45572f35e8ec795c91325db742e66e"><div class="ttname"><a href="structDCI2D__10MHz__FDD.html#ace45572f35e8ec795c91325db742e66e">DCI2D_10MHz_FDD::padding</a></div><div class="ttdeci">uint64_t padding</div><div class="ttdoc">padding for ambiguity </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02867">dci.h:2867</a></div></div>
<div class="ttc" id="structDCI1A__5MHz__TDD__1__6_html_a798dc9e2d9b10651192376d908a0731f"><div class="ttname"><a href="structDCI1A__5MHz__TDD__1__6.html#a798dc9e2d9b10651192376d908a0731f">DCI1A_5MHz_TDD_1_6::type</a></div><div class="ttdeci">uint32_t type</div><div class="ttdoc">type = 0 =&gt; DCI Format 0, type = 1 =&gt; DCI Format 1A </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00176">dci.h:176</a></div></div>
<div class="ttc" id="structDCI1A__1__5MHz__TDD__1__6_html_a47c031991e4da89b6f7fdf4657419ce5"><div class="ttname"><a href="structDCI1A__1__5MHz__TDD__1__6.html#a47c031991e4da89b6f7fdf4657419ce5">DCI1A_1_5MHz_TDD_1_6::harq_pid</a></div><div class="ttdeci">uint32_t harq_pid</div><div class="ttdoc">HARQ Process. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00113">dci.h:113</a></div></div>
<div class="ttc" id="structDCI2D__10MHz__TDD_html_a466ce005fffea9979e8c9c99c8095e7e"><div class="ttname"><a href="structDCI2D__10MHz__TDD.html#a466ce005fffea9979e8c9c99c8095e7e">DCI2D_10MHz_TDD::dai</a></div><div class="ttdeci">uint64_t dai</div><div class="ttdoc">Downlink Assignment Index. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02721">dci.h:2721</a></div></div>
<div class="ttc" id="structDCI2D__1__5MHz__TDD_html_a14bdbdb045f8c143571d4ee3fd49dbbd"><div class="ttname"><a href="structDCI2D__1__5MHz__TDD.html#a14bdbdb045f8c143571d4ee3fd49dbbd">DCI2D_1_5MHz_TDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02631">dci.h:2631</a></div></div>
<div class="ttc" id="structDCI2A__20MHz__4A__FDD_html_a914dfcef5b85646a7d4cd7764177649c"><div class="ttname"><a href="structDCI2A__20MHz__4A__FDD.html#a914dfcef5b85646a7d4cd7764177649c">DCI2A_20MHz_4A_FDD::tpmi</a></div><div class="ttdeci">uint64_t tpmi</div><div class="ttdoc">TPMI information for precoding. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02065">dci.h:2065</a></div></div>
<div class="ttc" id="structDCI1A__20MHz__FDD_html_a4deb6c624449057f0e5aa73e061e3166"><div class="ttname"><a href="structDCI1A__20MHz__FDD.html#a4deb6c624449057f0e5aa73e061e3166">DCI1A_20MHz_FDD::TPC</a></div><div class="ttdeci">uint32_t TPC</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00474">dci.h:474</a></div></div>
<div class="ttc" id="structDCI1__20MHz__FDD_html_a405c73aeb525e444608adfa9868e89d0"><div class="ttname"><a href="structDCI1__20MHz__FDD.html#a405c73aeb525e444608adfa9868e89d0">DCI1_20MHz_FDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00674">dci.h:674</a></div></div>
<div class="ttc" id="structDCI2C__10MHz__TDD_html_a88b5d29289fb04a0b73312d330606b18"><div class="ttname"><a href="structDCI2C__10MHz__TDD.html#a88b5d29289fb04a0b73312d330606b18">DCI2C_10MHz_TDD::dai</a></div><div class="ttdeci">uint64_t dai</div><div class="ttdoc">Downlink Assignment Index. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02452">dci.h:2452</a></div></div>
<div class="ttc" id="structDCI2D__1__5MHz__FDD_html_a43337cb1cc05805a5e29a1f63530784a"><div class="ttname"><a href="structDCI2D__1__5MHz__FDD.html#a43337cb1cc05805a5e29a1f63530784a">DCI2D_1_5MHz_FDD::ap_si_nl_id</a></div><div class="ttdeci">uint64_t ap_si_nl_id</div><div class="ttdoc">Scrambling ID. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02789">dci.h:2789</a></div></div>
<div class="ttc" id="structDCI2A__5MHz__4A__FDD_html_a55a30f94472ef77df26b94f543817994"><div class="ttname"><a href="structDCI2A__5MHz__4A__FDD.html#a55a30f94472ef77df26b94f543817994">DCI2A_5MHz_4A_FDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01835">dci.h:1835</a></div></div>
<div class="ttc" id="structDCI2A__10MHz__2A__TDD_html_a91156a68609be46708f55216f05aaaab"><div class="ttname"><a href="structDCI2A__10MHz__2A__TDD.html#a91156a68609be46708f55216f05aaaab">DCI2A_10MHz_2A_TDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01866">dci.h:1866</a></div></div>
<div class="ttc" id="structDCI0__10MHz__TDD__1__6_html_a0495ccfa83defd76b0858b9590f926ee"><div class="ttname"><a href="structDCI0__10MHz__TDD__1__6.html#a0495ccfa83defd76b0858b9590f926ee">DCI0_10MHz_TDD_1_6::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_UL*(N_RB_UL+1)/2)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00200">dci.h:200</a></div></div>
<div class="ttc" id="structDCI2__20MHz__4A__TDD_html_ad0c162300b96a64376594648b4b83f7f"><div class="ttname"><a href="structDCI2__20MHz__4A__TDD.html#ad0c162300b96a64376594648b4b83f7f">DCI2_20MHz_4A_TDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01314">dci.h:1314</a></div></div>
<div class="ttc" id="structDCI2A__1__5MHz__2A__FDD_html_a24ad45fd575ad5a3c431d6d9b6e0f706"><div class="ttname"><a href="structDCI2A__1__5MHz__2A__FDD.html#a24ad45fd575ad5a3c431d6d9b6e0f706">DCI2A_1_5MHz_2A_FDD::TPC</a></div><div class="ttdeci">uint32_t TPC</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01680">dci.h:1680</a></div></div>
<div class="ttc" id="structDCI2A__10MHz__2A__FDD_html_a7f78f96f9597f39216360f6026a75fc7"><div class="ttname"><a href="structDCI2A__10MHz__2A__FDD.html#a7f78f96f9597f39216360f6026a75fc7">DCI2A_10MHz_2A_FDD::tb_swap</a></div><div class="ttdeci">uint64_t tb_swap</div><div class="ttdoc">TB swap. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01924">dci.h:1924</a></div></div>
<div class="ttc" id="structDCI0A__1__5MHz_html_a02ea28c5ba56fa9846b74fd66008813a"><div class="ttname"><a href="structDCI0A__1__5MHz.html#a02ea28c5ba56fa9846b74fd66008813a">DCI0A_1_5MHz::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_UL*(N_RB_UL+1)/2)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02934">dci.h:2934</a></div></div>
<div class="ttc" id="structDCI1A__10MHz__FDD_html_ab1fb95bbb83083a5e2add165e991e47e"><div class="ttname"><a href="structDCI1A__10MHz__FDD.html#ab1fb95bbb83083a5e2add165e991e47e">DCI1A_10MHz_FDD::type</a></div><div class="ttdeci">uint32_t type</div><div class="ttdoc">type = 0 =&gt; DCI Format 0, type = 1 =&gt; DCI Format 1A </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00438">dci.h:438</a></div></div>
<div class="ttc" id="structDCI2D__10MHz__TDD_html_a9973c6f35df314b70e11e8fea9bc45dd"><div class="ttname"><a href="structDCI2D__10MHz__TDD.html#a9973c6f35df314b70e11e8fea9bc45dd">DCI2D_10MHz_TDD::REMQCL</a></div><div class="ttdeci">uint64_t REMQCL</div><div class="ttdoc">PDSCH REsource Mapping and Quasi-Co-Location Indicator. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02701">dci.h:2701</a></div></div>
<div class="ttc" id="structDCI2__5MHz__2A__FDD_html_ae8bd864b29e12279d37ed32c99021d42"><div class="ttname"><a href="structDCI2__5MHz__2A__FDD.html#ae8bd864b29e12279d37ed32c99021d42">DCI2_5MHz_2A_FDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01419">dci.h:1419</a></div></div>
<div class="ttc" id="structDCI2A__5MHz__2A__FDD_html_ad9f8c1cadac8f2962781df7ad515a263"><div class="ttname"><a href="structDCI2A__5MHz__2A__FDD.html#ad9f8c1cadac8f2962781df7ad515a263">DCI2A_5MHz_2A_FDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01792">dci.h:1792</a></div></div>
<div class="ttc" id="structDCI2A__1__5MHz__2A__TDD_html"><div class="ttname"><a href="structDCI2A__1__5MHz__2A__TDD.html">DCI2A_1_5MHz_2A_TDD</a></div><div class="ttdoc">DCI Format Type 2A (1.5 MHz, TDD, 2 Antenna Ports, 32 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01597">dci.h:1597</a></div></div>
<div class="ttc" id="structDCI2D__5MHz__TDD_html_a19eb32937f0e7dc713ad21865aa003bb"><div class="ttname"><a href="structDCI2D__5MHz__TDD.html#a19eb32937f0e7dc713ad21865aa003bb">DCI2D_5MHz_TDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02676">dci.h:2676</a></div></div>
<div class="ttc" id="structDCI1E__5MHz__2A__M10PRB__TDD_html"><div class="ttname"><a href="structDCI1E__5MHz__2A__M10PRB__TDD.html">DCI1E_5MHz_2A_M10PRB_TDD</a></div><div class="ttdoc">******************NEW DCI Format for MU-MIMO****************/////////// </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01018">dci.h:1018</a></div></div>
<div class="ttc" id="structDCI2__10MHz__2A__FDD_html_af2a766581c2cac233d57004908dfc30c"><div class="ttname"><a href="structDCI2__10MHz__2A__FDD.html#af2a766581c2cac233d57004908dfc30c">DCI2_10MHz_2A_FDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01482">dci.h:1482</a></div></div>
<div class="ttc" id="structDCI2__20MHz__2A__TDD_html_aa0ea315e016330bb6f7a12526c07a4bd"><div class="ttname"><a href="structDCI2__20MHz__2A__TDD.html#aa0ea315e016330bb6f7a12526c07a4bd">DCI2_20MHz_2A_TDD::tb_swap</a></div><div class="ttdeci">uint64_t tb_swap</div><div class="ttdoc">TB swap. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01281">dci.h:1281</a></div></div>
<div class="ttc" id="structDCI0A__1__5MHz_html_a4a7fca3aabd1eb0d463350f6a6c515ec"><div class="ttname"><a href="structDCI0A__1__5MHz.html#a4a7fca3aabd1eb0d463350f6a6c515ec">DCI0A_1_5MHz::padding</a></div><div class="ttdeci">uint32_t padding</div><div class="ttdoc">Padding. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02930">dci.h:2930</a></div></div>
<div class="ttc" id="structDCI2__5MHz__4A__FDD_html_a555ef145539bfb84472accf8ab30872d"><div class="ttname"><a href="structDCI2__5MHz__4A__FDD.html#a555ef145539bfb84472accf8ab30872d">DCI2_5MHz_4A_FDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01436">dci.h:1436</a></div></div>
<div class="ttc" id="structDCI0__20MHz__FDD_html_a95916f5d382b4ceb45d0ff1678b37bda"><div class="ttname"><a href="structDCI0__20MHz__FDD.html#a95916f5d382b4ceb45d0ff1678b37bda">DCI0_20MHz_FDD::cshift</a></div><div class="ttdeci">uint32_t cshift</div><div class="ttdoc">DRS Cyclic Shift. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00451">dci.h:451</a></div></div>
<div class="ttc" id="structDCI2C__10MHz__FDD_html_ae169545d2c5365c7b4ce6e9676786af7"><div class="ttname"><a href="structDCI2C__10MHz__FDD.html#ae169545d2c5365c7b4ce6e9676786af7">DCI2C_10MHz_FDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02584">dci.h:2584</a></div></div>
<div class="ttc" id="structDCI2__10MHz__2A__FDD_html"><div class="ttname"><a href="structDCI2__10MHz__2A__FDD.html">DCI2_10MHz_2A_FDD</a></div><div class="ttdoc">DCI Format Type 2 (10 MHz, FDD, 2 Antenna Ports, 43 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01460">dci.h:1460</a></div></div>
<div class="ttc" id="structDCI1B__5MHz__4A__TDD_html_a85f8c1273de28c4957430663768f857a"><div class="ttname"><a href="structDCI1B__5MHz__4A__TDD.html#a85f8c1273de28c4957430663768f857a">DCI1B_5MHz_4A_TDD::ndi</a></div><div class="ttdeci">uint32_t ndi</div><div class="ttdoc">New Data Indicator. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00816">dci.h:816</a></div></div>
<div class="ttc" id="structDCI1__20MHz__TDD_html_a310dde88dfc9fe5c0bb8e360a308c6a6"><div class="ttname"><a href="structDCI1__20MHz__TDD.html#a310dde88dfc9fe5c0bb8e360a308c6a6">DCI1_20MHz_TDD::dummy</a></div><div class="ttdeci">uint64_t dummy</div><div class="ttdoc">Dummy bits to align to 64-bits. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00572">dci.h:572</a></div></div>
<div class="ttc" id="structDCI2B__10MHz__TDD_html_a9e7581dee20d2de24e7d4772bd4ed632"><div class="ttname"><a href="structDCI2B__10MHz__TDD.html#a9e7581dee20d2de24e7d4772bd4ed632">DCI2B_10MHz_TDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02185">dci.h:2185</a></div></div>
<div class="ttc" id="structDCI0__5MHz__TDD0_html_a1b6b1a1ce652038172dcc944aa209fbc"><div class="ttname"><a href="structDCI0__5MHz__TDD0.html#a1b6b1a1ce652038172dcc944aa209fbc">DCI0_5MHz_TDD0::ulindex</a></div><div class="ttdeci">uint32_t ulindex</div><div class="ttdoc">DAI (TDD) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00063">dci.h:63</a></div></div>
<div class="ttc" id="structDCI2A__20MHz__2A__TDD_html_a9a12d8d7be1c0e78a1576a45a88d8318"><div class="ttname"><a href="structDCI2A__20MHz__2A__TDD.html#a9a12d8d7be1c0e78a1576a45a88d8318">DCI2A_20MHz_2A_TDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01992">dci.h:1992</a></div></div>
<div class="ttc" id="structDCI1A__RA__5MHz__TDD__1__6_html_a95803355ed41c9ffc37b431115c96406"><div class="ttname"><a href="structDCI1A__RA__5MHz__TDD__1__6.html#a95803355ed41c9ffc37b431115c96406">DCI1A_RA_5MHz_TDD_1_6::vrb_type</a></div><div class="ttdeci">uint32_t vrb_type</div><div class="ttdoc">Localized/Distributed VRB. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00699">dci.h:699</a></div></div>
<div class="ttc" id="structDCI2A__10MHz__4A__FDD_html_a9fa7c4c68bc4c43071e3765fa57a6472"><div class="ttname"><a href="structDCI2A__10MHz__4A__FDD.html#a9fa7c4c68bc4c43071e3765fa57a6472">DCI2A_10MHz_4A_FDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01947">dci.h:1947</a></div></div>
<div class="ttc" id="structDCI2__1__5MHz__2A__FDD_html_ac0c1923863ae03abc5134a9c50d6daa2"><div class="ttname"><a href="structDCI2__1__5MHz__2A__FDD.html#ac0c1923863ae03abc5134a9c50d6daa2">DCI2_1_5MHz_2A_FDD::padding32</a></div><div class="ttdeci">uint32_t padding32</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01335">dci.h:1335</a></div></div>
<div class="ttc" id="structDCI2A__10MHz__2A__TDD_html_ae25969e6f9d668d18618bd6a11a968cf"><div class="ttname"><a href="structDCI2A__10MHz__2A__TDD.html#ae25969e6f9d668d18618bd6a11a968cf">DCI2A_10MHz_2A_TDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01856">dci.h:1856</a></div></div>
<div class="ttc" id="structDCI2A__20MHz__4A__FDD_html_a7a8480447a53ffd38e8282ada6b84532"><div class="ttname"><a href="structDCI2A__20MHz__4A__FDD.html#a7a8480447a53ffd38e8282ada6b84532">DCI2A_20MHz_4A_FDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02085">dci.h:2085</a></div></div>
<div class="ttc" id="structDCI2A__10MHz__2A__FDD_html_a4aef2e8fe6e05d93d85d2e75f49b1796"><div class="ttname"><a href="structDCI2A__10MHz__2A__FDD.html#a4aef2e8fe6e05d93d85d2e75f49b1796">DCI2A_10MHz_2A_FDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01932">dci.h:1932</a></div></div>
<div class="ttc" id="structDCI2D__10MHz__FDD_html_a3786d577c24435cc7cce2ff0a0a9304b"><div class="ttname"><a href="structDCI2D__10MHz__FDD.html#a3786d577c24435cc7cce2ff0a0a9304b">DCI2D_10MHz_FDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02859">dci.h:2859</a></div></div>
<div class="ttc" id="structDCI2B__10MHz__FDD_html_af2c4b5f8456080d48dc3f3dea5de3685"><div class="ttname"><a href="structDCI2B__10MHz__FDD.html#af2c4b5f8456080d48dc3f3dea5de3685">DCI2B_10MHz_FDD::padding64</a></div><div class="ttdeci">uint64_t padding64</div><div class="ttdoc">padding for 64-bit </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02297">dci.h:2297</a></div></div>
<div class="ttc" id="structDCI2__5MHz__4A__TDD_html_ae83b8696052aee363d5a3bec0764967a"><div class="ttname"><a href="structDCI2__5MHz__4A__TDD.html#ae83b8696052aee363d5a3bec0764967a">DCI2_5MHz_4A_TDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01168">dci.h:1168</a></div></div>
<div class="ttc" id="structDCI1A__1__5MHz__TDD__1__6_html_af6ef66ad42773a70f43338ee0751cd14"><div class="ttname"><a href="structDCI1A__1__5MHz__TDD__1__6.html#af6ef66ad42773a70f43338ee0751cd14">DCI1A_1_5MHz_TDD_1_6::ndi</a></div><div class="ttdeci">uint32_t ndi</div><div class="ttdoc">New Data Indicator. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00111">dci.h:111</a></div></div>
<div class="ttc" id="structDCI1__20MHz__TDD_html_a39f2741f04ebfa466620adcce48b91d9"><div class="ttname"><a href="structDCI1__20MHz__TDD.html#a39f2741f04ebfa466620adcce48b91d9">DCI1_20MHz_TDD::dai</a></div><div class="ttdeci">uint64_t dai</div><div class="ttdoc">DAI (TDD) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00574">dci.h:574</a></div></div>
<div class="ttc" id="structDCI2A__1__5MHz__4A__FDD_html_af2a19bba436edca296926d3d0398f980"><div class="ttname"><a href="structDCI2A__1__5MHz__4A__FDD.html#af2a19bba436edca296926d3d0398f980">DCI2A_1_5MHz_4A_FDD::mcs1</a></div><div class="ttdeci">uint32_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01705">dci.h:1705</a></div></div>
<div class="ttc" id="structDCI2A__1__5MHz__2A__FDD_html_a4c7ea5535fda2726d30daca9e587058c"><div class="ttname"><a href="structDCI2A__1__5MHz__2A__FDD.html#a4c7ea5535fda2726d30daca9e587058c">DCI2A_1_5MHz_2A_FDD::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01682">dci.h:1682</a></div></div>
<div class="ttc" id="structDCI1C__20MHz_html_ab0f3fe4f4e4c7b64842165987e051bca"><div class="ttname"><a href="structDCI1C__20MHz.html#ab0f3fe4f4e4c7b64842165987e051bca">DCI1C_20MHz::padding32</a></div><div class="ttdeci">uint32_t padding32</div><div class="ttdoc">padding to 32bits </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00888">dci.h:888</a></div></div>
<div class="ttc" id="structDCI1D__5MHz__4A__FDD_html"><div class="ttname"><a href="structDCI1D__5MHz__4A__FDD.html">DCI1D_5MHz_4A_FDD</a></div><div class="ttdoc">DCI Format Type 1D (5 MHz, FDD, 4 Antenna Ports, 29 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00957">dci.h:957</a></div></div>
<div class="ttc" id="structDCI2A__5MHz__4A__TDD_html_af7f32dbce0a5250d6501d937dd4e162a"><div class="ttname"><a href="structDCI2A__5MHz__4A__TDD.html#af7f32dbce0a5250d6501d937dd4e162a">DCI2A_5MHz_4A_TDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01759">dci.h:1759</a></div></div>
<div class="ttc" id="structDCI2A__1__5MHz__4A__FDD_html_a8b62b5da5f5aeb85415ba0fb65284006"><div class="ttname"><a href="structDCI2A__1__5MHz__4A__FDD.html#a8b62b5da5f5aeb85415ba0fb65284006">DCI2A_1_5MHz_4A_FDD::rv1</a></div><div class="ttdeci">uint32_t rv1</div><div class="ttdoc">Redundancy version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01701">dci.h:1701</a></div></div>
<div class="ttc" id="structDCI1A__RA__5MHz__TDD__1__6_html_aff68f43c1bb6938fd6871dd06cf61d50"><div class="ttname"><a href="structDCI1A__RA__5MHz__TDD__1__6.html#aff68f43c1bb6938fd6871dd06cf61d50">DCI1A_RA_5MHz_TDD_1_6::prach_mask_index</a></div><div class="ttdeci">uint32_t prach_mask_index</div><div class="ttdoc">PRACH mask index. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00693">dci.h:693</a></div></div>
<div class="ttc" id="structDCI2A__20MHz__2A__TDD_html"><div class="ttname"><a href="structDCI2A__20MHz__2A__TDD.html">DCI2A_20MHz_2A_TDD</a></div><div class="ttdoc">DCI Format Type 2A (20 MHz, TDD, 2 Antenna Ports, 51 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01969">dci.h:1969</a></div></div>
<div class="ttc" id="structDCI2D__1__5MHz__TDD_html_a07543a4e5495dc24128033fc0bde97c5"><div class="ttname"><a href="structDCI2D__1__5MHz__TDD.html#a07543a4e5495dc24128033fc0bde97c5">DCI2D_1_5MHz_TDD::srs_req</a></div><div class="ttdeci">uint64_t srs_req</div><div class="ttdoc">SRS Request. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02643">dci.h:2643</a></div></div>
<div class="ttc" id="structDCI2__10MHz__2A__FDD_html_ac3412bb1e4351417173f38cc58b102c2"><div class="ttname"><a href="structDCI2__10MHz__2A__FDD.html#ac3412bb1e4351417173f38cc58b102c2">DCI2_10MHz_2A_FDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01472">dci.h:1472</a></div></div>
<div class="ttc" id="structDCI2A__1__5MHz__2A__FDD_html"><div class="ttname"><a href="structDCI2A__1__5MHz__2A__FDD.html">DCI2A_1_5MHz_2A_FDD</a></div><div class="ttdoc">DCI Format Type 2A (1.5 MHz, FDD, 2 Antenna Ports, 29 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01661">dci.h:1661</a></div></div>
<div class="ttc" id="structDCI0__20MHz__FDD_html_afccc6f4389f8c946b2aa38a137750991"><div class="ttname"><a href="structDCI0__20MHz__FDD.html#afccc6f4389f8c946b2aa38a137750991">DCI0_20MHz_FDD::TPC</a></div><div class="ttdeci">uint32_t TPC</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00453">dci.h:453</a></div></div>
<div class="ttc" id="structDCI2__10MHz__4A__TDD_html_a7d4c1770b3aea14a8ed11895c922c67f"><div class="ttname"><a href="structDCI2__10MHz__4A__TDD.html#a7d4c1770b3aea14a8ed11895c922c67f">DCI2_10MHz_4A_TDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01234">dci.h:1234</a></div></div>
<div class="ttc" id="structDCI2D__5MHz__FDD_html_a5274495407d1f6e91ea9e9f708bed5b8"><div class="ttname"><a href="structDCI2D__5MHz__FDD.html#a5274495407d1f6e91ea9e9f708bed5b8">DCI2D_5MHz_FDD::padding64</a></div><div class="ttdeci">uint64_t padding64</div><div class="ttdoc">padding for 64-bit </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02806">dci.h:2806</a></div></div>
<div class="ttc" id="structDCI1B__5MHz__4A__TDD_html_a26847ce49019a7255ea24caa41608051"><div class="ttname"><a href="structDCI1B__5MHz__4A__TDD.html#a26847ce49019a7255ea24caa41608051">DCI1B_5MHz_4A_TDD::TPC</a></div><div class="ttdeci">uint32_t TPC</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00820">dci.h:820</a></div></div>
<div class="ttc" id="structDCI0__10MHz__TDD__1__6_html_a990ce17d1d8630a9d8072bb45b633a88"><div class="ttname"><a href="structDCI0__10MHz__TDD__1__6.html#a990ce17d1d8630a9d8072bb45b633a88">DCI0_10MHz_TDD_1_6::mcs</a></div><div class="ttdeci">uint32_t mcs</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00198">dci.h:198</a></div></div>
<div class="ttc" id="structDCI3__5MHz__FDD__t_html"><div class="ttname"><a href="structDCI3__5MHz__FDD__t.html">DCI3_5MHz_FDD_t</a></div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02920">dci.h:2920</a></div></div>
<div class="ttc" id="structDCI0__1__5MHz__FDD_html_ab68b51cb420ff79cd92eff754299b0c3"><div class="ttname"><a href="structDCI0__1__5MHz__FDD.html#ab68b51cb420ff79cd92eff754299b0c3">DCI0_1_5MHz_FDD::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_UL*(N_RB_UL+1)/2)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00306">dci.h:306</a></div></div>
<div class="ttc" id="structDCI0A__20__MHz_html_a262a258fb2a3b855a225f1ce99fe2c0d"><div class="ttname"><a href="structDCI0A__20__MHz.html#a262a258fb2a3b855a225f1ce99fe2c0d">DCI0A_20_MHz::hopping</a></div><div class="ttdeci">uint32_t hopping</div><div class="ttdoc">Hopping flag. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02975">dci.h:2975</a></div></div>
<div class="ttc" id="structDCI1D__5MHz__4A__TDD_html_ad7262ffa6b5bf8e03db01cb8e884ef47"><div class="ttname"><a href="structDCI1D__5MHz__4A__TDD.html#ad7262ffa6b5bf8e03db01cb8e884ef47">DCI1D_5MHz_4A_TDD::vrb_type</a></div><div class="ttdeci">uint32_t vrb_type</div><div class="ttdoc">Localized/Distributed VRB. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00986">dci.h:986</a></div></div>
<div class="ttc" id="structDCI2C__1__5MHz__FDD_html_a7e2c09571ec223a0b406ecce53b763ff"><div class="ttname"><a href="structDCI2C__1__5MHz__FDD.html#a7e2c09571ec223a0b406ecce53b763ff">DCI2C_1_5MHz_FDD::harq_pid</a></div><div class="ttdeci">uint32_t harq_pid</div><div class="ttdoc">HARQ Process. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02518">dci.h:2518</a></div></div>
<div class="ttc" id="structDCI2C__5MHz__FDD_html_aa885f602c05f51d4a94ae89f7abc5739"><div class="ttname"><a href="structDCI2C__5MHz__FDD.html#aa885f602c05f51d4a94ae89f7abc5739">DCI2C_5MHz_FDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02553">dci.h:2553</a></div></div>
<div class="ttc" id="structDCI2C__20MHz__FDD_html_a708eb5ae9b2d3233fda413531b47780b"><div class="ttname"><a href="structDCI2C__20MHz__FDD.html#a708eb5ae9b2d3233fda413531b47780b">DCI2C_20MHz_FDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02595">dci.h:2595</a></div></div>
<div class="ttc" id="structDCI1__10MHz__FDD_html_aa50ea4689ad755acccb154541dbef267"><div class="ttname"><a href="structDCI1__10MHz__FDD.html#aa50ea4689ad755acccb154541dbef267">DCI1_10MHz_FDD::mcs</a></div><div class="ttdeci">uint32_t mcs</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00653">dci.h:653</a></div></div>
<div class="ttc" id="structDCI1D__5MHz__2A__TDD_html_ad22b39f3a9fbc9924e81e4257fd5ba37"><div class="ttname"><a href="structDCI1D__5MHz__2A__TDD.html#ad22b39f3a9fbc9924e81e4257fd5ba37">DCI1D_5MHz_2A_TDD::tpmi</a></div><div class="ttdeci">uint32_t tpmi</div><div class="ttdoc">TPMI information for precoding. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00946">dci.h:946</a></div></div>
<div class="ttc" id="structDCI0__10MHz__TDD__1__6_html_afc4462743d914bf2009662ef4c09290d"><div class="ttname"><a href="structDCI0__10MHz__TDD__1__6.html#afc4462743d914bf2009662ef4c09290d">DCI0_10MHz_TDD_1_6::cshift</a></div><div class="ttdeci">uint32_t cshift</div><div class="ttdoc">Cyclic shift. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00192">dci.h:192</a></div></div>
<div class="ttc" id="structDCI1D__5MHz__4A__TDD_html_a3a268af99f357a01a3edd752825e6cae"><div class="ttname"><a href="structDCI1D__5MHz__4A__TDD.html#a3a268af99f357a01a3edd752825e6cae">DCI1D_5MHz_4A_TDD::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00988">dci.h:988</a></div></div>
<div class="ttc" id="structDCI1__10MHz__TDD_html_afab7c8a9a41a9e21b134e7c6b8504e8f"><div class="ttname"><a href="structDCI1__10MHz__TDD.html#afab7c8a9a41a9e21b134e7c6b8504e8f">DCI1_10MHz_TDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00561">dci.h:561</a></div></div>
<div class="ttc" id="structDCI2A__5MHz__4A__TDD_html_a135183ff5aede2de9d76191a4ebecbda"><div class="ttname"><a href="structDCI2A__5MHz__4A__TDD.html#a135183ff5aede2de9d76191a4ebecbda">DCI2A_5MHz_4A_TDD::dai</a></div><div class="ttdeci">uint64_t dai</div><div class="ttdoc">Downlink Assignment Index. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01773">dci.h:1773</a></div></div>
<div class="ttc" id="structDCI1D__5MHz__2A__FDD_html_a00e2aec1d9927a54e2052a107ea9841a"><div class="ttname"><a href="structDCI1D__5MHz__2A__FDD.html#a00e2aec1d9927a54e2052a107ea9841a">DCI1D_5MHz_2A_FDD::mcs</a></div><div class="ttdeci">uint32_t mcs</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00907">dci.h:907</a></div></div>
<div class="ttc" id="structDCI0A__10__MHz_html_a1e18e61f44363bb9acb1c70fbb8d68fc"><div class="ttname"><a href="structDCI0A__10__MHz.html#a1e18e61f44363bb9acb1c70fbb8d68fc">DCI0A_10_MHz::hopping</a></div><div class="ttdeci">uint32_t hopping</div><div class="ttdoc">Hopping flag. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02962">dci.h:2962</a></div></div>
<div class="ttc" id="structDCI2B__10MHz__TDD_html_a91c7d5a01fab556981d9f08f9219d296"><div class="ttname"><a href="structDCI2B__10MHz__TDD.html#a91c7d5a01fab556981d9f08f9219d296">DCI2B_10MHz_TDD::padding64</a></div><div class="ttdeci">uint64_t padding64</div><div class="ttdoc">padding to 64bits </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02167">dci.h:2167</a></div></div>
<div class="ttc" id="structDCI2__10MHz__4A__TDD_html_a63cab98cc3252d63d490f0d1ab7ee1b3"><div class="ttname"><a href="structDCI2__10MHz__4A__TDD.html#a63cab98cc3252d63d490f0d1ab7ee1b3">DCI2_10MHz_4A_TDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01252">dci.h:1252</a></div></div>
<div class="ttc" id="structDCI1__20MHz__TDD_html_a0beac367e0ac5c01a6a19e8cca22a8b9"><div class="ttname"><a href="structDCI1__20MHz__TDD.html#a0beac367e0ac5c01a6a19e8cca22a8b9">DCI1_20MHz_TDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00586">dci.h:586</a></div></div>
<div class="ttc" id="structDCI2A__1__5MHz__2A__TDD_html_a260205c9668edcfd69d29ee81fbecd0a"><div class="ttname"><a href="structDCI2A__1__5MHz__2A__TDD.html#a260205c9668edcfd69d29ee81fbecd0a">DCI2A_1_5MHz_2A_TDD::ndi2</a></div><div class="ttdeci">uint32_t ndi2</div><div class="ttdoc">New Data Indicator 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01601">dci.h:1601</a></div></div>
<div class="ttc" id="structDCI2__20MHz__2A__FDD_html_af87e34f16709d201e60e75f4cff35d16"><div class="ttname"><a href="structDCI2__20MHz__2A__FDD.html#af87e34f16709d201e60e75f4cff35d16">DCI2_20MHz_2A_FDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01545">dci.h:1545</a></div></div>
<div class="ttc" id="structDCI0__20MHz__FDD_html_a9ccc7c1d5ac80cea653ac859e4f3fbf6"><div class="ttname"><a href="structDCI0__20MHz__FDD.html#a9ccc7c1d5ac80cea653ac859e4f3fbf6">DCI0_20MHz_FDD::padding</a></div><div class="ttdeci">uint32_t padding</div><div class="ttdoc">Padding. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00447">dci.h:447</a></div></div>
<div class="ttc" id="structDCI2D__5MHz__TDD_html_a9f2905e6e81d8a42a9d6ba044588e74a"><div class="ttname"><a href="structDCI2D__5MHz__TDD.html#a9f2905e6e81d8a42a9d6ba044588e74a">DCI2D_5MHz_TDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02668">dci.h:2668</a></div></div>
<div class="ttc" id="structDCI2__10MHz__4A__FDD_html_a8bfb8cf84931d584ce6ca9238faea29e"><div class="ttname"><a href="structDCI2__10MHz__4A__FDD.html#a8bfb8cf84931d584ce6ca9238faea29e">DCI2_10MHz_4A_FDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01501">dci.h:1501</a></div></div>
<div class="ttc" id="structDCI1C__20MHz_html_a344c093ae688855cc23614ed38a0fa90"><div class="ttname"><a href="structDCI1C__20MHz.html#a344c093ae688855cc23614ed38a0fa90">DCI1C_20MHz::Ngap</a></div><div class="ttdeci">uint32_t Ngap</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00891">dci.h:891</a></div></div>
<div class="ttc" id="structDCI2__20MHz__4A__TDD_html_ab41d3a4364f85afcb757c949c7627b04"><div class="ttname"><a href="structDCI2__20MHz__4A__TDD.html#ab41d3a4364f85afcb757c949c7627b04">DCI2_20MHz_4A_TDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01322">dci.h:1322</a></div></div>
<div class="ttc" id="structDCI2D__5MHz__FDD_html_ad5df30daf6ef0f1b080bee63223f8472"><div class="ttname"><a href="structDCI2D__5MHz__FDD.html#ad5df30daf6ef0f1b080bee63223f8472">DCI2D_5MHz_FDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02812">dci.h:2812</a></div></div>
<div class="ttc" id="structDCI2__5MHz__2A__FDD_html_a8fd0f40302f93e1836d9887db37907cd"><div class="ttname"><a href="structDCI2__5MHz__2A__FDD.html#a8fd0f40302f93e1836d9887db37907cd">DCI2_5MHz_2A_FDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01407">dci.h:1407</a></div></div>
<div class="ttc" id="structDCI2A__1__5MHz__4A__TDD_html_a133d16561e2cd1d7889b43109b2cd7d4"><div class="ttname"><a href="structDCI2A__1__5MHz__4A__TDD.html#a133d16561e2cd1d7889b43109b2cd7d4">DCI2A_1_5MHz_4A_TDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01633">dci.h:1633</a></div></div>
<div class="ttc" id="structDCI2B__5MHz__FDD_html_ae548ee07d9cf7cd0df42fff4bcb9e13d"><div class="ttname"><a href="structDCI2B__5MHz__FDD.html#ae548ee07d9cf7cd0df42fff4bcb9e13d">DCI2B_5MHz_FDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02282">dci.h:2282</a></div></div>
<div class="ttc" id="structDCI2D__10MHz__FDD_html_a920622c9475ffa778dfaee101ef77bd9"><div class="ttname"><a href="structDCI2D__10MHz__FDD.html#a920622c9475ffa778dfaee101ef77bd9">DCI2D_10MHz_FDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02851">dci.h:2851</a></div></div>
<div class="ttc" id="structDCI2D__1__5MHz__FDD_html_a989a90c697cd8997a14045907d7bbb88"><div class="ttname"><a href="structDCI2D__1__5MHz__FDD.html#a989a90c697cd8997a14045907d7bbb88">DCI2D_1_5MHz_FDD::padding64</a></div><div class="ttdeci">uint64_t padding64</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02773">dci.h:2773</a></div></div>
<div class="ttc" id="structDCI1A__10MHz__TDD__1__6_html_a020edc430266494acf16c242ef26d858"><div class="ttname"><a href="structDCI1A__10MHz__TDD__1__6.html#a020edc430266494acf16c242ef26d858">DCI1A_10MHz_TDD_1_6::type</a></div><div class="ttdeci">uint32_t type</div><div class="ttdoc">type = 0 =&gt; DCI Format 0, type = 1 =&gt; DCI Format 1A </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00231">dci.h:231</a></div></div>
<div class="ttc" id="structDCI2D__20MHz__TDD_html_a9e145dafb32b8c1880bcc39e0ff4b365"><div class="ttname"><a href="structDCI2D__20MHz__TDD.html#a9e145dafb32b8c1880bcc39e0ff4b365">DCI2D_20MHz_TDD::padding64</a></div><div class="ttdeci">uint64_t padding64</div><div class="ttdoc">padding to 64bits </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02736">dci.h:2736</a></div></div>
<div class="ttc" id="structDCI2__10MHz__2A__TDD_html_a295cc505221837e6dd3b459d2393e273"><div class="ttname"><a href="structDCI2__10MHz__2A__TDD.html#a295cc505221837e6dd3b459d2393e273">DCI2_10MHz_2A_TDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01209">dci.h:1209</a></div></div>
<div class="ttc" id="structDCI2__20MHz__2A__FDD_html_a949637919a38449ca13675fdfec85b6d"><div class="ttname"><a href="structDCI2__20MHz__2A__FDD.html#a949637919a38449ca13675fdfec85b6d">DCI2_20MHz_2A_FDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01547">dci.h:1547</a></div></div>
<div class="ttc" id="structDCI2__5MHz__2A__FDD_html_a1a646bde2029c5201c4f4ec07ec4acae"><div class="ttname"><a href="structDCI2__5MHz__2A__FDD.html#a1a646bde2029c5201c4f4ec07ec4acae">DCI2_5MHz_2A_FDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01405">dci.h:1405</a></div></div>
<div class="ttc" id="structDCI2B__20MHz__FDD_html_aacc003608a6082265bd426f82d1337a4"><div class="ttname"><a href="structDCI2B__20MHz__FDD.html#aacc003608a6082265bd426f82d1337a4">DCI2B_20MHz_FDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02348">dci.h:2348</a></div></div>
<div class="ttc" id="structDCI2A__5MHz__2A__TDD_html_a2d00192112f7b4c00e6f24f7f371bbaa"><div class="ttname"><a href="structDCI2A__5MHz__2A__TDD.html#a2d00192112f7b4c00e6f24f7f371bbaa">DCI2A_5MHz_2A_TDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01730">dci.h:1730</a></div></div>
<div class="ttc" id="structDCI2B__5MHz__TDD_html_abb2026f0b141669afc14ba30bc0699c4"><div class="ttname"><a href="structDCI2B__5MHz__TDD.html#abb2026f0b141669afc14ba30bc0699c4">DCI2B_5MHz_TDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02134">dci.h:2134</a></div></div>
<div class="ttc" id="structDCI1A__1__5MHz__TDD__1__6_html_a2e8cad8d1b5cd050c0a7a5a4c2ea81f4"><div class="ttname"><a href="structDCI1A__1__5MHz__TDD__1__6.html#a2e8cad8d1b5cd050c0a7a5a4c2ea81f4">DCI1A_1_5MHz_TDD_1_6::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL*(N_RB_DL-1)/2)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00117">dci.h:117</a></div></div>
<div class="ttc" id="structDCI2B__20MHz__TDD_html_a28a8ae6ecc199d34515fd9eccf07bbe5"><div class="ttname"><a href="structDCI2B__20MHz__TDD.html#a28a8ae6ecc199d34515fd9eccf07bbe5">DCI2B_20MHz_TDD::dai</a></div><div class="ttdeci">uint64_t dai</div><div class="ttdoc">Downlink Assignment Index. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02222">dci.h:2222</a></div></div>
<div class="ttc" id="structDCI2__20MHz__4A__TDD_html_a57827a48a2cee50a897ecf63ecb572d8"><div class="ttname"><a href="structDCI2__20MHz__4A__TDD.html#a57827a48a2cee50a897ecf63ecb572d8">DCI2_20MHz_4A_TDD::padding64</a></div><div class="ttdeci">uint64_t padding64</div><div class="ttdoc">padding for 64-bit </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01300">dci.h:1300</a></div></div>
<div class="ttc" id="structDCI1__5MHz__TDD_html_a5eb585c5736a2df8be89192739099891"><div class="ttname"><a href="structDCI1__5MHz__TDD.html#a5eb585c5736a2df8be89192739099891">DCI1_5MHz_TDD::mcs</a></div><div class="ttdeci">uint32_t mcs</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00534">dci.h:534</a></div></div>
<div class="ttc" id="structDCI2A__10MHz__2A__TDD_html_afd310736abd65fc53193d4802d2c3c11"><div class="ttname"><a href="structDCI2A__10MHz__2A__TDD.html#afd310736abd65fc53193d4802d2c3c11">DCI2A_10MHz_2A_TDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01848">dci.h:1848</a></div></div>
<div class="ttc" id="structDCI1A__20MHz__FDD_html"><div class="ttname"><a href="structDCI1A__20MHz__FDD.html">DCI1A_20MHz_FDD</a></div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00470">dci.h:470</a></div></div>
<div class="ttc" id="structDCI1D__5MHz__4A__FDD_html_a020aff2be7f16b05a8628a47525ca944"><div class="ttname"><a href="structDCI1D__5MHz__4A__FDD.html#a020aff2be7f16b05a8628a47525ca944">DCI1D_5MHz_4A_FDD::mcs</a></div><div class="ttdeci">uint32_t mcs</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00963">dci.h:963</a></div></div>
<div class="ttc" id="structDCI2__20MHz__2A__TDD_html_a899f2cd9af0f84d6bc36fa0fcf7e898d"><div class="ttname"><a href="structDCI2__20MHz__2A__TDD.html#a899f2cd9af0f84d6bc36fa0fcf7e898d">DCI2_20MHz_2A_TDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01269">dci.h:1269</a></div></div>
<div class="ttc" id="structDCI1D__5MHz__4A__TDD_html_a6238fc2968b8ccba0da4c16421e36b11"><div class="ttname"><a href="structDCI1D__5MHz__4A__TDD.html#a6238fc2968b8ccba0da4c16421e36b11">DCI1D_5MHz_4A_TDD::rv</a></div><div class="ttdeci">uint32_t rv</div><div class="ttdoc">Redundancy version. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00996">dci.h:996</a></div></div>
<div class="ttc" id="structDCI0A__10__MHz_html_a5711ceb59ef5addb641077cc7de29c01"><div class="ttname"><a href="structDCI0A__10__MHz.html#a5711ceb59ef5addb641077cc7de29c01">DCI0A_10_MHz::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_UL*(N_RB_UL+1)/2)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02960">dci.h:2960</a></div></div>
<div class="ttc" id="structDCI2A__10MHz__4A__FDD_html_ae4a0354bebde701fb05930f9d1492e95"><div class="ttname"><a href="structDCI2A__10MHz__4A__FDD.html#ae4a0354bebde701fb05930f9d1492e95">DCI2A_10MHz_4A_FDD::padding</a></div><div class="ttdeci">uint64_t padding</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01939">dci.h:1939</a></div></div>
<div class="ttc" id="structDCI2B__20MHz__FDD_html"><div class="ttname"><a href="structDCI2B__20MHz__FDD.html">DCI2B_20MHz_FDD</a></div><div class="ttdoc">DCI Format Type 2B (20 MHz, FDD, 48 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02328">dci.h:2328</a></div></div>
<div class="ttc" id="structDCI2B__1__5MHz__FDD_html_a2916abcbc963329cc54f7bad57b3dbda"><div class="ttname"><a href="structDCI2B__1__5MHz__FDD.html#a2916abcbc963329cc54f7bad57b3dbda">DCI2B_1_5MHz_FDD::TPC</a></div><div class="ttdeci">uint32_t TPC</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02255">dci.h:2255</a></div></div>
<div class="ttc" id="structDCI2__1__5MHz__2A__TDD_html_ac6f0b4b06872fb7fbf345746920670e5"><div class="ttname"><a href="structDCI2__1__5MHz__2A__TDD.html#ac6f0b4b06872fb7fbf345746920670e5">DCI2_1_5MHz_2A_TDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01063">dci.h:1063</a></div></div>
<div class="ttc" id="structDCI1A__20MHz__FDD_html_a3d3e22ea1059a421dbf0ce685fe06dcf"><div class="ttname"><a href="structDCI1A__20MHz__FDD.html#a3d3e22ea1059a421dbf0ce685fe06dcf">DCI1A_20MHz_FDD::type</a></div><div class="ttdeci">uint32_t type</div><div class="ttdoc">type = 0 =&gt; DCI Format 0, type = 1 =&gt; DCI Format 1A </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00488">dci.h:488</a></div></div>
<div class="ttc" id="structDCI1B__5MHz__2A__FDD_html_a989124156e6e208d1012f2490e336869"><div class="ttname"><a href="structDCI1B__5MHz__2A__FDD.html#a989124156e6e208d1012f2490e336869">DCI1B_5MHz_2A_FDD::vrb_type</a></div><div class="ttdeci">uint32_t vrb_type</div><div class="ttdoc">Localized/Distributed VRB. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00729">dci.h:729</a></div></div>
<div class="ttc" id="structDCI1B__5MHz__4A__TDD_html_a47ecc19204df948910903fa584073025"><div class="ttname"><a href="structDCI1B__5MHz__4A__TDD.html#a47ecc19204df948910903fa584073025">DCI1B_5MHz_4A_TDD::vrb_type</a></div><div class="ttdeci">uint32_t vrb_type</div><div class="ttdoc">Localized/Distributed VRB. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00808">dci.h:808</a></div></div>
<div class="ttc" id="structDCI1B__5MHz__2A__FDD_html_a45be5a1dc18bfb7949d974c18493c4ed"><div class="ttname"><a href="structDCI1B__5MHz__2A__FDD.html#a45be5a1dc18bfb7949d974c18493c4ed">DCI1B_5MHz_2A_FDD::harq_pid</a></div><div class="ttdeci">uint32_t harq_pid</div><div class="ttdoc">HARQ Process. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00735">dci.h:735</a></div></div>
<div class="ttc" id="structDCI2D__20MHz__TDD_html_a337f717e35f6a0db75ca051ed673af9e"><div class="ttname"><a href="structDCI2D__20MHz__TDD.html#a337f717e35f6a0db75ca051ed673af9e">DCI2D_20MHz_TDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02760">dci.h:2760</a></div></div>
<div class="ttc" id="structDCI2D__10MHz__TDD_html_adf25fae487527d2aad161804e965934e"><div class="ttname"><a href="structDCI2D__10MHz__TDD.html#adf25fae487527d2aad161804e965934e">DCI2D_10MHz_TDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02725">dci.h:2725</a></div></div>
<div class="ttc" id="structDCI2C__5MHz__TDD_html_a05b199b33771e958e33e3f46841eb8f8"><div class="ttname"><a href="structDCI2C__5MHz__TDD.html#a05b199b33771e958e33e3f46841eb8f8">DCI2C_5MHz_TDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02407">dci.h:2407</a></div></div>
<div class="ttc" id="structDCI1A__5MHz__TDD__1__6_html_af8f14fd5bf06a025b9c7052697052912"><div class="ttname"><a href="structDCI1A__5MHz__TDD__1__6.html#af8f14fd5bf06a025b9c7052697052912">DCI1A_5MHz_TDD_1_6::rv</a></div><div class="ttdeci">uint32_t rv</div><div class="ttdoc">Redundancy version. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00164">dci.h:164</a></div></div>
<div class="ttc" id="structDCI0__5MHz__TDD0_html_a0e92151f9bbcb35e76f1bbb1d89e0c15"><div class="ttname"><a href="structDCI0__5MHz__TDD0.html#a0e92151f9bbcb35e76f1bbb1d89e0c15">DCI0_5MHz_TDD0::mcs</a></div><div class="ttdeci">uint32_t mcs</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00055">dci.h:55</a></div></div>
<div class="ttc" id="structDCI2C__5MHz__FDD_html_a901ca1a0a4c7b593da1238a2d000a8cd"><div class="ttname"><a href="structDCI2C__5MHz__FDD.html#a901ca1a0a4c7b593da1238a2d000a8cd">DCI2C_5MHz_FDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02543">dci.h:2543</a></div></div>
<div class="ttc" id="structDCI2__1__5MHz__4A__TDD_html_a9b5fc4eb9ff2939d70feec171c607495"><div class="ttname"><a href="structDCI2__1__5MHz__4A__TDD.html#a9b5fc4eb9ff2939d70feec171c607495">DCI2_1_5MHz_4A_TDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01096">dci.h:1096</a></div></div>
<div class="ttc" id="structDCI1__10MHz__FDD_html_ac5e302fbcb00668a768bbd6d6981bdb2"><div class="ttname"><a href="structDCI1__10MHz__FDD.html#ac5e302fbcb00668a768bbd6d6981bdb2">DCI1_10MHz_FDD::ndi</a></div><div class="ttdeci">uint32_t ndi</div><div class="ttdoc">New Data Indicator. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00649">dci.h:649</a></div></div>
<div class="ttc" id="structDCI2C__20MHz__FDD_html_ae03b01aeed4a9c531588520bba3dec05"><div class="ttname"><a href="structDCI2C__20MHz__FDD.html#ae03b01aeed4a9c531588520bba3dec05">DCI2C_20MHz_FDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02603">dci.h:2603</a></div></div>
<div class="ttc" id="structDCI2D__20MHz__TDD_html_a4a43c2dc0e2ef9d985b139bc25e3b4d3"><div class="ttname"><a href="structDCI2D__20MHz__TDD.html#a4a43c2dc0e2ef9d985b139bc25e3b4d3">DCI2D_20MHz_TDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02746">dci.h:2746</a></div></div>
<div class="ttc" id="structDCI2D__5MHz__TDD_html_a0cbb90f0a857ad8300d5b83d34b70007"><div class="ttname"><a href="structDCI2D__5MHz__TDD.html#a0cbb90f0a857ad8300d5b83d34b70007">DCI2D_5MHz_TDD::ap_si_nl_id</a></div><div class="ttdeci">uint64_t ap_si_nl_id</div><div class="ttdoc">Scrambling ID. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02680">dci.h:2680</a></div></div>
<div class="ttc" id="structDCI2__20MHz__4A__FDD_html_a62051075c441ef1c8a8e8fc338ee5328"><div class="ttname"><a href="structDCI2__20MHz__4A__FDD.html#a62051075c441ef1c8a8e8fc338ee5328">DCI2_20MHz_4A_FDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01578">dci.h:1578</a></div></div>
<div class="ttc" id="structDCI2B__20MHz__FDD_html_a2123e799e2567b0c3b86d9ccb31e55ec"><div class="ttname"><a href="structDCI2B__20MHz__FDD.html#a2123e799e2567b0c3b86d9ccb31e55ec">DCI2B_20MHz_FDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02352">dci.h:2352</a></div></div>
<div class="ttc" id="structDCI2A__10MHz__4A__TDD_html_a685b4df0ed148527b3fec40896e719b9"><div class="ttname"><a href="structDCI2A__10MHz__4A__TDD.html#a685b4df0ed148527b3fec40896e719b9">DCI2A_10MHz_4A_TDD::dai</a></div><div class="ttdeci">uint64_t dai</div><div class="ttdoc">Downlink Assignment Index. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01897">dci.h:1897</a></div></div>
<div class="ttc" id="structDCI2C__1__5MHz__FDD_html_a4ca7d4366dbd8df03d1145690119f858"><div class="ttname"><a href="structDCI2C__1__5MHz__FDD.html#a4ca7d4366dbd8df03d1145690119f858">DCI2C_1_5MHz_FDD::TPC</a></div><div class="ttdeci">uint32_t TPC</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02520">dci.h:2520</a></div></div>
<div class="ttc" id="structDCI2A__20MHz__4A__FDD_html_aeb4cac9e3624e79e324413f8d5336fd9"><div class="ttname"><a href="structDCI2A__20MHz__4A__FDD.html#aeb4cac9e3624e79e324413f8d5336fd9">DCI2A_20MHz_4A_FDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02087">dci.h:2087</a></div></div>
<div class="ttc" id="structDCI0A__5MHz_html_af0c9dc07c9ab6e967147c6326b002eef"><div class="ttname"><a href="structDCI0A__5MHz.html#af0c9dc07c9ab6e967147c6326b002eef">DCI0A_5MHz::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_UL*(N_RB_UL+1)/2)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02947">dci.h:2947</a></div></div>
<div class="ttc" id="structDCI2D__20MHz__TDD_html_a31f1c73c70b6051dbc92677e494ab109"><div class="ttname"><a href="structDCI2D__20MHz__TDD.html#a31f1c73c70b6051dbc92677e494ab109">DCI2D_20MHz_TDD::dai</a></div><div class="ttdeci">uint64_t dai</div><div class="ttdoc">Downlink Assignment Index. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02758">dci.h:2758</a></div></div>
<div class="ttc" id="structDCI1__1__5MHz__TDD_html_a251b6f4a0adc7e8448fb92a595345eb3"><div class="ttname"><a href="structDCI1__1__5MHz__TDD.html#a251b6f4a0adc7e8448fb92a595345eb3">DCI1_1_5MHz_TDD::ndi</a></div><div class="ttdeci">uint32_t ndi</div><div class="ttdoc">New Data Indicator. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00505">dci.h:505</a></div></div>
<div class="ttc" id="structDCI2B__5MHz__TDD_html_a76c3b0190470e28cfd81e0fd89946285"><div class="ttname"><a href="structDCI2B__5MHz__TDD.html#a76c3b0190470e28cfd81e0fd89946285">DCI2B_5MHz_TDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02142">dci.h:2142</a></div></div>
<div class="ttc" id="structDCI1B__5MHz__2A__FDD_html_a869c2ec1d23145f20a664eb54bd5fd09"><div class="ttname"><a href="structDCI1B__5MHz__2A__FDD.html#a869c2ec1d23145f20a664eb54bd5fd09">DCI1B_5MHz_2A_FDD::mcs</a></div><div class="ttdeci">uint32_t mcs</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00733">dci.h:733</a></div></div>
<div class="ttc" id="structDCI1A__10MHz__FDD_html"><div class="ttname"><a href="structDCI1A__10MHz__FDD.html">DCI1A_10MHz_FDD</a></div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00420">dci.h:420</a></div></div>
<div class="ttc" id="structDCI2__5MHz__2A__TDD_html_a5813c2dd350ed71282bb1b68da420b3d"><div class="ttname"><a href="structDCI2__5MHz__2A__TDD.html#a5813c2dd350ed71282bb1b68da420b3d">DCI2_5MHz_2A_TDD::dai</a></div><div class="ttdeci">uint64_t dai</div><div class="ttdoc">Downlink Assignment Index. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01145">dci.h:1145</a></div></div>
<div class="ttc" id="structDCI2B__1__5MHz__FDD_html_aab2f9b627285f45916f52132df678bc2"><div class="ttname"><a href="structDCI2B__1__5MHz__FDD.html#aab2f9b627285f45916f52132df678bc2">DCI2B_1_5MHz_FDD::harq_pid</a></div><div class="ttdeci">uint32_t harq_pid</div><div class="ttdoc">HARQ Process. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02253">dci.h:2253</a></div></div>
<div class="ttc" id="structDCI2B__5MHz__FDD_html_a44613b9554d335825053d3e8189e2ac0"><div class="ttname"><a href="structDCI2B__5MHz__FDD.html#a44613b9554d335825053d3e8189e2ac0">DCI2B_5MHz_FDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02274">dci.h:2274</a></div></div>
<div class="ttc" id="structDCI2B__10MHz__FDD_html"><div class="ttname"><a href="structDCI2B__10MHz__FDD.html">DCI2B_10MHz_FDD</a></div><div class="ttdoc">DCI Format Type 2B (10 MHz, FDD, 41 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02295">dci.h:2295</a></div></div>
<div class="ttc" id="structDCI2A__20MHz__2A__FDD_html"><div class="ttname"><a href="structDCI2A__20MHz__2A__FDD.html">DCI2A_20MHz_2A_FDD</a></div><div class="ttdoc">DCI Format Type 2A (20 MHz, FDD, 2 Antenna Ports, 48 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02033">dci.h:2033</a></div></div>
<div class="ttc" id="structDCI1B__5MHz__2A__TDD_html_a3975eeea3be07c40a34e0dd305364557"><div class="ttname"><a href="structDCI1B__5MHz__2A__TDD.html#a3975eeea3be07c40a34e0dd305364557">DCI1B_5MHz_2A_TDD::dai</a></div><div class="ttdeci">uint32_t dai</div><div class="ttdoc">Downlink Assignment Index. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00770">dci.h:770</a></div></div>
<div class="ttc" id="structDCI2A__10MHz__4A__FDD_html_a62b27eeadcac36d84e0ce7e9aca6810e"><div class="ttname"><a href="structDCI2A__10MHz__4A__FDD.html#a62b27eeadcac36d84e0ce7e9aca6810e">DCI2A_10MHz_4A_FDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01949">dci.h:1949</a></div></div>
<div class="ttc" id="structDCI1A__20MHz__FDD_html_a484364525841849d57d983d62fad6cbf"><div class="ttname"><a href="structDCI1A__20MHz__FDD.html#a484364525841849d57d983d62fad6cbf">DCI1A_20MHz_FDD::harq_pid</a></div><div class="ttdeci">uint32_t harq_pid</div><div class="ttdoc">HARQ Process. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00480">dci.h:480</a></div></div>
<div class="ttc" id="structDCI2D__5MHz__TDD_html_aa614fe6e0b9aef0c349c6bd853cae763"><div class="ttname"><a href="structDCI2D__5MHz__TDD.html#aa614fe6e0b9aef0c349c6bd853cae763">DCI2D_5MHz_TDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02686">dci.h:2686</a></div></div>
<div class="ttc" id="structDCI2B__10MHz__TDD_html_a80b334d4ae7e09fb8fba186329ff29f2"><div class="ttname"><a href="structDCI2B__10MHz__TDD.html#a80b334d4ae7e09fb8fba186329ff29f2">DCI2B_10MHz_TDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02189">dci.h:2189</a></div></div>
<div class="ttc" id="structDCI2__1__5MHz__2A__FDD_html_ae4ffac1daf96a8a57d8e06df0a506208"><div class="ttname"><a href="structDCI2__1__5MHz__2A__FDD.html#ae4ffac1daf96a8a57d8e06df0a506208">DCI2_1_5MHz_2A_FDD::tb_swap</a></div><div class="ttdeci">uint32_t tb_swap</div><div class="ttdoc">TB swap. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01351">dci.h:1351</a></div></div>
<div class="ttc" id="structDCI1__10MHz__FDD_html_a0b7d213ae413383e3f0e925bccd0501a"><div class="ttname"><a href="structDCI1__10MHz__FDD.html#a0b7d213ae413383e3f0e925bccd0501a">DCI1_10MHz_FDD::rv</a></div><div class="ttdeci">uint32_t rv</div><div class="ttdoc">Redundancy version. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00647">dci.h:647</a></div></div>
<div class="ttc" id="structDCI2__20MHz__4A__FDD_html_a101d4846e877fb1d9882aece20e237c3"><div class="ttname"><a href="structDCI2__20MHz__4A__FDD.html#a101d4846e877fb1d9882aece20e237c3">DCI2_20MHz_4A_FDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01572">dci.h:1572</a></div></div>
<div class="ttc" id="structDCI2__20MHz__4A__FDD_html_aabccfb741a3770ef52ed51940590f4b2"><div class="ttname"><a href="structDCI2__20MHz__4A__FDD.html#aabccfb741a3770ef52ed51940590f4b2">DCI2_20MHz_4A_FDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01564">dci.h:1564</a></div></div>
<div class="ttc" id="structDCI2A__1__5MHz__4A__FDD_html_a8f1628158a1c1ebd2287cf174500ca46"><div class="ttname"><a href="structDCI2A__1__5MHz__4A__FDD.html#a8f1628158a1c1ebd2287cf174500ca46">DCI2A_1_5MHz_4A_FDD::rah</a></div><div class="ttdeci">uint32_t rah</div><div class="ttdoc">Resource Allocation Header. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01715">dci.h:1715</a></div></div>
<div class="ttc" id="structDCI2__20MHz__4A__FDD_html_a016f0e9f2779b34c0cd0321c5af5629c"><div class="ttname"><a href="structDCI2__20MHz__4A__FDD.html#a016f0e9f2779b34c0cd0321c5af5629c">DCI2_20MHz_4A_FDD::tpmi</a></div><div class="ttdeci">uint64_t tpmi</div><div class="ttdoc">TPMI information for precoding. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01562">dci.h:1562</a></div></div>
<div class="ttc" id="structDCI1__20MHz__FDD_html_aff70c006bf9b1a7e8606325d389d0148"><div class="ttname"><a href="structDCI1__20MHz__FDD.html#aff70c006bf9b1a7e8606325d389d0148">DCI1_20MHz_FDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00678">dci.h:678</a></div></div>
<div class="ttc" id="structDCI1B__5MHz__4A__FDD_html_a22e6280e98f7d3a09ac1c00827947c0d"><div class="ttname"><a href="structDCI1B__5MHz__4A__FDD.html#a22e6280e98f7d3a09ac1c00827947c0d">DCI1B_5MHz_4A_FDD::mcs</a></div><div class="ttdeci">uint32_t mcs</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00787">dci.h:787</a></div></div>
<div class="ttc" id="structDCI2B__5MHz__FDD_html_ac0b9a099e575de22cfe30a6d2e8d3b65"><div class="ttname"><a href="structDCI2B__5MHz__FDD.html#ac0b9a099e575de22cfe30a6d2e8d3b65">DCI2B_5MHz_FDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02272">dci.h:2272</a></div></div>
<div class="ttc" id="structDCI2A__10MHz__4A__TDD_html_ac429aa143a53a4b7034df13a8af99946"><div class="ttname"><a href="structDCI2A__10MHz__4A__TDD.html#ac429aa143a53a4b7034df13a8af99946">DCI2A_10MHz_4A_TDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01885">dci.h:1885</a></div></div>
<div class="ttc" id="structDCI2D__5MHz__TDD_html_a67128e4f22ca5fea95e3431395c9ce73"><div class="ttname"><a href="structDCI2D__5MHz__TDD.html#a67128e4f22ca5fea95e3431395c9ce73">DCI2D_5MHz_TDD::padding64</a></div><div class="ttdeci">uint64_t padding64</div><div class="ttdoc">padding to 64bits </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02662">dci.h:2662</a></div></div>
<div class="ttc" id="structDCI2A__20MHz__4A__FDD_html_a9dd730fdf8e6b771bde3ca8700475dc0"><div class="ttname"><a href="structDCI2A__20MHz__4A__FDD.html#a9dd730fdf8e6b771bde3ca8700475dc0">DCI2A_20MHz_4A_FDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02071">dci.h:2071</a></div></div>
<div class="ttc" id="structDCI1A__1__5MHz__TDD__1__6_html_acc9199c6fdfc3c2b4cca681e17e78b22"><div class="ttname"><a href="structDCI1A__1__5MHz__TDD__1__6.html#acc9199c6fdfc3c2b4cca681e17e78b22">DCI1A_1_5MHz_TDD_1_6::TPC</a></div><div class="ttdeci">uint32_t TPC</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00107">dci.h:107</a></div></div>
<div class="ttc" id="structDCI1__10MHz__TDD_html_ad0b44f03450fcb0522539dd68b8fbf8d"><div class="ttname"><a href="structDCI1__10MHz__TDD.html#ad0b44f03450fcb0522539dd68b8fbf8d">DCI1_10MHz_TDD::dai</a></div><div class="ttdeci">uint64_t dai</div><div class="ttdoc">DAI (TDD) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00549">dci.h:549</a></div></div>
<div class="ttc" id="structDCI1A__10MHz__FDD_html_a11ddf6e32c0b65c24ec548557684b216"><div class="ttname"><a href="structDCI1A__10MHz__FDD.html#a11ddf6e32c0b65c24ec548557684b216">DCI1A_10MHz_FDD::vrb_type</a></div><div class="ttdeci">uint32_t vrb_type</div><div class="ttdoc">Localized/Distributed VRB. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00436">dci.h:436</a></div></div>
<div class="ttc" id="structDCI2A__1__5MHz__2A__TDD_html_a85ae00dab4936f51262bc8dbb0b77ab1"><div class="ttname"><a href="structDCI2A__1__5MHz__2A__TDD.html#a85ae00dab4936f51262bc8dbb0b77ab1">DCI2A_1_5MHz_2A_TDD::mcs1</a></div><div class="ttdeci">uint32_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01609">dci.h:1609</a></div></div>
<div class="ttc" id="structDCI2__1__5MHz__2A__TDD_html_a18e1fafb1d13cb0a4f8517ab02c66b4f"><div class="ttname"><a href="structDCI2__1__5MHz__2A__TDD.html#a18e1fafb1d13cb0a4f8517ab02c66b4f">DCI2_1_5MHz_2A_TDD::tb_swap</a></div><div class="ttdeci">uint64_t tb_swap</div><div class="ttdoc">TB swap. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01075">dci.h:1075</a></div></div>
<div class="ttc" id="structDCI2__20MHz__2A__TDD_html_a99885606f18b68280c25d9eb33801ecf"><div class="ttname"><a href="structDCI2__20MHz__2A__TDD.html#a99885606f18b68280c25d9eb33801ecf">DCI2_20MHz_2A_TDD::tpmi</a></div><div class="ttdeci">uint64_t tpmi</div><div class="ttdoc">TPMI information for precoding. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01267">dci.h:1267</a></div></div>
<div class="ttc" id="structDCI1D__5MHz__2A__TDD_html_a163216b0d75054526e05229fa5d9a4ba"><div class="ttname"><a href="structDCI1D__5MHz__2A__TDD.html#a163216b0d75054526e05229fa5d9a4ba">DCI1D_5MHz_2A_TDD::vrb_type</a></div><div class="ttdeci">uint32_t vrb_type</div><div class="ttdoc">Localized/Distributed VRB. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00930">dci.h:930</a></div></div>
<div class="ttc" id="structDCI2C__1__5MHz__FDD_html_a2fe28d999309f2e4b3cbd9ac2d504d9c"><div class="ttname"><a href="structDCI2C__1__5MHz__FDD.html#a2fe28d999309f2e4b3cbd9ac2d504d9c">DCI2C_1_5MHz_FDD::ndi2</a></div><div class="ttdeci">uint32_t ndi2</div><div class="ttdoc">New Data Indicator 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02506">dci.h:2506</a></div></div>
<div class="ttc" id="structDCI1A__20MHz__FDD_html_a5f77fca95dabdc262141b3391a160a38"><div class="ttname"><a href="structDCI1A__20MHz__FDD.html#a5f77fca95dabdc262141b3391a160a38">DCI1A_20MHz_FDD::ndi</a></div><div class="ttdeci">uint32_t ndi</div><div class="ttdoc">New Data Indicator. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00478">dci.h:478</a></div></div>
<div class="ttc" id="structDCI2B__5MHz__TDD_html_acdfa25c9300b975ec5a1fcdc31cb46ee"><div class="ttname"><a href="structDCI2B__5MHz__TDD.html#acdfa25c9300b975ec5a1fcdc31cb46ee">DCI2B_5MHz_TDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02140">dci.h:2140</a></div></div>
<div class="ttc" id="structDCI2C__5MHz__TDD_html_a30522635ef63b6035a71d3f03f37be06"><div class="ttname"><a href="structDCI2C__5MHz__TDD.html#a30522635ef63b6035a71d3f03f37be06">DCI2C_5MHz_TDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02415">dci.h:2415</a></div></div>
<div class="ttc" id="structDCI2B__20MHz__FDD_html_acc28ec61b80a598368ce6d1fcd26d63a"><div class="ttname"><a href="structDCI2B__20MHz__FDD.html#acc28ec61b80a598368ce6d1fcd26d63a">DCI2B_20MHz_FDD::scrambling_id</a></div><div class="ttdeci">uint64_t scrambling_id</div><div class="ttdoc">Scrambling ID. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02344">dci.h:2344</a></div></div>
<div class="ttc" id="structDCI2__20MHz__4A__FDD_html"><div class="ttname"><a href="structDCI2__20MHz__4A__FDD.html">DCI2_20MHz_4A_FDD</a></div><div class="ttdoc">DCI Format Type 2 (20 MHz, FDD, 4 Antenna Ports, 54 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01558">dci.h:1558</a></div></div>
<div class="ttc" id="structDCI2A__10MHz__2A__FDD_html_a593a364fca6e641551c4e1758d31c113"><div class="ttname"><a href="structDCI2A__10MHz__2A__FDD.html#a593a364fca6e641551c4e1758d31c113">DCI2A_10MHz_2A_FDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01914">dci.h:1914</a></div></div>
<div class="ttc" id="structDCI2A__10MHz__4A__TDD_html_a7e200271362bb4c47532663d9fb2902d"><div class="ttname"><a href="structDCI2A__10MHz__4A__TDD.html#a7e200271362bb4c47532663d9fb2902d">DCI2A_10MHz_4A_TDD::tpmi</a></div><div class="ttdeci">uint64_t tpmi</div><div class="ttdoc">TPMI information for precoding. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01879">dci.h:1879</a></div></div>
<div class="ttc" id="structDCI2D__20MHz__FDD_html_ae096e3e0d78e3530cfde7a7aa25b341a"><div class="ttname"><a href="structDCI2D__20MHz__FDD.html#ae096e3e0d78e3530cfde7a7aa25b341a">DCI2D_20MHz_FDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02896">dci.h:2896</a></div></div>
<div class="ttc" id="structDCI2__1__5MHz__4A__FDD_html_a6af57bafde327301faab58d4c06e00a7"><div class="ttname"><a href="structDCI2__1__5MHz__4A__FDD.html#a6af57bafde327301faab58d4c06e00a7">DCI2_1_5MHz_4A_FDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01372">dci.h:1372</a></div></div>
<div class="ttc" id="structDCI2A__5MHz__2A__FDD_html_abab59dac2916d8b863387e1e0c0006d3"><div class="ttname"><a href="structDCI2A__5MHz__2A__FDD.html#abab59dac2916d8b863387e1e0c0006d3">DCI2A_5MHz_2A_FDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01796">dci.h:1796</a></div></div>
<div class="ttc" id="structDCI2C__10MHz__FDD_html_a03c6bc5fcbfbd9573da5e55aa10b200a"><div class="ttname"><a href="structDCI2C__10MHz__FDD.html#a03c6bc5fcbfbd9573da5e55aa10b200a">DCI2C_10MHz_FDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02578">dci.h:2578</a></div></div>
<div class="ttc" id="structDCI1A__5MHz__TDD__1__6_html_a157f554d98b403226e4d87b914b7aa4d"><div class="ttname"><a href="structDCI1A__5MHz__TDD__1__6.html#a157f554d98b403226e4d87b914b7aa4d">DCI1A_5MHz_TDD_1_6::harq_pid</a></div><div class="ttdeci">uint32_t harq_pid</div><div class="ttdoc">HARQ Process. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00168">dci.h:168</a></div></div>
<div class="ttc" id="structDCI1E__5MHz__2A__M10PRB__TDD_html_aea7b2228f92aeaf1a727e3f011283be4"><div class="ttname"><a href="structDCI1E__5MHz__2A__M10PRB__TDD.html#aea7b2228f92aeaf1a727e3f011283be4">DCI1E_5MHz_2A_M10PRB_TDD::mcs</a></div><div class="ttdeci">uint64_t mcs</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01034">dci.h:1034</a></div></div>
<div class="ttc" id="structDCI1B__5MHz__2A__FDD_html_a6a9ccca1a10b0ab3af44a2a201dfd885"><div class="ttname"><a href="structDCI1B__5MHz__2A__FDD.html#a6a9ccca1a10b0ab3af44a2a201dfd885">DCI1B_5MHz_2A_FDD::TPC</a></div><div class="ttdeci">uint32_t TPC</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00741">dci.h:741</a></div></div>
<div class="ttc" id="structDCI2__20MHz__2A__FDD_html_a2a0dc7fccfc9266508ad805e12f6df88"><div class="ttname"><a href="structDCI2__20MHz__2A__FDD.html#a2a0dc7fccfc9266508ad805e12f6df88">DCI2_20MHz_2A_FDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01551">dci.h:1551</a></div></div>
<div class="ttc" id="structDCI1__10MHz__TDD_html_ac20fede87f16dc96b876c45773d536d2"><div class="ttname"><a href="structDCI1__10MHz__TDD.html#ac20fede87f16dc96b876c45773d536d2">DCI1_10MHz_TDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00563">dci.h:563</a></div></div>
<div class="ttc" id="structDCI2D__20MHz__FDD_html_a1adc2d52ac81a3ac100b9a14574c2480"><div class="ttname"><a href="structDCI2D__20MHz__FDD.html#a1adc2d52ac81a3ac100b9a14574c2480">DCI2D_20MHz_FDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02894">dci.h:2894</a></div></div>
<div class="ttc" id="structDCI1__5MHz__TDD_html_aea3dbb043b1395267c467d4dc7f95eb4"><div class="ttname"><a href="structDCI1__5MHz__TDD.html#aea3dbb043b1395267c467d4dc7f95eb4">DCI1_5MHz_TDD::dummy</a></div><div class="ttdeci">uint32_t dummy</div><div class="ttdoc">Dummy bits to align to 32-bits. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00522">dci.h:522</a></div></div>
<div class="ttc" id="structDCI2__10MHz__4A__TDD_html_a876a9b81f87764f904dfc9856777a34d"><div class="ttname"><a href="structDCI2__10MHz__4A__TDD.html#a876a9b81f87764f904dfc9856777a34d">DCI2_10MHz_4A_TDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01242">dci.h:1242</a></div></div>
<div class="ttc" id="structDCI2C__20MHz__FDD_html_ada7341fe70707c6a6b29de2affee161f"><div class="ttname"><a href="structDCI2C__20MHz__FDD.html#ada7341fe70707c6a6b29de2affee161f">DCI2C_20MHz_FDD::padding64</a></div><div class="ttdeci">uint64_t padding64</div><div class="ttdoc">padding for 64-bit </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02593">dci.h:2593</a></div></div>
<div class="ttc" id="structDCI2D__10MHz__FDD_html_ada7c1862a6a26b7bd98da17b6040e6a8"><div class="ttname"><a href="structDCI2D__10MHz__FDD.html#ada7c1862a6a26b7bd98da17b6040e6a8">DCI2D_10MHz_FDD::REMQCL</a></div><div class="ttdeci">uint64_t REMQCL</div><div class="ttdoc">PDSCH REsource Mapping and Quasi-Co-Location Indicator. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02843">dci.h:2843</a></div></div>
<div class="ttc" id="structDCI2__1__5MHz__4A__FDD_html"><div class="ttname"><a href="structDCI2__1__5MHz__4A__FDD.html">DCI2_1_5MHz_4A_FDD</a></div><div class="ttdoc">DCI Format Type 2 (1.5 MHz, FDD, 4 Antenna Ports, 34 bits) </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01364">dci.h:1364</a></div></div>
<div class="ttc" id="structDCI2A__5MHz__2A__FDD_html_a5a27a2d582f543691e08e89d179d5f66"><div class="ttname"><a href="structDCI2A__5MHz__2A__FDD.html#a5a27a2d582f543691e08e89d179d5f66">DCI2A_5MHz_2A_FDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01788">dci.h:1788</a></div></div>
<div class="ttc" id="structDCI2D__20MHz__TDD_html_a2e7310f84730b2e3d13da67c018456a4"><div class="ttname"><a href="structDCI2D__20MHz__TDD.html#a2e7310f84730b2e3d13da67c018456a4">DCI2D_20MHz_TDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02756">dci.h:2756</a></div></div>
<div class="ttc" id="structDCI2__1__5MHz__4A__TDD_html_a3c45a6ff2520bfa4389a1434a44915ba"><div class="ttname"><a href="structDCI2__1__5MHz__4A__TDD.html#a3c45a6ff2520bfa4389a1434a44915ba">DCI2_1_5MHz_4A_TDD::dai</a></div><div class="ttdeci">uint64_t dai</div><div class="ttdoc">Downlink Assignment Index. </div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01112">dci.h:1112</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_137ff9042ef809465c0a1b9b37f8b6da.html">openair1</a></li><li class="navelem"><a class="el" href="dir_18689a037d882a8a495d594890772dc5.html">PHY</a></li><li class="navelem"><a class="el" href="dir_11a3e56a32b96811b2b33180a849f011.html">LTE_TRANSPORT</a></li><li class="navelem"><b>dci.h</b></li>
    <li class="footer">Generated on Tue Jan 12 2016 11:16:40 for OpenAirInterface by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
