
*** Running vivado
    with args -log zybo_dvi_output_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source zybo_dvi_output_wrapper.tcl -notrace


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source zybo_dvi_output_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/ip/zybo_dvi_output_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'zybo_dvi_output_i/rgb2dvi_0/U0'
Finished Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/ip/zybo_dvi_output_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'zybo_dvi_output_i/rgb2dvi_0/U0'
Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/ip/zybo_dvi_output_clk_wiz_0_0/zybo_dvi_output_clk_wiz_0_0_board.xdc] for cell 'zybo_dvi_output_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/ip/zybo_dvi_output_clk_wiz_0_0/zybo_dvi_output_clk_wiz_0_0_board.xdc] for cell 'zybo_dvi_output_i/clk_wiz_0/inst'
Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/ip/zybo_dvi_output_clk_wiz_0_0/zybo_dvi_output_clk_wiz_0_0.xdc] for cell 'zybo_dvi_output_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/ip/zybo_dvi_output_clk_wiz_0_0/zybo_dvi_output_clk_wiz_0_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [/home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/ip/zybo_dvi_output_clk_wiz_0_0/zybo_dvi_output_clk_wiz_0_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1695.941 ; gain = 480.523 ; free physical = 6547 ; free virtual = 19928
Finished Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/ip/zybo_dvi_output_clk_wiz_0_0/zybo_dvi_output_clk_wiz_0_0.xdc] for cell 'zybo_dvi_output_i/clk_wiz_0/inst'
Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc]
Finished Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc]
Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/ip/zybo_dvi_output_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'zybo_dvi_output_i/rgb2dvi_0/U0'
Finished Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/ip/zybo_dvi_output_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'zybo_dvi_output_i/rgb2dvi_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1696.941 ; gain = 786.316 ; free physical = 6546 ; free virtual = 19927
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1768.977 ; gain = 64.031 ; free physical = 6546 ; free virtual = 19927
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.cache/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mike/Documents/osiris-hdl/hdl'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.4/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:1.1 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:1.1", from Vivado IP cache entry "7d0f03ed9dc6c806".
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.0 for cell u_ila_0_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:ila:6.0", from Vivado IP cache entry "edae9b93e3d0ba27".
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1784.164 ; gain = 0.000 ; free physical = 6500 ; free virtual = 19886
Phase 1 Generate And Synthesize Debug Cores | Checksum: 199ff7fe8

Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1784.164 ; gain = 15.188 ; free physical = 6500 ; free virtual = 19886
Implement Debug Cores | Checksum: 1c0ed7379
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1ae5266fa

Time (s): cpu = 00:00:52 ; elapsed = 00:00:52 . Memory (MB): peak = 1791.164 ; gain = 22.188 ; free physical = 6499 ; free virtual = 19886

Phase 3 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 28 cells.
Phase 3 Constant Propagation | Checksum: 156bd3a56

Time (s): cpu = 00:00:52 ; elapsed = 00:00:52 . Memory (MB): peak = 1791.164 ; gain = 22.188 ; free physical = 6498 ; free virtual = 19885

Phase 4 Sweep
INFO: [Opt 31-12] Eliminated 103 unconnected nets.
INFO: [Opt 31-11] Eliminated 21 unconnected cells.
Phase 4 Sweep | Checksum: 19e0706d8

Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1791.164 ; gain = 22.188 ; free physical = 6497 ; free virtual = 19884

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1791.164 ; gain = 0.000 ; free physical = 6497 ; free virtual = 19884
Ending Logic Optimization Task | Checksum: 19e0706d8

Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1791.164 ; gain = 22.188 ; free physical = 6497 ; free virtual = 19884

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
CRITICAL WARNING: [Timing 38-249] Generated clock zybo_dvi_output_i/rgb2dvi_0/U0/SerialClk has no logical paths from master clock clk_out1_zybo_dvi_output_clk_wiz_0_0.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 19e0706d8

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2068.250 ; gain = 0.000 ; free physical = 6399 ; free virtual = 19786
Ending Power Optimization Task | Checksum: 19e0706d8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2068.250 ; gain = 277.086 ; free physical = 6399 ; free virtual = 19786
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:53 . Memory (MB): peak = 2068.250 ; gain = 371.309 ; free physical = 6399 ; free virtual = 19786
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2068.250 ; gain = 0.000 ; free physical = 6396 ; free virtual = 19785
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.runs/impl_1/zybo_dvi_output_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2068.250 ; gain = 0.000 ; free physical = 6391 ; free virtual = 19779
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2068.250 ; gain = 0.000 ; free physical = 6391 ; free virtual = 19779

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 50dc0277

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2068.250 ; gain = 0.000 ; free physical = 6391 ; free virtual = 19779
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 50dc0277

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2068.250 ; gain = 0.000 ; free physical = 6390 ; free virtual = 19778

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 50dc0277

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2068.250 ; gain = 0.000 ; free physical = 6390 ; free virtual = 19778

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: c67e2da6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2068.250 ; gain = 0.000 ; free physical = 6390 ; free virtual = 19778
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1768fbc74

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2068.250 ; gain = 0.000 ; free physical = 6390 ; free virtual = 19778

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 234f5d1b5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2068.250 ; gain = 0.000 ; free physical = 6390 ; free virtual = 19778
CRITICAL WARNING: [Timing 38-249] Generated clock zybo_dvi_output_i/rgb2dvi_0/U0/SerialClk has no logical paths from master clock clk_out1_zybo_dvi_output_clk_wiz_0_0.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
Phase 1.2.1 Place Init Design | Checksum: 180ba41c2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2068.250 ; gain = 0.000 ; free physical = 6390 ; free virtual = 19778
Phase 1.2 Build Placer Netlist Model | Checksum: 180ba41c2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2068.250 ; gain = 0.000 ; free physical = 6390 ; free virtual = 19778

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 180ba41c2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2068.250 ; gain = 0.000 ; free physical = 6390 ; free virtual = 19778
Phase 1.3 Constrain Clocks/Macros | Checksum: 180ba41c2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2068.250 ; gain = 0.000 ; free physical = 6390 ; free virtual = 19778
Phase 1 Placer Initialization | Checksum: 180ba41c2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2068.250 ; gain = 0.000 ; free physical = 6390 ; free virtual = 19778

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1fe7f0f4b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2068.273 ; gain = 0.023 ; free physical = 6387 ; free virtual = 19775

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1fe7f0f4b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2068.273 ; gain = 0.023 ; free physical = 6387 ; free virtual = 19775

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 221b46577

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2068.273 ; gain = 0.023 ; free physical = 6387 ; free virtual = 19775

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 218e1a720

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2068.273 ; gain = 0.023 ; free physical = 6387 ; free virtual = 19775

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 218e1a720

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2068.273 ; gain = 0.023 ; free physical = 6387 ; free virtual = 19775

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 23d9065de

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2068.273 ; gain = 0.023 ; free physical = 6387 ; free virtual = 19775

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 23d9065de

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2068.273 ; gain = 0.023 ; free physical = 6387 ; free virtual = 19775

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 26921556e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2068.273 ; gain = 0.023 ; free physical = 6386 ; free virtual = 19774
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 26921556e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2068.273 ; gain = 0.023 ; free physical = 6386 ; free virtual = 19774

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 26921556e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2068.273 ; gain = 0.023 ; free physical = 6386 ; free virtual = 19774

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 26921556e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2068.273 ; gain = 0.023 ; free physical = 6386 ; free virtual = 19774
Phase 3.7 Small Shape Detail Placement | Checksum: 26921556e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2068.273 ; gain = 0.023 ; free physical = 6386 ; free virtual = 19774

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 287bf2b30

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2068.273 ; gain = 0.023 ; free physical = 6386 ; free virtual = 19774
Phase 3 Detail Placement | Checksum: 287bf2b30

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2068.273 ; gain = 0.023 ; free physical = 6386 ; free virtual = 19774

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
CRITICAL WARNING: [Timing 38-249] Generated clock zybo_dvi_output_i/rgb2dvi_0/U0/SerialClk has no logical paths from master clock clk_out1_zybo_dvi_output_clk_wiz_0_0.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 1a3db8d2c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2068.273 ; gain = 0.023 ; free physical = 6386 ; free virtual = 19774

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 1a3db8d2c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2068.273 ; gain = 0.023 ; free physical = 6386 ; free virtual = 19774

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 1a3db8d2c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2068.273 ; gain = 0.023 ; free physical = 6386 ; free virtual = 19774

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: 17392f6dc

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2068.273 ; gain = 0.023 ; free physical = 6386 ; free virtual = 19774
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: 17392f6dc

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2068.273 ; gain = 0.023 ; free physical = 6386 ; free virtual = 19774
Phase 4.1.3.1 PCOPT Shape updates | Checksum: 17392f6dc

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2068.273 ; gain = 0.023 ; free physical = 6386 ; free virtual = 19774

Phase 4.1.3.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.680. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 1f07d5376

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2068.273 ; gain = 0.023 ; free physical = 6386 ; free virtual = 19774
Phase 4.1.3 Post Placement Optimization | Checksum: 1f07d5376

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2068.273 ; gain = 0.023 ; free physical = 6386 ; free virtual = 19774
Phase 4.1 Post Commit Optimization | Checksum: 1f07d5376

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2068.273 ; gain = 0.023 ; free physical = 6386 ; free virtual = 19774

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 1f07d5376

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2068.273 ; gain = 0.023 ; free physical = 6386 ; free virtual = 19774

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 1f07d5376

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2068.273 ; gain = 0.023 ; free physical = 6386 ; free virtual = 19774

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 1f07d5376

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2068.273 ; gain = 0.023 ; free physical = 6385 ; free virtual = 19773
Phase 4.4 Placer Reporting | Checksum: 1f07d5376

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2068.273 ; gain = 0.023 ; free physical = 6385 ; free virtual = 19773

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 1fed47000

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2068.273 ; gain = 0.023 ; free physical = 6385 ; free virtual = 19773
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1fed47000

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2068.273 ; gain = 0.023 ; free physical = 6385 ; free virtual = 19773
Ending Placer Task | Checksum: 109ed8d98

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2068.273 ; gain = 0.023 ; free physical = 6385 ; free virtual = 19773
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 0 Warnings, 3 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2068.273 ; gain = 0.023 ; free physical = 6385 ; free virtual = 19773
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2068.273 ; gain = 0.000 ; free physical = 6381 ; free virtual = 19773
report_io: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2068.273 ; gain = 0.000 ; free physical = 6382 ; free virtual = 19771
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2068.273 ; gain = 0.000 ; free physical = 6381 ; free virtual = 19770
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2068.273 ; gain = 0.000 ; free physical = 6381 ; free virtual = 19770
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: d85f48d8 ConstDB: 0 ShapeSum: 318e44c0 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f256988d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2068.273 ; gain = 0.000 ; free physical = 6374 ; free virtual = 19764

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f256988d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2068.273 ; gain = 0.000 ; free physical = 6374 ; free virtual = 19763

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: f256988d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2068.273 ; gain = 0.000 ; free physical = 6345 ; free virtual = 19735
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2279b11db

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2068.273 ; gain = 0.000 ; free physical = 6333 ; free virtual = 19723
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.687  | TNS=0.000  | WHS=-0.553 | THS=-144.776|

Phase 2 Router Initialization | Checksum: 1b00cc400

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2068.273 ; gain = 0.000 ; free physical = 6333 ; free virtual = 19722

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1ba1a80ff

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2068.273 ; gain = 0.000 ; free physical = 6333 ; free virtual = 19723

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 265
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1f23864b4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 2068.273 ; gain = 0.000 ; free physical = 6333 ; free virtual = 19723
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.237  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1b940f68d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 2068.273 ; gain = 0.000 ; free physical = 6333 ; free virtual = 19723
Phase 4 Rip-up And Reroute | Checksum: 1b940f68d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 2068.273 ; gain = 0.000 ; free physical = 6333 ; free virtual = 19723

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1d9a9b4de

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2068.273 ; gain = 0.000 ; free physical = 6334 ; free virtual = 19723
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.386  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1d9a9b4de

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2068.273 ; gain = 0.000 ; free physical = 6334 ; free virtual = 19723

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1d9a9b4de

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2068.273 ; gain = 0.000 ; free physical = 6334 ; free virtual = 19723
Phase 5 Delay and Skew Optimization | Checksum: 1d9a9b4de

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2068.273 ; gain = 0.000 ; free physical = 6334 ; free virtual = 19723

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 213ce0741

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 2068.273 ; gain = 0.000 ; free physical = 6334 ; free virtual = 19723
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.386  | TNS=0.000  | WHS=0.018  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 18ad80409

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 2068.273 ; gain = 0.000 ; free physical = 6334 ; free virtual = 19723

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.691019 %
  Global Horizontal Routing Utilization  = 0.889017 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 17bbe3816

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 2068.273 ; gain = 0.000 ; free physical = 6334 ; free virtual = 19723

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 17bbe3816

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 2068.273 ; gain = 0.000 ; free physical = 6332 ; free virtual = 19722

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 123ac3e2e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 2068.273 ; gain = 0.000 ; free physical = 6332 ; free virtual = 19722

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.386  | TNS=0.000  | WHS=0.018  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 123ac3e2e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 2068.273 ; gain = 0.000 ; free physical = 6332 ; free virtual = 19722
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 2068.273 ; gain = 0.000 ; free physical = 6332 ; free virtual = 19722

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 0 Warnings, 3 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 2068.273 ; gain = 0.000 ; free physical = 6332 ; free virtual = 19722
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2068.273 ; gain = 0.000 ; free physical = 6328 ; free virtual = 19722
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.runs/impl_1/zybo_dvi_output_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-249] Generated clock zybo_dvi_output_i/rgb2dvi_0/U0/SerialClk has no logical paths from master clock clk_out1_zybo_dvi_output_clk_wiz_0_0.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
CRITICAL WARNING: [Timing 38-249] Generated clock zybo_dvi_output_i/rgb2dvi_0/U0/SerialClk has no logical paths from master clock clk_out1_zybo_dvi_output_clk_wiz_0_0.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
Running Vector-less Activity Propagation...
CRITICAL WARNING: [Timing 38-249] Generated clock zybo_dvi_output_i/rgb2dvi_0/U0/SerialClk has no logical paths from master clock clk_out1_zybo_dvi_output_clk_wiz_0_0.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (ZPS7-1) PS7 block required - The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./zybo_dvi_output_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2191.117 ; gain = 122.844 ; free physical = 6042 ; free virtual = 19438
INFO: [Common 17-206] Exiting Vivado at Sun Jan 17 15:10:22 2016...
