Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Jan  7 19:15:17 2023
| Host         : LAPTOP-LNVQH7PL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Main_timing_summary_routed.rpt -pb Main_timing_summary_routed.pb -rpx Main_timing_summary_routed.rpx -warn_on_violation
| Design       : Main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       4           
TIMING-18  Warning           Missing input or output delay                                     10          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           
ULMTCS-1   Warning           Control Sets use limits recommend reduction                       1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (2)
6. checking no_output_delay (16)
7. checking multiple_clock (37870)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: Command_Unit/Display_OP/clkDISPLAY_OP/clkOUT_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (37870)
----------------------------------
 There are 37870 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.108        0.000                      0                54992        0.014        0.000                      0                54992        3.000        0.000                       0                 37876  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK100MHZ               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          0.108        0.000                      0                54992        0.088        0.000                      0                54992        4.500        0.000                       0                 37872  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        0.109        0.000                      0                54992        0.088        0.000                      0                54992        4.500        0.000                       0                 37872  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          0.108        0.000                      0                54992        0.014        0.000                      0                54992  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        0.108        0.000                      0                54992        0.014        0.000                      0                54992  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk50/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk50/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk50/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk50/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk50/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk50/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (required time - arrival time)
  Source:                 Command_Unit/countRegister_reg[2]_rep__13/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Command_Unit/tx_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.813ns  (logic 2.368ns (24.130%)  route 7.445ns (75.870%))
  Logic Levels:           8  (LUT6=3 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.496 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.630    -0.910    Command_Unit/clk_out1
    SLICE_X42Y86         FDRE                                         r  Command_Unit/countRegister_reg[2]_rep__13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.392 r  Command_Unit/countRegister_reg[2]_rep__13/Q
                         net (fo=114, routed)         2.700     2.308    Mem_A/tx_data_reg[6]_i_83_0
    SLICE_X15Y15         MUXF7 (Prop_muxf7_S_O)       0.276     2.584 r  Mem_A/tx_data_reg[6]_i_198/O
                         net (fo=1, routed)           0.000     2.584    Mem_A/tx_data_reg[6]_i_198_n_0
    SLICE_X15Y15         MUXF8 (Prop_muxf8_I1_O)      0.094     2.678 r  Mem_A/tx_data_reg[6]_i_66/O
                         net (fo=1, routed)           1.761     4.439    Mem_A/tx_data_reg[6]_i_66_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I5_O)        0.316     4.755 r  Mem_A/tx_data[6]_i_31/O
                         net (fo=1, routed)           0.000     4.755    Mem_A/tx_data[6]_i_31_n_0
    SLICE_X41Y35         MUXF7 (Prop_muxf7_I0_O)      0.238     4.993 r  Mem_A/tx_data_reg[6]_i_15/O
                         net (fo=1, routed)           0.000     4.993    Mem_A/tx_data_reg[6]_i_15_n_0
    SLICE_X41Y35         MUXF8 (Prop_muxf8_I0_O)      0.104     5.097 r  Mem_A/tx_data_reg[6]_i_7/O
                         net (fo=1, routed)           2.182     7.279    Mem_A/tx_data_reg[6]_i_7_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I0_O)        0.316     7.595 r  Mem_A/tx_data[6]_i_5/O
                         net (fo=1, routed)           0.000     7.595    Command_Unit/stack_data_A[6]
    SLICE_X38Y89         MUXF7 (Prop_muxf7_I0_O)      0.209     7.804 r  Command_Unit/tx_data_reg[6]_i_4/O
                         net (fo=1, routed)           0.803     8.607    Command_Unit/ALU_CONTROL/add/tx_data_reg[6]
    SLICE_X40Y89         LUT6 (Prop_lut6_I2_O)        0.297     8.904 r  Command_Unit/ALU_CONTROL/add/tx_data[6]_i_1_comp_1/O
                         net (fo=1, routed)           0.000     8.904    Command_Unit/tx_data_AUX[6]
    SLICE_X40Y89         FDRE                                         r  Command_Unit/tx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.516     8.496    Command_Unit/clk_out1
    SLICE_X40Y89         FDRE                                         r  Command_Unit/tx_data_reg[6]/C
                         clock pessimism              0.559     9.055    
                         clock uncertainty           -0.074     8.981    
    SLICE_X40Y89         FDRE (Setup_fdre_C_D)        0.031     9.012    Command_Unit/tx_data_reg[6]
  -------------------------------------------------------------------
                         required time                          9.012    
                         arrival time                          -8.904    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.142ns  (required time - arrival time)
  Source:                 UART_RX/data_in_B_reg[2]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mem_B/stack_data_reg[372][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.561ns  (logic 0.456ns (4.769%)  route 9.105ns (95.231%))
  Logic Levels:           0  
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 8.588 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.806    -0.734    UART_RX/clk_out1
    SLICE_X68Y6          FDRE                                         r  UART_RX/data_in_B_reg[2]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.278 r  UART_RX/data_in_B_reg[2]_rep__3/Q
                         net (fo=64, routed)          9.105     8.828    Mem_B/stack_data_reg[382][7]_3[2]
    SLICE_X84Y59         FDRE                                         r  Mem_B/stack_data_reg[372][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.608     8.588    Mem_B/clk_out1
    SLICE_X84Y59         FDRE                                         r  Mem_B/stack_data_reg[372][2]/C
                         clock pessimism              0.487     9.075    
                         clock uncertainty           -0.074     9.001    
    SLICE_X84Y59         FDRE (Setup_fdre_C_D)       -0.031     8.970    Mem_B/stack_data_reg[372][2]
  -------------------------------------------------------------------
                         required time                          8.970    
                         arrival time                          -8.828    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (required time - arrival time)
  Source:                 UART_RX/data_in_B_reg[2]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mem_B/stack_data_reg[374][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.521ns  (logic 0.456ns (4.789%)  route 9.065ns (95.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.806    -0.734    UART_RX/clk_out1
    SLICE_X68Y6          FDRE                                         r  UART_RX/data_in_B_reg[2]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.278 r  UART_RX/data_in_B_reg[2]_rep__3/Q
                         net (fo=64, routed)          9.065     8.787    Mem_B/stack_data_reg[382][7]_3[2]
    SLICE_X86Y66         FDRE                                         r  Mem_B/stack_data_reg[374][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.605     8.585    Mem_B/clk_out1
    SLICE_X86Y66         FDRE                                         r  Mem_B/stack_data_reg[374][2]/C
                         clock pessimism              0.487     9.072    
                         clock uncertainty           -0.074     8.998    
    SLICE_X86Y66         FDRE (Setup_fdre_C_D)       -0.067     8.931    Mem_B/stack_data_reg[374][2]
  -------------------------------------------------------------------
                         required time                          8.931    
                         arrival time                          -8.787    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.147ns  (required time - arrival time)
  Source:                 UART_RX/data_in_B_reg[2]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mem_B/stack_data_reg[382][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.517ns  (logic 0.456ns (4.791%)  route 9.061ns (95.209%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.806    -0.734    UART_RX/clk_out1
    SLICE_X68Y6          FDRE                                         r  UART_RX/data_in_B_reg[2]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.278 r  UART_RX/data_in_B_reg[2]_rep__3/Q
                         net (fo=64, routed)          9.061     8.784    Mem_B/stack_data_reg[382][7]_3[2]
    SLICE_X89Y66         FDRE                                         r  Mem_B/stack_data_reg[382][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.605     8.585    Mem_B/clk_out1
    SLICE_X89Y66         FDRE                                         r  Mem_B/stack_data_reg[382][2]/C
                         clock pessimism              0.487     9.072    
                         clock uncertainty           -0.074     8.998    
    SLICE_X89Y66         FDRE (Setup_fdre_C_D)       -0.067     8.931    Mem_B/stack_data_reg[382][2]
  -------------------------------------------------------------------
                         required time                          8.931    
                         arrival time                          -8.784    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (required time - arrival time)
  Source:                 UART_RX/data_in_B_reg[2]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mem_B/stack_data_reg[376][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.515ns  (logic 0.456ns (4.792%)  route 9.059ns (95.208%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.806    -0.734    UART_RX/clk_out1
    SLICE_X68Y6          FDRE                                         r  UART_RX/data_in_B_reg[2]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.278 r  UART_RX/data_in_B_reg[2]_rep__3/Q
                         net (fo=64, routed)          9.059     8.782    Mem_B/stack_data_reg[382][7]_3[2]
    SLICE_X87Y67         FDRE                                         r  Mem_B/stack_data_reg[376][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.604     8.584    Mem_B/clk_out1
    SLICE_X87Y67         FDRE                                         r  Mem_B/stack_data_reg[376][2]/C
                         clock pessimism              0.487     9.071    
                         clock uncertainty           -0.074     8.997    
    SLICE_X87Y67         FDRE (Setup_fdre_C_D)       -0.067     8.930    Mem_B/stack_data_reg[376][2]
  -------------------------------------------------------------------
                         required time                          8.930    
                         arrival time                          -8.782    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.164ns  (required time - arrival time)
  Source:                 Command_Unit/countRegister_reg[3]_rep__13/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Command_Unit/tx_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.754ns  (logic 2.220ns (22.760%)  route 7.534ns (77.240%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.496 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.634    -0.906    Command_Unit/clk_out1
    SLICE_X43Y91         FDRE                                         r  Command_Unit/countRegister_reg[3]_rep__13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  Command_Unit/countRegister_reg[3]_rep__13/Q
                         net (fo=114, routed)         3.188     2.738    Mem_A/tx_data[5]_i_40_0
    SLICE_X51Y172        MUXF8 (Prop_muxf8_S_O)       0.273     3.011 r  Mem_A/tx_data_reg[5]_i_115/O
                         net (fo=1, routed)           2.353     5.365    Mem_A/tx_data_reg[5]_i_115_n_0
    SLICE_X50Y114        LUT6 (Prop_lut6_I0_O)        0.316     5.681 r  Mem_A/tx_data[5]_i_44/O
                         net (fo=1, routed)           0.000     5.681    Mem_A/tx_data[5]_i_44_n_0
    SLICE_X50Y114        MUXF7 (Prop_muxf7_I1_O)      0.247     5.928 r  Mem_A/tx_data_reg[5]_i_21/O
                         net (fo=1, routed)           0.000     5.928    Mem_A/tx_data_reg[5]_i_21_n_0
    SLICE_X50Y114        MUXF8 (Prop_muxf8_I0_O)      0.098     6.026 r  Mem_A/tx_data_reg[5]_i_10/O
                         net (fo=1, routed)           1.271     7.296    Mem_A/tx_data_reg[5]_i_10_n_0
    SLICE_X45Y92         LUT6 (Prop_lut6_I5_O)        0.319     7.615 r  Mem_A/tx_data[5]_i_5/O
                         net (fo=1, routed)           0.000     7.615    Command_Unit/stack_data_A[5]
    SLICE_X45Y92         MUXF7 (Prop_muxf7_I0_O)      0.212     7.827 r  Command_Unit/tx_data_reg[5]_i_4/O
                         net (fo=1, routed)           0.722     8.549    Command_Unit/ALU_CONTROL/add/tx_data_reg[5]
    SLICE_X40Y89         LUT6 (Prop_lut6_I4_O)        0.299     8.848 r  Command_Unit/ALU_CONTROL/add/tx_data[5]_i_1_comp/O
                         net (fo=1, routed)           0.000     8.848    Command_Unit/tx_data_AUX[5]
    SLICE_X40Y89         FDRE                                         r  Command_Unit/tx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.516     8.496    Command_Unit/clk_out1
    SLICE_X40Y89         FDRE                                         r  Command_Unit/tx_data_reg[5]/C
                         clock pessimism              0.559     9.055    
                         clock uncertainty           -0.074     8.981    
    SLICE_X40Y89         FDRE (Setup_fdre_C_D)        0.032     9.013    Command_Unit/tx_data_reg[5]
  -------------------------------------------------------------------
                         required time                          9.013    
                         arrival time                          -8.848    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.178ns  (required time - arrival time)
  Source:                 UART_RX/data_in_B_reg[2]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mem_B/stack_data_reg[373][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.507ns  (logic 0.456ns (4.796%)  route 9.051ns (95.204%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.806    -0.734    UART_RX/clk_out1
    SLICE_X68Y6          FDRE                                         r  UART_RX/data_in_B_reg[2]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.278 r  UART_RX/data_in_B_reg[2]_rep__3/Q
                         net (fo=64, routed)          9.051     8.773    Mem_B/stack_data_reg[382][7]_3[2]
    SLICE_X84Y65         FDRE                                         r  Mem_B/stack_data_reg[373][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.604     8.584    Mem_B/clk_out1
    SLICE_X84Y65         FDRE                                         r  Mem_B/stack_data_reg[373][2]/C
                         clock pessimism              0.487     9.071    
                         clock uncertainty           -0.074     8.997    
    SLICE_X84Y65         FDRE (Setup_fdre_C_D)       -0.045     8.952    Mem_B/stack_data_reg[373][2]
  -------------------------------------------------------------------
                         required time                          8.952    
                         arrival time                          -8.773    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.185ns  (required time - arrival time)
  Source:                 UART_RX/data_in_B_reg[4]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mem_B/stack_data_reg[296][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.335ns  (logic 0.419ns (4.489%)  route 8.916ns (95.511%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 8.651 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.893    -0.647    UART_RX/clk_out1
    SLICE_X4Y14          FDRE                                         r  UART_RX/data_in_B_reg[4]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.419    -0.228 r  UART_RX/data_in_B_reg[4]_rep__2/Q
                         net (fo=64, routed)          8.916     8.688    Mem_B/stack_data_reg[318][7]_2[4]
    SLICE_X58Y10         FDRE                                         r  Mem_B/stack_data_reg[296][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.672     8.651    Mem_B/clk_out1
    SLICE_X58Y10         FDRE                                         r  Mem_B/stack_data_reg[296][4]/C
                         clock pessimism              0.496     9.147    
                         clock uncertainty           -0.074     9.073    
    SLICE_X58Y10         FDRE (Setup_fdre_C_D)       -0.200     8.873    Mem_B/stack_data_reg[296][4]
  -------------------------------------------------------------------
                         required time                          8.873    
                         arrival time                          -8.688    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (required time - arrival time)
  Source:                 UART_RX/data_in_B_reg[4]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mem_B/stack_data_reg[288][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.342ns  (logic 0.419ns (4.485%)  route 8.923ns (95.515%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 8.647 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.893    -0.647    UART_RX/clk_out1
    SLICE_X4Y14          FDRE                                         r  UART_RX/data_in_B_reg[4]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.419    -0.228 r  UART_RX/data_in_B_reg[4]_rep__2/Q
                         net (fo=64, routed)          8.923     8.695    Mem_B/stack_data_reg[318][7]_2[4]
    SLICE_X60Y15         FDRE                                         r  Mem_B/stack_data_reg[288][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.668     8.647    Mem_B/clk_out1
    SLICE_X60Y15         FDRE                                         r  Mem_B/stack_data_reg[288][4]/C
                         clock pessimism              0.496     9.143    
                         clock uncertainty           -0.074     9.069    
    SLICE_X60Y15         FDRE (Setup_fdre_C_D)       -0.188     8.881    Mem_B/stack_data_reg[288][4]
  -------------------------------------------------------------------
                         required time                          8.881    
                         arrival time                          -8.695    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (required time - arrival time)
  Source:                 UART_RX/data_in_B_reg[7]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mem_B/stack_data_reg[128][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.420ns  (logic 0.518ns (5.499%)  route 8.902ns (94.501%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.703ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.837    -0.703    UART_RX/clk_out1
    SLICE_X80Y170        FDRE                                         r  UART_RX/data_in_B_reg[7]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y170        FDRE (Prop_fdre_C_Q)         0.518    -0.185 r  UART_RX/data_in_B_reg[7]_rep__0/Q
                         net (fo=64, routed)          8.902     8.717    Mem_B/stack_data_reg[190][7]_2[7]
    SLICE_X0Y125         FDRE                                         r  Mem_B/stack_data_reg[128][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.572     8.551    Mem_B/clk_out1
    SLICE_X0Y125         FDRE                                         r  Mem_B/stack_data_reg[128][7]/C
                         clock pessimism              0.488     9.040    
                         clock uncertainty           -0.074     8.965    
    SLICE_X0Y125         FDRE (Setup_fdre_C_D)       -0.062     8.903    Mem_B/stack_data_reg[128][7]
  -------------------------------------------------------------------
                         required time                          8.903    
                         arrival time                          -8.717    
  -------------------------------------------------------------------
                         slack                                  0.186    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 Mem_B/stack_data_reg[200][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[200][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.370ns (76.599%)  route 0.113ns (23.401%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.608    -0.556    Mem_B/clk_out1
    SLICE_X89Y99         FDRE                                         r  Mem_B/stack_data_reg[200][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  Mem_B/stack_data_reg[200][6]/Q
                         net (fo=5, routed)           0.112    -0.303    Mem_B/stack_data_reg[200][7]_0[6]
    SLICE_X88Y99         LUT6 (Prop_lut6_I4_O)        0.045    -0.258 r  Mem_B/sum_pipeline[200][7]_i_7/O
                         net (fo=1, routed)           0.000    -0.258    Mem_A/sum_pipeline_reg[200][7]_1[0]
    SLICE_X88Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111    -0.147 r  Mem_A/sum_pipeline_reg[200][7]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.146    Mem_A/sum_pipeline_reg[200][7]_i_1_n_0
    SLICE_X88Y100        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.073    -0.073 r  Mem_A/sum_pipeline_reg[200][8]_i_1/CO[0]
                         net (fo=1, routed)           0.000    -0.073    Command_Unit/ALU_CONTROL/add/p_200_out[8]
    SLICE_X88Y100        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[200][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.873    -0.799    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X88Y100        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[200][8]/C
                         clock pessimism              0.509    -0.290    
    SLICE_X88Y100        FDRE (Hold_fdre_C_D)         0.129    -0.161    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[200][8]
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1887][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1967][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.447ns (77.321%)  route 0.131ns (22.679%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.561    -0.603    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X60Y147        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1887][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y147        FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1887][4]/Q
                         net (fo=1, routed)           0.130    -0.309    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg_n_0_[1887][4]
    SLICE_X58Y148        LUT2 (Prop_lut2_I1_O)        0.045    -0.264 r  Command_Unit/ALU_CONTROL/add/sum_pipeline[1967][7]_i_5/O
                         net (fo=1, routed)           0.000    -0.264    Command_Unit/ALU_CONTROL/add/sum_pipeline[1967][7]_i_5_n_0
    SLICE_X58Y148        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145    -0.119 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1967][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.119    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1967][7]_i_1_n_0
    SLICE_X58Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.079 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1967][11]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.078    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1967][11]_i_1_n_0
    SLICE_X58Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.025 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1967][15]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.025    Command_Unit/ALU_CONTROL/add/sum[1967]_211[12]
    SLICE_X58Y150        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1967][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.918    -0.755    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X58Y150        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1967][12]/C
                         clock pessimism              0.504    -0.251    
    SLICE_X58Y150        FDRE (Hold_fdre_C_D)         0.134    -0.117    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1967][12]
  -------------------------------------------------------------------
                         required time                          0.117    
                         arrival time                          -0.025    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[2013][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[2030][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.249ns (62.263%)  route 0.151ns (37.737%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.639    -0.525    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X29Y49         FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[2013][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[2013][3]/Q
                         net (fo=1, routed)           0.151    -0.233    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg_n_0_[2013][3]
    SLICE_X28Y50         LUT2 (Prop_lut2_I1_O)        0.045    -0.188 r  Command_Unit/ALU_CONTROL/add/sum_pipeline[2030][3]_i_2/O
                         net (fo=1, routed)           0.000    -0.188    Command_Unit/ALU_CONTROL/add/sum_pipeline[2030][3]_i_2_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.125 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[2030][3]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.125    Command_Unit/ALU_CONTROL/add/sum[2030]_48[3]
    SLICE_X28Y50         FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[2030][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.843    -0.830    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X28Y50         FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[2030][3]/C
                         clock pessimism              0.504    -0.326    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105    -0.221    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[2030][3]
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1445][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1746][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.264%)  route 0.176ns (40.736%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.635    -0.529    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X71Y49         FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1445][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1445][4]/Q
                         net (fo=1, routed)           0.176    -0.212    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg_n_0_[1445][4]
    SLICE_X70Y51         LUT2 (Prop_lut2_I1_O)        0.045    -0.167 r  Command_Unit/ALU_CONTROL/add/sum_pipeline[1746][7]_i_5/O
                         net (fo=1, routed)           0.000    -0.167    Command_Unit/ALU_CONTROL/add/sum_pipeline[1746][7]_i_5_n_0
    SLICE_X70Y51         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.097 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1746][7]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.097    Command_Unit/ALU_CONTROL/add/sum[1746]_704[4]
    SLICE_X70Y51         FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1746][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.841    -0.832    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X70Y51         FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1746][4]/C
                         clock pessimism              0.504    -0.328    
    SLICE_X70Y51         FDRE (Hold_fdre_C_D)         0.134    -0.194    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1746][4]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[976][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1512][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.303ns (61.131%)  route 0.193ns (38.869%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.563    -0.601    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X53Y58         FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[976][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[976][7]/Q
                         net (fo=3, routed)           0.193    -0.268    Command_Unit/ALU_CONTROL/add/sum[976][7]
    SLICE_X50Y58         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117    -0.151 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1512][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.151    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1512][7]_i_1_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045    -0.106 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1512][9]_i_1/CO[1]
                         net (fo=1, routed)           0.000    -0.106    Command_Unit/ALU_CONTROL/add/sum[1512]_334[9]
    SLICE_X50Y59         FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1512][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.834    -0.839    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X50Y59         FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1512][9]/C
                         clock pessimism              0.504    -0.335    
    SLICE_X50Y59         FDRE (Hold_fdre_C_D)         0.129    -0.206    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1512][9]
  -------------------------------------------------------------------
                         required time                          0.206    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1965][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[2006][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.415ns (74.359%)  route 0.143ns (25.641%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.566    -0.598    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X30Y149        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1965][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y149        FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1965][4]/Q
                         net (fo=1, routed)           0.142    -0.292    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg_n_0_[1965][4]
    SLICE_X35Y149        LUT2 (Prop_lut2_I1_O)        0.045    -0.247 r  Command_Unit/ALU_CONTROL/add/sum_pipeline[2006][7]_i_5/O
                         net (fo=1, routed)           0.000    -0.247    Command_Unit/ALU_CONTROL/add/sum_pipeline[2006][7]_i_5_n_0
    SLICE_X35Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.095 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[2006][7]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.094    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[2006][7]_i_1_n_0
    SLICE_X35Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.040 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[2006][11]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.040    Command_Unit/ALU_CONTROL/add/sum[2006]_215[8]
    SLICE_X35Y150        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[2006][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.922    -0.751    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X35Y150        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[2006][8]/C
                         clock pessimism              0.504    -0.247    
    SLICE_X35Y150        FDRE (Hold_fdre_C_D)         0.105    -0.142    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[2006][8]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                          -0.040    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1684][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1866][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.308ns (65.223%)  route 0.164ns (34.777%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.548    -0.616    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X52Y122        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1684][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1684][3]/Q
                         net (fo=2, routed)           0.164    -0.311    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg_n_0_[1684][3]
    SLICE_X51Y120        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113    -0.198 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1866][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.198    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1866][3]_i_1_n_0
    SLICE_X51Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.144 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1866][7]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.144    Command_Unit/ALU_CONTROL/add/sum[1866]_451[4]
    SLICE_X51Y121        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1866][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.817    -0.856    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X51Y121        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1866][4]/C
                         clock pessimism              0.504    -0.352    
    SLICE_X51Y121        FDRE (Hold_fdre_C_D)         0.105    -0.247    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1866][4]
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[976][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1512][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.311ns (61.749%)  route 0.193ns (38.251%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.563    -0.601    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X53Y58         FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[976][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[976][7]/Q
                         net (fo=3, routed)           0.193    -0.268    Command_Unit/ALU_CONTROL/add/sum[976][7]
    SLICE_X50Y58         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117    -0.151 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1512][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.151    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1512][7]_i_1_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.098 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1512][9]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.098    Command_Unit/ALU_CONTROL/add/sum[1512]_334[8]
    SLICE_X50Y59         FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1512][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.834    -0.839    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X50Y59         FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1512][8]/C
                         clock pessimism              0.504    -0.335    
    SLICE_X50Y59         FDRE (Hold_fdre_C_D)         0.134    -0.201    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1512][8]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1087][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1567][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.252ns (64.059%)  route 0.141ns (35.941%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.641    -0.523    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X52Y150        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1087][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y150        FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1087][2]/Q
                         net (fo=1, routed)           0.141    -0.240    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg_n_0_[1087][2]
    SLICE_X53Y149        LUT2 (Prop_lut2_I1_O)        0.045    -0.195 r  Command_Unit/ALU_CONTROL/add/sum_pipeline[1567][3]_i_3/O
                         net (fo=1, routed)           0.000    -0.195    Command_Unit/ALU_CONTROL/add/sum_pipeline[1567][3]_i_3_n_0
    SLICE_X53Y149        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.129 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1567][3]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.129    Command_Unit/ALU_CONTROL/add/sum[1567]_924[2]
    SLICE_X53Y149        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1567][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.828    -0.844    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X53Y149        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1567][2]/C
                         clock pessimism              0.504    -0.340    
    SLICE_X53Y149        FDRE (Hold_fdre_C_D)         0.105    -0.235    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1567][2]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1755][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1901][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.251ns (60.725%)  route 0.162ns (39.275%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.635    -0.529    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X45Y49         FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1755][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1755][9]/Q
                         net (fo=1, routed)           0.162    -0.225    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg_n_0_[1755][9]
    SLICE_X40Y50         LUT2 (Prop_lut2_I1_O)        0.045    -0.180 r  Command_Unit/ALU_CONTROL/add/sum_pipeline[1901][11]_i_3/O
                         net (fo=1, routed)           0.000    -0.180    Command_Unit/ALU_CONTROL/add/sum_pipeline[1901][11]_i_3_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.115 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1901][11]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.115    Command_Unit/ALU_CONTROL/add/sum[1901]_885[9]
    SLICE_X40Y50         FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1901][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.841    -0.832    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X40Y50         FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1901][9]/C
                         clock pessimism              0.504    -0.328    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105    -0.223    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1901][9]
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk50/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clk50/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk50/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y92     Command_Unit/CHOOSE_MEM_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y92     Command_Unit/CHOOSE_MEM_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y72     Command_Unit/CHOOSE_OP_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X60Y80     Command_Unit/CHOOSE_OP_reg[0]_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X56Y131    Command_Unit/CHOOSE_OP_reg[0]_replica_1/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y97     Command_Unit/CHOOSE_OP_reg[0]_replica_2/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X60Y33     Command_Unit/CHOOSE_OP_reg[0]_replica_3/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y33     Command_Unit/CHOOSE_OP_reg[0]_replica_4/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk50/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y92     Command_Unit/CHOOSE_MEM_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y92     Command_Unit/CHOOSE_MEM_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y92     Command_Unit/CHOOSE_MEM_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y92     Command_Unit/CHOOSE_MEM_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y72     Command_Unit/CHOOSE_OP_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y72     Command_Unit/CHOOSE_OP_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y80     Command_Unit/CHOOSE_OP_reg[0]_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y80     Command_Unit/CHOOSE_OP_reg[0]_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y131    Command_Unit/CHOOSE_OP_reg[0]_replica_1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y131    Command_Unit/CHOOSE_OP_reg[0]_replica_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y92     Command_Unit/CHOOSE_MEM_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y92     Command_Unit/CHOOSE_MEM_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y92     Command_Unit/CHOOSE_MEM_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y92     Command_Unit/CHOOSE_MEM_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y72     Command_Unit/CHOOSE_OP_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y72     Command_Unit/CHOOSE_OP_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y80     Command_Unit/CHOOSE_OP_reg[0]_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y80     Command_Unit/CHOOSE_OP_reg[0]_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y131    Command_Unit/CHOOSE_OP_reg[0]_replica_1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y131    Command_Unit/CHOOSE_OP_reg[0]_replica_1/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk50/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk50/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk50/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk50/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk50/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk50/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk50/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk50/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk50/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk50/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk50/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk50/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (required time - arrival time)
  Source:                 Command_Unit/countRegister_reg[2]_rep__13/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Command_Unit/tx_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.813ns  (logic 2.368ns (24.130%)  route 7.445ns (75.870%))
  Logic Levels:           8  (LUT6=3 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.496 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.630    -0.910    Command_Unit/clk_out1
    SLICE_X42Y86         FDRE                                         r  Command_Unit/countRegister_reg[2]_rep__13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.392 r  Command_Unit/countRegister_reg[2]_rep__13/Q
                         net (fo=114, routed)         2.700     2.308    Mem_A/tx_data_reg[6]_i_83_0
    SLICE_X15Y15         MUXF7 (Prop_muxf7_S_O)       0.276     2.584 r  Mem_A/tx_data_reg[6]_i_198/O
                         net (fo=1, routed)           0.000     2.584    Mem_A/tx_data_reg[6]_i_198_n_0
    SLICE_X15Y15         MUXF8 (Prop_muxf8_I1_O)      0.094     2.678 r  Mem_A/tx_data_reg[6]_i_66/O
                         net (fo=1, routed)           1.761     4.439    Mem_A/tx_data_reg[6]_i_66_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I5_O)        0.316     4.755 r  Mem_A/tx_data[6]_i_31/O
                         net (fo=1, routed)           0.000     4.755    Mem_A/tx_data[6]_i_31_n_0
    SLICE_X41Y35         MUXF7 (Prop_muxf7_I0_O)      0.238     4.993 r  Mem_A/tx_data_reg[6]_i_15/O
                         net (fo=1, routed)           0.000     4.993    Mem_A/tx_data_reg[6]_i_15_n_0
    SLICE_X41Y35         MUXF8 (Prop_muxf8_I0_O)      0.104     5.097 r  Mem_A/tx_data_reg[6]_i_7/O
                         net (fo=1, routed)           2.182     7.279    Mem_A/tx_data_reg[6]_i_7_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I0_O)        0.316     7.595 r  Mem_A/tx_data[6]_i_5/O
                         net (fo=1, routed)           0.000     7.595    Command_Unit/stack_data_A[6]
    SLICE_X38Y89         MUXF7 (Prop_muxf7_I0_O)      0.209     7.804 r  Command_Unit/tx_data_reg[6]_i_4/O
                         net (fo=1, routed)           0.803     8.607    Command_Unit/ALU_CONTROL/add/tx_data_reg[6]
    SLICE_X40Y89         LUT6 (Prop_lut6_I2_O)        0.297     8.904 r  Command_Unit/ALU_CONTROL/add/tx_data[6]_i_1_comp_1/O
                         net (fo=1, routed)           0.000     8.904    Command_Unit/tx_data_AUX[6]
    SLICE_X40Y89         FDRE                                         r  Command_Unit/tx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.516     8.496    Command_Unit/clk_out1
    SLICE_X40Y89         FDRE                                         r  Command_Unit/tx_data_reg[6]/C
                         clock pessimism              0.559     9.055    
                         clock uncertainty           -0.074     8.982    
    SLICE_X40Y89         FDRE (Setup_fdre_C_D)        0.031     9.013    Command_Unit/tx_data_reg[6]
  -------------------------------------------------------------------
                         required time                          9.013    
                         arrival time                          -8.904    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.143ns  (required time - arrival time)
  Source:                 UART_RX/data_in_B_reg[2]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mem_B/stack_data_reg[372][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.561ns  (logic 0.456ns (4.769%)  route 9.105ns (95.231%))
  Logic Levels:           0  
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 8.588 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.806    -0.734    UART_RX/clk_out1
    SLICE_X68Y6          FDRE                                         r  UART_RX/data_in_B_reg[2]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.278 r  UART_RX/data_in_B_reg[2]_rep__3/Q
                         net (fo=64, routed)          9.105     8.828    Mem_B/stack_data_reg[382][7]_3[2]
    SLICE_X84Y59         FDRE                                         r  Mem_B/stack_data_reg[372][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.608     8.588    Mem_B/clk_out1
    SLICE_X84Y59         FDRE                                         r  Mem_B/stack_data_reg[372][2]/C
                         clock pessimism              0.487     9.075    
                         clock uncertainty           -0.074     9.002    
    SLICE_X84Y59         FDRE (Setup_fdre_C_D)       -0.031     8.971    Mem_B/stack_data_reg[372][2]
  -------------------------------------------------------------------
                         required time                          8.971    
                         arrival time                          -8.828    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (required time - arrival time)
  Source:                 UART_RX/data_in_B_reg[2]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mem_B/stack_data_reg[374][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.521ns  (logic 0.456ns (4.789%)  route 9.065ns (95.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.806    -0.734    UART_RX/clk_out1
    SLICE_X68Y6          FDRE                                         r  UART_RX/data_in_B_reg[2]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.278 r  UART_RX/data_in_B_reg[2]_rep__3/Q
                         net (fo=64, routed)          9.065     8.787    Mem_B/stack_data_reg[382][7]_3[2]
    SLICE_X86Y66         FDRE                                         r  Mem_B/stack_data_reg[374][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.605     8.585    Mem_B/clk_out1
    SLICE_X86Y66         FDRE                                         r  Mem_B/stack_data_reg[374][2]/C
                         clock pessimism              0.487     9.072    
                         clock uncertainty           -0.074     8.999    
    SLICE_X86Y66         FDRE (Setup_fdre_C_D)       -0.067     8.932    Mem_B/stack_data_reg[374][2]
  -------------------------------------------------------------------
                         required time                          8.932    
                         arrival time                          -8.787    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.148ns  (required time - arrival time)
  Source:                 UART_RX/data_in_B_reg[2]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mem_B/stack_data_reg[382][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.517ns  (logic 0.456ns (4.791%)  route 9.061ns (95.209%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.806    -0.734    UART_RX/clk_out1
    SLICE_X68Y6          FDRE                                         r  UART_RX/data_in_B_reg[2]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.278 r  UART_RX/data_in_B_reg[2]_rep__3/Q
                         net (fo=64, routed)          9.061     8.784    Mem_B/stack_data_reg[382][7]_3[2]
    SLICE_X89Y66         FDRE                                         r  Mem_B/stack_data_reg[382][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.605     8.585    Mem_B/clk_out1
    SLICE_X89Y66         FDRE                                         r  Mem_B/stack_data_reg[382][2]/C
                         clock pessimism              0.487     9.072    
                         clock uncertainty           -0.074     8.999    
    SLICE_X89Y66         FDRE (Setup_fdre_C_D)       -0.067     8.932    Mem_B/stack_data_reg[382][2]
  -------------------------------------------------------------------
                         required time                          8.932    
                         arrival time                          -8.784    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (required time - arrival time)
  Source:                 UART_RX/data_in_B_reg[2]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mem_B/stack_data_reg[376][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.515ns  (logic 0.456ns (4.792%)  route 9.059ns (95.208%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.806    -0.734    UART_RX/clk_out1
    SLICE_X68Y6          FDRE                                         r  UART_RX/data_in_B_reg[2]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.278 r  UART_RX/data_in_B_reg[2]_rep__3/Q
                         net (fo=64, routed)          9.059     8.782    Mem_B/stack_data_reg[382][7]_3[2]
    SLICE_X87Y67         FDRE                                         r  Mem_B/stack_data_reg[376][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.604     8.584    Mem_B/clk_out1
    SLICE_X87Y67         FDRE                                         r  Mem_B/stack_data_reg[376][2]/C
                         clock pessimism              0.487     9.071    
                         clock uncertainty           -0.074     8.998    
    SLICE_X87Y67         FDRE (Setup_fdre_C_D)       -0.067     8.931    Mem_B/stack_data_reg[376][2]
  -------------------------------------------------------------------
                         required time                          8.931    
                         arrival time                          -8.782    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.165ns  (required time - arrival time)
  Source:                 Command_Unit/countRegister_reg[3]_rep__13/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Command_Unit/tx_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.754ns  (logic 2.220ns (22.760%)  route 7.534ns (77.240%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.496 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.634    -0.906    Command_Unit/clk_out1
    SLICE_X43Y91         FDRE                                         r  Command_Unit/countRegister_reg[3]_rep__13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  Command_Unit/countRegister_reg[3]_rep__13/Q
                         net (fo=114, routed)         3.188     2.738    Mem_A/tx_data[5]_i_40_0
    SLICE_X51Y172        MUXF8 (Prop_muxf8_S_O)       0.273     3.011 r  Mem_A/tx_data_reg[5]_i_115/O
                         net (fo=1, routed)           2.353     5.365    Mem_A/tx_data_reg[5]_i_115_n_0
    SLICE_X50Y114        LUT6 (Prop_lut6_I0_O)        0.316     5.681 r  Mem_A/tx_data[5]_i_44/O
                         net (fo=1, routed)           0.000     5.681    Mem_A/tx_data[5]_i_44_n_0
    SLICE_X50Y114        MUXF7 (Prop_muxf7_I1_O)      0.247     5.928 r  Mem_A/tx_data_reg[5]_i_21/O
                         net (fo=1, routed)           0.000     5.928    Mem_A/tx_data_reg[5]_i_21_n_0
    SLICE_X50Y114        MUXF8 (Prop_muxf8_I0_O)      0.098     6.026 r  Mem_A/tx_data_reg[5]_i_10/O
                         net (fo=1, routed)           1.271     7.296    Mem_A/tx_data_reg[5]_i_10_n_0
    SLICE_X45Y92         LUT6 (Prop_lut6_I5_O)        0.319     7.615 r  Mem_A/tx_data[5]_i_5/O
                         net (fo=1, routed)           0.000     7.615    Command_Unit/stack_data_A[5]
    SLICE_X45Y92         MUXF7 (Prop_muxf7_I0_O)      0.212     7.827 r  Command_Unit/tx_data_reg[5]_i_4/O
                         net (fo=1, routed)           0.722     8.549    Command_Unit/ALU_CONTROL/add/tx_data_reg[5]
    SLICE_X40Y89         LUT6 (Prop_lut6_I4_O)        0.299     8.848 r  Command_Unit/ALU_CONTROL/add/tx_data[5]_i_1_comp/O
                         net (fo=1, routed)           0.000     8.848    Command_Unit/tx_data_AUX[5]
    SLICE_X40Y89         FDRE                                         r  Command_Unit/tx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.516     8.496    Command_Unit/clk_out1
    SLICE_X40Y89         FDRE                                         r  Command_Unit/tx_data_reg[5]/C
                         clock pessimism              0.559     9.055    
                         clock uncertainty           -0.074     8.982    
    SLICE_X40Y89         FDRE (Setup_fdre_C_D)        0.032     9.014    Command_Unit/tx_data_reg[5]
  -------------------------------------------------------------------
                         required time                          9.014    
                         arrival time                          -8.848    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.179ns  (required time - arrival time)
  Source:                 UART_RX/data_in_B_reg[2]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mem_B/stack_data_reg[373][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.507ns  (logic 0.456ns (4.796%)  route 9.051ns (95.204%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.806    -0.734    UART_RX/clk_out1
    SLICE_X68Y6          FDRE                                         r  UART_RX/data_in_B_reg[2]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.278 r  UART_RX/data_in_B_reg[2]_rep__3/Q
                         net (fo=64, routed)          9.051     8.773    Mem_B/stack_data_reg[382][7]_3[2]
    SLICE_X84Y65         FDRE                                         r  Mem_B/stack_data_reg[373][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.604     8.584    Mem_B/clk_out1
    SLICE_X84Y65         FDRE                                         r  Mem_B/stack_data_reg[373][2]/C
                         clock pessimism              0.487     9.071    
                         clock uncertainty           -0.074     8.998    
    SLICE_X84Y65         FDRE (Setup_fdre_C_D)       -0.045     8.953    Mem_B/stack_data_reg[373][2]
  -------------------------------------------------------------------
                         required time                          8.953    
                         arrival time                          -8.773    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.186ns  (required time - arrival time)
  Source:                 UART_RX/data_in_B_reg[4]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mem_B/stack_data_reg[296][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.335ns  (logic 0.419ns (4.489%)  route 8.916ns (95.511%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 8.651 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.893    -0.647    UART_RX/clk_out1
    SLICE_X4Y14          FDRE                                         r  UART_RX/data_in_B_reg[4]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.419    -0.228 r  UART_RX/data_in_B_reg[4]_rep__2/Q
                         net (fo=64, routed)          8.916     8.688    Mem_B/stack_data_reg[318][7]_2[4]
    SLICE_X58Y10         FDRE                                         r  Mem_B/stack_data_reg[296][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.672     8.651    Mem_B/clk_out1
    SLICE_X58Y10         FDRE                                         r  Mem_B/stack_data_reg[296][4]/C
                         clock pessimism              0.496     9.147    
                         clock uncertainty           -0.074     9.074    
    SLICE_X58Y10         FDRE (Setup_fdre_C_D)       -0.200     8.874    Mem_B/stack_data_reg[296][4]
  -------------------------------------------------------------------
                         required time                          8.874    
                         arrival time                          -8.688    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (required time - arrival time)
  Source:                 UART_RX/data_in_B_reg[4]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mem_B/stack_data_reg[288][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.342ns  (logic 0.419ns (4.485%)  route 8.923ns (95.515%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 8.647 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.893    -0.647    UART_RX/clk_out1
    SLICE_X4Y14          FDRE                                         r  UART_RX/data_in_B_reg[4]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.419    -0.228 r  UART_RX/data_in_B_reg[4]_rep__2/Q
                         net (fo=64, routed)          8.923     8.695    Mem_B/stack_data_reg[318][7]_2[4]
    SLICE_X60Y15         FDRE                                         r  Mem_B/stack_data_reg[288][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.668     8.647    Mem_B/clk_out1
    SLICE_X60Y15         FDRE                                         r  Mem_B/stack_data_reg[288][4]/C
                         clock pessimism              0.496     9.143    
                         clock uncertainty           -0.074     9.070    
    SLICE_X60Y15         FDRE (Setup_fdre_C_D)       -0.188     8.882    Mem_B/stack_data_reg[288][4]
  -------------------------------------------------------------------
                         required time                          8.882    
                         arrival time                          -8.695    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (required time - arrival time)
  Source:                 UART_RX/data_in_B_reg[7]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mem_B/stack_data_reg[128][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.420ns  (logic 0.518ns (5.499%)  route 8.902ns (94.501%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.703ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.837    -0.703    UART_RX/clk_out1
    SLICE_X80Y170        FDRE                                         r  UART_RX/data_in_B_reg[7]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y170        FDRE (Prop_fdre_C_Q)         0.518    -0.185 r  UART_RX/data_in_B_reg[7]_rep__0/Q
                         net (fo=64, routed)          8.902     8.717    Mem_B/stack_data_reg[190][7]_2[7]
    SLICE_X0Y125         FDRE                                         r  Mem_B/stack_data_reg[128][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.572     8.551    Mem_B/clk_out1
    SLICE_X0Y125         FDRE                                         r  Mem_B/stack_data_reg[128][7]/C
                         clock pessimism              0.488     9.040    
                         clock uncertainty           -0.074     8.966    
    SLICE_X0Y125         FDRE (Setup_fdre_C_D)       -0.062     8.904    Mem_B/stack_data_reg[128][7]
  -------------------------------------------------------------------
                         required time                          8.904    
                         arrival time                          -8.717    
  -------------------------------------------------------------------
                         slack                                  0.187    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 Mem_B/stack_data_reg[200][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[200][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.370ns (76.599%)  route 0.113ns (23.401%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.608    -0.556    Mem_B/clk_out1
    SLICE_X89Y99         FDRE                                         r  Mem_B/stack_data_reg[200][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  Mem_B/stack_data_reg[200][6]/Q
                         net (fo=5, routed)           0.112    -0.303    Mem_B/stack_data_reg[200][7]_0[6]
    SLICE_X88Y99         LUT6 (Prop_lut6_I4_O)        0.045    -0.258 r  Mem_B/sum_pipeline[200][7]_i_7/O
                         net (fo=1, routed)           0.000    -0.258    Mem_A/sum_pipeline_reg[200][7]_1[0]
    SLICE_X88Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111    -0.147 r  Mem_A/sum_pipeline_reg[200][7]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.146    Mem_A/sum_pipeline_reg[200][7]_i_1_n_0
    SLICE_X88Y100        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.073    -0.073 r  Mem_A/sum_pipeline_reg[200][8]_i_1/CO[0]
                         net (fo=1, routed)           0.000    -0.073    Command_Unit/ALU_CONTROL/add/p_200_out[8]
    SLICE_X88Y100        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[200][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.873    -0.799    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X88Y100        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[200][8]/C
                         clock pessimism              0.509    -0.290    
    SLICE_X88Y100        FDRE (Hold_fdre_C_D)         0.129    -0.161    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[200][8]
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1887][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1967][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.447ns (77.321%)  route 0.131ns (22.679%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.561    -0.603    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X60Y147        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1887][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y147        FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1887][4]/Q
                         net (fo=1, routed)           0.130    -0.309    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg_n_0_[1887][4]
    SLICE_X58Y148        LUT2 (Prop_lut2_I1_O)        0.045    -0.264 r  Command_Unit/ALU_CONTROL/add/sum_pipeline[1967][7]_i_5/O
                         net (fo=1, routed)           0.000    -0.264    Command_Unit/ALU_CONTROL/add/sum_pipeline[1967][7]_i_5_n_0
    SLICE_X58Y148        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145    -0.119 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1967][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.119    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1967][7]_i_1_n_0
    SLICE_X58Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.079 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1967][11]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.078    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1967][11]_i_1_n_0
    SLICE_X58Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.025 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1967][15]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.025    Command_Unit/ALU_CONTROL/add/sum[1967]_211[12]
    SLICE_X58Y150        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1967][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.918    -0.755    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X58Y150        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1967][12]/C
                         clock pessimism              0.504    -0.251    
    SLICE_X58Y150        FDRE (Hold_fdre_C_D)         0.134    -0.117    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1967][12]
  -------------------------------------------------------------------
                         required time                          0.117    
                         arrival time                          -0.025    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[2013][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[2030][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.249ns (62.263%)  route 0.151ns (37.737%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.639    -0.525    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X29Y49         FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[2013][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[2013][3]/Q
                         net (fo=1, routed)           0.151    -0.233    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg_n_0_[2013][3]
    SLICE_X28Y50         LUT2 (Prop_lut2_I1_O)        0.045    -0.188 r  Command_Unit/ALU_CONTROL/add/sum_pipeline[2030][3]_i_2/O
                         net (fo=1, routed)           0.000    -0.188    Command_Unit/ALU_CONTROL/add/sum_pipeline[2030][3]_i_2_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.125 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[2030][3]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.125    Command_Unit/ALU_CONTROL/add/sum[2030]_48[3]
    SLICE_X28Y50         FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[2030][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.843    -0.830    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X28Y50         FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[2030][3]/C
                         clock pessimism              0.504    -0.326    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105    -0.221    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[2030][3]
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1445][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1746][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.264%)  route 0.176ns (40.736%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.635    -0.529    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X71Y49         FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1445][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1445][4]/Q
                         net (fo=1, routed)           0.176    -0.212    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg_n_0_[1445][4]
    SLICE_X70Y51         LUT2 (Prop_lut2_I1_O)        0.045    -0.167 r  Command_Unit/ALU_CONTROL/add/sum_pipeline[1746][7]_i_5/O
                         net (fo=1, routed)           0.000    -0.167    Command_Unit/ALU_CONTROL/add/sum_pipeline[1746][7]_i_5_n_0
    SLICE_X70Y51         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.097 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1746][7]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.097    Command_Unit/ALU_CONTROL/add/sum[1746]_704[4]
    SLICE_X70Y51         FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1746][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.841    -0.832    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X70Y51         FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1746][4]/C
                         clock pessimism              0.504    -0.328    
    SLICE_X70Y51         FDRE (Hold_fdre_C_D)         0.134    -0.194    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1746][4]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[976][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1512][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.303ns (61.131%)  route 0.193ns (38.869%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.563    -0.601    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X53Y58         FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[976][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[976][7]/Q
                         net (fo=3, routed)           0.193    -0.268    Command_Unit/ALU_CONTROL/add/sum[976][7]
    SLICE_X50Y58         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117    -0.151 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1512][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.151    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1512][7]_i_1_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045    -0.106 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1512][9]_i_1/CO[1]
                         net (fo=1, routed)           0.000    -0.106    Command_Unit/ALU_CONTROL/add/sum[1512]_334[9]
    SLICE_X50Y59         FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1512][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.834    -0.839    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X50Y59         FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1512][9]/C
                         clock pessimism              0.504    -0.335    
    SLICE_X50Y59         FDRE (Hold_fdre_C_D)         0.129    -0.206    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1512][9]
  -------------------------------------------------------------------
                         required time                          0.206    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1965][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[2006][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.415ns (74.359%)  route 0.143ns (25.641%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.566    -0.598    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X30Y149        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1965][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y149        FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1965][4]/Q
                         net (fo=1, routed)           0.142    -0.292    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg_n_0_[1965][4]
    SLICE_X35Y149        LUT2 (Prop_lut2_I1_O)        0.045    -0.247 r  Command_Unit/ALU_CONTROL/add/sum_pipeline[2006][7]_i_5/O
                         net (fo=1, routed)           0.000    -0.247    Command_Unit/ALU_CONTROL/add/sum_pipeline[2006][7]_i_5_n_0
    SLICE_X35Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.095 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[2006][7]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.094    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[2006][7]_i_1_n_0
    SLICE_X35Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.040 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[2006][11]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.040    Command_Unit/ALU_CONTROL/add/sum[2006]_215[8]
    SLICE_X35Y150        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[2006][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.922    -0.751    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X35Y150        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[2006][8]/C
                         clock pessimism              0.504    -0.247    
    SLICE_X35Y150        FDRE (Hold_fdre_C_D)         0.105    -0.142    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[2006][8]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                          -0.040    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1684][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1866][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.308ns (65.223%)  route 0.164ns (34.777%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.548    -0.616    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X52Y122        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1684][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1684][3]/Q
                         net (fo=2, routed)           0.164    -0.311    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg_n_0_[1684][3]
    SLICE_X51Y120        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113    -0.198 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1866][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.198    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1866][3]_i_1_n_0
    SLICE_X51Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.144 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1866][7]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.144    Command_Unit/ALU_CONTROL/add/sum[1866]_451[4]
    SLICE_X51Y121        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1866][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.817    -0.856    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X51Y121        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1866][4]/C
                         clock pessimism              0.504    -0.352    
    SLICE_X51Y121        FDRE (Hold_fdre_C_D)         0.105    -0.247    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1866][4]
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[976][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1512][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.311ns (61.749%)  route 0.193ns (38.251%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.563    -0.601    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X53Y58         FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[976][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[976][7]/Q
                         net (fo=3, routed)           0.193    -0.268    Command_Unit/ALU_CONTROL/add/sum[976][7]
    SLICE_X50Y58         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117    -0.151 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1512][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.151    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1512][7]_i_1_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.098 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1512][9]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.098    Command_Unit/ALU_CONTROL/add/sum[1512]_334[8]
    SLICE_X50Y59         FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1512][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.834    -0.839    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X50Y59         FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1512][8]/C
                         clock pessimism              0.504    -0.335    
    SLICE_X50Y59         FDRE (Hold_fdre_C_D)         0.134    -0.201    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1512][8]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1087][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1567][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.252ns (64.059%)  route 0.141ns (35.941%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.641    -0.523    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X52Y150        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1087][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y150        FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1087][2]/Q
                         net (fo=1, routed)           0.141    -0.240    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg_n_0_[1087][2]
    SLICE_X53Y149        LUT2 (Prop_lut2_I1_O)        0.045    -0.195 r  Command_Unit/ALU_CONTROL/add/sum_pipeline[1567][3]_i_3/O
                         net (fo=1, routed)           0.000    -0.195    Command_Unit/ALU_CONTROL/add/sum_pipeline[1567][3]_i_3_n_0
    SLICE_X53Y149        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.129 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1567][3]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.129    Command_Unit/ALU_CONTROL/add/sum[1567]_924[2]
    SLICE_X53Y149        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1567][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.828    -0.844    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X53Y149        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1567][2]/C
                         clock pessimism              0.504    -0.340    
    SLICE_X53Y149        FDRE (Hold_fdre_C_D)         0.105    -0.235    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1567][2]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1755][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1901][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.251ns (60.725%)  route 0.162ns (39.275%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.635    -0.529    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X45Y49         FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1755][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1755][9]/Q
                         net (fo=1, routed)           0.162    -0.225    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg_n_0_[1755][9]
    SLICE_X40Y50         LUT2 (Prop_lut2_I1_O)        0.045    -0.180 r  Command_Unit/ALU_CONTROL/add/sum_pipeline[1901][11]_i_3/O
                         net (fo=1, routed)           0.000    -0.180    Command_Unit/ALU_CONTROL/add/sum_pipeline[1901][11]_i_3_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.115 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1901][11]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.115    Command_Unit/ALU_CONTROL/add/sum[1901]_885[9]
    SLICE_X40Y50         FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1901][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.841    -0.832    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X40Y50         FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1901][9]/C
                         clock pessimism              0.504    -0.328    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105    -0.223    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1901][9]
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk50/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clk50/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk50/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y92     Command_Unit/CHOOSE_MEM_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y92     Command_Unit/CHOOSE_MEM_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y72     Command_Unit/CHOOSE_OP_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X60Y80     Command_Unit/CHOOSE_OP_reg[0]_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X56Y131    Command_Unit/CHOOSE_OP_reg[0]_replica_1/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y97     Command_Unit/CHOOSE_OP_reg[0]_replica_2/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X60Y33     Command_Unit/CHOOSE_OP_reg[0]_replica_3/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y33     Command_Unit/CHOOSE_OP_reg[0]_replica_4/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk50/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y92     Command_Unit/CHOOSE_MEM_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y92     Command_Unit/CHOOSE_MEM_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y92     Command_Unit/CHOOSE_MEM_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y92     Command_Unit/CHOOSE_MEM_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y72     Command_Unit/CHOOSE_OP_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y72     Command_Unit/CHOOSE_OP_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y80     Command_Unit/CHOOSE_OP_reg[0]_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y80     Command_Unit/CHOOSE_OP_reg[0]_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y131    Command_Unit/CHOOSE_OP_reg[0]_replica_1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y131    Command_Unit/CHOOSE_OP_reg[0]_replica_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y92     Command_Unit/CHOOSE_MEM_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y92     Command_Unit/CHOOSE_MEM_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y92     Command_Unit/CHOOSE_MEM_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y92     Command_Unit/CHOOSE_MEM_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y72     Command_Unit/CHOOSE_OP_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y72     Command_Unit/CHOOSE_OP_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y80     Command_Unit/CHOOSE_OP_reg[0]_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y80     Command_Unit/CHOOSE_OP_reg[0]_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y131    Command_Unit/CHOOSE_OP_reg[0]_replica_1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y131    Command_Unit/CHOOSE_OP_reg[0]_replica_1/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk50/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk50/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk50/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk50/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk50/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk50/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (required time - arrival time)
  Source:                 Command_Unit/countRegister_reg[2]_rep__13/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Command_Unit/tx_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.813ns  (logic 2.368ns (24.130%)  route 7.445ns (75.870%))
  Logic Levels:           8  (LUT6=3 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.496 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.630    -0.910    Command_Unit/clk_out1
    SLICE_X42Y86         FDRE                                         r  Command_Unit/countRegister_reg[2]_rep__13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.392 r  Command_Unit/countRegister_reg[2]_rep__13/Q
                         net (fo=114, routed)         2.700     2.308    Mem_A/tx_data_reg[6]_i_83_0
    SLICE_X15Y15         MUXF7 (Prop_muxf7_S_O)       0.276     2.584 r  Mem_A/tx_data_reg[6]_i_198/O
                         net (fo=1, routed)           0.000     2.584    Mem_A/tx_data_reg[6]_i_198_n_0
    SLICE_X15Y15         MUXF8 (Prop_muxf8_I1_O)      0.094     2.678 r  Mem_A/tx_data_reg[6]_i_66/O
                         net (fo=1, routed)           1.761     4.439    Mem_A/tx_data_reg[6]_i_66_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I5_O)        0.316     4.755 r  Mem_A/tx_data[6]_i_31/O
                         net (fo=1, routed)           0.000     4.755    Mem_A/tx_data[6]_i_31_n_0
    SLICE_X41Y35         MUXF7 (Prop_muxf7_I0_O)      0.238     4.993 r  Mem_A/tx_data_reg[6]_i_15/O
                         net (fo=1, routed)           0.000     4.993    Mem_A/tx_data_reg[6]_i_15_n_0
    SLICE_X41Y35         MUXF8 (Prop_muxf8_I0_O)      0.104     5.097 r  Mem_A/tx_data_reg[6]_i_7/O
                         net (fo=1, routed)           2.182     7.279    Mem_A/tx_data_reg[6]_i_7_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I0_O)        0.316     7.595 r  Mem_A/tx_data[6]_i_5/O
                         net (fo=1, routed)           0.000     7.595    Command_Unit/stack_data_A[6]
    SLICE_X38Y89         MUXF7 (Prop_muxf7_I0_O)      0.209     7.804 r  Command_Unit/tx_data_reg[6]_i_4/O
                         net (fo=1, routed)           0.803     8.607    Command_Unit/ALU_CONTROL/add/tx_data_reg[6]
    SLICE_X40Y89         LUT6 (Prop_lut6_I2_O)        0.297     8.904 r  Command_Unit/ALU_CONTROL/add/tx_data[6]_i_1_comp_1/O
                         net (fo=1, routed)           0.000     8.904    Command_Unit/tx_data_AUX[6]
    SLICE_X40Y89         FDRE                                         r  Command_Unit/tx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.516     8.496    Command_Unit/clk_out1
    SLICE_X40Y89         FDRE                                         r  Command_Unit/tx_data_reg[6]/C
                         clock pessimism              0.559     9.055    
                         clock uncertainty           -0.074     8.981    
    SLICE_X40Y89         FDRE (Setup_fdre_C_D)        0.031     9.012    Command_Unit/tx_data_reg[6]
  -------------------------------------------------------------------
                         required time                          9.012    
                         arrival time                          -8.904    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.142ns  (required time - arrival time)
  Source:                 UART_RX/data_in_B_reg[2]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mem_B/stack_data_reg[372][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.561ns  (logic 0.456ns (4.769%)  route 9.105ns (95.231%))
  Logic Levels:           0  
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 8.588 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.806    -0.734    UART_RX/clk_out1
    SLICE_X68Y6          FDRE                                         r  UART_RX/data_in_B_reg[2]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.278 r  UART_RX/data_in_B_reg[2]_rep__3/Q
                         net (fo=64, routed)          9.105     8.828    Mem_B/stack_data_reg[382][7]_3[2]
    SLICE_X84Y59         FDRE                                         r  Mem_B/stack_data_reg[372][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.608     8.588    Mem_B/clk_out1
    SLICE_X84Y59         FDRE                                         r  Mem_B/stack_data_reg[372][2]/C
                         clock pessimism              0.487     9.075    
                         clock uncertainty           -0.074     9.001    
    SLICE_X84Y59         FDRE (Setup_fdre_C_D)       -0.031     8.970    Mem_B/stack_data_reg[372][2]
  -------------------------------------------------------------------
                         required time                          8.970    
                         arrival time                          -8.828    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (required time - arrival time)
  Source:                 UART_RX/data_in_B_reg[2]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mem_B/stack_data_reg[374][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.521ns  (logic 0.456ns (4.789%)  route 9.065ns (95.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.806    -0.734    UART_RX/clk_out1
    SLICE_X68Y6          FDRE                                         r  UART_RX/data_in_B_reg[2]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.278 r  UART_RX/data_in_B_reg[2]_rep__3/Q
                         net (fo=64, routed)          9.065     8.787    Mem_B/stack_data_reg[382][7]_3[2]
    SLICE_X86Y66         FDRE                                         r  Mem_B/stack_data_reg[374][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.605     8.585    Mem_B/clk_out1
    SLICE_X86Y66         FDRE                                         r  Mem_B/stack_data_reg[374][2]/C
                         clock pessimism              0.487     9.072    
                         clock uncertainty           -0.074     8.998    
    SLICE_X86Y66         FDRE (Setup_fdre_C_D)       -0.067     8.931    Mem_B/stack_data_reg[374][2]
  -------------------------------------------------------------------
                         required time                          8.931    
                         arrival time                          -8.787    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.147ns  (required time - arrival time)
  Source:                 UART_RX/data_in_B_reg[2]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mem_B/stack_data_reg[382][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.517ns  (logic 0.456ns (4.791%)  route 9.061ns (95.209%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.806    -0.734    UART_RX/clk_out1
    SLICE_X68Y6          FDRE                                         r  UART_RX/data_in_B_reg[2]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.278 r  UART_RX/data_in_B_reg[2]_rep__3/Q
                         net (fo=64, routed)          9.061     8.784    Mem_B/stack_data_reg[382][7]_3[2]
    SLICE_X89Y66         FDRE                                         r  Mem_B/stack_data_reg[382][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.605     8.585    Mem_B/clk_out1
    SLICE_X89Y66         FDRE                                         r  Mem_B/stack_data_reg[382][2]/C
                         clock pessimism              0.487     9.072    
                         clock uncertainty           -0.074     8.998    
    SLICE_X89Y66         FDRE (Setup_fdre_C_D)       -0.067     8.931    Mem_B/stack_data_reg[382][2]
  -------------------------------------------------------------------
                         required time                          8.931    
                         arrival time                          -8.784    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (required time - arrival time)
  Source:                 UART_RX/data_in_B_reg[2]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mem_B/stack_data_reg[376][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.515ns  (logic 0.456ns (4.792%)  route 9.059ns (95.208%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.806    -0.734    UART_RX/clk_out1
    SLICE_X68Y6          FDRE                                         r  UART_RX/data_in_B_reg[2]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.278 r  UART_RX/data_in_B_reg[2]_rep__3/Q
                         net (fo=64, routed)          9.059     8.782    Mem_B/stack_data_reg[382][7]_3[2]
    SLICE_X87Y67         FDRE                                         r  Mem_B/stack_data_reg[376][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.604     8.584    Mem_B/clk_out1
    SLICE_X87Y67         FDRE                                         r  Mem_B/stack_data_reg[376][2]/C
                         clock pessimism              0.487     9.071    
                         clock uncertainty           -0.074     8.997    
    SLICE_X87Y67         FDRE (Setup_fdre_C_D)       -0.067     8.930    Mem_B/stack_data_reg[376][2]
  -------------------------------------------------------------------
                         required time                          8.930    
                         arrival time                          -8.782    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.164ns  (required time - arrival time)
  Source:                 Command_Unit/countRegister_reg[3]_rep__13/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Command_Unit/tx_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.754ns  (logic 2.220ns (22.760%)  route 7.534ns (77.240%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.496 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.634    -0.906    Command_Unit/clk_out1
    SLICE_X43Y91         FDRE                                         r  Command_Unit/countRegister_reg[3]_rep__13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  Command_Unit/countRegister_reg[3]_rep__13/Q
                         net (fo=114, routed)         3.188     2.738    Mem_A/tx_data[5]_i_40_0
    SLICE_X51Y172        MUXF8 (Prop_muxf8_S_O)       0.273     3.011 r  Mem_A/tx_data_reg[5]_i_115/O
                         net (fo=1, routed)           2.353     5.365    Mem_A/tx_data_reg[5]_i_115_n_0
    SLICE_X50Y114        LUT6 (Prop_lut6_I0_O)        0.316     5.681 r  Mem_A/tx_data[5]_i_44/O
                         net (fo=1, routed)           0.000     5.681    Mem_A/tx_data[5]_i_44_n_0
    SLICE_X50Y114        MUXF7 (Prop_muxf7_I1_O)      0.247     5.928 r  Mem_A/tx_data_reg[5]_i_21/O
                         net (fo=1, routed)           0.000     5.928    Mem_A/tx_data_reg[5]_i_21_n_0
    SLICE_X50Y114        MUXF8 (Prop_muxf8_I0_O)      0.098     6.026 r  Mem_A/tx_data_reg[5]_i_10/O
                         net (fo=1, routed)           1.271     7.296    Mem_A/tx_data_reg[5]_i_10_n_0
    SLICE_X45Y92         LUT6 (Prop_lut6_I5_O)        0.319     7.615 r  Mem_A/tx_data[5]_i_5/O
                         net (fo=1, routed)           0.000     7.615    Command_Unit/stack_data_A[5]
    SLICE_X45Y92         MUXF7 (Prop_muxf7_I0_O)      0.212     7.827 r  Command_Unit/tx_data_reg[5]_i_4/O
                         net (fo=1, routed)           0.722     8.549    Command_Unit/ALU_CONTROL/add/tx_data_reg[5]
    SLICE_X40Y89         LUT6 (Prop_lut6_I4_O)        0.299     8.848 r  Command_Unit/ALU_CONTROL/add/tx_data[5]_i_1_comp/O
                         net (fo=1, routed)           0.000     8.848    Command_Unit/tx_data_AUX[5]
    SLICE_X40Y89         FDRE                                         r  Command_Unit/tx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.516     8.496    Command_Unit/clk_out1
    SLICE_X40Y89         FDRE                                         r  Command_Unit/tx_data_reg[5]/C
                         clock pessimism              0.559     9.055    
                         clock uncertainty           -0.074     8.981    
    SLICE_X40Y89         FDRE (Setup_fdre_C_D)        0.032     9.013    Command_Unit/tx_data_reg[5]
  -------------------------------------------------------------------
                         required time                          9.013    
                         arrival time                          -8.848    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.178ns  (required time - arrival time)
  Source:                 UART_RX/data_in_B_reg[2]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mem_B/stack_data_reg[373][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.507ns  (logic 0.456ns (4.796%)  route 9.051ns (95.204%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.806    -0.734    UART_RX/clk_out1
    SLICE_X68Y6          FDRE                                         r  UART_RX/data_in_B_reg[2]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.278 r  UART_RX/data_in_B_reg[2]_rep__3/Q
                         net (fo=64, routed)          9.051     8.773    Mem_B/stack_data_reg[382][7]_3[2]
    SLICE_X84Y65         FDRE                                         r  Mem_B/stack_data_reg[373][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.604     8.584    Mem_B/clk_out1
    SLICE_X84Y65         FDRE                                         r  Mem_B/stack_data_reg[373][2]/C
                         clock pessimism              0.487     9.071    
                         clock uncertainty           -0.074     8.997    
    SLICE_X84Y65         FDRE (Setup_fdre_C_D)       -0.045     8.952    Mem_B/stack_data_reg[373][2]
  -------------------------------------------------------------------
                         required time                          8.952    
                         arrival time                          -8.773    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.185ns  (required time - arrival time)
  Source:                 UART_RX/data_in_B_reg[4]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mem_B/stack_data_reg[296][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.335ns  (logic 0.419ns (4.489%)  route 8.916ns (95.511%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 8.651 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.893    -0.647    UART_RX/clk_out1
    SLICE_X4Y14          FDRE                                         r  UART_RX/data_in_B_reg[4]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.419    -0.228 r  UART_RX/data_in_B_reg[4]_rep__2/Q
                         net (fo=64, routed)          8.916     8.688    Mem_B/stack_data_reg[318][7]_2[4]
    SLICE_X58Y10         FDRE                                         r  Mem_B/stack_data_reg[296][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.672     8.651    Mem_B/clk_out1
    SLICE_X58Y10         FDRE                                         r  Mem_B/stack_data_reg[296][4]/C
                         clock pessimism              0.496     9.147    
                         clock uncertainty           -0.074     9.073    
    SLICE_X58Y10         FDRE (Setup_fdre_C_D)       -0.200     8.873    Mem_B/stack_data_reg[296][4]
  -------------------------------------------------------------------
                         required time                          8.873    
                         arrival time                          -8.688    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (required time - arrival time)
  Source:                 UART_RX/data_in_B_reg[4]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mem_B/stack_data_reg[288][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.342ns  (logic 0.419ns (4.485%)  route 8.923ns (95.515%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 8.647 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.893    -0.647    UART_RX/clk_out1
    SLICE_X4Y14          FDRE                                         r  UART_RX/data_in_B_reg[4]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.419    -0.228 r  UART_RX/data_in_B_reg[4]_rep__2/Q
                         net (fo=64, routed)          8.923     8.695    Mem_B/stack_data_reg[318][7]_2[4]
    SLICE_X60Y15         FDRE                                         r  Mem_B/stack_data_reg[288][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.668     8.647    Mem_B/clk_out1
    SLICE_X60Y15         FDRE                                         r  Mem_B/stack_data_reg[288][4]/C
                         clock pessimism              0.496     9.143    
                         clock uncertainty           -0.074     9.069    
    SLICE_X60Y15         FDRE (Setup_fdre_C_D)       -0.188     8.881    Mem_B/stack_data_reg[288][4]
  -------------------------------------------------------------------
                         required time                          8.881    
                         arrival time                          -8.695    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (required time - arrival time)
  Source:                 UART_RX/data_in_B_reg[7]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mem_B/stack_data_reg[128][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.420ns  (logic 0.518ns (5.499%)  route 8.902ns (94.501%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.703ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.837    -0.703    UART_RX/clk_out1
    SLICE_X80Y170        FDRE                                         r  UART_RX/data_in_B_reg[7]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y170        FDRE (Prop_fdre_C_Q)         0.518    -0.185 r  UART_RX/data_in_B_reg[7]_rep__0/Q
                         net (fo=64, routed)          8.902     8.717    Mem_B/stack_data_reg[190][7]_2[7]
    SLICE_X0Y125         FDRE                                         r  Mem_B/stack_data_reg[128][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.572     8.551    Mem_B/clk_out1
    SLICE_X0Y125         FDRE                                         r  Mem_B/stack_data_reg[128][7]/C
                         clock pessimism              0.488     9.040    
                         clock uncertainty           -0.074     8.965    
    SLICE_X0Y125         FDRE (Setup_fdre_C_D)       -0.062     8.903    Mem_B/stack_data_reg[128][7]
  -------------------------------------------------------------------
                         required time                          8.903    
                         arrival time                          -8.717    
  -------------------------------------------------------------------
                         slack                                  0.186    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 Mem_B/stack_data_reg[200][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[200][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.370ns (76.599%)  route 0.113ns (23.401%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.608    -0.556    Mem_B/clk_out1
    SLICE_X89Y99         FDRE                                         r  Mem_B/stack_data_reg[200][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  Mem_B/stack_data_reg[200][6]/Q
                         net (fo=5, routed)           0.112    -0.303    Mem_B/stack_data_reg[200][7]_0[6]
    SLICE_X88Y99         LUT6 (Prop_lut6_I4_O)        0.045    -0.258 r  Mem_B/sum_pipeline[200][7]_i_7/O
                         net (fo=1, routed)           0.000    -0.258    Mem_A/sum_pipeline_reg[200][7]_1[0]
    SLICE_X88Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111    -0.147 r  Mem_A/sum_pipeline_reg[200][7]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.146    Mem_A/sum_pipeline_reg[200][7]_i_1_n_0
    SLICE_X88Y100        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.073    -0.073 r  Mem_A/sum_pipeline_reg[200][8]_i_1/CO[0]
                         net (fo=1, routed)           0.000    -0.073    Command_Unit/ALU_CONTROL/add/p_200_out[8]
    SLICE_X88Y100        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[200][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.873    -0.799    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X88Y100        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[200][8]/C
                         clock pessimism              0.509    -0.290    
                         clock uncertainty            0.074    -0.216    
    SLICE_X88Y100        FDRE (Hold_fdre_C_D)         0.129    -0.087    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[200][8]
  -------------------------------------------------------------------
                         required time                          0.087    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1887][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1967][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.447ns (77.321%)  route 0.131ns (22.679%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.561    -0.603    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X60Y147        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1887][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y147        FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1887][4]/Q
                         net (fo=1, routed)           0.130    -0.309    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg_n_0_[1887][4]
    SLICE_X58Y148        LUT2 (Prop_lut2_I1_O)        0.045    -0.264 r  Command_Unit/ALU_CONTROL/add/sum_pipeline[1967][7]_i_5/O
                         net (fo=1, routed)           0.000    -0.264    Command_Unit/ALU_CONTROL/add/sum_pipeline[1967][7]_i_5_n_0
    SLICE_X58Y148        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145    -0.119 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1967][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.119    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1967][7]_i_1_n_0
    SLICE_X58Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.079 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1967][11]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.078    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1967][11]_i_1_n_0
    SLICE_X58Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.025 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1967][15]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.025    Command_Unit/ALU_CONTROL/add/sum[1967]_211[12]
    SLICE_X58Y150        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1967][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.918    -0.755    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X58Y150        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1967][12]/C
                         clock pessimism              0.504    -0.251    
                         clock uncertainty            0.074    -0.176    
    SLICE_X58Y150        FDRE (Hold_fdre_C_D)         0.134    -0.042    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1967][12]
  -------------------------------------------------------------------
                         required time                          0.042    
                         arrival time                          -0.025    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[2013][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[2030][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.249ns (62.263%)  route 0.151ns (37.737%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.639    -0.525    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X29Y49         FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[2013][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[2013][3]/Q
                         net (fo=1, routed)           0.151    -0.233    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg_n_0_[2013][3]
    SLICE_X28Y50         LUT2 (Prop_lut2_I1_O)        0.045    -0.188 r  Command_Unit/ALU_CONTROL/add/sum_pipeline[2030][3]_i_2/O
                         net (fo=1, routed)           0.000    -0.188    Command_Unit/ALU_CONTROL/add/sum_pipeline[2030][3]_i_2_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.125 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[2030][3]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.125    Command_Unit/ALU_CONTROL/add/sum[2030]_48[3]
    SLICE_X28Y50         FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[2030][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.843    -0.830    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X28Y50         FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[2030][3]/C
                         clock pessimism              0.504    -0.326    
                         clock uncertainty            0.074    -0.252    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105    -0.147    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[2030][3]
  -------------------------------------------------------------------
                         required time                          0.147    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1445][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1746][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.264%)  route 0.176ns (40.736%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.635    -0.529    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X71Y49         FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1445][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1445][4]/Q
                         net (fo=1, routed)           0.176    -0.212    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg_n_0_[1445][4]
    SLICE_X70Y51         LUT2 (Prop_lut2_I1_O)        0.045    -0.167 r  Command_Unit/ALU_CONTROL/add/sum_pipeline[1746][7]_i_5/O
                         net (fo=1, routed)           0.000    -0.167    Command_Unit/ALU_CONTROL/add/sum_pipeline[1746][7]_i_5_n_0
    SLICE_X70Y51         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.097 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1746][7]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.097    Command_Unit/ALU_CONTROL/add/sum[1746]_704[4]
    SLICE_X70Y51         FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1746][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.841    -0.832    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X70Y51         FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1746][4]/C
                         clock pessimism              0.504    -0.328    
                         clock uncertainty            0.074    -0.254    
    SLICE_X70Y51         FDRE (Hold_fdre_C_D)         0.134    -0.120    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1746][4]
  -------------------------------------------------------------------
                         required time                          0.120    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[976][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1512][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.303ns (61.131%)  route 0.193ns (38.869%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.563    -0.601    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X53Y58         FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[976][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[976][7]/Q
                         net (fo=3, routed)           0.193    -0.268    Command_Unit/ALU_CONTROL/add/sum[976][7]
    SLICE_X50Y58         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117    -0.151 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1512][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.151    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1512][7]_i_1_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045    -0.106 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1512][9]_i_1/CO[1]
                         net (fo=1, routed)           0.000    -0.106    Command_Unit/ALU_CONTROL/add/sum[1512]_334[9]
    SLICE_X50Y59         FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1512][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.834    -0.839    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X50Y59         FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1512][9]/C
                         clock pessimism              0.504    -0.335    
                         clock uncertainty            0.074    -0.261    
    SLICE_X50Y59         FDRE (Hold_fdre_C_D)         0.129    -0.132    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1512][9]
  -------------------------------------------------------------------
                         required time                          0.132    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1965][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[2006][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.415ns (74.359%)  route 0.143ns (25.641%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.566    -0.598    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X30Y149        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1965][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y149        FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1965][4]/Q
                         net (fo=1, routed)           0.142    -0.292    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg_n_0_[1965][4]
    SLICE_X35Y149        LUT2 (Prop_lut2_I1_O)        0.045    -0.247 r  Command_Unit/ALU_CONTROL/add/sum_pipeline[2006][7]_i_5/O
                         net (fo=1, routed)           0.000    -0.247    Command_Unit/ALU_CONTROL/add/sum_pipeline[2006][7]_i_5_n_0
    SLICE_X35Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.095 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[2006][7]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.094    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[2006][7]_i_1_n_0
    SLICE_X35Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.040 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[2006][11]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.040    Command_Unit/ALU_CONTROL/add/sum[2006]_215[8]
    SLICE_X35Y150        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[2006][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.922    -0.751    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X35Y150        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[2006][8]/C
                         clock pessimism              0.504    -0.247    
                         clock uncertainty            0.074    -0.172    
    SLICE_X35Y150        FDRE (Hold_fdre_C_D)         0.105    -0.067    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[2006][8]
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                          -0.040    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1684][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1866][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.308ns (65.223%)  route 0.164ns (34.777%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.548    -0.616    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X52Y122        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1684][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1684][3]/Q
                         net (fo=2, routed)           0.164    -0.311    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg_n_0_[1684][3]
    SLICE_X51Y120        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113    -0.198 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1866][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.198    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1866][3]_i_1_n_0
    SLICE_X51Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.144 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1866][7]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.144    Command_Unit/ALU_CONTROL/add/sum[1866]_451[4]
    SLICE_X51Y121        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1866][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.817    -0.856    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X51Y121        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1866][4]/C
                         clock pessimism              0.504    -0.352    
                         clock uncertainty            0.074    -0.278    
    SLICE_X51Y121        FDRE (Hold_fdre_C_D)         0.105    -0.173    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1866][4]
  -------------------------------------------------------------------
                         required time                          0.173    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[976][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1512][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.311ns (61.749%)  route 0.193ns (38.251%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.563    -0.601    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X53Y58         FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[976][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[976][7]/Q
                         net (fo=3, routed)           0.193    -0.268    Command_Unit/ALU_CONTROL/add/sum[976][7]
    SLICE_X50Y58         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117    -0.151 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1512][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.151    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1512][7]_i_1_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.098 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1512][9]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.098    Command_Unit/ALU_CONTROL/add/sum[1512]_334[8]
    SLICE_X50Y59         FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1512][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.834    -0.839    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X50Y59         FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1512][8]/C
                         clock pessimism              0.504    -0.335    
                         clock uncertainty            0.074    -0.261    
    SLICE_X50Y59         FDRE (Hold_fdre_C_D)         0.134    -0.127    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1512][8]
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1087][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1567][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.252ns (64.059%)  route 0.141ns (35.941%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.641    -0.523    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X52Y150        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1087][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y150        FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1087][2]/Q
                         net (fo=1, routed)           0.141    -0.240    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg_n_0_[1087][2]
    SLICE_X53Y149        LUT2 (Prop_lut2_I1_O)        0.045    -0.195 r  Command_Unit/ALU_CONTROL/add/sum_pipeline[1567][3]_i_3/O
                         net (fo=1, routed)           0.000    -0.195    Command_Unit/ALU_CONTROL/add/sum_pipeline[1567][3]_i_3_n_0
    SLICE_X53Y149        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.129 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1567][3]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.129    Command_Unit/ALU_CONTROL/add/sum[1567]_924[2]
    SLICE_X53Y149        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1567][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.828    -0.844    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X53Y149        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1567][2]/C
                         clock pessimism              0.504    -0.340    
                         clock uncertainty            0.074    -0.266    
    SLICE_X53Y149        FDRE (Hold_fdre_C_D)         0.105    -0.161    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1567][2]
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1755][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1901][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.251ns (60.725%)  route 0.162ns (39.275%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.635    -0.529    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X45Y49         FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1755][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1755][9]/Q
                         net (fo=1, routed)           0.162    -0.225    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg_n_0_[1755][9]
    SLICE_X40Y50         LUT2 (Prop_lut2_I1_O)        0.045    -0.180 r  Command_Unit/ALU_CONTROL/add/sum_pipeline[1901][11]_i_3/O
                         net (fo=1, routed)           0.000    -0.180    Command_Unit/ALU_CONTROL/add/sum_pipeline[1901][11]_i_3_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.115 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1901][11]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.115    Command_Unit/ALU_CONTROL/add/sum[1901]_885[9]
    SLICE_X40Y50         FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1901][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.841    -0.832    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X40Y50         FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1901][9]/C
                         clock pessimism              0.504    -0.328    
                         clock uncertainty            0.074    -0.254    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105    -0.149    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1901][9]
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.034    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (required time - arrival time)
  Source:                 Command_Unit/countRegister_reg[2]_rep__13/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Command_Unit/tx_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.813ns  (logic 2.368ns (24.130%)  route 7.445ns (75.870%))
  Logic Levels:           8  (LUT6=3 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.496 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.630    -0.910    Command_Unit/clk_out1
    SLICE_X42Y86         FDRE                                         r  Command_Unit/countRegister_reg[2]_rep__13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.392 r  Command_Unit/countRegister_reg[2]_rep__13/Q
                         net (fo=114, routed)         2.700     2.308    Mem_A/tx_data_reg[6]_i_83_0
    SLICE_X15Y15         MUXF7 (Prop_muxf7_S_O)       0.276     2.584 r  Mem_A/tx_data_reg[6]_i_198/O
                         net (fo=1, routed)           0.000     2.584    Mem_A/tx_data_reg[6]_i_198_n_0
    SLICE_X15Y15         MUXF8 (Prop_muxf8_I1_O)      0.094     2.678 r  Mem_A/tx_data_reg[6]_i_66/O
                         net (fo=1, routed)           1.761     4.439    Mem_A/tx_data_reg[6]_i_66_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I5_O)        0.316     4.755 r  Mem_A/tx_data[6]_i_31/O
                         net (fo=1, routed)           0.000     4.755    Mem_A/tx_data[6]_i_31_n_0
    SLICE_X41Y35         MUXF7 (Prop_muxf7_I0_O)      0.238     4.993 r  Mem_A/tx_data_reg[6]_i_15/O
                         net (fo=1, routed)           0.000     4.993    Mem_A/tx_data_reg[6]_i_15_n_0
    SLICE_X41Y35         MUXF8 (Prop_muxf8_I0_O)      0.104     5.097 r  Mem_A/tx_data_reg[6]_i_7/O
                         net (fo=1, routed)           2.182     7.279    Mem_A/tx_data_reg[6]_i_7_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I0_O)        0.316     7.595 r  Mem_A/tx_data[6]_i_5/O
                         net (fo=1, routed)           0.000     7.595    Command_Unit/stack_data_A[6]
    SLICE_X38Y89         MUXF7 (Prop_muxf7_I0_O)      0.209     7.804 r  Command_Unit/tx_data_reg[6]_i_4/O
                         net (fo=1, routed)           0.803     8.607    Command_Unit/ALU_CONTROL/add/tx_data_reg[6]
    SLICE_X40Y89         LUT6 (Prop_lut6_I2_O)        0.297     8.904 r  Command_Unit/ALU_CONTROL/add/tx_data[6]_i_1_comp_1/O
                         net (fo=1, routed)           0.000     8.904    Command_Unit/tx_data_AUX[6]
    SLICE_X40Y89         FDRE                                         r  Command_Unit/tx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.516     8.496    Command_Unit/clk_out1
    SLICE_X40Y89         FDRE                                         r  Command_Unit/tx_data_reg[6]/C
                         clock pessimism              0.559     9.055    
                         clock uncertainty           -0.074     8.981    
    SLICE_X40Y89         FDRE (Setup_fdre_C_D)        0.031     9.012    Command_Unit/tx_data_reg[6]
  -------------------------------------------------------------------
                         required time                          9.012    
                         arrival time                          -8.904    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.142ns  (required time - arrival time)
  Source:                 UART_RX/data_in_B_reg[2]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mem_B/stack_data_reg[372][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.561ns  (logic 0.456ns (4.769%)  route 9.105ns (95.231%))
  Logic Levels:           0  
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 8.588 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.806    -0.734    UART_RX/clk_out1
    SLICE_X68Y6          FDRE                                         r  UART_RX/data_in_B_reg[2]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.278 r  UART_RX/data_in_B_reg[2]_rep__3/Q
                         net (fo=64, routed)          9.105     8.828    Mem_B/stack_data_reg[382][7]_3[2]
    SLICE_X84Y59         FDRE                                         r  Mem_B/stack_data_reg[372][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.608     8.588    Mem_B/clk_out1
    SLICE_X84Y59         FDRE                                         r  Mem_B/stack_data_reg[372][2]/C
                         clock pessimism              0.487     9.075    
                         clock uncertainty           -0.074     9.001    
    SLICE_X84Y59         FDRE (Setup_fdre_C_D)       -0.031     8.970    Mem_B/stack_data_reg[372][2]
  -------------------------------------------------------------------
                         required time                          8.970    
                         arrival time                          -8.828    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (required time - arrival time)
  Source:                 UART_RX/data_in_B_reg[2]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mem_B/stack_data_reg[374][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.521ns  (logic 0.456ns (4.789%)  route 9.065ns (95.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.806    -0.734    UART_RX/clk_out1
    SLICE_X68Y6          FDRE                                         r  UART_RX/data_in_B_reg[2]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.278 r  UART_RX/data_in_B_reg[2]_rep__3/Q
                         net (fo=64, routed)          9.065     8.787    Mem_B/stack_data_reg[382][7]_3[2]
    SLICE_X86Y66         FDRE                                         r  Mem_B/stack_data_reg[374][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.605     8.585    Mem_B/clk_out1
    SLICE_X86Y66         FDRE                                         r  Mem_B/stack_data_reg[374][2]/C
                         clock pessimism              0.487     9.072    
                         clock uncertainty           -0.074     8.998    
    SLICE_X86Y66         FDRE (Setup_fdre_C_D)       -0.067     8.931    Mem_B/stack_data_reg[374][2]
  -------------------------------------------------------------------
                         required time                          8.931    
                         arrival time                          -8.787    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.147ns  (required time - arrival time)
  Source:                 UART_RX/data_in_B_reg[2]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mem_B/stack_data_reg[382][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.517ns  (logic 0.456ns (4.791%)  route 9.061ns (95.209%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.806    -0.734    UART_RX/clk_out1
    SLICE_X68Y6          FDRE                                         r  UART_RX/data_in_B_reg[2]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.278 r  UART_RX/data_in_B_reg[2]_rep__3/Q
                         net (fo=64, routed)          9.061     8.784    Mem_B/stack_data_reg[382][7]_3[2]
    SLICE_X89Y66         FDRE                                         r  Mem_B/stack_data_reg[382][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.605     8.585    Mem_B/clk_out1
    SLICE_X89Y66         FDRE                                         r  Mem_B/stack_data_reg[382][2]/C
                         clock pessimism              0.487     9.072    
                         clock uncertainty           -0.074     8.998    
    SLICE_X89Y66         FDRE (Setup_fdre_C_D)       -0.067     8.931    Mem_B/stack_data_reg[382][2]
  -------------------------------------------------------------------
                         required time                          8.931    
                         arrival time                          -8.784    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (required time - arrival time)
  Source:                 UART_RX/data_in_B_reg[2]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mem_B/stack_data_reg[376][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.515ns  (logic 0.456ns (4.792%)  route 9.059ns (95.208%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.806    -0.734    UART_RX/clk_out1
    SLICE_X68Y6          FDRE                                         r  UART_RX/data_in_B_reg[2]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.278 r  UART_RX/data_in_B_reg[2]_rep__3/Q
                         net (fo=64, routed)          9.059     8.782    Mem_B/stack_data_reg[382][7]_3[2]
    SLICE_X87Y67         FDRE                                         r  Mem_B/stack_data_reg[376][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.604     8.584    Mem_B/clk_out1
    SLICE_X87Y67         FDRE                                         r  Mem_B/stack_data_reg[376][2]/C
                         clock pessimism              0.487     9.071    
                         clock uncertainty           -0.074     8.997    
    SLICE_X87Y67         FDRE (Setup_fdre_C_D)       -0.067     8.930    Mem_B/stack_data_reg[376][2]
  -------------------------------------------------------------------
                         required time                          8.930    
                         arrival time                          -8.782    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.164ns  (required time - arrival time)
  Source:                 Command_Unit/countRegister_reg[3]_rep__13/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Command_Unit/tx_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.754ns  (logic 2.220ns (22.760%)  route 7.534ns (77.240%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.496 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.634    -0.906    Command_Unit/clk_out1
    SLICE_X43Y91         FDRE                                         r  Command_Unit/countRegister_reg[3]_rep__13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  Command_Unit/countRegister_reg[3]_rep__13/Q
                         net (fo=114, routed)         3.188     2.738    Mem_A/tx_data[5]_i_40_0
    SLICE_X51Y172        MUXF8 (Prop_muxf8_S_O)       0.273     3.011 r  Mem_A/tx_data_reg[5]_i_115/O
                         net (fo=1, routed)           2.353     5.365    Mem_A/tx_data_reg[5]_i_115_n_0
    SLICE_X50Y114        LUT6 (Prop_lut6_I0_O)        0.316     5.681 r  Mem_A/tx_data[5]_i_44/O
                         net (fo=1, routed)           0.000     5.681    Mem_A/tx_data[5]_i_44_n_0
    SLICE_X50Y114        MUXF7 (Prop_muxf7_I1_O)      0.247     5.928 r  Mem_A/tx_data_reg[5]_i_21/O
                         net (fo=1, routed)           0.000     5.928    Mem_A/tx_data_reg[5]_i_21_n_0
    SLICE_X50Y114        MUXF8 (Prop_muxf8_I0_O)      0.098     6.026 r  Mem_A/tx_data_reg[5]_i_10/O
                         net (fo=1, routed)           1.271     7.296    Mem_A/tx_data_reg[5]_i_10_n_0
    SLICE_X45Y92         LUT6 (Prop_lut6_I5_O)        0.319     7.615 r  Mem_A/tx_data[5]_i_5/O
                         net (fo=1, routed)           0.000     7.615    Command_Unit/stack_data_A[5]
    SLICE_X45Y92         MUXF7 (Prop_muxf7_I0_O)      0.212     7.827 r  Command_Unit/tx_data_reg[5]_i_4/O
                         net (fo=1, routed)           0.722     8.549    Command_Unit/ALU_CONTROL/add/tx_data_reg[5]
    SLICE_X40Y89         LUT6 (Prop_lut6_I4_O)        0.299     8.848 r  Command_Unit/ALU_CONTROL/add/tx_data[5]_i_1_comp/O
                         net (fo=1, routed)           0.000     8.848    Command_Unit/tx_data_AUX[5]
    SLICE_X40Y89         FDRE                                         r  Command_Unit/tx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.516     8.496    Command_Unit/clk_out1
    SLICE_X40Y89         FDRE                                         r  Command_Unit/tx_data_reg[5]/C
                         clock pessimism              0.559     9.055    
                         clock uncertainty           -0.074     8.981    
    SLICE_X40Y89         FDRE (Setup_fdre_C_D)        0.032     9.013    Command_Unit/tx_data_reg[5]
  -------------------------------------------------------------------
                         required time                          9.013    
                         arrival time                          -8.848    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.178ns  (required time - arrival time)
  Source:                 UART_RX/data_in_B_reg[2]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mem_B/stack_data_reg[373][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.507ns  (logic 0.456ns (4.796%)  route 9.051ns (95.204%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.806    -0.734    UART_RX/clk_out1
    SLICE_X68Y6          FDRE                                         r  UART_RX/data_in_B_reg[2]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.278 r  UART_RX/data_in_B_reg[2]_rep__3/Q
                         net (fo=64, routed)          9.051     8.773    Mem_B/stack_data_reg[382][7]_3[2]
    SLICE_X84Y65         FDRE                                         r  Mem_B/stack_data_reg[373][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.604     8.584    Mem_B/clk_out1
    SLICE_X84Y65         FDRE                                         r  Mem_B/stack_data_reg[373][2]/C
                         clock pessimism              0.487     9.071    
                         clock uncertainty           -0.074     8.997    
    SLICE_X84Y65         FDRE (Setup_fdre_C_D)       -0.045     8.952    Mem_B/stack_data_reg[373][2]
  -------------------------------------------------------------------
                         required time                          8.952    
                         arrival time                          -8.773    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.185ns  (required time - arrival time)
  Source:                 UART_RX/data_in_B_reg[4]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mem_B/stack_data_reg[296][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.335ns  (logic 0.419ns (4.489%)  route 8.916ns (95.511%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 8.651 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.893    -0.647    UART_RX/clk_out1
    SLICE_X4Y14          FDRE                                         r  UART_RX/data_in_B_reg[4]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.419    -0.228 r  UART_RX/data_in_B_reg[4]_rep__2/Q
                         net (fo=64, routed)          8.916     8.688    Mem_B/stack_data_reg[318][7]_2[4]
    SLICE_X58Y10         FDRE                                         r  Mem_B/stack_data_reg[296][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.672     8.651    Mem_B/clk_out1
    SLICE_X58Y10         FDRE                                         r  Mem_B/stack_data_reg[296][4]/C
                         clock pessimism              0.496     9.147    
                         clock uncertainty           -0.074     9.073    
    SLICE_X58Y10         FDRE (Setup_fdre_C_D)       -0.200     8.873    Mem_B/stack_data_reg[296][4]
  -------------------------------------------------------------------
                         required time                          8.873    
                         arrival time                          -8.688    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (required time - arrival time)
  Source:                 UART_RX/data_in_B_reg[4]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mem_B/stack_data_reg[288][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.342ns  (logic 0.419ns (4.485%)  route 8.923ns (95.515%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 8.647 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.893    -0.647    UART_RX/clk_out1
    SLICE_X4Y14          FDRE                                         r  UART_RX/data_in_B_reg[4]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.419    -0.228 r  UART_RX/data_in_B_reg[4]_rep__2/Q
                         net (fo=64, routed)          8.923     8.695    Mem_B/stack_data_reg[318][7]_2[4]
    SLICE_X60Y15         FDRE                                         r  Mem_B/stack_data_reg[288][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.668     8.647    Mem_B/clk_out1
    SLICE_X60Y15         FDRE                                         r  Mem_B/stack_data_reg[288][4]/C
                         clock pessimism              0.496     9.143    
                         clock uncertainty           -0.074     9.069    
    SLICE_X60Y15         FDRE (Setup_fdre_C_D)       -0.188     8.881    Mem_B/stack_data_reg[288][4]
  -------------------------------------------------------------------
                         required time                          8.881    
                         arrival time                          -8.695    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (required time - arrival time)
  Source:                 UART_RX/data_in_B_reg[7]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mem_B/stack_data_reg[128][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.420ns  (logic 0.518ns (5.499%)  route 8.902ns (94.501%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.703ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.837    -0.703    UART_RX/clk_out1
    SLICE_X80Y170        FDRE                                         r  UART_RX/data_in_B_reg[7]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y170        FDRE (Prop_fdre_C_Q)         0.518    -0.185 r  UART_RX/data_in_B_reg[7]_rep__0/Q
                         net (fo=64, routed)          8.902     8.717    Mem_B/stack_data_reg[190][7]_2[7]
    SLICE_X0Y125         FDRE                                         r  Mem_B/stack_data_reg[128][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.572     8.551    Mem_B/clk_out1
    SLICE_X0Y125         FDRE                                         r  Mem_B/stack_data_reg[128][7]/C
                         clock pessimism              0.488     9.040    
                         clock uncertainty           -0.074     8.965    
    SLICE_X0Y125         FDRE (Setup_fdre_C_D)       -0.062     8.903    Mem_B/stack_data_reg[128][7]
  -------------------------------------------------------------------
                         required time                          8.903    
                         arrival time                          -8.717    
  -------------------------------------------------------------------
                         slack                                  0.186    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 Mem_B/stack_data_reg[200][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[200][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.370ns (76.599%)  route 0.113ns (23.401%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.608    -0.556    Mem_B/clk_out1
    SLICE_X89Y99         FDRE                                         r  Mem_B/stack_data_reg[200][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  Mem_B/stack_data_reg[200][6]/Q
                         net (fo=5, routed)           0.112    -0.303    Mem_B/stack_data_reg[200][7]_0[6]
    SLICE_X88Y99         LUT6 (Prop_lut6_I4_O)        0.045    -0.258 r  Mem_B/sum_pipeline[200][7]_i_7/O
                         net (fo=1, routed)           0.000    -0.258    Mem_A/sum_pipeline_reg[200][7]_1[0]
    SLICE_X88Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111    -0.147 r  Mem_A/sum_pipeline_reg[200][7]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.146    Mem_A/sum_pipeline_reg[200][7]_i_1_n_0
    SLICE_X88Y100        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.073    -0.073 r  Mem_A/sum_pipeline_reg[200][8]_i_1/CO[0]
                         net (fo=1, routed)           0.000    -0.073    Command_Unit/ALU_CONTROL/add/p_200_out[8]
    SLICE_X88Y100        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[200][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.873    -0.799    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X88Y100        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[200][8]/C
                         clock pessimism              0.509    -0.290    
                         clock uncertainty            0.074    -0.216    
    SLICE_X88Y100        FDRE (Hold_fdre_C_D)         0.129    -0.087    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[200][8]
  -------------------------------------------------------------------
                         required time                          0.087    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1887][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1967][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.447ns (77.321%)  route 0.131ns (22.679%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.561    -0.603    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X60Y147        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1887][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y147        FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1887][4]/Q
                         net (fo=1, routed)           0.130    -0.309    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg_n_0_[1887][4]
    SLICE_X58Y148        LUT2 (Prop_lut2_I1_O)        0.045    -0.264 r  Command_Unit/ALU_CONTROL/add/sum_pipeline[1967][7]_i_5/O
                         net (fo=1, routed)           0.000    -0.264    Command_Unit/ALU_CONTROL/add/sum_pipeline[1967][7]_i_5_n_0
    SLICE_X58Y148        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145    -0.119 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1967][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.119    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1967][7]_i_1_n_0
    SLICE_X58Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.079 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1967][11]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.078    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1967][11]_i_1_n_0
    SLICE_X58Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.025 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1967][15]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.025    Command_Unit/ALU_CONTROL/add/sum[1967]_211[12]
    SLICE_X58Y150        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1967][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.918    -0.755    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X58Y150        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1967][12]/C
                         clock pessimism              0.504    -0.251    
                         clock uncertainty            0.074    -0.176    
    SLICE_X58Y150        FDRE (Hold_fdre_C_D)         0.134    -0.042    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1967][12]
  -------------------------------------------------------------------
                         required time                          0.042    
                         arrival time                          -0.025    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[2013][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[2030][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.249ns (62.263%)  route 0.151ns (37.737%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.639    -0.525    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X29Y49         FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[2013][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[2013][3]/Q
                         net (fo=1, routed)           0.151    -0.233    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg_n_0_[2013][3]
    SLICE_X28Y50         LUT2 (Prop_lut2_I1_O)        0.045    -0.188 r  Command_Unit/ALU_CONTROL/add/sum_pipeline[2030][3]_i_2/O
                         net (fo=1, routed)           0.000    -0.188    Command_Unit/ALU_CONTROL/add/sum_pipeline[2030][3]_i_2_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.125 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[2030][3]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.125    Command_Unit/ALU_CONTROL/add/sum[2030]_48[3]
    SLICE_X28Y50         FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[2030][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.843    -0.830    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X28Y50         FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[2030][3]/C
                         clock pessimism              0.504    -0.326    
                         clock uncertainty            0.074    -0.252    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105    -0.147    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[2030][3]
  -------------------------------------------------------------------
                         required time                          0.147    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1445][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1746][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.264%)  route 0.176ns (40.736%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.635    -0.529    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X71Y49         FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1445][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1445][4]/Q
                         net (fo=1, routed)           0.176    -0.212    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg_n_0_[1445][4]
    SLICE_X70Y51         LUT2 (Prop_lut2_I1_O)        0.045    -0.167 r  Command_Unit/ALU_CONTROL/add/sum_pipeline[1746][7]_i_5/O
                         net (fo=1, routed)           0.000    -0.167    Command_Unit/ALU_CONTROL/add/sum_pipeline[1746][7]_i_5_n_0
    SLICE_X70Y51         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.097 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1746][7]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.097    Command_Unit/ALU_CONTROL/add/sum[1746]_704[4]
    SLICE_X70Y51         FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1746][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.841    -0.832    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X70Y51         FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1746][4]/C
                         clock pessimism              0.504    -0.328    
                         clock uncertainty            0.074    -0.254    
    SLICE_X70Y51         FDRE (Hold_fdre_C_D)         0.134    -0.120    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1746][4]
  -------------------------------------------------------------------
                         required time                          0.120    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[976][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1512][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.303ns (61.131%)  route 0.193ns (38.869%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.563    -0.601    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X53Y58         FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[976][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[976][7]/Q
                         net (fo=3, routed)           0.193    -0.268    Command_Unit/ALU_CONTROL/add/sum[976][7]
    SLICE_X50Y58         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117    -0.151 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1512][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.151    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1512][7]_i_1_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045    -0.106 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1512][9]_i_1/CO[1]
                         net (fo=1, routed)           0.000    -0.106    Command_Unit/ALU_CONTROL/add/sum[1512]_334[9]
    SLICE_X50Y59         FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1512][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.834    -0.839    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X50Y59         FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1512][9]/C
                         clock pessimism              0.504    -0.335    
                         clock uncertainty            0.074    -0.261    
    SLICE_X50Y59         FDRE (Hold_fdre_C_D)         0.129    -0.132    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1512][9]
  -------------------------------------------------------------------
                         required time                          0.132    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1965][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[2006][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.415ns (74.359%)  route 0.143ns (25.641%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.566    -0.598    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X30Y149        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1965][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y149        FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1965][4]/Q
                         net (fo=1, routed)           0.142    -0.292    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg_n_0_[1965][4]
    SLICE_X35Y149        LUT2 (Prop_lut2_I1_O)        0.045    -0.247 r  Command_Unit/ALU_CONTROL/add/sum_pipeline[2006][7]_i_5/O
                         net (fo=1, routed)           0.000    -0.247    Command_Unit/ALU_CONTROL/add/sum_pipeline[2006][7]_i_5_n_0
    SLICE_X35Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.095 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[2006][7]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.094    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[2006][7]_i_1_n_0
    SLICE_X35Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.040 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[2006][11]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.040    Command_Unit/ALU_CONTROL/add/sum[2006]_215[8]
    SLICE_X35Y150        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[2006][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.922    -0.751    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X35Y150        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[2006][8]/C
                         clock pessimism              0.504    -0.247    
                         clock uncertainty            0.074    -0.172    
    SLICE_X35Y150        FDRE (Hold_fdre_C_D)         0.105    -0.067    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[2006][8]
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                          -0.040    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1684][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1866][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.308ns (65.223%)  route 0.164ns (34.777%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.548    -0.616    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X52Y122        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1684][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1684][3]/Q
                         net (fo=2, routed)           0.164    -0.311    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg_n_0_[1684][3]
    SLICE_X51Y120        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113    -0.198 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1866][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.198    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1866][3]_i_1_n_0
    SLICE_X51Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.144 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1866][7]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.144    Command_Unit/ALU_CONTROL/add/sum[1866]_451[4]
    SLICE_X51Y121        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1866][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.817    -0.856    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X51Y121        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1866][4]/C
                         clock pessimism              0.504    -0.352    
                         clock uncertainty            0.074    -0.278    
    SLICE_X51Y121        FDRE (Hold_fdre_C_D)         0.105    -0.173    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1866][4]
  -------------------------------------------------------------------
                         required time                          0.173    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[976][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1512][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.311ns (61.749%)  route 0.193ns (38.251%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.563    -0.601    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X53Y58         FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[976][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[976][7]/Q
                         net (fo=3, routed)           0.193    -0.268    Command_Unit/ALU_CONTROL/add/sum[976][7]
    SLICE_X50Y58         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117    -0.151 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1512][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.151    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1512][7]_i_1_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.098 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1512][9]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.098    Command_Unit/ALU_CONTROL/add/sum[1512]_334[8]
    SLICE_X50Y59         FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1512][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.834    -0.839    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X50Y59         FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1512][8]/C
                         clock pessimism              0.504    -0.335    
                         clock uncertainty            0.074    -0.261    
    SLICE_X50Y59         FDRE (Hold_fdre_C_D)         0.134    -0.127    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1512][8]
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1087][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1567][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.252ns (64.059%)  route 0.141ns (35.941%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.641    -0.523    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X52Y150        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1087][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y150        FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1087][2]/Q
                         net (fo=1, routed)           0.141    -0.240    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg_n_0_[1087][2]
    SLICE_X53Y149        LUT2 (Prop_lut2_I1_O)        0.045    -0.195 r  Command_Unit/ALU_CONTROL/add/sum_pipeline[1567][3]_i_3/O
                         net (fo=1, routed)           0.000    -0.195    Command_Unit/ALU_CONTROL/add/sum_pipeline[1567][3]_i_3_n_0
    SLICE_X53Y149        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.129 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1567][3]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.129    Command_Unit/ALU_CONTROL/add/sum[1567]_924[2]
    SLICE_X53Y149        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1567][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.828    -0.844    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X53Y149        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1567][2]/C
                         clock pessimism              0.504    -0.340    
                         clock uncertainty            0.074    -0.266    
    SLICE_X53Y149        FDRE (Hold_fdre_C_D)         0.105    -0.161    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1567][2]
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1755][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1901][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.251ns (60.725%)  route 0.162ns (39.275%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.635    -0.529    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X45Y49         FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1755][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1755][9]/Q
                         net (fo=1, routed)           0.162    -0.225    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg_n_0_[1755][9]
    SLICE_X40Y50         LUT2 (Prop_lut2_I1_O)        0.045    -0.180 r  Command_Unit/ALU_CONTROL/add/sum_pipeline[1901][11]_i_3/O
                         net (fo=1, routed)           0.000    -0.180    Command_Unit/ALU_CONTROL/add/sum_pipeline[1901][11]_i_3_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.115 r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1901][11]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.115    Command_Unit/ALU_CONTROL/add/sum[1901]_885[9]
    SLICE_X40Y50         FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1901][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.841    -0.832    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X40Y50         FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1901][9]/C
                         clock pessimism              0.504    -0.328    
                         clock uncertainty            0.074    -0.254    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105    -0.149    Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[1901][9]
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.034    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Command_Unit/Display_OP/counterAN/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.661ns  (logic 4.321ns (29.477%)  route 10.339ns (70.523%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y185        FDRE                         0.000     0.000 r  Command_Unit/Display_OP/counterAN/count_reg[0]/C
    SLICE_X38Y185        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Command_Unit/Display_OP/counterAN/count_reg[0]/Q
                         net (fo=33, routed)          1.217     1.735    Command_Unit/Display_OP/counterAN/Q[0]
    SLICE_X26Y190        LUT6 (Prop_lut6_I4_O)        0.124     1.859 r  Command_Unit/Display_OP/counterAN/C_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           1.322     3.180    Command_Unit/Display_OP/counterAN/C_OBUF[1]_inst_i_4_n_0
    SLICE_X38Y187        LUT6 (Prop_lut6_I5_O)        0.124     3.304 r  Command_Unit/Display_OP/counterAN/C_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           7.801    11.105    C_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    14.661 r  C_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.661    C[1]
    R10                                                               r  C[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/Display_OP/counterAN/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.205ns  (logic 4.300ns (32.560%)  route 8.905ns (67.440%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y185        FDRE                         0.000     0.000 r  Command_Unit/Display_OP/counterAN/count_reg[0]/C
    SLICE_X38Y185        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Command_Unit/Display_OP/counterAN/count_reg[0]/Q
                         net (fo=33, routed)          1.220     1.738    Command_Unit/Display_OP/counterAN/Q[0]
    SLICE_X26Y190        LUT6 (Prop_lut6_I4_O)        0.124     1.862 r  Command_Unit/Display_OP/counterAN/C_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           1.343     3.204    Command_Unit/Display_OP/counterAN/C_OBUF[4]_inst_i_4_n_0
    SLICE_X38Y186        LUT6 (Prop_lut6_I5_O)        0.124     3.328 r  Command_Unit/Display_OP/counterAN/C_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           6.343     9.671    C_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    13.205 r  C_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.205    C[4]
    P15                                                               r  C[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/Display_OP/counterAN/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.687ns  (logic 4.425ns (34.881%)  route 8.262ns (65.119%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y185        FDRE                         0.000     0.000 r  Command_Unit/Display_OP/counterAN/count_reg[2]/C
    SLICE_X38Y185        FDRE (Prop_fdre_C_Q)         0.518     0.518 f  Command_Unit/Display_OP/counterAN/count_reg[2]/Q
                         net (fo=17, routed)          1.235     1.753    Command_Unit/Display_OP/counterAN/count_reg_n_0_[2]
    SLICE_X36Y184        LUT4 (Prop_lut4_I3_O)        0.152     1.905 r  Command_Unit/Display_OP/counterAN/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           7.027     8.932    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.755    12.687 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.687    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/Display_OP/counterAN/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.439ns  (logic 4.259ns (34.240%)  route 8.180ns (65.760%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y185        FDRE                         0.000     0.000 r  Command_Unit/Display_OP/counterAN/count_reg[0]/C
    SLICE_X38Y185        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Command_Unit/Display_OP/counterAN/count_reg[0]/Q
                         net (fo=33, routed)          1.496     2.014    Command_Unit/Display_OP/counterAN/Q[0]
    SLICE_X26Y190        LUT6 (Prop_lut6_I4_O)        0.124     2.138 r  Command_Unit/Display_OP/counterAN/C_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           1.296     3.433    Command_Unit/Display_OP/counterAN/C_OBUF[2]_inst_i_4_n_0
    SLICE_X36Y185        LUT6 (Prop_lut6_I5_O)        0.124     3.557 r  Command_Unit/Display_OP/counterAN/C_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.388     8.946    C_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    12.439 r  C_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.439    C[2]
    K16                                                               r  C[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/Display_OP/counterAN/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.129ns  (logic 4.422ns (36.459%)  route 7.707ns (63.541%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y185        FDRE                         0.000     0.000 r  Command_Unit/Display_OP/counterAN/count_reg[2]/C
    SLICE_X38Y185        FDRE (Prop_fdre_C_Q)         0.518     0.518 f  Command_Unit/Display_OP/counterAN/count_reg[2]/Q
                         net (fo=17, routed)          1.368     1.886    Command_Unit/Display_OP/counterAN/count_reg_n_0_[2]
    SLICE_X35Y184        LUT4 (Prop_lut4_I3_O)        0.152     2.038 r  Command_Unit/Display_OP/counterAN/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           6.339     8.377    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         3.752    12.129 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.129    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/Display_OP/counterAN/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.050ns  (logic 4.343ns (36.042%)  route 7.707ns (63.958%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y185        FDRE                         0.000     0.000 r  Command_Unit/Display_OP/counterAN/count_reg[0]/C
    SLICE_X38Y185        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Command_Unit/Display_OP/counterAN/count_reg[0]/Q
                         net (fo=33, routed)          1.220     1.738    Command_Unit/Display_OP/counterAN/Q[0]
    SLICE_X26Y190        LUT6 (Prop_lut6_I4_O)        0.124     1.862 r  Command_Unit/Display_OP/counterAN/C_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           1.023     2.885    Command_Unit/Display_OP/counterAN/C_OBUF[0]_inst_i_4_n_0
    SLICE_X36Y185        LUT6 (Prop_lut6_I5_O)        0.124     3.009 r  Command_Unit/Display_OP/counterAN/C_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.464     8.473    C_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    12.050 r  C_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.050    C[0]
    T10                                                               r  C[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/Display_OP/counterAN/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.547ns  (logic 4.327ns (37.471%)  route 7.220ns (62.529%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y185        FDRE                         0.000     0.000 r  Command_Unit/Display_OP/counterAN/count_reg[0]/C
    SLICE_X38Y185        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Command_Unit/Display_OP/counterAN/count_reg[0]/Q
                         net (fo=33, routed)          1.047     1.565    Command_Unit/Display_OP/counterAN/Q[0]
    SLICE_X26Y188        LUT6 (Prop_lut6_I4_O)        0.124     1.689 r  Command_Unit/Display_OP/counterAN/C_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.928     2.616    Command_Unit/Display_OP/counterAN/C_OBUF[5]_inst_i_4_n_0
    SLICE_X37Y186        LUT6 (Prop_lut6_I5_O)        0.124     2.740 r  Command_Unit/Display_OP/counterAN/C_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           5.246     7.986    C_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    11.547 r  C_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.547    C[5]
    T11                                                               r  C[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/Display_OP/counterAN/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.496ns  (logic 4.452ns (38.731%)  route 7.043ns (61.269%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y185        FDRE                         0.000     0.000 r  Command_Unit/Display_OP/counterAN/count_reg[2]/C
    SLICE_X38Y185        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Command_Unit/Display_OP/counterAN/count_reg[2]/Q
                         net (fo=17, routed)          1.370     1.888    Command_Unit/Display_OP/counterAN/count_reg_n_0_[2]
    SLICE_X35Y184        LUT4 (Prop_lut4_I3_O)        0.152     2.040 r  Command_Unit/Display_OP/counterAN/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.673     7.713    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.782    11.496 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.496    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/Display_OP/counterAN/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.448ns  (logic 4.462ns (38.971%)  route 6.987ns (61.029%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y184        FDRE                         0.000     0.000 r  Command_Unit/Display_OP/counterAN/count_reg[3]/C
    SLICE_X37Y184        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Command_Unit/Display_OP/counterAN/count_reg[3]/Q
                         net (fo=17, routed)          0.898     1.317    Command_Unit/Display_OP/counterAN/count_reg_n_0_[3]
    SLICE_X38Y184        LUT4 (Prop_lut4_I0_O)        0.321     1.638 r  Command_Unit/Display_OP/counterAN/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           6.089     7.727    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.722    11.448 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.448    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/Display_OP/counterAN/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.354ns  (logic 4.303ns (37.902%)  route 7.050ns (62.098%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y185        FDRE                         0.000     0.000 r  Command_Unit/Display_OP/counterAN/count_reg[0]/C
    SLICE_X38Y185        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Command_Unit/Display_OP/counterAN/count_reg[0]/Q
                         net (fo=33, routed)          1.326     1.844    Command_Unit/Display_OP/counterAN/Q[0]
    SLICE_X26Y188        LUT6 (Prop_lut6_I3_O)        0.124     1.968 r  Command_Unit/Display_OP/counterAN/C_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           1.164     3.132    Command_Unit/Display_OP/counterAN/C_OBUF[6]_inst_i_4_n_0
    SLICE_X38Y187        LUT6 (Prop_lut6_I5_O)        0.124     3.256 r  Command_Unit/Display_OP/counterAN/C_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.561     7.816    C_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    11.354 r  C_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.354    C[6]
    L18                                                               r  C[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Command_Unit/Display_OP/counterAN/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Command_Unit/Display_OP/counterAN/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.404ns  (logic 0.186ns (46.035%)  route 0.218ns (53.965%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y184        FDRE                         0.000     0.000 r  Command_Unit/Display_OP/counterAN/count_reg[1]/C
    SLICE_X37Y184        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Command_Unit/Display_OP/counterAN/count_reg[1]/Q
                         net (fo=19, routed)          0.218     0.359    Command_Unit/Display_OP/counterAN/count_reg_n_0_[1]
    SLICE_X37Y184        LUT4 (Prop_lut4_I2_O)        0.045     0.404 r  Command_Unit/Display_OP/counterAN/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.404    Command_Unit/Display_OP/counterAN/count_AUX[1]
    SLICE_X37Y184        FDRE                                         r  Command_Unit/Display_OP/counterAN/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/Display_OP/counterAN/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Command_Unit/Display_OP/counterAN/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.460ns  (logic 0.186ns (40.463%)  route 0.274ns (59.537%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y184        FDRE                         0.000     0.000 r  Command_Unit/Display_OP/counterAN/count_reg[1]/C
    SLICE_X37Y184        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Command_Unit/Display_OP/counterAN/count_reg[1]/Q
                         net (fo=19, routed)          0.274     0.415    Command_Unit/Display_OP/counterAN/count_reg_n_0_[1]
    SLICE_X38Y185        LUT3 (Prop_lut3_I1_O)        0.045     0.460 r  Command_Unit/Display_OP/counterAN/count[2]_i_2/O
                         net (fo=1, routed)           0.000     0.460    Command_Unit/Display_OP/counterAN/count[2]_i_2_n_0
    SLICE_X38Y185        FDRE                                         r  Command_Unit/Display_OP/counterAN/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/Display_OP/counterAN/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Command_Unit/Display_OP/counterAN/count_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.532ns  (logic 0.186ns (34.937%)  route 0.346ns (65.063%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y184        FDRE                         0.000     0.000 r  Command_Unit/Display_OP/counterAN/count_reg[1]/C
    SLICE_X37Y184        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Command_Unit/Display_OP/counterAN/count_reg[1]/Q
                         net (fo=19, routed)          0.199     0.340    Command_Unit/Display_OP/counterAN/count_reg_n_0_[1]
    SLICE_X38Y184        LUT6 (Prop_lut6_I4_O)        0.045     0.385 r  Command_Unit/Display_OP/counterAN/count[2]_i_1/O
                         net (fo=2, routed)           0.148     0.532    Command_Unit/Display_OP/counterAN/count[2]_i_1_n_0
    SLICE_X38Y185        FDRE                                         r  Command_Unit/Display_OP/counterAN/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/Display_OP/counterAN/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Command_Unit/Display_OP/counterAN/count_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.532ns  (logic 0.186ns (34.937%)  route 0.346ns (65.063%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y184        FDRE                         0.000     0.000 r  Command_Unit/Display_OP/counterAN/count_reg[1]/C
    SLICE_X37Y184        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Command_Unit/Display_OP/counterAN/count_reg[1]/Q
                         net (fo=19, routed)          0.199     0.340    Command_Unit/Display_OP/counterAN/count_reg_n_0_[1]
    SLICE_X38Y184        LUT6 (Prop_lut6_I4_O)        0.045     0.385 r  Command_Unit/Display_OP/counterAN/count[2]_i_1/O
                         net (fo=2, routed)           0.148     0.532    Command_Unit/Display_OP/counterAN/count[2]_i_1_n_0
    SLICE_X38Y185        FDRE                                         r  Command_Unit/Display_OP/counterAN/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/Display_OP/counterAN/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Command_Unit/Display_OP/counterAN/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.892ns  (logic 0.209ns (23.443%)  route 0.683ns (76.557%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y185        FDRE                         0.000     0.000 r  Command_Unit/Display_OP/counterAN/count_reg[0]/C
    SLICE_X38Y185        FDRE (Prop_fdre_C_Q)         0.164     0.164 f  Command_Unit/Display_OP/counterAN/count_reg[0]/Q
                         net (fo=33, routed)          0.431     0.595    Command_Unit/Display_OP/counterAN/Q[0]
    SLICE_X38Y190        LUT1 (Prop_lut1_I0_O)        0.045     0.640 r  Command_Unit/Display_OP/counterAN/count[0]_i_1/O
                         net (fo=1, routed)           0.251     0.892    Command_Unit/Display_OP/counterAN/count[0]_i_1_n_0
    SLICE_X38Y185        FDRE                                         r  Command_Unit/Display_OP/counterAN/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/Display_OP/counterAN/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.929ns  (logic 1.439ns (49.122%)  route 1.490ns (50.878%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y184        FDRE                         0.000     0.000 r  Command_Unit/Display_OP/counterAN/count_reg[1]/C
    SLICE_X37Y184        FDRE (Prop_fdre_C_Q)         0.141     0.141 f  Command_Unit/Display_OP/counterAN/count_reg[1]/Q
                         net (fo=19, routed)          0.159     0.300    Command_Unit/Display_OP/counterAN/count_reg_n_0_[1]
    SLICE_X36Y184        LUT4 (Prop_lut4_I1_O)        0.045     0.345 r  Command_Unit/Display_OP/counterAN/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.331     1.676    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     2.929 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.929    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Command_Unit/Display_OP/counterAN/count_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.936ns  (logic 0.346ns (11.769%)  route 2.591ns (88.231%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           1.671     1.946    Command_Unit/ALU_CONTROL/add/CPU_RESETN_IBUF
    SLICE_X52Y97         LUT1 (Prop_lut1_I0_O)        0.045     1.991 r  Command_Unit/ALU_CONTROL/add/sum_pipeline[1007][8]_i_1/O
                         net (fo=1, routed)           0.213     2.204    Command_Unit/ALU_CONTROL/add/SR[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.230 r  Command_Unit/ALU_CONTROL/add/SR[0]_BUFG_inst/O
                         net (fo=37765, routed)       0.707     2.936    Command_Unit/Display_OP/counterAN/SR[0]
    SLICE_X37Y184        FDRE                                         r  Command_Unit/Display_OP/counterAN/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Command_Unit/Display_OP/counterAN/count_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.936ns  (logic 0.346ns (11.769%)  route 2.591ns (88.231%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           1.671     1.946    Command_Unit/ALU_CONTROL/add/CPU_RESETN_IBUF
    SLICE_X52Y97         LUT1 (Prop_lut1_I0_O)        0.045     1.991 r  Command_Unit/ALU_CONTROL/add/sum_pipeline[1007][8]_i_1/O
                         net (fo=1, routed)           0.213     2.204    Command_Unit/ALU_CONTROL/add/SR[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.230 r  Command_Unit/ALU_CONTROL/add/SR[0]_BUFG_inst/O
                         net (fo=37765, routed)       0.707     2.936    Command_Unit/Display_OP/counterAN/SR[0]
    SLICE_X37Y184        FDRE                                         r  Command_Unit/Display_OP/counterAN/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/Display_OP/counterAN/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.094ns  (logic 1.447ns (46.779%)  route 1.646ns (53.221%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y185        FDRE                         0.000     0.000 r  Command_Unit/Display_OP/counterAN/count_reg[2]/C
    SLICE_X38Y185        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Command_Unit/Display_OP/counterAN/count_reg[2]/Q
                         net (fo=17, routed)          0.148     0.312    Command_Unit/Display_OP/counterAN/count_reg_n_0_[2]
    SLICE_X38Y187        LUT6 (Prop_lut6_I4_O)        0.045     0.357 r  Command_Unit/Display_OP/counterAN/C_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.499     1.855    C_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.094 r  C_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.094    C[6]
    L18                                                               r  C[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/Display_OP/counterAN/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.413ns  (logic 1.438ns (42.140%)  route 1.975ns (57.860%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y184        FDRE                         0.000     0.000 r  Command_Unit/Display_OP/counterAN/count_reg[1]/C
    SLICE_X37Y184        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Command_Unit/Display_OP/counterAN/count_reg[1]/Q
                         net (fo=19, routed)          0.285     0.426    Command_Unit/Display_OP/counterAN/count_reg_n_0_[1]
    SLICE_X38Y184        LUT4 (Prop_lut4_I1_O)        0.045     0.471 r  Command_Unit/Display_OP/counterAN/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.690     2.161    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.252     3.413 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.413    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Command_Unit/Result_display_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.405ns  (logic 16.678ns (30.656%)  route 37.726ns (69.344%))
  Logic Levels:           43  (CARRY4=22 LUT2=5 LUT3=7 LUT4=2 LUT5=2 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.640    -0.900    Command_Unit/clk_out1
    SLICE_X36Y93         FDRE                                         r  Command_Unit/Result_display_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  Command_Unit/Result_display_reg[3]/Q
                         net (fo=160, routed)         8.881     8.437    Command_Unit/Display_OP/Decimal_Number_Distance/Q[3]
    SLICE_X67Y189        LUT3 (Prop_lut3_I0_O)        0.124     8.561 r  Command_Unit/Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_929/O
                         net (fo=3, routed)           0.972     9.533    Command_Unit_n_2351
    SLICE_X65Y185        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.059 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_3036/CO[3]
                         net (fo=1, routed)           0.000    10.059    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_3036_n_0
    SLICE_X65Y186        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.372 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2939/O[3]
                         net (fo=2, routed)           1.054    11.427    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2939_n_4
    SLICE_X61Y188        LUT3 (Prop_lut3_I2_O)        0.306    11.733 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2749/O
                         net (fo=2, routed)           1.203    12.936    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2749_n_0
    SLICE_X64Y186        LUT4 (Prop_lut4_I3_O)        0.124    13.060 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2753/O
                         net (fo=1, routed)           0.000    13.060    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2753_n_0
    SLICE_X64Y186        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.461 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2498/CO[3]
                         net (fo=1, routed)           0.000    13.461    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2498_n_0
    SLICE_X64Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.575 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2042/CO[3]
                         net (fo=1, routed)           0.000    13.575    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2042_n_0
    SLICE_X64Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.689 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1501/CO[3]
                         net (fo=1, routed)           0.000    13.689    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1501_n_0
    SLICE_X64Y189        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.002 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_916/O[3]
                         net (fo=2, routed)           1.243    15.245    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_916_n_4
    SLICE_X57Y190        LUT3 (Prop_lut3_I0_O)        0.332    15.577 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_524/O
                         net (fo=2, routed)           0.840    16.417    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_524_n_0
    SLICE_X59Y190        LUT4 (Prop_lut4_I3_O)        0.332    16.750 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_528/O
                         net (fo=1, routed)           0.000    16.750    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_528_n_0
    SLICE_X59Y190        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.281 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_259/CO[3]
                         net (fo=1, routed)           0.000    17.281    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_259_n_0
    SLICE_X59Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.396 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_125/CO[3]
                         net (fo=1, routed)           0.000    17.396    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_125_n_0
    SLICE_X59Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.510 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_283/CO[3]
                         net (fo=1, routed)           0.000    17.510    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_283_n_0
    SLICE_X59Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.624 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1623/CO[3]
                         net (fo=1, routed)           0.000    17.624    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1623_n_0
    SLICE_X59Y194        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.958 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1619/O[1]
                         net (fo=5, routed)           1.358    19.315    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1619_n_6
    SLICE_X50Y194        LUT2 (Prop_lut2_I0_O)        0.303    19.618 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2534/O
                         net (fo=1, routed)           0.000    19.618    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2534_n_0
    SLICE_X50Y194        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.131 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2084/CO[3]
                         net (fo=1, routed)           0.000    20.131    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2084_n_0
    SLICE_X50Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.248 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1535/CO[3]
                         net (fo=1, routed)           0.000    20.248    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1535_n_0
    SLICE_X50Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.365 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_967/CO[3]
                         net (fo=1, routed)           0.000    20.365    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_967_n_0
    SLICE_X50Y197        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.584 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_536/O[0]
                         net (fo=3, routed)           1.020    21.604    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_536_n_7
    SLICE_X51Y197        LUT2 (Prop_lut2_I0_O)        0.295    21.899 r  C_OBUF[6]_inst_i_970/O
                         net (fo=1, routed)           0.000    21.899    C_OBUF[6]_inst_i_970_n_0
    SLICE_X51Y197        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.449 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_535/CO[3]
                         net (fo=1, routed)           0.000    22.449    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_535_n_0
    SLICE_X51Y198        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.606 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_268/CO[1]
                         net (fo=1, routed)           0.953    23.560    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_268_n_2
    SLICE_X48Y198        LUT2 (Prop_lut2_I0_O)        0.329    23.889 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_126/O
                         net (fo=108, routed)         2.551    26.440    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_126_n_0
    SLICE_X48Y196        LUT3 (Prop_lut3_I1_O)        0.124    26.564 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1611/O
                         net (fo=11, routed)          0.820    27.384    Display_OP/Decimal_Number_Distance/digitTens0[22]
    SLICE_X46Y196        LUT3 (Prop_lut3_I2_O)        0.152    27.536 r  C_OBUF[6]_inst_i_2161/O
                         net (fo=2, routed)           1.165    28.701    C_OBUF[6]_inst_i_2161_n_0
    SLICE_X44Y196        LUT6 (Prop_lut6_I3_O)        0.348    29.049 r  C_OBUF[6]_inst_i_2165/O
                         net (fo=1, routed)           0.000    29.049    C_OBUF[6]_inst_i_2165_n_0
    SLICE_X44Y196        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    29.689 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1632/O[3]
                         net (fo=3, routed)           1.587    31.276    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1632_n_4
    SLICE_X43Y193        LUT3 (Prop_lut3_I1_O)        0.336    31.612 r  C_OBUF[6]_inst_i_1049/O
                         net (fo=1, routed)           0.629    32.241    C_OBUF[6]_inst_i_1049_n_0
    SLICE_X39Y196        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.759    33.000 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_565/O[2]
                         net (fo=3, routed)           1.283    34.282    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_565_n_5
    SLICE_X41Y197        LUT3 (Prop_lut3_I1_O)        0.330    34.612 r  C_OBUF[6]_inst_i_986/O
                         net (fo=2, routed)           0.452    35.064    C_OBUF[6]_inst_i_986_n_0
    SLICE_X41Y197        LUT5 (Prop_lut5_I1_O)        0.355    35.419 r  C_OBUF[6]_inst_i_541/O
                         net (fo=2, routed)           0.960    36.379    C_OBUF[6]_inst_i_541_n_0
    SLICE_X40Y197        LUT6 (Prop_lut6_I0_O)        0.327    36.706 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_544/O
                         net (fo=1, routed)           0.000    36.706    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_544_n_0
    SLICE_X40Y197        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    37.286 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_271/O[2]
                         net (fo=1, routed)           0.812    38.097    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_271_n_5
    SLICE_X41Y198        LUT2 (Prop_lut2_I0_O)        0.302    38.399 r  C_OBUF[6]_inst_i_272/O
                         net (fo=1, routed)           0.000    38.399    C_OBUF[6]_inst_i_272_n_0
    SLICE_X41Y198        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    38.647 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_129/O[2]
                         net (fo=1, routed)           1.147    39.794    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_129_n_5
    SLICE_X41Y192        LUT2 (Prop_lut2_I1_O)        0.302    40.096 r  C_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           0.000    40.096    C_OBUF[6]_inst_i_52_n_0
    SLICE_X41Y192        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    40.343 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_18/O[0]
                         net (fo=8, routed)           0.543    40.887    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_18_n_7
    SLICE_X38Y187        LUT5 (Prop_lut5_I1_O)        0.299    41.186 r  C_OBUF[1]_inst_i_6/O
                         net (fo=1, routed)           0.000    41.186    Command_Unit/Display_OP/counterAN/data1[1]
    SLICE_X38Y187        MUXF7 (Prop_muxf7_I1_O)      0.214    41.400 r  Command_Unit/Display_OP/counterAN/C_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.452    41.852    Command_Unit/Display_OP/counterAN/C_OBUF[1]_inst_i_2_n_0
    SLICE_X38Y187        LUT6 (Prop_lut6_I1_O)        0.297    42.149 r  Command_Unit/Display_OP/counterAN/C_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           7.801    49.950    C_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    53.505 r  C_OBUF[1]_inst/O
                         net (fo=0)                   0.000    53.505    C[1]
    R10                                                               r  C[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/Result_display_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.253ns  (logic 16.657ns (31.278%)  route 36.596ns (68.722%))
  Logic Levels:           43  (CARRY4=22 LUT2=5 LUT3=7 LUT4=2 LUT5=2 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.640    -0.900    Command_Unit/clk_out1
    SLICE_X36Y93         FDRE                                         r  Command_Unit/Result_display_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  Command_Unit/Result_display_reg[3]/Q
                         net (fo=160, routed)         8.881     8.437    Command_Unit/Display_OP/Decimal_Number_Distance/Q[3]
    SLICE_X67Y189        LUT3 (Prop_lut3_I0_O)        0.124     8.561 r  Command_Unit/Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_929/O
                         net (fo=3, routed)           0.972     9.533    Command_Unit_n_2351
    SLICE_X65Y185        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.059 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_3036/CO[3]
                         net (fo=1, routed)           0.000    10.059    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_3036_n_0
    SLICE_X65Y186        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.372 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2939/O[3]
                         net (fo=2, routed)           1.054    11.427    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2939_n_4
    SLICE_X61Y188        LUT3 (Prop_lut3_I2_O)        0.306    11.733 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2749/O
                         net (fo=2, routed)           1.203    12.936    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2749_n_0
    SLICE_X64Y186        LUT4 (Prop_lut4_I3_O)        0.124    13.060 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2753/O
                         net (fo=1, routed)           0.000    13.060    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2753_n_0
    SLICE_X64Y186        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.461 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2498/CO[3]
                         net (fo=1, routed)           0.000    13.461    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2498_n_0
    SLICE_X64Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.575 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2042/CO[3]
                         net (fo=1, routed)           0.000    13.575    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2042_n_0
    SLICE_X64Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.689 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1501/CO[3]
                         net (fo=1, routed)           0.000    13.689    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1501_n_0
    SLICE_X64Y189        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.002 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_916/O[3]
                         net (fo=2, routed)           1.243    15.245    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_916_n_4
    SLICE_X57Y190        LUT3 (Prop_lut3_I0_O)        0.332    15.577 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_524/O
                         net (fo=2, routed)           0.840    16.417    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_524_n_0
    SLICE_X59Y190        LUT4 (Prop_lut4_I3_O)        0.332    16.750 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_528/O
                         net (fo=1, routed)           0.000    16.750    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_528_n_0
    SLICE_X59Y190        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.281 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_259/CO[3]
                         net (fo=1, routed)           0.000    17.281    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_259_n_0
    SLICE_X59Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.396 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_125/CO[3]
                         net (fo=1, routed)           0.000    17.396    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_125_n_0
    SLICE_X59Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.510 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_283/CO[3]
                         net (fo=1, routed)           0.000    17.510    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_283_n_0
    SLICE_X59Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.624 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1623/CO[3]
                         net (fo=1, routed)           0.000    17.624    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1623_n_0
    SLICE_X59Y194        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.958 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1619/O[1]
                         net (fo=5, routed)           1.358    19.315    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1619_n_6
    SLICE_X50Y194        LUT2 (Prop_lut2_I0_O)        0.303    19.618 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2534/O
                         net (fo=1, routed)           0.000    19.618    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2534_n_0
    SLICE_X50Y194        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.131 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2084/CO[3]
                         net (fo=1, routed)           0.000    20.131    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2084_n_0
    SLICE_X50Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.248 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1535/CO[3]
                         net (fo=1, routed)           0.000    20.248    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1535_n_0
    SLICE_X50Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.365 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_967/CO[3]
                         net (fo=1, routed)           0.000    20.365    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_967_n_0
    SLICE_X50Y197        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.584 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_536/O[0]
                         net (fo=3, routed)           1.020    21.604    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_536_n_7
    SLICE_X51Y197        LUT2 (Prop_lut2_I0_O)        0.295    21.899 r  C_OBUF[6]_inst_i_970/O
                         net (fo=1, routed)           0.000    21.899    C_OBUF[6]_inst_i_970_n_0
    SLICE_X51Y197        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.449 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_535/CO[3]
                         net (fo=1, routed)           0.000    22.449    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_535_n_0
    SLICE_X51Y198        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.606 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_268/CO[1]
                         net (fo=1, routed)           0.953    23.560    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_268_n_2
    SLICE_X48Y198        LUT2 (Prop_lut2_I0_O)        0.329    23.889 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_126/O
                         net (fo=108, routed)         2.551    26.440    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_126_n_0
    SLICE_X48Y196        LUT3 (Prop_lut3_I1_O)        0.124    26.564 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1611/O
                         net (fo=11, routed)          0.820    27.384    Display_OP/Decimal_Number_Distance/digitTens0[22]
    SLICE_X46Y196        LUT3 (Prop_lut3_I2_O)        0.152    27.536 r  C_OBUF[6]_inst_i_2161/O
                         net (fo=2, routed)           1.165    28.701    C_OBUF[6]_inst_i_2161_n_0
    SLICE_X44Y196        LUT6 (Prop_lut6_I3_O)        0.348    29.049 r  C_OBUF[6]_inst_i_2165/O
                         net (fo=1, routed)           0.000    29.049    C_OBUF[6]_inst_i_2165_n_0
    SLICE_X44Y196        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    29.689 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1632/O[3]
                         net (fo=3, routed)           1.587    31.276    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1632_n_4
    SLICE_X43Y193        LUT3 (Prop_lut3_I1_O)        0.336    31.612 r  C_OBUF[6]_inst_i_1049/O
                         net (fo=1, routed)           0.629    32.241    C_OBUF[6]_inst_i_1049_n_0
    SLICE_X39Y196        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.759    33.000 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_565/O[2]
                         net (fo=3, routed)           1.283    34.282    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_565_n_5
    SLICE_X41Y197        LUT3 (Prop_lut3_I1_O)        0.330    34.612 r  C_OBUF[6]_inst_i_986/O
                         net (fo=2, routed)           0.452    35.064    C_OBUF[6]_inst_i_986_n_0
    SLICE_X41Y197        LUT5 (Prop_lut5_I1_O)        0.355    35.419 r  C_OBUF[6]_inst_i_541/O
                         net (fo=2, routed)           0.960    36.379    C_OBUF[6]_inst_i_541_n_0
    SLICE_X40Y197        LUT6 (Prop_lut6_I0_O)        0.327    36.706 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_544/O
                         net (fo=1, routed)           0.000    36.706    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_544_n_0
    SLICE_X40Y197        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    37.286 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_271/O[2]
                         net (fo=1, routed)           0.812    38.097    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_271_n_5
    SLICE_X41Y198        LUT2 (Prop_lut2_I0_O)        0.302    38.399 r  C_OBUF[6]_inst_i_272/O
                         net (fo=1, routed)           0.000    38.399    C_OBUF[6]_inst_i_272_n_0
    SLICE_X41Y198        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    38.647 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_129/O[2]
                         net (fo=1, routed)           1.147    39.794    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_129_n_5
    SLICE_X41Y192        LUT2 (Prop_lut2_I1_O)        0.302    40.096 r  C_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           0.000    40.096    C_OBUF[6]_inst_i_52_n_0
    SLICE_X41Y192        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    40.343 f  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_18/O[0]
                         net (fo=8, routed)           0.871    41.214    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_18_n_7
    SLICE_X38Y186        LUT5 (Prop_lut5_I1_O)        0.299    41.513 r  C_OBUF[4]_inst_i_6/O
                         net (fo=1, routed)           0.000    41.513    Command_Unit/Display_OP/counterAN/data1[4]
    SLICE_X38Y186        MUXF7 (Prop_muxf7_I1_O)      0.214    41.727 r  Command_Unit/Display_OP/counterAN/C_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.452    42.179    Command_Unit/Display_OP/counterAN/C_OBUF[4]_inst_i_2_n_0
    SLICE_X38Y186        LUT6 (Prop_lut6_I1_O)        0.297    42.476 r  Command_Unit/Display_OP/counterAN/C_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           6.343    48.819    C_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    52.353 r  C_OBUF[4]_inst/O
                         net (fo=0)                   0.000    52.353    C[4]
    P15                                                               r  C[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/Result_display_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.139ns  (logic 16.705ns (31.436%)  route 36.434ns (68.564%))
  Logic Levels:           43  (CARRY4=22 LUT2=5 LUT3=7 LUT4=2 LUT5=2 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.640    -0.900    Command_Unit/clk_out1
    SLICE_X36Y93         FDRE                                         r  Command_Unit/Result_display_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  Command_Unit/Result_display_reg[3]/Q
                         net (fo=160, routed)         8.881     8.437    Command_Unit/Display_OP/Decimal_Number_Distance/Q[3]
    SLICE_X67Y189        LUT3 (Prop_lut3_I0_O)        0.124     8.561 r  Command_Unit/Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_929/O
                         net (fo=3, routed)           0.972     9.533    Command_Unit_n_2351
    SLICE_X65Y185        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.059 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_3036/CO[3]
                         net (fo=1, routed)           0.000    10.059    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_3036_n_0
    SLICE_X65Y186        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.372 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2939/O[3]
                         net (fo=2, routed)           1.054    11.427    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2939_n_4
    SLICE_X61Y188        LUT3 (Prop_lut3_I2_O)        0.306    11.733 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2749/O
                         net (fo=2, routed)           1.203    12.936    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2749_n_0
    SLICE_X64Y186        LUT4 (Prop_lut4_I3_O)        0.124    13.060 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2753/O
                         net (fo=1, routed)           0.000    13.060    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2753_n_0
    SLICE_X64Y186        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.461 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2498/CO[3]
                         net (fo=1, routed)           0.000    13.461    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2498_n_0
    SLICE_X64Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.575 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2042/CO[3]
                         net (fo=1, routed)           0.000    13.575    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2042_n_0
    SLICE_X64Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.689 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1501/CO[3]
                         net (fo=1, routed)           0.000    13.689    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1501_n_0
    SLICE_X64Y189        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.002 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_916/O[3]
                         net (fo=2, routed)           1.243    15.245    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_916_n_4
    SLICE_X57Y190        LUT3 (Prop_lut3_I0_O)        0.332    15.577 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_524/O
                         net (fo=2, routed)           0.840    16.417    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_524_n_0
    SLICE_X59Y190        LUT4 (Prop_lut4_I3_O)        0.332    16.750 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_528/O
                         net (fo=1, routed)           0.000    16.750    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_528_n_0
    SLICE_X59Y190        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.281 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_259/CO[3]
                         net (fo=1, routed)           0.000    17.281    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_259_n_0
    SLICE_X59Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.396 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_125/CO[3]
                         net (fo=1, routed)           0.000    17.396    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_125_n_0
    SLICE_X59Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.510 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_283/CO[3]
                         net (fo=1, routed)           0.000    17.510    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_283_n_0
    SLICE_X59Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.624 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1623/CO[3]
                         net (fo=1, routed)           0.000    17.624    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1623_n_0
    SLICE_X59Y194        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.958 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1619/O[1]
                         net (fo=5, routed)           1.358    19.315    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1619_n_6
    SLICE_X50Y194        LUT2 (Prop_lut2_I0_O)        0.303    19.618 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2534/O
                         net (fo=1, routed)           0.000    19.618    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2534_n_0
    SLICE_X50Y194        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.131 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2084/CO[3]
                         net (fo=1, routed)           0.000    20.131    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2084_n_0
    SLICE_X50Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.248 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1535/CO[3]
                         net (fo=1, routed)           0.000    20.248    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1535_n_0
    SLICE_X50Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.365 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_967/CO[3]
                         net (fo=1, routed)           0.000    20.365    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_967_n_0
    SLICE_X50Y197        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.584 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_536/O[0]
                         net (fo=3, routed)           1.020    21.604    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_536_n_7
    SLICE_X51Y197        LUT2 (Prop_lut2_I0_O)        0.295    21.899 r  C_OBUF[6]_inst_i_970/O
                         net (fo=1, routed)           0.000    21.899    C_OBUF[6]_inst_i_970_n_0
    SLICE_X51Y197        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.449 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_535/CO[3]
                         net (fo=1, routed)           0.000    22.449    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_535_n_0
    SLICE_X51Y198        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.606 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_268/CO[1]
                         net (fo=1, routed)           0.953    23.560    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_268_n_2
    SLICE_X48Y198        LUT2 (Prop_lut2_I0_O)        0.329    23.889 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_126/O
                         net (fo=108, routed)         2.551    26.440    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_126_n_0
    SLICE_X48Y196        LUT3 (Prop_lut3_I1_O)        0.124    26.564 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1611/O
                         net (fo=11, routed)          0.820    27.384    Display_OP/Decimal_Number_Distance/digitTens0[22]
    SLICE_X46Y196        LUT3 (Prop_lut3_I2_O)        0.152    27.536 r  C_OBUF[6]_inst_i_2161/O
                         net (fo=2, routed)           1.165    28.701    C_OBUF[6]_inst_i_2161_n_0
    SLICE_X44Y196        LUT6 (Prop_lut6_I3_O)        0.348    29.049 r  C_OBUF[6]_inst_i_2165/O
                         net (fo=1, routed)           0.000    29.049    C_OBUF[6]_inst_i_2165_n_0
    SLICE_X44Y196        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    29.689 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1632/O[3]
                         net (fo=3, routed)           1.587    31.276    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1632_n_4
    SLICE_X43Y193        LUT3 (Prop_lut3_I1_O)        0.336    31.612 r  C_OBUF[6]_inst_i_1049/O
                         net (fo=1, routed)           0.629    32.241    C_OBUF[6]_inst_i_1049_n_0
    SLICE_X39Y196        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.759    33.000 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_565/O[2]
                         net (fo=3, routed)           1.283    34.282    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_565_n_5
    SLICE_X41Y197        LUT3 (Prop_lut3_I1_O)        0.330    34.612 r  C_OBUF[6]_inst_i_986/O
                         net (fo=2, routed)           0.452    35.064    C_OBUF[6]_inst_i_986_n_0
    SLICE_X41Y197        LUT5 (Prop_lut5_I1_O)        0.355    35.419 r  C_OBUF[6]_inst_i_541/O
                         net (fo=2, routed)           0.960    36.379    C_OBUF[6]_inst_i_541_n_0
    SLICE_X40Y197        LUT6 (Prop_lut6_I0_O)        0.327    36.706 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_544/O
                         net (fo=1, routed)           0.000    36.706    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_544_n_0
    SLICE_X40Y197        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    37.286 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_271/O[2]
                         net (fo=1, routed)           0.812    38.097    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_271_n_5
    SLICE_X41Y198        LUT2 (Prop_lut2_I0_O)        0.302    38.399 r  C_OBUF[6]_inst_i_272/O
                         net (fo=1, routed)           0.000    38.399    C_OBUF[6]_inst_i_272_n_0
    SLICE_X41Y198        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    38.647 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_129/O[2]
                         net (fo=1, routed)           1.147    39.794    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_129_n_5
    SLICE_X41Y192        LUT2 (Prop_lut2_I1_O)        0.302    40.096 r  C_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           0.000    40.096    C_OBUF[6]_inst_i_52_n_0
    SLICE_X41Y192        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    40.343 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_18/O[0]
                         net (fo=8, routed)           1.212    41.555    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_18_n_7
    SLICE_X39Y185        LUT5 (Prop_lut5_I1_O)        0.299    41.854 r  C_OBUF[0]_inst_i_6/O
                         net (fo=1, routed)           0.000    41.854    Command_Unit/Display_OP/counterAN/data1[0]
    SLICE_X39Y185        MUXF7 (Prop_muxf7_I1_O)      0.217    42.071 r  Command_Unit/Display_OP/counterAN/C_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.829    42.900    Command_Unit/Display_OP/counterAN/C_OBUF[0]_inst_i_2_n_0
    SLICE_X36Y185        LUT6 (Prop_lut6_I1_O)        0.299    43.199 r  Command_Unit/Display_OP/counterAN/C_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.464    48.663    C_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    52.240 r  C_OBUF[0]_inst/O
                         net (fo=0)                   0.000    52.240    C[0]
    T10                                                               r  C[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/Result_display_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.919ns  (logic 16.616ns (31.399%)  route 36.303ns (68.601%))
  Logic Levels:           43  (CARRY4=22 LUT2=5 LUT3=7 LUT4=2 LUT5=2 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.640    -0.900    Command_Unit/clk_out1
    SLICE_X36Y93         FDRE                                         r  Command_Unit/Result_display_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  Command_Unit/Result_display_reg[3]/Q
                         net (fo=160, routed)         8.881     8.437    Command_Unit/Display_OP/Decimal_Number_Distance/Q[3]
    SLICE_X67Y189        LUT3 (Prop_lut3_I0_O)        0.124     8.561 r  Command_Unit/Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_929/O
                         net (fo=3, routed)           0.972     9.533    Command_Unit_n_2351
    SLICE_X65Y185        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.059 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_3036/CO[3]
                         net (fo=1, routed)           0.000    10.059    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_3036_n_0
    SLICE_X65Y186        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.372 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2939/O[3]
                         net (fo=2, routed)           1.054    11.427    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2939_n_4
    SLICE_X61Y188        LUT3 (Prop_lut3_I2_O)        0.306    11.733 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2749/O
                         net (fo=2, routed)           1.203    12.936    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2749_n_0
    SLICE_X64Y186        LUT4 (Prop_lut4_I3_O)        0.124    13.060 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2753/O
                         net (fo=1, routed)           0.000    13.060    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2753_n_0
    SLICE_X64Y186        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.461 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2498/CO[3]
                         net (fo=1, routed)           0.000    13.461    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2498_n_0
    SLICE_X64Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.575 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2042/CO[3]
                         net (fo=1, routed)           0.000    13.575    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2042_n_0
    SLICE_X64Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.689 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1501/CO[3]
                         net (fo=1, routed)           0.000    13.689    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1501_n_0
    SLICE_X64Y189        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.002 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_916/O[3]
                         net (fo=2, routed)           1.243    15.245    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_916_n_4
    SLICE_X57Y190        LUT3 (Prop_lut3_I0_O)        0.332    15.577 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_524/O
                         net (fo=2, routed)           0.840    16.417    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_524_n_0
    SLICE_X59Y190        LUT4 (Prop_lut4_I3_O)        0.332    16.750 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_528/O
                         net (fo=1, routed)           0.000    16.750    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_528_n_0
    SLICE_X59Y190        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.281 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_259/CO[3]
                         net (fo=1, routed)           0.000    17.281    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_259_n_0
    SLICE_X59Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.396 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_125/CO[3]
                         net (fo=1, routed)           0.000    17.396    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_125_n_0
    SLICE_X59Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.510 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_283/CO[3]
                         net (fo=1, routed)           0.000    17.510    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_283_n_0
    SLICE_X59Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.624 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1623/CO[3]
                         net (fo=1, routed)           0.000    17.624    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1623_n_0
    SLICE_X59Y194        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.958 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1619/O[1]
                         net (fo=5, routed)           1.358    19.315    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1619_n_6
    SLICE_X50Y194        LUT2 (Prop_lut2_I0_O)        0.303    19.618 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2534/O
                         net (fo=1, routed)           0.000    19.618    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2534_n_0
    SLICE_X50Y194        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.131 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2084/CO[3]
                         net (fo=1, routed)           0.000    20.131    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2084_n_0
    SLICE_X50Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.248 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1535/CO[3]
                         net (fo=1, routed)           0.000    20.248    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1535_n_0
    SLICE_X50Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.365 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_967/CO[3]
                         net (fo=1, routed)           0.000    20.365    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_967_n_0
    SLICE_X50Y197        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.584 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_536/O[0]
                         net (fo=3, routed)           1.020    21.604    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_536_n_7
    SLICE_X51Y197        LUT2 (Prop_lut2_I0_O)        0.295    21.899 r  C_OBUF[6]_inst_i_970/O
                         net (fo=1, routed)           0.000    21.899    C_OBUF[6]_inst_i_970_n_0
    SLICE_X51Y197        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.449 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_535/CO[3]
                         net (fo=1, routed)           0.000    22.449    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_535_n_0
    SLICE_X51Y198        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.606 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_268/CO[1]
                         net (fo=1, routed)           0.953    23.560    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_268_n_2
    SLICE_X48Y198        LUT2 (Prop_lut2_I0_O)        0.329    23.889 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_126/O
                         net (fo=108, routed)         2.551    26.440    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_126_n_0
    SLICE_X48Y196        LUT3 (Prop_lut3_I1_O)        0.124    26.564 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1611/O
                         net (fo=11, routed)          0.820    27.384    Display_OP/Decimal_Number_Distance/digitTens0[22]
    SLICE_X46Y196        LUT3 (Prop_lut3_I2_O)        0.152    27.536 r  C_OBUF[6]_inst_i_2161/O
                         net (fo=2, routed)           1.165    28.701    C_OBUF[6]_inst_i_2161_n_0
    SLICE_X44Y196        LUT6 (Prop_lut6_I3_O)        0.348    29.049 r  C_OBUF[6]_inst_i_2165/O
                         net (fo=1, routed)           0.000    29.049    C_OBUF[6]_inst_i_2165_n_0
    SLICE_X44Y196        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    29.689 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1632/O[3]
                         net (fo=3, routed)           1.587    31.276    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1632_n_4
    SLICE_X43Y193        LUT3 (Prop_lut3_I1_O)        0.336    31.612 r  C_OBUF[6]_inst_i_1049/O
                         net (fo=1, routed)           0.629    32.241    C_OBUF[6]_inst_i_1049_n_0
    SLICE_X39Y196        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.759    33.000 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_565/O[2]
                         net (fo=3, routed)           1.283    34.282    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_565_n_5
    SLICE_X41Y197        LUT3 (Prop_lut3_I1_O)        0.330    34.612 r  C_OBUF[6]_inst_i_986/O
                         net (fo=2, routed)           0.452    35.064    C_OBUF[6]_inst_i_986_n_0
    SLICE_X41Y197        LUT5 (Prop_lut5_I1_O)        0.355    35.419 r  C_OBUF[6]_inst_i_541/O
                         net (fo=2, routed)           0.960    36.379    C_OBUF[6]_inst_i_541_n_0
    SLICE_X40Y197        LUT6 (Prop_lut6_I0_O)        0.327    36.706 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_544/O
                         net (fo=1, routed)           0.000    36.706    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_544_n_0
    SLICE_X40Y197        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    37.286 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_271/O[2]
                         net (fo=1, routed)           0.812    38.097    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_271_n_5
    SLICE_X41Y198        LUT2 (Prop_lut2_I0_O)        0.302    38.399 r  C_OBUF[6]_inst_i_272/O
                         net (fo=1, routed)           0.000    38.399    C_OBUF[6]_inst_i_272_n_0
    SLICE_X41Y198        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    38.647 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_129/O[2]
                         net (fo=1, routed)           1.147    39.794    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_129_n_5
    SLICE_X41Y192        LUT2 (Prop_lut2_I1_O)        0.302    40.096 r  C_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           0.000    40.096    C_OBUF[6]_inst_i_52_n_0
    SLICE_X41Y192        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    40.343 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_18/O[0]
                         net (fo=8, routed)           1.397    41.741    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_18_n_7
    SLICE_X38Y185        LUT5 (Prop_lut5_I1_O)        0.299    42.040 r  C_OBUF[2]_inst_i_6/O
                         net (fo=1, routed)           0.000    42.040    Command_Unit/Display_OP/counterAN/data1[2]
    SLICE_X38Y185        MUXF7 (Prop_muxf7_I1_O)      0.214    42.254 r  Command_Unit/Display_OP/counterAN/C_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.587    42.841    Command_Unit/Display_OP/counterAN/C_OBUF[2]_inst_i_2_n_0
    SLICE_X36Y185        LUT6 (Prop_lut6_I1_O)        0.297    43.138 r  Command_Unit/Display_OP/counterAN/C_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.388    48.526    C_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    52.019 r  C_OBUF[2]_inst/O
                         net (fo=0)                   0.000    52.019    C[2]
    K16                                                               r  C[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/Result_display_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.544ns  (logic 16.689ns (31.762%)  route 35.855ns (68.238%))
  Logic Levels:           43  (CARRY4=22 LUT2=5 LUT3=7 LUT4=2 LUT5=2 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.640    -0.900    Command_Unit/clk_out1
    SLICE_X36Y93         FDRE                                         r  Command_Unit/Result_display_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  Command_Unit/Result_display_reg[3]/Q
                         net (fo=160, routed)         8.881     8.437    Command_Unit/Display_OP/Decimal_Number_Distance/Q[3]
    SLICE_X67Y189        LUT3 (Prop_lut3_I0_O)        0.124     8.561 r  Command_Unit/Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_929/O
                         net (fo=3, routed)           0.972     9.533    Command_Unit_n_2351
    SLICE_X65Y185        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.059 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_3036/CO[3]
                         net (fo=1, routed)           0.000    10.059    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_3036_n_0
    SLICE_X65Y186        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.372 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2939/O[3]
                         net (fo=2, routed)           1.054    11.427    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2939_n_4
    SLICE_X61Y188        LUT3 (Prop_lut3_I2_O)        0.306    11.733 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2749/O
                         net (fo=2, routed)           1.203    12.936    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2749_n_0
    SLICE_X64Y186        LUT4 (Prop_lut4_I3_O)        0.124    13.060 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2753/O
                         net (fo=1, routed)           0.000    13.060    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2753_n_0
    SLICE_X64Y186        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.461 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2498/CO[3]
                         net (fo=1, routed)           0.000    13.461    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2498_n_0
    SLICE_X64Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.575 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2042/CO[3]
                         net (fo=1, routed)           0.000    13.575    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2042_n_0
    SLICE_X64Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.689 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1501/CO[3]
                         net (fo=1, routed)           0.000    13.689    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1501_n_0
    SLICE_X64Y189        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.002 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_916/O[3]
                         net (fo=2, routed)           1.243    15.245    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_916_n_4
    SLICE_X57Y190        LUT3 (Prop_lut3_I0_O)        0.332    15.577 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_524/O
                         net (fo=2, routed)           0.840    16.417    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_524_n_0
    SLICE_X59Y190        LUT4 (Prop_lut4_I3_O)        0.332    16.750 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_528/O
                         net (fo=1, routed)           0.000    16.750    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_528_n_0
    SLICE_X59Y190        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.281 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_259/CO[3]
                         net (fo=1, routed)           0.000    17.281    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_259_n_0
    SLICE_X59Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.396 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_125/CO[3]
                         net (fo=1, routed)           0.000    17.396    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_125_n_0
    SLICE_X59Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.510 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_283/CO[3]
                         net (fo=1, routed)           0.000    17.510    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_283_n_0
    SLICE_X59Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.624 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1623/CO[3]
                         net (fo=1, routed)           0.000    17.624    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1623_n_0
    SLICE_X59Y194        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.958 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1619/O[1]
                         net (fo=5, routed)           1.358    19.315    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1619_n_6
    SLICE_X50Y194        LUT2 (Prop_lut2_I0_O)        0.303    19.618 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2534/O
                         net (fo=1, routed)           0.000    19.618    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2534_n_0
    SLICE_X50Y194        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.131 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2084/CO[3]
                         net (fo=1, routed)           0.000    20.131    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2084_n_0
    SLICE_X50Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.248 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1535/CO[3]
                         net (fo=1, routed)           0.000    20.248    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1535_n_0
    SLICE_X50Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.365 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_967/CO[3]
                         net (fo=1, routed)           0.000    20.365    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_967_n_0
    SLICE_X50Y197        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.584 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_536/O[0]
                         net (fo=3, routed)           1.020    21.604    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_536_n_7
    SLICE_X51Y197        LUT2 (Prop_lut2_I0_O)        0.295    21.899 r  C_OBUF[6]_inst_i_970/O
                         net (fo=1, routed)           0.000    21.899    C_OBUF[6]_inst_i_970_n_0
    SLICE_X51Y197        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.449 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_535/CO[3]
                         net (fo=1, routed)           0.000    22.449    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_535_n_0
    SLICE_X51Y198        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.606 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_268/CO[1]
                         net (fo=1, routed)           0.953    23.560    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_268_n_2
    SLICE_X48Y198        LUT2 (Prop_lut2_I0_O)        0.329    23.889 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_126/O
                         net (fo=108, routed)         2.551    26.440    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_126_n_0
    SLICE_X48Y196        LUT3 (Prop_lut3_I1_O)        0.124    26.564 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1611/O
                         net (fo=11, routed)          0.820    27.384    Display_OP/Decimal_Number_Distance/digitTens0[22]
    SLICE_X46Y196        LUT3 (Prop_lut3_I2_O)        0.152    27.536 r  C_OBUF[6]_inst_i_2161/O
                         net (fo=2, routed)           1.165    28.701    C_OBUF[6]_inst_i_2161_n_0
    SLICE_X44Y196        LUT6 (Prop_lut6_I3_O)        0.348    29.049 r  C_OBUF[6]_inst_i_2165/O
                         net (fo=1, routed)           0.000    29.049    C_OBUF[6]_inst_i_2165_n_0
    SLICE_X44Y196        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    29.689 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1632/O[3]
                         net (fo=3, routed)           1.587    31.276    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1632_n_4
    SLICE_X43Y193        LUT3 (Prop_lut3_I1_O)        0.336    31.612 r  C_OBUF[6]_inst_i_1049/O
                         net (fo=1, routed)           0.629    32.241    C_OBUF[6]_inst_i_1049_n_0
    SLICE_X39Y196        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.759    33.000 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_565/O[2]
                         net (fo=3, routed)           1.283    34.282    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_565_n_5
    SLICE_X41Y197        LUT3 (Prop_lut3_I1_O)        0.330    34.612 r  C_OBUF[6]_inst_i_986/O
                         net (fo=2, routed)           0.452    35.064    C_OBUF[6]_inst_i_986_n_0
    SLICE_X41Y197        LUT5 (Prop_lut5_I1_O)        0.355    35.419 r  C_OBUF[6]_inst_i_541/O
                         net (fo=2, routed)           0.960    36.379    C_OBUF[6]_inst_i_541_n_0
    SLICE_X40Y197        LUT6 (Prop_lut6_I0_O)        0.327    36.706 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_544/O
                         net (fo=1, routed)           0.000    36.706    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_544_n_0
    SLICE_X40Y197        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    37.286 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_271/O[2]
                         net (fo=1, routed)           0.812    38.097    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_271_n_5
    SLICE_X41Y198        LUT2 (Prop_lut2_I0_O)        0.302    38.399 r  C_OBUF[6]_inst_i_272/O
                         net (fo=1, routed)           0.000    38.399    C_OBUF[6]_inst_i_272_n_0
    SLICE_X41Y198        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    38.647 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_129/O[2]
                         net (fo=1, routed)           1.147    39.794    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_129_n_5
    SLICE_X41Y192        LUT2 (Prop_lut2_I1_O)        0.302    40.096 r  C_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           0.000    40.096    C_OBUF[6]_inst_i_52_n_0
    SLICE_X41Y192        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    40.343 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_18/O[0]
                         net (fo=8, routed)           0.860    41.203    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_18_n_7
    SLICE_X39Y186        LUT5 (Prop_lut5_I1_O)        0.299    41.502 r  C_OBUF[5]_inst_i_6/O
                         net (fo=1, routed)           0.000    41.502    Command_Unit/Display_OP/counterAN/data1[5]
    SLICE_X39Y186        MUXF7 (Prop_muxf7_I1_O)      0.217    41.719 r  Command_Unit/Display_OP/counterAN/C_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.819    42.538    Command_Unit/Display_OP/counterAN/C_OBUF[5]_inst_i_2_n_0
    SLICE_X37Y186        LUT6 (Prop_lut6_I1_O)        0.299    42.837 r  Command_Unit/Display_OP/counterAN/C_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           5.246    48.083    C_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    51.644 r  C_OBUF[5]_inst/O
                         net (fo=0)                   0.000    51.644    C[5]
    T11                                                               r  C[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/Result_display_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.270ns  (logic 16.705ns (31.959%)  route 35.565ns (68.041%))
  Logic Levels:           43  (CARRY4=22 LUT2=5 LUT3=7 LUT4=2 LUT5=2 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.640    -0.900    Command_Unit/clk_out1
    SLICE_X36Y93         FDRE                                         r  Command_Unit/Result_display_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  Command_Unit/Result_display_reg[3]/Q
                         net (fo=160, routed)         8.881     8.437    Command_Unit/Display_OP/Decimal_Number_Distance/Q[3]
    SLICE_X67Y189        LUT3 (Prop_lut3_I0_O)        0.124     8.561 r  Command_Unit/Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_929/O
                         net (fo=3, routed)           0.972     9.533    Command_Unit_n_2351
    SLICE_X65Y185        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.059 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_3036/CO[3]
                         net (fo=1, routed)           0.000    10.059    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_3036_n_0
    SLICE_X65Y186        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.372 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2939/O[3]
                         net (fo=2, routed)           1.054    11.427    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2939_n_4
    SLICE_X61Y188        LUT3 (Prop_lut3_I2_O)        0.306    11.733 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2749/O
                         net (fo=2, routed)           1.203    12.936    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2749_n_0
    SLICE_X64Y186        LUT4 (Prop_lut4_I3_O)        0.124    13.060 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2753/O
                         net (fo=1, routed)           0.000    13.060    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2753_n_0
    SLICE_X64Y186        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.461 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2498/CO[3]
                         net (fo=1, routed)           0.000    13.461    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2498_n_0
    SLICE_X64Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.575 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2042/CO[3]
                         net (fo=1, routed)           0.000    13.575    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2042_n_0
    SLICE_X64Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.689 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1501/CO[3]
                         net (fo=1, routed)           0.000    13.689    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1501_n_0
    SLICE_X64Y189        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.002 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_916/O[3]
                         net (fo=2, routed)           1.243    15.245    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_916_n_4
    SLICE_X57Y190        LUT3 (Prop_lut3_I0_O)        0.332    15.577 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_524/O
                         net (fo=2, routed)           0.840    16.417    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_524_n_0
    SLICE_X59Y190        LUT4 (Prop_lut4_I3_O)        0.332    16.750 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_528/O
                         net (fo=1, routed)           0.000    16.750    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_528_n_0
    SLICE_X59Y190        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.281 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_259/CO[3]
                         net (fo=1, routed)           0.000    17.281    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_259_n_0
    SLICE_X59Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.396 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_125/CO[3]
                         net (fo=1, routed)           0.000    17.396    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_125_n_0
    SLICE_X59Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.510 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_283/CO[3]
                         net (fo=1, routed)           0.000    17.510    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_283_n_0
    SLICE_X59Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.624 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1623/CO[3]
                         net (fo=1, routed)           0.000    17.624    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1623_n_0
    SLICE_X59Y194        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.958 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1619/O[1]
                         net (fo=5, routed)           1.358    19.315    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1619_n_6
    SLICE_X50Y194        LUT2 (Prop_lut2_I0_O)        0.303    19.618 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2534/O
                         net (fo=1, routed)           0.000    19.618    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2534_n_0
    SLICE_X50Y194        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.131 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2084/CO[3]
                         net (fo=1, routed)           0.000    20.131    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2084_n_0
    SLICE_X50Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.248 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1535/CO[3]
                         net (fo=1, routed)           0.000    20.248    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1535_n_0
    SLICE_X50Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.365 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_967/CO[3]
                         net (fo=1, routed)           0.000    20.365    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_967_n_0
    SLICE_X50Y197        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.584 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_536/O[0]
                         net (fo=3, routed)           1.020    21.604    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_536_n_7
    SLICE_X51Y197        LUT2 (Prop_lut2_I0_O)        0.295    21.899 r  C_OBUF[6]_inst_i_970/O
                         net (fo=1, routed)           0.000    21.899    C_OBUF[6]_inst_i_970_n_0
    SLICE_X51Y197        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.449 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_535/CO[3]
                         net (fo=1, routed)           0.000    22.449    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_535_n_0
    SLICE_X51Y198        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.606 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_268/CO[1]
                         net (fo=1, routed)           0.953    23.560    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_268_n_2
    SLICE_X48Y198        LUT2 (Prop_lut2_I0_O)        0.329    23.889 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_126/O
                         net (fo=108, routed)         2.551    26.440    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_126_n_0
    SLICE_X48Y196        LUT3 (Prop_lut3_I1_O)        0.124    26.564 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1611/O
                         net (fo=11, routed)          0.820    27.384    Display_OP/Decimal_Number_Distance/digitTens0[22]
    SLICE_X46Y196        LUT3 (Prop_lut3_I2_O)        0.152    27.536 r  C_OBUF[6]_inst_i_2161/O
                         net (fo=2, routed)           1.165    28.701    C_OBUF[6]_inst_i_2161_n_0
    SLICE_X44Y196        LUT6 (Prop_lut6_I3_O)        0.348    29.049 r  C_OBUF[6]_inst_i_2165/O
                         net (fo=1, routed)           0.000    29.049    C_OBUF[6]_inst_i_2165_n_0
    SLICE_X44Y196        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    29.689 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1632/O[3]
                         net (fo=3, routed)           1.587    31.276    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1632_n_4
    SLICE_X43Y193        LUT3 (Prop_lut3_I1_O)        0.336    31.612 r  C_OBUF[6]_inst_i_1049/O
                         net (fo=1, routed)           0.629    32.241    C_OBUF[6]_inst_i_1049_n_0
    SLICE_X39Y196        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.759    33.000 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_565/O[2]
                         net (fo=3, routed)           1.283    34.282    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_565_n_5
    SLICE_X41Y197        LUT3 (Prop_lut3_I1_O)        0.330    34.612 r  C_OBUF[6]_inst_i_986/O
                         net (fo=2, routed)           0.452    35.064    C_OBUF[6]_inst_i_986_n_0
    SLICE_X41Y197        LUT5 (Prop_lut5_I1_O)        0.355    35.419 r  C_OBUF[6]_inst_i_541/O
                         net (fo=2, routed)           0.960    36.379    C_OBUF[6]_inst_i_541_n_0
    SLICE_X40Y197        LUT6 (Prop_lut6_I0_O)        0.327    36.706 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_544/O
                         net (fo=1, routed)           0.000    36.706    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_544_n_0
    SLICE_X40Y197        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    37.286 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_271/O[2]
                         net (fo=1, routed)           0.812    38.097    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_271_n_5
    SLICE_X41Y198        LUT2 (Prop_lut2_I0_O)        0.302    38.399 r  C_OBUF[6]_inst_i_272/O
                         net (fo=1, routed)           0.000    38.399    C_OBUF[6]_inst_i_272_n_0
    SLICE_X41Y198        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    38.647 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_129/O[2]
                         net (fo=1, routed)           1.147    39.794    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_129_n_5
    SLICE_X41Y192        LUT2 (Prop_lut2_I1_O)        0.302    40.096 r  C_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           0.000    40.096    C_OBUF[6]_inst_i_52_n_0
    SLICE_X41Y192        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    40.343 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_18/O[0]
                         net (fo=8, routed)           0.977    41.320    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_18_n_7
    SLICE_X39Y185        LUT5 (Prop_lut5_I1_O)        0.299    41.619 r  C_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.000    41.619    Command_Unit/Display_OP/counterAN/data1[3]
    SLICE_X39Y185        MUXF7 (Prop_muxf7_I1_O)      0.245    41.864 r  Command_Unit/Display_OP/counterAN/C_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.810    42.674    Command_Unit/Display_OP/counterAN/C_OBUF[3]_inst_i_2_n_0
    SLICE_X37Y185        LUT6 (Prop_lut6_I1_O)        0.298    42.972 r  Command_Unit/Display_OP/counterAN/C_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.848    47.820    C_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    51.371 r  C_OBUF[3]_inst/O
                         net (fo=0)                   0.000    51.371    C[3]
    K13                                                               r  C[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/Result_display_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.254ns  (logic 16.397ns (31.380%)  route 35.857ns (68.620%))
  Logic Levels:           43  (CARRY4=22 LUT2=5 LUT3=7 LUT4=3 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.640    -0.900    Command_Unit/clk_out1
    SLICE_X36Y93         FDRE                                         r  Command_Unit/Result_display_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  Command_Unit/Result_display_reg[3]/Q
                         net (fo=160, routed)         8.881     8.437    Command_Unit/Display_OP/Decimal_Number_Distance/Q[3]
    SLICE_X67Y189        LUT3 (Prop_lut3_I0_O)        0.124     8.561 r  Command_Unit/Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_929/O
                         net (fo=3, routed)           0.972     9.533    Command_Unit_n_2351
    SLICE_X65Y185        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.059 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_3036/CO[3]
                         net (fo=1, routed)           0.000    10.059    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_3036_n_0
    SLICE_X65Y186        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.372 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2939/O[3]
                         net (fo=2, routed)           1.054    11.427    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2939_n_4
    SLICE_X61Y188        LUT3 (Prop_lut3_I2_O)        0.306    11.733 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2749/O
                         net (fo=2, routed)           1.203    12.936    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2749_n_0
    SLICE_X64Y186        LUT4 (Prop_lut4_I3_O)        0.124    13.060 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2753/O
                         net (fo=1, routed)           0.000    13.060    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2753_n_0
    SLICE_X64Y186        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.461 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2498/CO[3]
                         net (fo=1, routed)           0.000    13.461    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2498_n_0
    SLICE_X64Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.575 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2042/CO[3]
                         net (fo=1, routed)           0.000    13.575    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2042_n_0
    SLICE_X64Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.689 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1501/CO[3]
                         net (fo=1, routed)           0.000    13.689    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1501_n_0
    SLICE_X64Y189        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.002 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_916/O[3]
                         net (fo=2, routed)           1.243    15.245    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_916_n_4
    SLICE_X57Y190        LUT3 (Prop_lut3_I0_O)        0.332    15.577 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_524/O
                         net (fo=2, routed)           0.840    16.417    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_524_n_0
    SLICE_X59Y190        LUT4 (Prop_lut4_I3_O)        0.332    16.750 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_528/O
                         net (fo=1, routed)           0.000    16.750    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_528_n_0
    SLICE_X59Y190        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.281 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_259/CO[3]
                         net (fo=1, routed)           0.000    17.281    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_259_n_0
    SLICE_X59Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.396 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_125/CO[3]
                         net (fo=1, routed)           0.000    17.396    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_125_n_0
    SLICE_X59Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.510 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_283/CO[3]
                         net (fo=1, routed)           0.000    17.510    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_283_n_0
    SLICE_X59Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.624 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1623/CO[3]
                         net (fo=1, routed)           0.000    17.624    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1623_n_0
    SLICE_X59Y194        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.958 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1619/O[1]
                         net (fo=5, routed)           1.358    19.315    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1619_n_6
    SLICE_X50Y194        LUT2 (Prop_lut2_I0_O)        0.303    19.618 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2534/O
                         net (fo=1, routed)           0.000    19.618    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2534_n_0
    SLICE_X50Y194        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.131 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2084/CO[3]
                         net (fo=1, routed)           0.000    20.131    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2084_n_0
    SLICE_X50Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.248 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1535/CO[3]
                         net (fo=1, routed)           0.000    20.248    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1535_n_0
    SLICE_X50Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.365 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_967/CO[3]
                         net (fo=1, routed)           0.000    20.365    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_967_n_0
    SLICE_X50Y197        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.584 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_536/O[0]
                         net (fo=3, routed)           1.020    21.604    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_536_n_7
    SLICE_X51Y197        LUT2 (Prop_lut2_I0_O)        0.295    21.899 r  C_OBUF[6]_inst_i_970/O
                         net (fo=1, routed)           0.000    21.899    C_OBUF[6]_inst_i_970_n_0
    SLICE_X51Y197        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.449 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_535/CO[3]
                         net (fo=1, routed)           0.000    22.449    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_535_n_0
    SLICE_X51Y198        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.606 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_268/CO[1]
                         net (fo=1, routed)           0.953    23.560    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_268_n_2
    SLICE_X48Y198        LUT2 (Prop_lut2_I0_O)        0.329    23.889 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_126/O
                         net (fo=108, routed)         2.551    26.440    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_126_n_0
    SLICE_X48Y196        LUT3 (Prop_lut3_I1_O)        0.124    26.564 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1611/O
                         net (fo=11, routed)          0.820    27.384    Display_OP/Decimal_Number_Distance/digitTens0[22]
    SLICE_X46Y196        LUT3 (Prop_lut3_I2_O)        0.152    27.536 r  C_OBUF[6]_inst_i_2161/O
                         net (fo=2, routed)           1.165    28.701    C_OBUF[6]_inst_i_2161_n_0
    SLICE_X44Y196        LUT6 (Prop_lut6_I3_O)        0.348    29.049 r  C_OBUF[6]_inst_i_2165/O
                         net (fo=1, routed)           0.000    29.049    C_OBUF[6]_inst_i_2165_n_0
    SLICE_X44Y196        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    29.689 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1632/O[3]
                         net (fo=3, routed)           1.587    31.276    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1632_n_4
    SLICE_X43Y193        LUT3 (Prop_lut3_I1_O)        0.336    31.612 r  C_OBUF[6]_inst_i_1049/O
                         net (fo=1, routed)           0.629    32.241    C_OBUF[6]_inst_i_1049_n_0
    SLICE_X39Y196        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.759    33.000 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_565/O[2]
                         net (fo=3, routed)           1.283    34.282    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_565_n_5
    SLICE_X41Y197        LUT3 (Prop_lut3_I1_O)        0.330    34.612 r  C_OBUF[6]_inst_i_986/O
                         net (fo=2, routed)           0.452    35.064    C_OBUF[6]_inst_i_986_n_0
    SLICE_X41Y197        LUT5 (Prop_lut5_I1_O)        0.355    35.419 r  C_OBUF[6]_inst_i_541/O
                         net (fo=2, routed)           0.960    36.379    C_OBUF[6]_inst_i_541_n_0
    SLICE_X40Y197        LUT6 (Prop_lut6_I0_O)        0.327    36.706 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_544/O
                         net (fo=1, routed)           0.000    36.706    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_544_n_0
    SLICE_X40Y197        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    37.286 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_271/O[2]
                         net (fo=1, routed)           0.812    38.097    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_271_n_5
    SLICE_X41Y198        LUT2 (Prop_lut2_I0_O)        0.302    38.399 r  C_OBUF[6]_inst_i_272/O
                         net (fo=1, routed)           0.000    38.399    C_OBUF[6]_inst_i_272_n_0
    SLICE_X41Y198        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    38.647 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_129/O[2]
                         net (fo=1, routed)           1.147    39.794    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_129_n_5
    SLICE_X41Y192        LUT2 (Prop_lut2_I1_O)        0.302    40.096 r  C_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           0.000    40.096    C_OBUF[6]_inst_i_52_n_0
    SLICE_X41Y192        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    40.343 f  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_18/O[0]
                         net (fo=8, routed)           1.260    41.603    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_18_n_7
    SLICE_X38Y188        LUT4 (Prop_lut4_I3_O)        0.299    41.902 f  C_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.670    42.572    Display_OP/digitTens[3]
    SLICE_X38Y188        LUT5 (Prop_lut5_I0_O)        0.124    42.696 r  C_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.436    43.132    Command_Unit/Display_OP/counterAN/C[6]
    SLICE_X38Y187        LUT6 (Prop_lut6_I1_O)        0.124    43.256 r  Command_Unit/Display_OP/counterAN/C_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.561    47.817    C_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    51.354 r  C_OBUF[6]_inst/O
                         net (fo=0)                   0.000    51.354    C[6]
    L18                                                               r  C[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/uart_tx_blk/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TXD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.922ns  (logic 4.590ns (42.027%)  route 6.332ns (57.973%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.641    -0.899    UART/uart_tx_blk/clk_out1
    SLICE_X29Y91         FDRE                                         r  UART/uart_tx_blk/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.419    -0.480 r  UART/uart_tx_blk/counter_reg[1]/Q
                         net (fo=4, routed)           1.181     0.702    UART/uart_tx_blk/counter[1]
    SLICE_X15Y91         LUT6 (Prop_lut6_I2_O)        0.296     0.998 r  UART/uart_tx_blk/UART_TXD_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.535     1.532    UART/uart_tx_blk/UART_TXD_OBUF_inst_i_2_n_0
    SLICE_X29Y91         LUT5 (Prop_lut5_I0_O)        0.118     1.650 r  UART/uart_tx_blk/UART_TXD_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.616     6.266    UART_TXD_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.757    10.024 r  UART_TXD_OBUF_inst/O
                         net (fo=0)                   0.000    10.024    UART_TXD
    D4                                                                r  UART_TXD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/flag_display_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Command_Unit/Display_OP/counterAN/count_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.165ns  (logic 0.580ns (11.230%)  route 4.585ns (88.770%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.640    -0.900    Command_Unit/clk_out1
    SLICE_X35Y94         FDRE                                         r  Command_Unit/flag_display_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  Command_Unit/flag_display_reg/Q
                         net (fo=3, routed)           4.109     3.666    Command_Unit/Display_OP/counterAN/flag_display
    SLICE_X38Y184        LUT6 (Prop_lut6_I5_O)        0.124     3.790 r  Command_Unit/Display_OP/counterAN/count[2]_i_1/O
                         net (fo=2, routed)           0.476     4.265    Command_Unit/Display_OP/counterAN/count[2]_i_1_n_0
    SLICE_X38Y185        FDRE                                         r  Command_Unit/Display_OP/counterAN/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/flag_display_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Command_Unit/Display_OP/counterAN/count_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.165ns  (logic 0.580ns (11.230%)  route 4.585ns (88.770%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.640    -0.900    Command_Unit/clk_out1
    SLICE_X35Y94         FDRE                                         r  Command_Unit/flag_display_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  Command_Unit/flag_display_reg/Q
                         net (fo=3, routed)           4.109     3.666    Command_Unit/Display_OP/counterAN/flag_display
    SLICE_X38Y184        LUT6 (Prop_lut6_I5_O)        0.124     3.790 r  Command_Unit/Display_OP/counterAN/count[2]_i_1/O
                         net (fo=2, routed)           0.476     4.265    Command_Unit/Display_OP/counterAN/count[2]_i_1_n_0
    SLICE_X38Y185        FDRE                                         r  Command_Unit/Display_OP/counterAN/count_reg[2]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Command_Unit/flag_display_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Command_Unit/Display_OP/counterAN/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.842ns  (logic 0.186ns (10.095%)  route 1.656ns (89.905%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.570    -0.594    Command_Unit/clk_out1
    SLICE_X35Y94         FDRE                                         r  Command_Unit/flag_display_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.453 f  Command_Unit/flag_display_reg/Q
                         net (fo=3, routed)           1.656     1.203    Command_Unit/Display_OP/counterAN/flag_display
    SLICE_X37Y184        LUT4 (Prop_lut4_I3_O)        0.045     1.248 r  Command_Unit/Display_OP/counterAN/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.248    Command_Unit/Display_OP/counterAN/count_AUX[1]
    SLICE_X37Y184        FDRE                                         r  Command_Unit/Display_OP/counterAN/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/flag_display_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Command_Unit/Display_OP/counterAN/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.843ns  (logic 0.187ns (10.144%)  route 1.656ns (89.856%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.570    -0.594    Command_Unit/clk_out1
    SLICE_X35Y94         FDRE                                         r  Command_Unit/flag_display_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.453 f  Command_Unit/flag_display_reg/Q
                         net (fo=3, routed)           1.656     1.203    Command_Unit/Display_OP/counterAN/flag_display
    SLICE_X37Y184        LUT1 (Prop_lut1_I0_O)        0.046     1.249 r  Command_Unit/Display_OP/counterAN/count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.249    Command_Unit/Display_OP/counterAN/count_AUX[3]
    SLICE_X37Y184        FDRE                                         r  Command_Unit/Display_OP/counterAN/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/flag_display_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Command_Unit/Display_OP/counterAN/count_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.004ns  (logic 0.186ns (9.282%)  route 1.818ns (90.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.570    -0.594    Command_Unit/clk_out1
    SLICE_X35Y94         FDRE                                         r  Command_Unit/flag_display_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.453 f  Command_Unit/flag_display_reg/Q
                         net (fo=3, routed)           1.670     1.217    Command_Unit/Display_OP/counterAN/flag_display
    SLICE_X38Y184        LUT6 (Prop_lut6_I5_O)        0.045     1.262 r  Command_Unit/Display_OP/counterAN/count[2]_i_1/O
                         net (fo=2, routed)           0.148     1.410    Command_Unit/Display_OP/counterAN/count[2]_i_1_n_0
    SLICE_X38Y185        FDRE                                         r  Command_Unit/Display_OP/counterAN/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/flag_display_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Command_Unit/Display_OP/counterAN/count_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.004ns  (logic 0.186ns (9.282%)  route 1.818ns (90.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.570    -0.594    Command_Unit/clk_out1
    SLICE_X35Y94         FDRE                                         r  Command_Unit/flag_display_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.453 f  Command_Unit/flag_display_reg/Q
                         net (fo=3, routed)           1.670     1.217    Command_Unit/Display_OP/counterAN/flag_display
    SLICE_X38Y184        LUT6 (Prop_lut6_I5_O)        0.045     1.262 r  Command_Unit/Display_OP/counterAN/count[2]_i_1/O
                         net (fo=2, routed)           0.148     1.410    Command_Unit/Display_OP/counterAN/count[2]_i_1_n_0
    SLICE_X38Y185        FDRE                                         r  Command_Unit/Display_OP/counterAN/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/uart_tx_blk/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TXD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.435ns  (logic 1.501ns (43.691%)  route 1.934ns (56.309%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.571    -0.593    UART/uart_tx_blk/clk_out1
    SLICE_X29Y91         FDRE                                         r  UART/uart_tx_blk/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  UART/uart_tx_blk/counter_reg[2]/Q
                         net (fo=3, routed)           0.180    -0.272    UART/uart_tx_blk/counter[2]
    SLICE_X29Y91         LUT5 (Prop_lut5_I1_O)        0.042    -0.230 r  UART/uart_tx_blk/UART_TXD_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.754     1.524    UART_TXD_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.318     2.842 r  UART_TXD_OBUF_inst/O
                         net (fo=0)                   0.000     2.842    UART_TXD
    D4                                                                r  UART_TXD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/Result_display_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.281ns  (logic 1.688ns (31.966%)  route 3.593ns (68.034%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.570    -0.594    Command_Unit/clk_out1
    SLICE_X36Y93         FDRE                                         r  Command_Unit/Result_display_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  Command_Unit/Result_display_reg[2]/Q
                         net (fo=144, routed)         1.723     1.270    Command_Unit/Result_display_reg[17]_0[2]
    SLICE_X39Y187        LUT2 (Prop_lut2_I0_O)        0.045     1.315 r  Command_Unit/C_OBUF[6]_inst_i_55/O
                         net (fo=1, routed)           0.000     1.315    Command_Unit/C_OBUF[6]_inst_i_55_n_0
    SLICE_X39Y187        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.381 r  Command_Unit/C_OBUF[6]_inst_i_20/O[2]
                         net (fo=8, routed)           0.180     1.561    Command_Unit_n_1998
    SLICE_X38Y188        LUT4 (Prop_lut4_I2_O)        0.108     1.669 f  C_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.054     1.723    Display_OP/digitUnits[3]
    SLICE_X38Y188        LUT5 (Prop_lut5_I3_O)        0.045     1.768 r  C_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.137     1.905    Command_Unit/Display_OP/counterAN/C[6]
    SLICE_X38Y187        LUT6 (Prop_lut6_I1_O)        0.045     1.950 r  Command_Unit/Display_OP/counterAN/C_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.499     3.449    C_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     4.687 r  C_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.687    C[6]
    L18                                                               r  C[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/Result_display_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.771ns  (logic 1.793ns (31.069%)  route 3.978ns (68.931%))
  Logic Levels:           6  (CARRY4=1 LUT1=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.566    -0.598    Command_Unit/clk_out1
    SLICE_X47Y94         FDRE                                         r  Command_Unit/Result_display_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.457 f  Command_Unit/Result_display_reg[0]/Q
                         net (fo=154, routed)         1.693     1.236    Command_Unit/Display_OP/Decimal_Number_Distance/Q[0]
    SLICE_X39Y187        LUT1 (Prop_lut1_I0_O)        0.045     1.281 r  Command_Unit/Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_57/O
                         net (fo=1, routed)           0.000     1.281    Command_Unit/Display_OP_n_49
    SLICE_X39Y187        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.351 r  Command_Unit/C_OBUF[6]_inst_i_20/O[0]
                         net (fo=7, routed)           0.248     1.598    Display_OP/digitUnits[0]
    SLICE_X39Y185        LUT5 (Prop_lut5_I0_O)        0.107     1.705 r  C_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     1.705    Command_Unit/Display_OP/counterAN/data0[3]
    SLICE_X39Y185        MUXF7 (Prop_muxf7_I0_O)      0.071     1.776 r  Command_Unit/Display_OP/counterAN/C_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.285     2.061    Command_Unit/Display_OP/counterAN/C_OBUF[3]_inst_i_2_n_0
    SLICE_X37Y185        LUT6 (Prop_lut6_I1_O)        0.108     2.169 r  Command_Unit/Display_OP/counterAN/C_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.752     3.922    C_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     5.173 r  C_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.173    C[3]
    K13                                                               r  C[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/Result_display_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.806ns  (logic 1.850ns (31.871%)  route 3.955ns (68.129%))
  Logic Levels:           6  (CARRY4=2 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.570    -0.594    Command_Unit/clk_out1
    SLICE_X36Y93         FDRE                                         r  Command_Unit/Result_display_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  Command_Unit/Result_display_reg[2]/Q
                         net (fo=144, routed)         1.680     1.227    Command_Unit/Result_display_reg[17]_0[2]
    SLICE_X39Y187        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     1.344 r  Command_Unit/C_OBUF[6]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     1.344    Command_Unit/C_OBUF[6]_inst_i_20_n_0
    SLICE_X39Y188        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.398 r  Command_Unit/C_OBUF[6]_inst_i_19/O[0]
                         net (fo=8, routed)           0.204     1.602    Command_Unit_n_2001
    SLICE_X39Y186        LUT5 (Prop_lut5_I4_O)        0.107     1.709 r  C_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.000     1.709    Command_Unit/Display_OP/counterAN/data0[5]
    SLICE_X39Y186        MUXF7 (Prop_muxf7_I0_O)      0.062     1.771 r  Command_Unit/Display_OP/counterAN/C_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.287     2.058    Command_Unit/Display_OP/counterAN/C_OBUF[5]_inst_i_2_n_0
    SLICE_X37Y186        LUT6 (Prop_lut6_I1_O)        0.108     2.166 r  Command_Unit/Display_OP/counterAN/C_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.784     3.950    C_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.261     5.211 r  C_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.211    C[5]
    T11                                                               r  C[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/Result_display_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.935ns  (logic 1.783ns (30.048%)  route 4.152ns (69.952%))
  Logic Levels:           6  (CARRY4=2 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.570    -0.594    Command_Unit/clk_out1
    SLICE_X36Y93         FDRE                                         r  Command_Unit/Result_display_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  Command_Unit/Result_display_reg[2]/Q
                         net (fo=144, routed)         1.680     1.227    Command_Unit/Result_display_reg[17]_0[2]
    SLICE_X39Y187        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     1.344 r  Command_Unit/C_OBUF[6]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     1.344    Command_Unit/C_OBUF[6]_inst_i_20_n_0
    SLICE_X39Y188        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.398 r  Command_Unit/C_OBUF[6]_inst_i_19/O[0]
                         net (fo=8, routed)           0.279     1.677    Command_Unit_n_2001
    SLICE_X38Y185        LUT5 (Prop_lut5_I4_O)        0.107     1.784 r  C_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.000     1.784    Command_Unit/Display_OP/counterAN/data0[2]
    SLICE_X38Y185        MUXF7 (Prop_muxf7_I0_O)      0.062     1.846 r  Command_Unit/Display_OP/counterAN/C_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.202     2.048    Command_Unit/Display_OP/counterAN/C_OBUF[2]_inst_i_2_n_0
    SLICE_X36Y185        LUT6 (Prop_lut6_I1_O)        0.108     2.156 r  Command_Unit/Display_OP/counterAN/C_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.990     4.146    C_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     5.341 r  C_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.341    C[2]
    K16                                                               r  C[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/Result_display_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.965ns  (logic 1.825ns (30.603%)  route 4.140ns (69.397%))
  Logic Levels:           5  (CARRY4=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.570    -0.594    Command_Unit/clk_out1
    SLICE_X36Y93         FDRE                                         r  Command_Unit/Result_display_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  Command_Unit/Result_display_reg[2]/Q
                         net (fo=144, routed)         1.680     1.227    Command_Unit/Result_display_reg[17]_0[2]
    SLICE_X39Y187        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.354 r  Command_Unit/C_OBUF[6]_inst_i_20/O[3]
                         net (fo=8, routed)           0.301     1.655    Command_Unit_n_1997
    SLICE_X39Y185        LUT5 (Prop_lut5_I1_O)        0.110     1.765 r  C_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.000     1.765    Command_Unit/Display_OP/counterAN/data0[0]
    SLICE_X39Y185        MUXF7 (Prop_muxf7_I0_O)      0.062     1.827 r  Command_Unit/Display_OP/counterAN/C_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.297     2.123    Command_Unit/Display_OP/counterAN/C_OBUF[0]_inst_i_2_n_0
    SLICE_X36Y185        LUT6 (Prop_lut6_I1_O)        0.108     2.231 r  Command_Unit/Display_OP/counterAN/C_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.862     4.093    C_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.277     5.371 r  C_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.371    C[0]
    T10                                                               r  C[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Command_Unit/Result_display_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.405ns  (logic 16.678ns (30.656%)  route 37.726ns (69.344%))
  Logic Levels:           43  (CARRY4=22 LUT2=5 LUT3=7 LUT4=2 LUT5=2 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.640    -0.900    Command_Unit/clk_out1
    SLICE_X36Y93         FDRE                                         r  Command_Unit/Result_display_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  Command_Unit/Result_display_reg[3]/Q
                         net (fo=160, routed)         8.881     8.437    Command_Unit/Display_OP/Decimal_Number_Distance/Q[3]
    SLICE_X67Y189        LUT3 (Prop_lut3_I0_O)        0.124     8.561 r  Command_Unit/Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_929/O
                         net (fo=3, routed)           0.972     9.533    Command_Unit_n_2351
    SLICE_X65Y185        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.059 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_3036/CO[3]
                         net (fo=1, routed)           0.000    10.059    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_3036_n_0
    SLICE_X65Y186        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.372 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2939/O[3]
                         net (fo=2, routed)           1.054    11.427    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2939_n_4
    SLICE_X61Y188        LUT3 (Prop_lut3_I2_O)        0.306    11.733 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2749/O
                         net (fo=2, routed)           1.203    12.936    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2749_n_0
    SLICE_X64Y186        LUT4 (Prop_lut4_I3_O)        0.124    13.060 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2753/O
                         net (fo=1, routed)           0.000    13.060    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2753_n_0
    SLICE_X64Y186        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.461 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2498/CO[3]
                         net (fo=1, routed)           0.000    13.461    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2498_n_0
    SLICE_X64Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.575 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2042/CO[3]
                         net (fo=1, routed)           0.000    13.575    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2042_n_0
    SLICE_X64Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.689 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1501/CO[3]
                         net (fo=1, routed)           0.000    13.689    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1501_n_0
    SLICE_X64Y189        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.002 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_916/O[3]
                         net (fo=2, routed)           1.243    15.245    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_916_n_4
    SLICE_X57Y190        LUT3 (Prop_lut3_I0_O)        0.332    15.577 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_524/O
                         net (fo=2, routed)           0.840    16.417    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_524_n_0
    SLICE_X59Y190        LUT4 (Prop_lut4_I3_O)        0.332    16.750 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_528/O
                         net (fo=1, routed)           0.000    16.750    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_528_n_0
    SLICE_X59Y190        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.281 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_259/CO[3]
                         net (fo=1, routed)           0.000    17.281    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_259_n_0
    SLICE_X59Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.396 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_125/CO[3]
                         net (fo=1, routed)           0.000    17.396    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_125_n_0
    SLICE_X59Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.510 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_283/CO[3]
                         net (fo=1, routed)           0.000    17.510    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_283_n_0
    SLICE_X59Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.624 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1623/CO[3]
                         net (fo=1, routed)           0.000    17.624    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1623_n_0
    SLICE_X59Y194        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.958 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1619/O[1]
                         net (fo=5, routed)           1.358    19.315    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1619_n_6
    SLICE_X50Y194        LUT2 (Prop_lut2_I0_O)        0.303    19.618 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2534/O
                         net (fo=1, routed)           0.000    19.618    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2534_n_0
    SLICE_X50Y194        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.131 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2084/CO[3]
                         net (fo=1, routed)           0.000    20.131    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2084_n_0
    SLICE_X50Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.248 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1535/CO[3]
                         net (fo=1, routed)           0.000    20.248    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1535_n_0
    SLICE_X50Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.365 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_967/CO[3]
                         net (fo=1, routed)           0.000    20.365    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_967_n_0
    SLICE_X50Y197        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.584 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_536/O[0]
                         net (fo=3, routed)           1.020    21.604    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_536_n_7
    SLICE_X51Y197        LUT2 (Prop_lut2_I0_O)        0.295    21.899 r  C_OBUF[6]_inst_i_970/O
                         net (fo=1, routed)           0.000    21.899    C_OBUF[6]_inst_i_970_n_0
    SLICE_X51Y197        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.449 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_535/CO[3]
                         net (fo=1, routed)           0.000    22.449    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_535_n_0
    SLICE_X51Y198        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.606 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_268/CO[1]
                         net (fo=1, routed)           0.953    23.560    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_268_n_2
    SLICE_X48Y198        LUT2 (Prop_lut2_I0_O)        0.329    23.889 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_126/O
                         net (fo=108, routed)         2.551    26.440    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_126_n_0
    SLICE_X48Y196        LUT3 (Prop_lut3_I1_O)        0.124    26.564 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1611/O
                         net (fo=11, routed)          0.820    27.384    Display_OP/Decimal_Number_Distance/digitTens0[22]
    SLICE_X46Y196        LUT3 (Prop_lut3_I2_O)        0.152    27.536 r  C_OBUF[6]_inst_i_2161/O
                         net (fo=2, routed)           1.165    28.701    C_OBUF[6]_inst_i_2161_n_0
    SLICE_X44Y196        LUT6 (Prop_lut6_I3_O)        0.348    29.049 r  C_OBUF[6]_inst_i_2165/O
                         net (fo=1, routed)           0.000    29.049    C_OBUF[6]_inst_i_2165_n_0
    SLICE_X44Y196        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    29.689 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1632/O[3]
                         net (fo=3, routed)           1.587    31.276    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1632_n_4
    SLICE_X43Y193        LUT3 (Prop_lut3_I1_O)        0.336    31.612 r  C_OBUF[6]_inst_i_1049/O
                         net (fo=1, routed)           0.629    32.241    C_OBUF[6]_inst_i_1049_n_0
    SLICE_X39Y196        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.759    33.000 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_565/O[2]
                         net (fo=3, routed)           1.283    34.282    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_565_n_5
    SLICE_X41Y197        LUT3 (Prop_lut3_I1_O)        0.330    34.612 r  C_OBUF[6]_inst_i_986/O
                         net (fo=2, routed)           0.452    35.064    C_OBUF[6]_inst_i_986_n_0
    SLICE_X41Y197        LUT5 (Prop_lut5_I1_O)        0.355    35.419 r  C_OBUF[6]_inst_i_541/O
                         net (fo=2, routed)           0.960    36.379    C_OBUF[6]_inst_i_541_n_0
    SLICE_X40Y197        LUT6 (Prop_lut6_I0_O)        0.327    36.706 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_544/O
                         net (fo=1, routed)           0.000    36.706    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_544_n_0
    SLICE_X40Y197        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    37.286 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_271/O[2]
                         net (fo=1, routed)           0.812    38.097    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_271_n_5
    SLICE_X41Y198        LUT2 (Prop_lut2_I0_O)        0.302    38.399 r  C_OBUF[6]_inst_i_272/O
                         net (fo=1, routed)           0.000    38.399    C_OBUF[6]_inst_i_272_n_0
    SLICE_X41Y198        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    38.647 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_129/O[2]
                         net (fo=1, routed)           1.147    39.794    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_129_n_5
    SLICE_X41Y192        LUT2 (Prop_lut2_I1_O)        0.302    40.096 r  C_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           0.000    40.096    C_OBUF[6]_inst_i_52_n_0
    SLICE_X41Y192        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    40.343 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_18/O[0]
                         net (fo=8, routed)           0.543    40.887    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_18_n_7
    SLICE_X38Y187        LUT5 (Prop_lut5_I1_O)        0.299    41.186 r  C_OBUF[1]_inst_i_6/O
                         net (fo=1, routed)           0.000    41.186    Command_Unit/Display_OP/counterAN/data1[1]
    SLICE_X38Y187        MUXF7 (Prop_muxf7_I1_O)      0.214    41.400 r  Command_Unit/Display_OP/counterAN/C_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.452    41.852    Command_Unit/Display_OP/counterAN/C_OBUF[1]_inst_i_2_n_0
    SLICE_X38Y187        LUT6 (Prop_lut6_I1_O)        0.297    42.149 r  Command_Unit/Display_OP/counterAN/C_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           7.801    49.950    C_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    53.505 r  C_OBUF[1]_inst/O
                         net (fo=0)                   0.000    53.505    C[1]
    R10                                                               r  C[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/Result_display_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.253ns  (logic 16.657ns (31.278%)  route 36.596ns (68.722%))
  Logic Levels:           43  (CARRY4=22 LUT2=5 LUT3=7 LUT4=2 LUT5=2 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.640    -0.900    Command_Unit/clk_out1
    SLICE_X36Y93         FDRE                                         r  Command_Unit/Result_display_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  Command_Unit/Result_display_reg[3]/Q
                         net (fo=160, routed)         8.881     8.437    Command_Unit/Display_OP/Decimal_Number_Distance/Q[3]
    SLICE_X67Y189        LUT3 (Prop_lut3_I0_O)        0.124     8.561 r  Command_Unit/Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_929/O
                         net (fo=3, routed)           0.972     9.533    Command_Unit_n_2351
    SLICE_X65Y185        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.059 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_3036/CO[3]
                         net (fo=1, routed)           0.000    10.059    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_3036_n_0
    SLICE_X65Y186        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.372 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2939/O[3]
                         net (fo=2, routed)           1.054    11.427    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2939_n_4
    SLICE_X61Y188        LUT3 (Prop_lut3_I2_O)        0.306    11.733 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2749/O
                         net (fo=2, routed)           1.203    12.936    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2749_n_0
    SLICE_X64Y186        LUT4 (Prop_lut4_I3_O)        0.124    13.060 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2753/O
                         net (fo=1, routed)           0.000    13.060    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2753_n_0
    SLICE_X64Y186        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.461 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2498/CO[3]
                         net (fo=1, routed)           0.000    13.461    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2498_n_0
    SLICE_X64Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.575 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2042/CO[3]
                         net (fo=1, routed)           0.000    13.575    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2042_n_0
    SLICE_X64Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.689 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1501/CO[3]
                         net (fo=1, routed)           0.000    13.689    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1501_n_0
    SLICE_X64Y189        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.002 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_916/O[3]
                         net (fo=2, routed)           1.243    15.245    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_916_n_4
    SLICE_X57Y190        LUT3 (Prop_lut3_I0_O)        0.332    15.577 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_524/O
                         net (fo=2, routed)           0.840    16.417    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_524_n_0
    SLICE_X59Y190        LUT4 (Prop_lut4_I3_O)        0.332    16.750 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_528/O
                         net (fo=1, routed)           0.000    16.750    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_528_n_0
    SLICE_X59Y190        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.281 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_259/CO[3]
                         net (fo=1, routed)           0.000    17.281    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_259_n_0
    SLICE_X59Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.396 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_125/CO[3]
                         net (fo=1, routed)           0.000    17.396    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_125_n_0
    SLICE_X59Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.510 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_283/CO[3]
                         net (fo=1, routed)           0.000    17.510    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_283_n_0
    SLICE_X59Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.624 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1623/CO[3]
                         net (fo=1, routed)           0.000    17.624    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1623_n_0
    SLICE_X59Y194        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.958 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1619/O[1]
                         net (fo=5, routed)           1.358    19.315    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1619_n_6
    SLICE_X50Y194        LUT2 (Prop_lut2_I0_O)        0.303    19.618 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2534/O
                         net (fo=1, routed)           0.000    19.618    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2534_n_0
    SLICE_X50Y194        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.131 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2084/CO[3]
                         net (fo=1, routed)           0.000    20.131    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2084_n_0
    SLICE_X50Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.248 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1535/CO[3]
                         net (fo=1, routed)           0.000    20.248    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1535_n_0
    SLICE_X50Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.365 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_967/CO[3]
                         net (fo=1, routed)           0.000    20.365    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_967_n_0
    SLICE_X50Y197        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.584 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_536/O[0]
                         net (fo=3, routed)           1.020    21.604    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_536_n_7
    SLICE_X51Y197        LUT2 (Prop_lut2_I0_O)        0.295    21.899 r  C_OBUF[6]_inst_i_970/O
                         net (fo=1, routed)           0.000    21.899    C_OBUF[6]_inst_i_970_n_0
    SLICE_X51Y197        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.449 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_535/CO[3]
                         net (fo=1, routed)           0.000    22.449    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_535_n_0
    SLICE_X51Y198        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.606 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_268/CO[1]
                         net (fo=1, routed)           0.953    23.560    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_268_n_2
    SLICE_X48Y198        LUT2 (Prop_lut2_I0_O)        0.329    23.889 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_126/O
                         net (fo=108, routed)         2.551    26.440    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_126_n_0
    SLICE_X48Y196        LUT3 (Prop_lut3_I1_O)        0.124    26.564 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1611/O
                         net (fo=11, routed)          0.820    27.384    Display_OP/Decimal_Number_Distance/digitTens0[22]
    SLICE_X46Y196        LUT3 (Prop_lut3_I2_O)        0.152    27.536 r  C_OBUF[6]_inst_i_2161/O
                         net (fo=2, routed)           1.165    28.701    C_OBUF[6]_inst_i_2161_n_0
    SLICE_X44Y196        LUT6 (Prop_lut6_I3_O)        0.348    29.049 r  C_OBUF[6]_inst_i_2165/O
                         net (fo=1, routed)           0.000    29.049    C_OBUF[6]_inst_i_2165_n_0
    SLICE_X44Y196        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    29.689 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1632/O[3]
                         net (fo=3, routed)           1.587    31.276    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1632_n_4
    SLICE_X43Y193        LUT3 (Prop_lut3_I1_O)        0.336    31.612 r  C_OBUF[6]_inst_i_1049/O
                         net (fo=1, routed)           0.629    32.241    C_OBUF[6]_inst_i_1049_n_0
    SLICE_X39Y196        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.759    33.000 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_565/O[2]
                         net (fo=3, routed)           1.283    34.282    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_565_n_5
    SLICE_X41Y197        LUT3 (Prop_lut3_I1_O)        0.330    34.612 r  C_OBUF[6]_inst_i_986/O
                         net (fo=2, routed)           0.452    35.064    C_OBUF[6]_inst_i_986_n_0
    SLICE_X41Y197        LUT5 (Prop_lut5_I1_O)        0.355    35.419 r  C_OBUF[6]_inst_i_541/O
                         net (fo=2, routed)           0.960    36.379    C_OBUF[6]_inst_i_541_n_0
    SLICE_X40Y197        LUT6 (Prop_lut6_I0_O)        0.327    36.706 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_544/O
                         net (fo=1, routed)           0.000    36.706    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_544_n_0
    SLICE_X40Y197        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    37.286 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_271/O[2]
                         net (fo=1, routed)           0.812    38.097    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_271_n_5
    SLICE_X41Y198        LUT2 (Prop_lut2_I0_O)        0.302    38.399 r  C_OBUF[6]_inst_i_272/O
                         net (fo=1, routed)           0.000    38.399    C_OBUF[6]_inst_i_272_n_0
    SLICE_X41Y198        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    38.647 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_129/O[2]
                         net (fo=1, routed)           1.147    39.794    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_129_n_5
    SLICE_X41Y192        LUT2 (Prop_lut2_I1_O)        0.302    40.096 r  C_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           0.000    40.096    C_OBUF[6]_inst_i_52_n_0
    SLICE_X41Y192        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    40.343 f  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_18/O[0]
                         net (fo=8, routed)           0.871    41.214    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_18_n_7
    SLICE_X38Y186        LUT5 (Prop_lut5_I1_O)        0.299    41.513 r  C_OBUF[4]_inst_i_6/O
                         net (fo=1, routed)           0.000    41.513    Command_Unit/Display_OP/counterAN/data1[4]
    SLICE_X38Y186        MUXF7 (Prop_muxf7_I1_O)      0.214    41.727 r  Command_Unit/Display_OP/counterAN/C_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.452    42.179    Command_Unit/Display_OP/counterAN/C_OBUF[4]_inst_i_2_n_0
    SLICE_X38Y186        LUT6 (Prop_lut6_I1_O)        0.297    42.476 r  Command_Unit/Display_OP/counterAN/C_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           6.343    48.819    C_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    52.353 r  C_OBUF[4]_inst/O
                         net (fo=0)                   0.000    52.353    C[4]
    P15                                                               r  C[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/Result_display_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.139ns  (logic 16.705ns (31.436%)  route 36.434ns (68.564%))
  Logic Levels:           43  (CARRY4=22 LUT2=5 LUT3=7 LUT4=2 LUT5=2 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.640    -0.900    Command_Unit/clk_out1
    SLICE_X36Y93         FDRE                                         r  Command_Unit/Result_display_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  Command_Unit/Result_display_reg[3]/Q
                         net (fo=160, routed)         8.881     8.437    Command_Unit/Display_OP/Decimal_Number_Distance/Q[3]
    SLICE_X67Y189        LUT3 (Prop_lut3_I0_O)        0.124     8.561 r  Command_Unit/Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_929/O
                         net (fo=3, routed)           0.972     9.533    Command_Unit_n_2351
    SLICE_X65Y185        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.059 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_3036/CO[3]
                         net (fo=1, routed)           0.000    10.059    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_3036_n_0
    SLICE_X65Y186        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.372 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2939/O[3]
                         net (fo=2, routed)           1.054    11.427    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2939_n_4
    SLICE_X61Y188        LUT3 (Prop_lut3_I2_O)        0.306    11.733 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2749/O
                         net (fo=2, routed)           1.203    12.936    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2749_n_0
    SLICE_X64Y186        LUT4 (Prop_lut4_I3_O)        0.124    13.060 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2753/O
                         net (fo=1, routed)           0.000    13.060    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2753_n_0
    SLICE_X64Y186        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.461 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2498/CO[3]
                         net (fo=1, routed)           0.000    13.461    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2498_n_0
    SLICE_X64Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.575 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2042/CO[3]
                         net (fo=1, routed)           0.000    13.575    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2042_n_0
    SLICE_X64Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.689 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1501/CO[3]
                         net (fo=1, routed)           0.000    13.689    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1501_n_0
    SLICE_X64Y189        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.002 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_916/O[3]
                         net (fo=2, routed)           1.243    15.245    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_916_n_4
    SLICE_X57Y190        LUT3 (Prop_lut3_I0_O)        0.332    15.577 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_524/O
                         net (fo=2, routed)           0.840    16.417    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_524_n_0
    SLICE_X59Y190        LUT4 (Prop_lut4_I3_O)        0.332    16.750 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_528/O
                         net (fo=1, routed)           0.000    16.750    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_528_n_0
    SLICE_X59Y190        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.281 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_259/CO[3]
                         net (fo=1, routed)           0.000    17.281    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_259_n_0
    SLICE_X59Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.396 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_125/CO[3]
                         net (fo=1, routed)           0.000    17.396    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_125_n_0
    SLICE_X59Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.510 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_283/CO[3]
                         net (fo=1, routed)           0.000    17.510    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_283_n_0
    SLICE_X59Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.624 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1623/CO[3]
                         net (fo=1, routed)           0.000    17.624    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1623_n_0
    SLICE_X59Y194        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.958 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1619/O[1]
                         net (fo=5, routed)           1.358    19.315    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1619_n_6
    SLICE_X50Y194        LUT2 (Prop_lut2_I0_O)        0.303    19.618 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2534/O
                         net (fo=1, routed)           0.000    19.618    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2534_n_0
    SLICE_X50Y194        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.131 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2084/CO[3]
                         net (fo=1, routed)           0.000    20.131    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2084_n_0
    SLICE_X50Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.248 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1535/CO[3]
                         net (fo=1, routed)           0.000    20.248    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1535_n_0
    SLICE_X50Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.365 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_967/CO[3]
                         net (fo=1, routed)           0.000    20.365    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_967_n_0
    SLICE_X50Y197        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.584 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_536/O[0]
                         net (fo=3, routed)           1.020    21.604    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_536_n_7
    SLICE_X51Y197        LUT2 (Prop_lut2_I0_O)        0.295    21.899 r  C_OBUF[6]_inst_i_970/O
                         net (fo=1, routed)           0.000    21.899    C_OBUF[6]_inst_i_970_n_0
    SLICE_X51Y197        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.449 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_535/CO[3]
                         net (fo=1, routed)           0.000    22.449    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_535_n_0
    SLICE_X51Y198        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.606 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_268/CO[1]
                         net (fo=1, routed)           0.953    23.560    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_268_n_2
    SLICE_X48Y198        LUT2 (Prop_lut2_I0_O)        0.329    23.889 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_126/O
                         net (fo=108, routed)         2.551    26.440    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_126_n_0
    SLICE_X48Y196        LUT3 (Prop_lut3_I1_O)        0.124    26.564 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1611/O
                         net (fo=11, routed)          0.820    27.384    Display_OP/Decimal_Number_Distance/digitTens0[22]
    SLICE_X46Y196        LUT3 (Prop_lut3_I2_O)        0.152    27.536 r  C_OBUF[6]_inst_i_2161/O
                         net (fo=2, routed)           1.165    28.701    C_OBUF[6]_inst_i_2161_n_0
    SLICE_X44Y196        LUT6 (Prop_lut6_I3_O)        0.348    29.049 r  C_OBUF[6]_inst_i_2165/O
                         net (fo=1, routed)           0.000    29.049    C_OBUF[6]_inst_i_2165_n_0
    SLICE_X44Y196        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    29.689 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1632/O[3]
                         net (fo=3, routed)           1.587    31.276    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1632_n_4
    SLICE_X43Y193        LUT3 (Prop_lut3_I1_O)        0.336    31.612 r  C_OBUF[6]_inst_i_1049/O
                         net (fo=1, routed)           0.629    32.241    C_OBUF[6]_inst_i_1049_n_0
    SLICE_X39Y196        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.759    33.000 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_565/O[2]
                         net (fo=3, routed)           1.283    34.282    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_565_n_5
    SLICE_X41Y197        LUT3 (Prop_lut3_I1_O)        0.330    34.612 r  C_OBUF[6]_inst_i_986/O
                         net (fo=2, routed)           0.452    35.064    C_OBUF[6]_inst_i_986_n_0
    SLICE_X41Y197        LUT5 (Prop_lut5_I1_O)        0.355    35.419 r  C_OBUF[6]_inst_i_541/O
                         net (fo=2, routed)           0.960    36.379    C_OBUF[6]_inst_i_541_n_0
    SLICE_X40Y197        LUT6 (Prop_lut6_I0_O)        0.327    36.706 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_544/O
                         net (fo=1, routed)           0.000    36.706    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_544_n_0
    SLICE_X40Y197        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    37.286 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_271/O[2]
                         net (fo=1, routed)           0.812    38.097    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_271_n_5
    SLICE_X41Y198        LUT2 (Prop_lut2_I0_O)        0.302    38.399 r  C_OBUF[6]_inst_i_272/O
                         net (fo=1, routed)           0.000    38.399    C_OBUF[6]_inst_i_272_n_0
    SLICE_X41Y198        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    38.647 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_129/O[2]
                         net (fo=1, routed)           1.147    39.794    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_129_n_5
    SLICE_X41Y192        LUT2 (Prop_lut2_I1_O)        0.302    40.096 r  C_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           0.000    40.096    C_OBUF[6]_inst_i_52_n_0
    SLICE_X41Y192        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    40.343 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_18/O[0]
                         net (fo=8, routed)           1.212    41.555    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_18_n_7
    SLICE_X39Y185        LUT5 (Prop_lut5_I1_O)        0.299    41.854 r  C_OBUF[0]_inst_i_6/O
                         net (fo=1, routed)           0.000    41.854    Command_Unit/Display_OP/counterAN/data1[0]
    SLICE_X39Y185        MUXF7 (Prop_muxf7_I1_O)      0.217    42.071 r  Command_Unit/Display_OP/counterAN/C_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.829    42.900    Command_Unit/Display_OP/counterAN/C_OBUF[0]_inst_i_2_n_0
    SLICE_X36Y185        LUT6 (Prop_lut6_I1_O)        0.299    43.199 r  Command_Unit/Display_OP/counterAN/C_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.464    48.663    C_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    52.240 r  C_OBUF[0]_inst/O
                         net (fo=0)                   0.000    52.240    C[0]
    T10                                                               r  C[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/Result_display_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.919ns  (logic 16.616ns (31.399%)  route 36.303ns (68.601%))
  Logic Levels:           43  (CARRY4=22 LUT2=5 LUT3=7 LUT4=2 LUT5=2 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.640    -0.900    Command_Unit/clk_out1
    SLICE_X36Y93         FDRE                                         r  Command_Unit/Result_display_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  Command_Unit/Result_display_reg[3]/Q
                         net (fo=160, routed)         8.881     8.437    Command_Unit/Display_OP/Decimal_Number_Distance/Q[3]
    SLICE_X67Y189        LUT3 (Prop_lut3_I0_O)        0.124     8.561 r  Command_Unit/Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_929/O
                         net (fo=3, routed)           0.972     9.533    Command_Unit_n_2351
    SLICE_X65Y185        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.059 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_3036/CO[3]
                         net (fo=1, routed)           0.000    10.059    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_3036_n_0
    SLICE_X65Y186        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.372 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2939/O[3]
                         net (fo=2, routed)           1.054    11.427    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2939_n_4
    SLICE_X61Y188        LUT3 (Prop_lut3_I2_O)        0.306    11.733 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2749/O
                         net (fo=2, routed)           1.203    12.936    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2749_n_0
    SLICE_X64Y186        LUT4 (Prop_lut4_I3_O)        0.124    13.060 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2753/O
                         net (fo=1, routed)           0.000    13.060    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2753_n_0
    SLICE_X64Y186        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.461 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2498/CO[3]
                         net (fo=1, routed)           0.000    13.461    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2498_n_0
    SLICE_X64Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.575 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2042/CO[3]
                         net (fo=1, routed)           0.000    13.575    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2042_n_0
    SLICE_X64Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.689 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1501/CO[3]
                         net (fo=1, routed)           0.000    13.689    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1501_n_0
    SLICE_X64Y189        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.002 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_916/O[3]
                         net (fo=2, routed)           1.243    15.245    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_916_n_4
    SLICE_X57Y190        LUT3 (Prop_lut3_I0_O)        0.332    15.577 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_524/O
                         net (fo=2, routed)           0.840    16.417    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_524_n_0
    SLICE_X59Y190        LUT4 (Prop_lut4_I3_O)        0.332    16.750 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_528/O
                         net (fo=1, routed)           0.000    16.750    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_528_n_0
    SLICE_X59Y190        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.281 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_259/CO[3]
                         net (fo=1, routed)           0.000    17.281    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_259_n_0
    SLICE_X59Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.396 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_125/CO[3]
                         net (fo=1, routed)           0.000    17.396    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_125_n_0
    SLICE_X59Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.510 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_283/CO[3]
                         net (fo=1, routed)           0.000    17.510    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_283_n_0
    SLICE_X59Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.624 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1623/CO[3]
                         net (fo=1, routed)           0.000    17.624    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1623_n_0
    SLICE_X59Y194        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.958 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1619/O[1]
                         net (fo=5, routed)           1.358    19.315    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1619_n_6
    SLICE_X50Y194        LUT2 (Prop_lut2_I0_O)        0.303    19.618 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2534/O
                         net (fo=1, routed)           0.000    19.618    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2534_n_0
    SLICE_X50Y194        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.131 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2084/CO[3]
                         net (fo=1, routed)           0.000    20.131    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2084_n_0
    SLICE_X50Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.248 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1535/CO[3]
                         net (fo=1, routed)           0.000    20.248    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1535_n_0
    SLICE_X50Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.365 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_967/CO[3]
                         net (fo=1, routed)           0.000    20.365    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_967_n_0
    SLICE_X50Y197        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.584 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_536/O[0]
                         net (fo=3, routed)           1.020    21.604    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_536_n_7
    SLICE_X51Y197        LUT2 (Prop_lut2_I0_O)        0.295    21.899 r  C_OBUF[6]_inst_i_970/O
                         net (fo=1, routed)           0.000    21.899    C_OBUF[6]_inst_i_970_n_0
    SLICE_X51Y197        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.449 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_535/CO[3]
                         net (fo=1, routed)           0.000    22.449    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_535_n_0
    SLICE_X51Y198        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.606 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_268/CO[1]
                         net (fo=1, routed)           0.953    23.560    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_268_n_2
    SLICE_X48Y198        LUT2 (Prop_lut2_I0_O)        0.329    23.889 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_126/O
                         net (fo=108, routed)         2.551    26.440    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_126_n_0
    SLICE_X48Y196        LUT3 (Prop_lut3_I1_O)        0.124    26.564 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1611/O
                         net (fo=11, routed)          0.820    27.384    Display_OP/Decimal_Number_Distance/digitTens0[22]
    SLICE_X46Y196        LUT3 (Prop_lut3_I2_O)        0.152    27.536 r  C_OBUF[6]_inst_i_2161/O
                         net (fo=2, routed)           1.165    28.701    C_OBUF[6]_inst_i_2161_n_0
    SLICE_X44Y196        LUT6 (Prop_lut6_I3_O)        0.348    29.049 r  C_OBUF[6]_inst_i_2165/O
                         net (fo=1, routed)           0.000    29.049    C_OBUF[6]_inst_i_2165_n_0
    SLICE_X44Y196        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    29.689 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1632/O[3]
                         net (fo=3, routed)           1.587    31.276    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1632_n_4
    SLICE_X43Y193        LUT3 (Prop_lut3_I1_O)        0.336    31.612 r  C_OBUF[6]_inst_i_1049/O
                         net (fo=1, routed)           0.629    32.241    C_OBUF[6]_inst_i_1049_n_0
    SLICE_X39Y196        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.759    33.000 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_565/O[2]
                         net (fo=3, routed)           1.283    34.282    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_565_n_5
    SLICE_X41Y197        LUT3 (Prop_lut3_I1_O)        0.330    34.612 r  C_OBUF[6]_inst_i_986/O
                         net (fo=2, routed)           0.452    35.064    C_OBUF[6]_inst_i_986_n_0
    SLICE_X41Y197        LUT5 (Prop_lut5_I1_O)        0.355    35.419 r  C_OBUF[6]_inst_i_541/O
                         net (fo=2, routed)           0.960    36.379    C_OBUF[6]_inst_i_541_n_0
    SLICE_X40Y197        LUT6 (Prop_lut6_I0_O)        0.327    36.706 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_544/O
                         net (fo=1, routed)           0.000    36.706    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_544_n_0
    SLICE_X40Y197        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    37.286 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_271/O[2]
                         net (fo=1, routed)           0.812    38.097    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_271_n_5
    SLICE_X41Y198        LUT2 (Prop_lut2_I0_O)        0.302    38.399 r  C_OBUF[6]_inst_i_272/O
                         net (fo=1, routed)           0.000    38.399    C_OBUF[6]_inst_i_272_n_0
    SLICE_X41Y198        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    38.647 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_129/O[2]
                         net (fo=1, routed)           1.147    39.794    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_129_n_5
    SLICE_X41Y192        LUT2 (Prop_lut2_I1_O)        0.302    40.096 r  C_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           0.000    40.096    C_OBUF[6]_inst_i_52_n_0
    SLICE_X41Y192        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    40.343 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_18/O[0]
                         net (fo=8, routed)           1.397    41.741    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_18_n_7
    SLICE_X38Y185        LUT5 (Prop_lut5_I1_O)        0.299    42.040 r  C_OBUF[2]_inst_i_6/O
                         net (fo=1, routed)           0.000    42.040    Command_Unit/Display_OP/counterAN/data1[2]
    SLICE_X38Y185        MUXF7 (Prop_muxf7_I1_O)      0.214    42.254 r  Command_Unit/Display_OP/counterAN/C_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.587    42.841    Command_Unit/Display_OP/counterAN/C_OBUF[2]_inst_i_2_n_0
    SLICE_X36Y185        LUT6 (Prop_lut6_I1_O)        0.297    43.138 r  Command_Unit/Display_OP/counterAN/C_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.388    48.526    C_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    52.019 r  C_OBUF[2]_inst/O
                         net (fo=0)                   0.000    52.019    C[2]
    K16                                                               r  C[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/Result_display_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.544ns  (logic 16.689ns (31.762%)  route 35.855ns (68.238%))
  Logic Levels:           43  (CARRY4=22 LUT2=5 LUT3=7 LUT4=2 LUT5=2 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.640    -0.900    Command_Unit/clk_out1
    SLICE_X36Y93         FDRE                                         r  Command_Unit/Result_display_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  Command_Unit/Result_display_reg[3]/Q
                         net (fo=160, routed)         8.881     8.437    Command_Unit/Display_OP/Decimal_Number_Distance/Q[3]
    SLICE_X67Y189        LUT3 (Prop_lut3_I0_O)        0.124     8.561 r  Command_Unit/Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_929/O
                         net (fo=3, routed)           0.972     9.533    Command_Unit_n_2351
    SLICE_X65Y185        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.059 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_3036/CO[3]
                         net (fo=1, routed)           0.000    10.059    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_3036_n_0
    SLICE_X65Y186        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.372 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2939/O[3]
                         net (fo=2, routed)           1.054    11.427    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2939_n_4
    SLICE_X61Y188        LUT3 (Prop_lut3_I2_O)        0.306    11.733 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2749/O
                         net (fo=2, routed)           1.203    12.936    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2749_n_0
    SLICE_X64Y186        LUT4 (Prop_lut4_I3_O)        0.124    13.060 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2753/O
                         net (fo=1, routed)           0.000    13.060    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2753_n_0
    SLICE_X64Y186        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.461 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2498/CO[3]
                         net (fo=1, routed)           0.000    13.461    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2498_n_0
    SLICE_X64Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.575 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2042/CO[3]
                         net (fo=1, routed)           0.000    13.575    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2042_n_0
    SLICE_X64Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.689 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1501/CO[3]
                         net (fo=1, routed)           0.000    13.689    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1501_n_0
    SLICE_X64Y189        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.002 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_916/O[3]
                         net (fo=2, routed)           1.243    15.245    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_916_n_4
    SLICE_X57Y190        LUT3 (Prop_lut3_I0_O)        0.332    15.577 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_524/O
                         net (fo=2, routed)           0.840    16.417    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_524_n_0
    SLICE_X59Y190        LUT4 (Prop_lut4_I3_O)        0.332    16.750 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_528/O
                         net (fo=1, routed)           0.000    16.750    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_528_n_0
    SLICE_X59Y190        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.281 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_259/CO[3]
                         net (fo=1, routed)           0.000    17.281    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_259_n_0
    SLICE_X59Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.396 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_125/CO[3]
                         net (fo=1, routed)           0.000    17.396    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_125_n_0
    SLICE_X59Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.510 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_283/CO[3]
                         net (fo=1, routed)           0.000    17.510    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_283_n_0
    SLICE_X59Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.624 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1623/CO[3]
                         net (fo=1, routed)           0.000    17.624    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1623_n_0
    SLICE_X59Y194        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.958 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1619/O[1]
                         net (fo=5, routed)           1.358    19.315    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1619_n_6
    SLICE_X50Y194        LUT2 (Prop_lut2_I0_O)        0.303    19.618 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2534/O
                         net (fo=1, routed)           0.000    19.618    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2534_n_0
    SLICE_X50Y194        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.131 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2084/CO[3]
                         net (fo=1, routed)           0.000    20.131    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2084_n_0
    SLICE_X50Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.248 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1535/CO[3]
                         net (fo=1, routed)           0.000    20.248    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1535_n_0
    SLICE_X50Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.365 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_967/CO[3]
                         net (fo=1, routed)           0.000    20.365    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_967_n_0
    SLICE_X50Y197        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.584 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_536/O[0]
                         net (fo=3, routed)           1.020    21.604    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_536_n_7
    SLICE_X51Y197        LUT2 (Prop_lut2_I0_O)        0.295    21.899 r  C_OBUF[6]_inst_i_970/O
                         net (fo=1, routed)           0.000    21.899    C_OBUF[6]_inst_i_970_n_0
    SLICE_X51Y197        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.449 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_535/CO[3]
                         net (fo=1, routed)           0.000    22.449    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_535_n_0
    SLICE_X51Y198        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.606 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_268/CO[1]
                         net (fo=1, routed)           0.953    23.560    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_268_n_2
    SLICE_X48Y198        LUT2 (Prop_lut2_I0_O)        0.329    23.889 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_126/O
                         net (fo=108, routed)         2.551    26.440    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_126_n_0
    SLICE_X48Y196        LUT3 (Prop_lut3_I1_O)        0.124    26.564 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1611/O
                         net (fo=11, routed)          0.820    27.384    Display_OP/Decimal_Number_Distance/digitTens0[22]
    SLICE_X46Y196        LUT3 (Prop_lut3_I2_O)        0.152    27.536 r  C_OBUF[6]_inst_i_2161/O
                         net (fo=2, routed)           1.165    28.701    C_OBUF[6]_inst_i_2161_n_0
    SLICE_X44Y196        LUT6 (Prop_lut6_I3_O)        0.348    29.049 r  C_OBUF[6]_inst_i_2165/O
                         net (fo=1, routed)           0.000    29.049    C_OBUF[6]_inst_i_2165_n_0
    SLICE_X44Y196        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    29.689 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1632/O[3]
                         net (fo=3, routed)           1.587    31.276    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1632_n_4
    SLICE_X43Y193        LUT3 (Prop_lut3_I1_O)        0.336    31.612 r  C_OBUF[6]_inst_i_1049/O
                         net (fo=1, routed)           0.629    32.241    C_OBUF[6]_inst_i_1049_n_0
    SLICE_X39Y196        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.759    33.000 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_565/O[2]
                         net (fo=3, routed)           1.283    34.282    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_565_n_5
    SLICE_X41Y197        LUT3 (Prop_lut3_I1_O)        0.330    34.612 r  C_OBUF[6]_inst_i_986/O
                         net (fo=2, routed)           0.452    35.064    C_OBUF[6]_inst_i_986_n_0
    SLICE_X41Y197        LUT5 (Prop_lut5_I1_O)        0.355    35.419 r  C_OBUF[6]_inst_i_541/O
                         net (fo=2, routed)           0.960    36.379    C_OBUF[6]_inst_i_541_n_0
    SLICE_X40Y197        LUT6 (Prop_lut6_I0_O)        0.327    36.706 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_544/O
                         net (fo=1, routed)           0.000    36.706    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_544_n_0
    SLICE_X40Y197        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    37.286 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_271/O[2]
                         net (fo=1, routed)           0.812    38.097    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_271_n_5
    SLICE_X41Y198        LUT2 (Prop_lut2_I0_O)        0.302    38.399 r  C_OBUF[6]_inst_i_272/O
                         net (fo=1, routed)           0.000    38.399    C_OBUF[6]_inst_i_272_n_0
    SLICE_X41Y198        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    38.647 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_129/O[2]
                         net (fo=1, routed)           1.147    39.794    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_129_n_5
    SLICE_X41Y192        LUT2 (Prop_lut2_I1_O)        0.302    40.096 r  C_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           0.000    40.096    C_OBUF[6]_inst_i_52_n_0
    SLICE_X41Y192        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    40.343 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_18/O[0]
                         net (fo=8, routed)           0.860    41.203    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_18_n_7
    SLICE_X39Y186        LUT5 (Prop_lut5_I1_O)        0.299    41.502 r  C_OBUF[5]_inst_i_6/O
                         net (fo=1, routed)           0.000    41.502    Command_Unit/Display_OP/counterAN/data1[5]
    SLICE_X39Y186        MUXF7 (Prop_muxf7_I1_O)      0.217    41.719 r  Command_Unit/Display_OP/counterAN/C_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.819    42.538    Command_Unit/Display_OP/counterAN/C_OBUF[5]_inst_i_2_n_0
    SLICE_X37Y186        LUT6 (Prop_lut6_I1_O)        0.299    42.837 r  Command_Unit/Display_OP/counterAN/C_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           5.246    48.083    C_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    51.644 r  C_OBUF[5]_inst/O
                         net (fo=0)                   0.000    51.644    C[5]
    T11                                                               r  C[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/Result_display_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.270ns  (logic 16.705ns (31.959%)  route 35.565ns (68.041%))
  Logic Levels:           43  (CARRY4=22 LUT2=5 LUT3=7 LUT4=2 LUT5=2 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.640    -0.900    Command_Unit/clk_out1
    SLICE_X36Y93         FDRE                                         r  Command_Unit/Result_display_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  Command_Unit/Result_display_reg[3]/Q
                         net (fo=160, routed)         8.881     8.437    Command_Unit/Display_OP/Decimal_Number_Distance/Q[3]
    SLICE_X67Y189        LUT3 (Prop_lut3_I0_O)        0.124     8.561 r  Command_Unit/Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_929/O
                         net (fo=3, routed)           0.972     9.533    Command_Unit_n_2351
    SLICE_X65Y185        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.059 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_3036/CO[3]
                         net (fo=1, routed)           0.000    10.059    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_3036_n_0
    SLICE_X65Y186        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.372 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2939/O[3]
                         net (fo=2, routed)           1.054    11.427    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2939_n_4
    SLICE_X61Y188        LUT3 (Prop_lut3_I2_O)        0.306    11.733 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2749/O
                         net (fo=2, routed)           1.203    12.936    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2749_n_0
    SLICE_X64Y186        LUT4 (Prop_lut4_I3_O)        0.124    13.060 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2753/O
                         net (fo=1, routed)           0.000    13.060    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2753_n_0
    SLICE_X64Y186        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.461 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2498/CO[3]
                         net (fo=1, routed)           0.000    13.461    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2498_n_0
    SLICE_X64Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.575 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2042/CO[3]
                         net (fo=1, routed)           0.000    13.575    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2042_n_0
    SLICE_X64Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.689 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1501/CO[3]
                         net (fo=1, routed)           0.000    13.689    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1501_n_0
    SLICE_X64Y189        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.002 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_916/O[3]
                         net (fo=2, routed)           1.243    15.245    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_916_n_4
    SLICE_X57Y190        LUT3 (Prop_lut3_I0_O)        0.332    15.577 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_524/O
                         net (fo=2, routed)           0.840    16.417    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_524_n_0
    SLICE_X59Y190        LUT4 (Prop_lut4_I3_O)        0.332    16.750 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_528/O
                         net (fo=1, routed)           0.000    16.750    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_528_n_0
    SLICE_X59Y190        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.281 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_259/CO[3]
                         net (fo=1, routed)           0.000    17.281    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_259_n_0
    SLICE_X59Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.396 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_125/CO[3]
                         net (fo=1, routed)           0.000    17.396    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_125_n_0
    SLICE_X59Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.510 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_283/CO[3]
                         net (fo=1, routed)           0.000    17.510    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_283_n_0
    SLICE_X59Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.624 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1623/CO[3]
                         net (fo=1, routed)           0.000    17.624    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1623_n_0
    SLICE_X59Y194        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.958 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1619/O[1]
                         net (fo=5, routed)           1.358    19.315    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1619_n_6
    SLICE_X50Y194        LUT2 (Prop_lut2_I0_O)        0.303    19.618 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2534/O
                         net (fo=1, routed)           0.000    19.618    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2534_n_0
    SLICE_X50Y194        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.131 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2084/CO[3]
                         net (fo=1, routed)           0.000    20.131    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2084_n_0
    SLICE_X50Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.248 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1535/CO[3]
                         net (fo=1, routed)           0.000    20.248    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1535_n_0
    SLICE_X50Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.365 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_967/CO[3]
                         net (fo=1, routed)           0.000    20.365    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_967_n_0
    SLICE_X50Y197        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.584 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_536/O[0]
                         net (fo=3, routed)           1.020    21.604    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_536_n_7
    SLICE_X51Y197        LUT2 (Prop_lut2_I0_O)        0.295    21.899 r  C_OBUF[6]_inst_i_970/O
                         net (fo=1, routed)           0.000    21.899    C_OBUF[6]_inst_i_970_n_0
    SLICE_X51Y197        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.449 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_535/CO[3]
                         net (fo=1, routed)           0.000    22.449    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_535_n_0
    SLICE_X51Y198        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.606 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_268/CO[1]
                         net (fo=1, routed)           0.953    23.560    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_268_n_2
    SLICE_X48Y198        LUT2 (Prop_lut2_I0_O)        0.329    23.889 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_126/O
                         net (fo=108, routed)         2.551    26.440    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_126_n_0
    SLICE_X48Y196        LUT3 (Prop_lut3_I1_O)        0.124    26.564 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1611/O
                         net (fo=11, routed)          0.820    27.384    Display_OP/Decimal_Number_Distance/digitTens0[22]
    SLICE_X46Y196        LUT3 (Prop_lut3_I2_O)        0.152    27.536 r  C_OBUF[6]_inst_i_2161/O
                         net (fo=2, routed)           1.165    28.701    C_OBUF[6]_inst_i_2161_n_0
    SLICE_X44Y196        LUT6 (Prop_lut6_I3_O)        0.348    29.049 r  C_OBUF[6]_inst_i_2165/O
                         net (fo=1, routed)           0.000    29.049    C_OBUF[6]_inst_i_2165_n_0
    SLICE_X44Y196        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    29.689 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1632/O[3]
                         net (fo=3, routed)           1.587    31.276    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1632_n_4
    SLICE_X43Y193        LUT3 (Prop_lut3_I1_O)        0.336    31.612 r  C_OBUF[6]_inst_i_1049/O
                         net (fo=1, routed)           0.629    32.241    C_OBUF[6]_inst_i_1049_n_0
    SLICE_X39Y196        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.759    33.000 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_565/O[2]
                         net (fo=3, routed)           1.283    34.282    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_565_n_5
    SLICE_X41Y197        LUT3 (Prop_lut3_I1_O)        0.330    34.612 r  C_OBUF[6]_inst_i_986/O
                         net (fo=2, routed)           0.452    35.064    C_OBUF[6]_inst_i_986_n_0
    SLICE_X41Y197        LUT5 (Prop_lut5_I1_O)        0.355    35.419 r  C_OBUF[6]_inst_i_541/O
                         net (fo=2, routed)           0.960    36.379    C_OBUF[6]_inst_i_541_n_0
    SLICE_X40Y197        LUT6 (Prop_lut6_I0_O)        0.327    36.706 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_544/O
                         net (fo=1, routed)           0.000    36.706    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_544_n_0
    SLICE_X40Y197        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    37.286 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_271/O[2]
                         net (fo=1, routed)           0.812    38.097    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_271_n_5
    SLICE_X41Y198        LUT2 (Prop_lut2_I0_O)        0.302    38.399 r  C_OBUF[6]_inst_i_272/O
                         net (fo=1, routed)           0.000    38.399    C_OBUF[6]_inst_i_272_n_0
    SLICE_X41Y198        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    38.647 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_129/O[2]
                         net (fo=1, routed)           1.147    39.794    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_129_n_5
    SLICE_X41Y192        LUT2 (Prop_lut2_I1_O)        0.302    40.096 r  C_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           0.000    40.096    C_OBUF[6]_inst_i_52_n_0
    SLICE_X41Y192        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    40.343 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_18/O[0]
                         net (fo=8, routed)           0.977    41.320    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_18_n_7
    SLICE_X39Y185        LUT5 (Prop_lut5_I1_O)        0.299    41.619 r  C_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.000    41.619    Command_Unit/Display_OP/counterAN/data1[3]
    SLICE_X39Y185        MUXF7 (Prop_muxf7_I1_O)      0.245    41.864 r  Command_Unit/Display_OP/counterAN/C_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.810    42.674    Command_Unit/Display_OP/counterAN/C_OBUF[3]_inst_i_2_n_0
    SLICE_X37Y185        LUT6 (Prop_lut6_I1_O)        0.298    42.972 r  Command_Unit/Display_OP/counterAN/C_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.848    47.820    C_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    51.371 r  C_OBUF[3]_inst/O
                         net (fo=0)                   0.000    51.371    C[3]
    K13                                                               r  C[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/Result_display_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.254ns  (logic 16.397ns (31.380%)  route 35.857ns (68.620%))
  Logic Levels:           43  (CARRY4=22 LUT2=5 LUT3=7 LUT4=3 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.640    -0.900    Command_Unit/clk_out1
    SLICE_X36Y93         FDRE                                         r  Command_Unit/Result_display_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  Command_Unit/Result_display_reg[3]/Q
                         net (fo=160, routed)         8.881     8.437    Command_Unit/Display_OP/Decimal_Number_Distance/Q[3]
    SLICE_X67Y189        LUT3 (Prop_lut3_I0_O)        0.124     8.561 r  Command_Unit/Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_929/O
                         net (fo=3, routed)           0.972     9.533    Command_Unit_n_2351
    SLICE_X65Y185        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.059 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_3036/CO[3]
                         net (fo=1, routed)           0.000    10.059    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_3036_n_0
    SLICE_X65Y186        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.372 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2939/O[3]
                         net (fo=2, routed)           1.054    11.427    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2939_n_4
    SLICE_X61Y188        LUT3 (Prop_lut3_I2_O)        0.306    11.733 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2749/O
                         net (fo=2, routed)           1.203    12.936    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2749_n_0
    SLICE_X64Y186        LUT4 (Prop_lut4_I3_O)        0.124    13.060 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2753/O
                         net (fo=1, routed)           0.000    13.060    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2753_n_0
    SLICE_X64Y186        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.461 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2498/CO[3]
                         net (fo=1, routed)           0.000    13.461    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2498_n_0
    SLICE_X64Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.575 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2042/CO[3]
                         net (fo=1, routed)           0.000    13.575    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2042_n_0
    SLICE_X64Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.689 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1501/CO[3]
                         net (fo=1, routed)           0.000    13.689    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1501_n_0
    SLICE_X64Y189        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.002 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_916/O[3]
                         net (fo=2, routed)           1.243    15.245    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_916_n_4
    SLICE_X57Y190        LUT3 (Prop_lut3_I0_O)        0.332    15.577 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_524/O
                         net (fo=2, routed)           0.840    16.417    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_524_n_0
    SLICE_X59Y190        LUT4 (Prop_lut4_I3_O)        0.332    16.750 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_528/O
                         net (fo=1, routed)           0.000    16.750    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_528_n_0
    SLICE_X59Y190        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.281 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_259/CO[3]
                         net (fo=1, routed)           0.000    17.281    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_259_n_0
    SLICE_X59Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.396 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_125/CO[3]
                         net (fo=1, routed)           0.000    17.396    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_125_n_0
    SLICE_X59Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.510 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_283/CO[3]
                         net (fo=1, routed)           0.000    17.510    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_283_n_0
    SLICE_X59Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.624 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1623/CO[3]
                         net (fo=1, routed)           0.000    17.624    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1623_n_0
    SLICE_X59Y194        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.958 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1619/O[1]
                         net (fo=5, routed)           1.358    19.315    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1619_n_6
    SLICE_X50Y194        LUT2 (Prop_lut2_I0_O)        0.303    19.618 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2534/O
                         net (fo=1, routed)           0.000    19.618    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2534_n_0
    SLICE_X50Y194        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.131 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2084/CO[3]
                         net (fo=1, routed)           0.000    20.131    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_2084_n_0
    SLICE_X50Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.248 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1535/CO[3]
                         net (fo=1, routed)           0.000    20.248    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1535_n_0
    SLICE_X50Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.365 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_967/CO[3]
                         net (fo=1, routed)           0.000    20.365    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_967_n_0
    SLICE_X50Y197        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.584 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_536/O[0]
                         net (fo=3, routed)           1.020    21.604    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_536_n_7
    SLICE_X51Y197        LUT2 (Prop_lut2_I0_O)        0.295    21.899 r  C_OBUF[6]_inst_i_970/O
                         net (fo=1, routed)           0.000    21.899    C_OBUF[6]_inst_i_970_n_0
    SLICE_X51Y197        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.449 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_535/CO[3]
                         net (fo=1, routed)           0.000    22.449    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_535_n_0
    SLICE_X51Y198        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.606 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_268/CO[1]
                         net (fo=1, routed)           0.953    23.560    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_268_n_2
    SLICE_X48Y198        LUT2 (Prop_lut2_I0_O)        0.329    23.889 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_126/O
                         net (fo=108, routed)         2.551    26.440    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_126_n_0
    SLICE_X48Y196        LUT3 (Prop_lut3_I1_O)        0.124    26.564 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1611/O
                         net (fo=11, routed)          0.820    27.384    Display_OP/Decimal_Number_Distance/digitTens0[22]
    SLICE_X46Y196        LUT3 (Prop_lut3_I2_O)        0.152    27.536 r  C_OBUF[6]_inst_i_2161/O
                         net (fo=2, routed)           1.165    28.701    C_OBUF[6]_inst_i_2161_n_0
    SLICE_X44Y196        LUT6 (Prop_lut6_I3_O)        0.348    29.049 r  C_OBUF[6]_inst_i_2165/O
                         net (fo=1, routed)           0.000    29.049    C_OBUF[6]_inst_i_2165_n_0
    SLICE_X44Y196        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    29.689 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1632/O[3]
                         net (fo=3, routed)           1.587    31.276    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_1632_n_4
    SLICE_X43Y193        LUT3 (Prop_lut3_I1_O)        0.336    31.612 r  C_OBUF[6]_inst_i_1049/O
                         net (fo=1, routed)           0.629    32.241    C_OBUF[6]_inst_i_1049_n_0
    SLICE_X39Y196        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.759    33.000 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_565/O[2]
                         net (fo=3, routed)           1.283    34.282    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_565_n_5
    SLICE_X41Y197        LUT3 (Prop_lut3_I1_O)        0.330    34.612 r  C_OBUF[6]_inst_i_986/O
                         net (fo=2, routed)           0.452    35.064    C_OBUF[6]_inst_i_986_n_0
    SLICE_X41Y197        LUT5 (Prop_lut5_I1_O)        0.355    35.419 r  C_OBUF[6]_inst_i_541/O
                         net (fo=2, routed)           0.960    36.379    C_OBUF[6]_inst_i_541_n_0
    SLICE_X40Y197        LUT6 (Prop_lut6_I0_O)        0.327    36.706 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_544/O
                         net (fo=1, routed)           0.000    36.706    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_544_n_0
    SLICE_X40Y197        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    37.286 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_271/O[2]
                         net (fo=1, routed)           0.812    38.097    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_271_n_5
    SLICE_X41Y198        LUT2 (Prop_lut2_I0_O)        0.302    38.399 r  C_OBUF[6]_inst_i_272/O
                         net (fo=1, routed)           0.000    38.399    C_OBUF[6]_inst_i_272_n_0
    SLICE_X41Y198        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    38.647 r  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_129/O[2]
                         net (fo=1, routed)           1.147    39.794    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_129_n_5
    SLICE_X41Y192        LUT2 (Prop_lut2_I1_O)        0.302    40.096 r  C_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           0.000    40.096    C_OBUF[6]_inst_i_52_n_0
    SLICE_X41Y192        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    40.343 f  Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_18/O[0]
                         net (fo=8, routed)           1.260    41.603    Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_18_n_7
    SLICE_X38Y188        LUT4 (Prop_lut4_I3_O)        0.299    41.902 f  C_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.670    42.572    Display_OP/digitTens[3]
    SLICE_X38Y188        LUT5 (Prop_lut5_I0_O)        0.124    42.696 r  C_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.436    43.132    Command_Unit/Display_OP/counterAN/C[6]
    SLICE_X38Y187        LUT6 (Prop_lut6_I1_O)        0.124    43.256 r  Command_Unit/Display_OP/counterAN/C_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.561    47.817    C_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    51.354 r  C_OBUF[6]_inst/O
                         net (fo=0)                   0.000    51.354    C[6]
    L18                                                               r  C[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/uart_tx_blk/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TXD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.922ns  (logic 4.590ns (42.027%)  route 6.332ns (57.973%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.641    -0.899    UART/uart_tx_blk/clk_out1
    SLICE_X29Y91         FDRE                                         r  UART/uart_tx_blk/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.419    -0.480 r  UART/uart_tx_blk/counter_reg[1]/Q
                         net (fo=4, routed)           1.181     0.702    UART/uart_tx_blk/counter[1]
    SLICE_X15Y91         LUT6 (Prop_lut6_I2_O)        0.296     0.998 r  UART/uart_tx_blk/UART_TXD_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.535     1.532    UART/uart_tx_blk/UART_TXD_OBUF_inst_i_2_n_0
    SLICE_X29Y91         LUT5 (Prop_lut5_I0_O)        0.118     1.650 r  UART/uart_tx_blk/UART_TXD_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.616     6.266    UART_TXD_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.757    10.024 r  UART_TXD_OBUF_inst/O
                         net (fo=0)                   0.000    10.024    UART_TXD
    D4                                                                r  UART_TXD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/flag_display_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Command_Unit/Display_OP/counterAN/count_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.165ns  (logic 0.580ns (11.230%)  route 4.585ns (88.770%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.640    -0.900    Command_Unit/clk_out1
    SLICE_X35Y94         FDRE                                         r  Command_Unit/flag_display_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  Command_Unit/flag_display_reg/Q
                         net (fo=3, routed)           4.109     3.666    Command_Unit/Display_OP/counterAN/flag_display
    SLICE_X38Y184        LUT6 (Prop_lut6_I5_O)        0.124     3.790 r  Command_Unit/Display_OP/counterAN/count[2]_i_1/O
                         net (fo=2, routed)           0.476     4.265    Command_Unit/Display_OP/counterAN/count[2]_i_1_n_0
    SLICE_X38Y185        FDRE                                         r  Command_Unit/Display_OP/counterAN/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/flag_display_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Command_Unit/Display_OP/counterAN/count_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.165ns  (logic 0.580ns (11.230%)  route 4.585ns (88.770%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.640    -0.900    Command_Unit/clk_out1
    SLICE_X35Y94         FDRE                                         r  Command_Unit/flag_display_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  Command_Unit/flag_display_reg/Q
                         net (fo=3, routed)           4.109     3.666    Command_Unit/Display_OP/counterAN/flag_display
    SLICE_X38Y184        LUT6 (Prop_lut6_I5_O)        0.124     3.790 r  Command_Unit/Display_OP/counterAN/count[2]_i_1/O
                         net (fo=2, routed)           0.476     4.265    Command_Unit/Display_OP/counterAN/count[2]_i_1_n_0
    SLICE_X38Y185        FDRE                                         r  Command_Unit/Display_OP/counterAN/count_reg[2]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Command_Unit/flag_display_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Command_Unit/Display_OP/counterAN/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.842ns  (logic 0.186ns (10.095%)  route 1.656ns (89.905%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.570    -0.594    Command_Unit/clk_out1
    SLICE_X35Y94         FDRE                                         r  Command_Unit/flag_display_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.453 f  Command_Unit/flag_display_reg/Q
                         net (fo=3, routed)           1.656     1.203    Command_Unit/Display_OP/counterAN/flag_display
    SLICE_X37Y184        LUT4 (Prop_lut4_I3_O)        0.045     1.248 r  Command_Unit/Display_OP/counterAN/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.248    Command_Unit/Display_OP/counterAN/count_AUX[1]
    SLICE_X37Y184        FDRE                                         r  Command_Unit/Display_OP/counterAN/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/flag_display_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Command_Unit/Display_OP/counterAN/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.843ns  (logic 0.187ns (10.144%)  route 1.656ns (89.856%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.570    -0.594    Command_Unit/clk_out1
    SLICE_X35Y94         FDRE                                         r  Command_Unit/flag_display_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.453 f  Command_Unit/flag_display_reg/Q
                         net (fo=3, routed)           1.656     1.203    Command_Unit/Display_OP/counterAN/flag_display
    SLICE_X37Y184        LUT1 (Prop_lut1_I0_O)        0.046     1.249 r  Command_Unit/Display_OP/counterAN/count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.249    Command_Unit/Display_OP/counterAN/count_AUX[3]
    SLICE_X37Y184        FDRE                                         r  Command_Unit/Display_OP/counterAN/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/flag_display_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Command_Unit/Display_OP/counterAN/count_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.004ns  (logic 0.186ns (9.282%)  route 1.818ns (90.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.570    -0.594    Command_Unit/clk_out1
    SLICE_X35Y94         FDRE                                         r  Command_Unit/flag_display_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.453 f  Command_Unit/flag_display_reg/Q
                         net (fo=3, routed)           1.670     1.217    Command_Unit/Display_OP/counterAN/flag_display
    SLICE_X38Y184        LUT6 (Prop_lut6_I5_O)        0.045     1.262 r  Command_Unit/Display_OP/counterAN/count[2]_i_1/O
                         net (fo=2, routed)           0.148     1.410    Command_Unit/Display_OP/counterAN/count[2]_i_1_n_0
    SLICE_X38Y185        FDRE                                         r  Command_Unit/Display_OP/counterAN/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/flag_display_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Command_Unit/Display_OP/counterAN/count_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.004ns  (logic 0.186ns (9.282%)  route 1.818ns (90.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.570    -0.594    Command_Unit/clk_out1
    SLICE_X35Y94         FDRE                                         r  Command_Unit/flag_display_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.453 f  Command_Unit/flag_display_reg/Q
                         net (fo=3, routed)           1.670     1.217    Command_Unit/Display_OP/counterAN/flag_display
    SLICE_X38Y184        LUT6 (Prop_lut6_I5_O)        0.045     1.262 r  Command_Unit/Display_OP/counterAN/count[2]_i_1/O
                         net (fo=2, routed)           0.148     1.410    Command_Unit/Display_OP/counterAN/count[2]_i_1_n_0
    SLICE_X38Y185        FDRE                                         r  Command_Unit/Display_OP/counterAN/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/uart_tx_blk/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TXD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.435ns  (logic 1.501ns (43.691%)  route 1.934ns (56.309%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.571    -0.593    UART/uart_tx_blk/clk_out1
    SLICE_X29Y91         FDRE                                         r  UART/uart_tx_blk/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  UART/uart_tx_blk/counter_reg[2]/Q
                         net (fo=3, routed)           0.180    -0.272    UART/uart_tx_blk/counter[2]
    SLICE_X29Y91         LUT5 (Prop_lut5_I1_O)        0.042    -0.230 r  UART/uart_tx_blk/UART_TXD_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.754     1.524    UART_TXD_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.318     2.842 r  UART_TXD_OBUF_inst/O
                         net (fo=0)                   0.000     2.842    UART_TXD
    D4                                                                r  UART_TXD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/Result_display_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.281ns  (logic 1.688ns (31.966%)  route 3.593ns (68.034%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.570    -0.594    Command_Unit/clk_out1
    SLICE_X36Y93         FDRE                                         r  Command_Unit/Result_display_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  Command_Unit/Result_display_reg[2]/Q
                         net (fo=144, routed)         1.723     1.270    Command_Unit/Result_display_reg[17]_0[2]
    SLICE_X39Y187        LUT2 (Prop_lut2_I0_O)        0.045     1.315 r  Command_Unit/C_OBUF[6]_inst_i_55/O
                         net (fo=1, routed)           0.000     1.315    Command_Unit/C_OBUF[6]_inst_i_55_n_0
    SLICE_X39Y187        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.381 r  Command_Unit/C_OBUF[6]_inst_i_20/O[2]
                         net (fo=8, routed)           0.180     1.561    Command_Unit_n_1998
    SLICE_X38Y188        LUT4 (Prop_lut4_I2_O)        0.108     1.669 f  C_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.054     1.723    Display_OP/digitUnits[3]
    SLICE_X38Y188        LUT5 (Prop_lut5_I3_O)        0.045     1.768 r  C_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.137     1.905    Command_Unit/Display_OP/counterAN/C[6]
    SLICE_X38Y187        LUT6 (Prop_lut6_I1_O)        0.045     1.950 r  Command_Unit/Display_OP/counterAN/C_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.499     3.449    C_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     4.687 r  C_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.687    C[6]
    L18                                                               r  C[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/Result_display_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.771ns  (logic 1.793ns (31.069%)  route 3.978ns (68.931%))
  Logic Levels:           6  (CARRY4=1 LUT1=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.566    -0.598    Command_Unit/clk_out1
    SLICE_X47Y94         FDRE                                         r  Command_Unit/Result_display_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.457 f  Command_Unit/Result_display_reg[0]/Q
                         net (fo=154, routed)         1.693     1.236    Command_Unit/Display_OP/Decimal_Number_Distance/Q[0]
    SLICE_X39Y187        LUT1 (Prop_lut1_I0_O)        0.045     1.281 r  Command_Unit/Display_OP/Decimal_Number_Distance/C_OBUF[6]_inst_i_57/O
                         net (fo=1, routed)           0.000     1.281    Command_Unit/Display_OP_n_49
    SLICE_X39Y187        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.351 r  Command_Unit/C_OBUF[6]_inst_i_20/O[0]
                         net (fo=7, routed)           0.248     1.598    Display_OP/digitUnits[0]
    SLICE_X39Y185        LUT5 (Prop_lut5_I0_O)        0.107     1.705 r  C_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     1.705    Command_Unit/Display_OP/counterAN/data0[3]
    SLICE_X39Y185        MUXF7 (Prop_muxf7_I0_O)      0.071     1.776 r  Command_Unit/Display_OP/counterAN/C_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.285     2.061    Command_Unit/Display_OP/counterAN/C_OBUF[3]_inst_i_2_n_0
    SLICE_X37Y185        LUT6 (Prop_lut6_I1_O)        0.108     2.169 r  Command_Unit/Display_OP/counterAN/C_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.752     3.922    C_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     5.173 r  C_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.173    C[3]
    K13                                                               r  C[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/Result_display_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.806ns  (logic 1.850ns (31.871%)  route 3.955ns (68.129%))
  Logic Levels:           6  (CARRY4=2 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.570    -0.594    Command_Unit/clk_out1
    SLICE_X36Y93         FDRE                                         r  Command_Unit/Result_display_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  Command_Unit/Result_display_reg[2]/Q
                         net (fo=144, routed)         1.680     1.227    Command_Unit/Result_display_reg[17]_0[2]
    SLICE_X39Y187        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     1.344 r  Command_Unit/C_OBUF[6]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     1.344    Command_Unit/C_OBUF[6]_inst_i_20_n_0
    SLICE_X39Y188        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.398 r  Command_Unit/C_OBUF[6]_inst_i_19/O[0]
                         net (fo=8, routed)           0.204     1.602    Command_Unit_n_2001
    SLICE_X39Y186        LUT5 (Prop_lut5_I4_O)        0.107     1.709 r  C_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.000     1.709    Command_Unit/Display_OP/counterAN/data0[5]
    SLICE_X39Y186        MUXF7 (Prop_muxf7_I0_O)      0.062     1.771 r  Command_Unit/Display_OP/counterAN/C_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.287     2.058    Command_Unit/Display_OP/counterAN/C_OBUF[5]_inst_i_2_n_0
    SLICE_X37Y186        LUT6 (Prop_lut6_I1_O)        0.108     2.166 r  Command_Unit/Display_OP/counterAN/C_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.784     3.950    C_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.261     5.211 r  C_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.211    C[5]
    T11                                                               r  C[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/Result_display_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.935ns  (logic 1.783ns (30.048%)  route 4.152ns (69.952%))
  Logic Levels:           6  (CARRY4=2 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.570    -0.594    Command_Unit/clk_out1
    SLICE_X36Y93         FDRE                                         r  Command_Unit/Result_display_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  Command_Unit/Result_display_reg[2]/Q
                         net (fo=144, routed)         1.680     1.227    Command_Unit/Result_display_reg[17]_0[2]
    SLICE_X39Y187        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     1.344 r  Command_Unit/C_OBUF[6]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     1.344    Command_Unit/C_OBUF[6]_inst_i_20_n_0
    SLICE_X39Y188        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.398 r  Command_Unit/C_OBUF[6]_inst_i_19/O[0]
                         net (fo=8, routed)           0.279     1.677    Command_Unit_n_2001
    SLICE_X38Y185        LUT5 (Prop_lut5_I4_O)        0.107     1.784 r  C_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.000     1.784    Command_Unit/Display_OP/counterAN/data0[2]
    SLICE_X38Y185        MUXF7 (Prop_muxf7_I0_O)      0.062     1.846 r  Command_Unit/Display_OP/counterAN/C_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.202     2.048    Command_Unit/Display_OP/counterAN/C_OBUF[2]_inst_i_2_n_0
    SLICE_X36Y185        LUT6 (Prop_lut6_I1_O)        0.108     2.156 r  Command_Unit/Display_OP/counterAN/C_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.990     4.146    C_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     5.341 r  C_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.341    C[2]
    K16                                                               r  C[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Command_Unit/Result_display_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.965ns  (logic 1.825ns (30.603%)  route 4.140ns (69.397%))
  Logic Levels:           5  (CARRY4=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.570    -0.594    Command_Unit/clk_out1
    SLICE_X36Y93         FDRE                                         r  Command_Unit/Result_display_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  Command_Unit/Result_display_reg[2]/Q
                         net (fo=144, routed)         1.680     1.227    Command_Unit/Result_display_reg[17]_0[2]
    SLICE_X39Y187        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.354 r  Command_Unit/C_OBUF[6]_inst_i_20/O[3]
                         net (fo=8, routed)           0.301     1.655    Command_Unit_n_1997
    SLICE_X39Y185        LUT5 (Prop_lut5_I1_O)        0.110     1.765 r  C_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.000     1.765    Command_Unit/Display_OP/counterAN/data0[0]
    SLICE_X39Y185        MUXF7 (Prop_muxf7_I0_O)      0.062     1.827 r  Command_Unit/Display_OP/counterAN/C_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.297     2.123    Command_Unit/Display_OP/counterAN/C_OBUF[0]_inst_i_2_n_0
    SLICE_X36Y185        LUT6 (Prop_lut6_I1_O)        0.108     2.231 r  Command_Unit/Display_OP/counterAN/C_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.862     4.093    C_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.277     5.371 r  C_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.371    C[0]
    T10                                                               r  C[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk50/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk50/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    clk50/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  clk50/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    clk50/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  clk50/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    clk50/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clk50/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk50/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk50/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk50/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  clk50/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    clk50/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk50/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    clk50/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clk50/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk50/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk50/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    clk50/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  clk50/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    clk50/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  clk50/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    clk50/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clk50/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk50/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk50/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk50/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  clk50/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    clk50/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk50/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    clk50/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clk50/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay         37764 Endpoints
Min Delay         37764 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[296][4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.998ns  (logic 1.727ns (19.194%)  route 7.271ns (80.806%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT1=1)
  Clock Path Skew:        -1.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           3.918     5.425    Command_Unit/ALU_CONTROL/add/CPU_RESETN_IBUF
    SLICE_X52Y97         LUT1 (Prop_lut1_I0_O)        0.124     5.549 r  Command_Unit/ALU_CONTROL/add/sum_pipeline[1007][8]_i_1/O
                         net (fo=1, routed)           0.581     6.130    Command_Unit/ALU_CONTROL/add/SR[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.226 r  Command_Unit/ALU_CONTROL/add/SR[0]_BUFG_inst/O
                         net (fo=37765, routed)       2.772     8.998    Command_Unit/ALU_CONTROL/add/SR_BUFG[0]
    SLICE_X59Y18         FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[296][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.664    -1.357    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X59Y18         FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[296][4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[296][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.998ns  (logic 1.727ns (19.194%)  route 7.271ns (80.806%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT1=1)
  Clock Path Skew:        -1.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           3.918     5.425    Command_Unit/ALU_CONTROL/add/CPU_RESETN_IBUF
    SLICE_X52Y97         LUT1 (Prop_lut1_I0_O)        0.124     5.549 r  Command_Unit/ALU_CONTROL/add/sum_pipeline[1007][8]_i_1/O
                         net (fo=1, routed)           0.581     6.130    Command_Unit/ALU_CONTROL/add/SR[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.226 r  Command_Unit/ALU_CONTROL/add/SR[0]_BUFG_inst/O
                         net (fo=37765, routed)       2.772     8.998    Command_Unit/ALU_CONTROL/add/SR_BUFG[0]
    SLICE_X59Y18         FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[296][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.664    -1.357    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X59Y18         FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[296][5]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[296][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.998ns  (logic 1.727ns (19.194%)  route 7.271ns (80.806%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT1=1)
  Clock Path Skew:        -1.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           3.918     5.425    Command_Unit/ALU_CONTROL/add/CPU_RESETN_IBUF
    SLICE_X52Y97         LUT1 (Prop_lut1_I0_O)        0.124     5.549 r  Command_Unit/ALU_CONTROL/add/sum_pipeline[1007][8]_i_1/O
                         net (fo=1, routed)           0.581     6.130    Command_Unit/ALU_CONTROL/add/SR[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.226 r  Command_Unit/ALU_CONTROL/add/SR[0]_BUFG_inst/O
                         net (fo=37765, routed)       2.772     8.998    Command_Unit/ALU_CONTROL/add/SR_BUFG[0]
    SLICE_X59Y18         FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[296][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.664    -1.357    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X59Y18         FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[296][6]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[296][7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.998ns  (logic 1.727ns (19.194%)  route 7.271ns (80.806%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT1=1)
  Clock Path Skew:        -1.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           3.918     5.425    Command_Unit/ALU_CONTROL/add/CPU_RESETN_IBUF
    SLICE_X52Y97         LUT1 (Prop_lut1_I0_O)        0.124     5.549 r  Command_Unit/ALU_CONTROL/add/sum_pipeline[1007][8]_i_1/O
                         net (fo=1, routed)           0.581     6.130    Command_Unit/ALU_CONTROL/add/SR[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.226 r  Command_Unit/ALU_CONTROL/add/SR[0]_BUFG_inst/O
                         net (fo=37765, routed)       2.772     8.998    Command_Unit/ALU_CONTROL/add/SR_BUFG[0]
    SLICE_X59Y18         FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[296][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.664    -1.357    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X59Y18         FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[296][7]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[298][8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.998ns  (logic 1.727ns (19.194%)  route 7.271ns (80.806%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT1=1)
  Clock Path Skew:        -1.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           3.918     5.425    Command_Unit/ALU_CONTROL/add/CPU_RESETN_IBUF
    SLICE_X52Y97         LUT1 (Prop_lut1_I0_O)        0.124     5.549 r  Command_Unit/ALU_CONTROL/add/sum_pipeline[1007][8]_i_1/O
                         net (fo=1, routed)           0.581     6.130    Command_Unit/ALU_CONTROL/add/SR[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.226 r  Command_Unit/ALU_CONTROL/add/SR[0]_BUFG_inst/O
                         net (fo=37765, routed)       2.772     8.998    Command_Unit/ALU_CONTROL/add/SR_BUFG[0]
    SLICE_X58Y18         FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[298][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.664    -1.357    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X58Y18         FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[298][8]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Mem_B/stack_data_reg[809][4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.832ns  (logic 1.727ns (19.555%)  route 7.105ns (80.445%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT1=1)
  Clock Path Skew:        -1.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           3.918     5.425    Command_Unit/ALU_CONTROL/add/CPU_RESETN_IBUF
    SLICE_X52Y97         LUT1 (Prop_lut1_I0_O)        0.124     5.549 r  Command_Unit/ALU_CONTROL/add/sum_pipeline[1007][8]_i_1/O
                         net (fo=1, routed)           0.581     6.130    Command_Unit/ALU_CONTROL/add/SR[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.226 r  Command_Unit/ALU_CONTROL/add/SR[0]_BUFG_inst/O
                         net (fo=37765, routed)       2.606     8.832    Mem_B/reset
    SLICE_X44Y3          FDRE                                         r  Mem_B/stack_data_reg[809][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.680    -1.341    Mem_B/clk_out1
    SLICE_X44Y3          FDRE                                         r  Mem_B/stack_data_reg[809][4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Mem_B/stack_data_reg[809][7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.832ns  (logic 1.727ns (19.555%)  route 7.105ns (80.445%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT1=1)
  Clock Path Skew:        -1.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           3.918     5.425    Command_Unit/ALU_CONTROL/add/CPU_RESETN_IBUF
    SLICE_X52Y97         LUT1 (Prop_lut1_I0_O)        0.124     5.549 r  Command_Unit/ALU_CONTROL/add/sum_pipeline[1007][8]_i_1/O
                         net (fo=1, routed)           0.581     6.130    Command_Unit/ALU_CONTROL/add/SR[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.226 r  Command_Unit/ALU_CONTROL/add/SR[0]_BUFG_inst/O
                         net (fo=37765, routed)       2.606     8.832    Mem_B/reset
    SLICE_X44Y3          FDRE                                         r  Mem_B/stack_data_reg[809][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.680    -1.341    Mem_B/clk_out1
    SLICE_X44Y3          FDRE                                         r  Mem_B/stack_data_reg[809][7]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Mem_B/stack_data_reg[815][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.827ns  (logic 1.727ns (19.564%)  route 7.100ns (80.436%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT1=1)
  Clock Path Skew:        -1.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           3.918     5.425    Command_Unit/ALU_CONTROL/add/CPU_RESETN_IBUF
    SLICE_X52Y97         LUT1 (Prop_lut1_I0_O)        0.124     5.549 r  Command_Unit/ALU_CONTROL/add/sum_pipeline[1007][8]_i_1/O
                         net (fo=1, routed)           0.581     6.130    Command_Unit/ALU_CONTROL/add/SR[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.226 r  Command_Unit/ALU_CONTROL/add/SR[0]_BUFG_inst/O
                         net (fo=37765, routed)       2.601     8.827    Mem_B/reset
    SLICE_X45Y3          FDRE                                         r  Mem_B/stack_data_reg[815][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.680    -1.341    Mem_B/clk_out1
    SLICE_X45Y3          FDRE                                         r  Mem_B/stack_data_reg[815][0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Mem_B/stack_data_reg[815][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.827ns  (logic 1.727ns (19.564%)  route 7.100ns (80.436%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT1=1)
  Clock Path Skew:        -1.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           3.918     5.425    Command_Unit/ALU_CONTROL/add/CPU_RESETN_IBUF
    SLICE_X52Y97         LUT1 (Prop_lut1_I0_O)        0.124     5.549 r  Command_Unit/ALU_CONTROL/add/sum_pipeline[1007][8]_i_1/O
                         net (fo=1, routed)           0.581     6.130    Command_Unit/ALU_CONTROL/add/SR[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.226 r  Command_Unit/ALU_CONTROL/add/SR[0]_BUFG_inst/O
                         net (fo=37765, routed)       2.601     8.827    Mem_B/reset
    SLICE_X45Y3          FDRE                                         r  Mem_B/stack_data_reg[815][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.680    -1.341    Mem_B/clk_out1
    SLICE_X45Y3          FDRE                                         r  Mem_B/stack_data_reg[815][1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Mem_B/stack_data_reg[815][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.827ns  (logic 1.727ns (19.564%)  route 7.100ns (80.436%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT1=1)
  Clock Path Skew:        -1.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           3.918     5.425    Command_Unit/ALU_CONTROL/add/CPU_RESETN_IBUF
    SLICE_X52Y97         LUT1 (Prop_lut1_I0_O)        0.124     5.549 r  Command_Unit/ALU_CONTROL/add/sum_pipeline[1007][8]_i_1/O
                         net (fo=1, routed)           0.581     6.130    Command_Unit/ALU_CONTROL/add/SR[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.226 r  Command_Unit/ALU_CONTROL/add/SR[0]_BUFG_inst/O
                         net (fo=37765, routed)       2.601     8.827    Mem_B/reset
    SLICE_X45Y3          FDRE                                         r  Mem_B/stack_data_reg[815][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.680    -1.341    Mem_B/clk_out1
    SLICE_X45Y3          FDRE                                         r  Mem_B/stack_data_reg[815][2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_TXD_IN
                            (input port)
  Destination:            UART/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.888ns  (logic 0.257ns (13.634%)  route 1.631ns (86.366%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  UART_TXD_IN (IN)
                         net (fo=0)                   0.000     0.000    UART_TXD_IN
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  UART_TXD_IN_IBUF_inst/O
                         net (fo=1, routed)           1.631     1.888    UART/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[1]_0[0]
    SLICE_X41Y107        FDRE                                         r  UART/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.833    -0.840    UART/uart_rx_blk/rx_sync_inst/clk_out1
    SLICE_X41Y107        FDRE                                         r  UART/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[605][4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.840ns  (logic 0.346ns (12.169%)  route 2.494ns (87.831%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT1=1)
  Clock Path Skew:        -0.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           1.671     1.946    Command_Unit/ALU_CONTROL/add/CPU_RESETN_IBUF
    SLICE_X52Y97         LUT1 (Prop_lut1_I0_O)        0.045     1.991 r  Command_Unit/ALU_CONTROL/add/sum_pipeline[1007][8]_i_1/O
                         net (fo=1, routed)           0.213     2.204    Command_Unit/ALU_CONTROL/add/SR[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.230 r  Command_Unit/ALU_CONTROL/add/SR[0]_BUFG_inst/O
                         net (fo=37765, routed)       0.610     2.840    Command_Unit/ALU_CONTROL/add/SR_BUFG[0]
    SLICE_X57Y123        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[605][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.814    -0.859    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X57Y123        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[605][4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[605][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.840ns  (logic 0.346ns (12.169%)  route 2.494ns (87.831%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT1=1)
  Clock Path Skew:        -0.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           1.671     1.946    Command_Unit/ALU_CONTROL/add/CPU_RESETN_IBUF
    SLICE_X52Y97         LUT1 (Prop_lut1_I0_O)        0.045     1.991 r  Command_Unit/ALU_CONTROL/add/sum_pipeline[1007][8]_i_1/O
                         net (fo=1, routed)           0.213     2.204    Command_Unit/ALU_CONTROL/add/SR[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.230 r  Command_Unit/ALU_CONTROL/add/SR[0]_BUFG_inst/O
                         net (fo=37765, routed)       0.610     2.840    Command_Unit/ALU_CONTROL/add/SR_BUFG[0]
    SLICE_X57Y123        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[605][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.814    -0.859    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X57Y123        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[605][5]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[605][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.840ns  (logic 0.346ns (12.169%)  route 2.494ns (87.831%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT1=1)
  Clock Path Skew:        -0.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           1.671     1.946    Command_Unit/ALU_CONTROL/add/CPU_RESETN_IBUF
    SLICE_X52Y97         LUT1 (Prop_lut1_I0_O)        0.045     1.991 r  Command_Unit/ALU_CONTROL/add/sum_pipeline[1007][8]_i_1/O
                         net (fo=1, routed)           0.213     2.204    Command_Unit/ALU_CONTROL/add/SR[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.230 r  Command_Unit/ALU_CONTROL/add/SR[0]_BUFG_inst/O
                         net (fo=37765, routed)       0.610     2.840    Command_Unit/ALU_CONTROL/add/SR_BUFG[0]
    SLICE_X57Y123        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[605][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.814    -0.859    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X57Y123        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[605][6]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[605][7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.840ns  (logic 0.346ns (12.169%)  route 2.494ns (87.831%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT1=1)
  Clock Path Skew:        -0.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           1.671     1.946    Command_Unit/ALU_CONTROL/add/CPU_RESETN_IBUF
    SLICE_X52Y97         LUT1 (Prop_lut1_I0_O)        0.045     1.991 r  Command_Unit/ALU_CONTROL/add/sum_pipeline[1007][8]_i_1/O
                         net (fo=1, routed)           0.213     2.204    Command_Unit/ALU_CONTROL/add/SR[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.230 r  Command_Unit/ALU_CONTROL/add/SR[0]_BUFG_inst/O
                         net (fo=37765, routed)       0.610     2.840    Command_Unit/ALU_CONTROL/add/SR_BUFG[0]
    SLICE_X57Y123        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[605][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.814    -0.859    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X57Y123        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[605][7]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[2001][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.841ns  (logic 0.346ns (12.165%)  route 2.495ns (87.835%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT1=1)
  Clock Path Skew:        -0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           1.671     1.946    Command_Unit/ALU_CONTROL/add/CPU_RESETN_IBUF
    SLICE_X52Y97         LUT1 (Prop_lut1_I0_O)        0.045     1.991 r  Command_Unit/ALU_CONTROL/add/sum_pipeline[1007][8]_i_1/O
                         net (fo=1, routed)           0.213     2.204    Command_Unit/ALU_CONTROL/add/SR[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.230 r  Command_Unit/ALU_CONTROL/add/SR[0]_BUFG_inst/O
                         net (fo=37765, routed)       0.611     2.841    Command_Unit/ALU_CONTROL/add/SR_BUFG[0]
    SLICE_X54Y127        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[2001][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.814    -0.858    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X54Y127        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[2001][0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[2001][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.841ns  (logic 0.346ns (12.165%)  route 2.495ns (87.835%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT1=1)
  Clock Path Skew:        -0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           1.671     1.946    Command_Unit/ALU_CONTROL/add/CPU_RESETN_IBUF
    SLICE_X52Y97         LUT1 (Prop_lut1_I0_O)        0.045     1.991 r  Command_Unit/ALU_CONTROL/add/sum_pipeline[1007][8]_i_1/O
                         net (fo=1, routed)           0.213     2.204    Command_Unit/ALU_CONTROL/add/SR[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.230 r  Command_Unit/ALU_CONTROL/add/SR[0]_BUFG_inst/O
                         net (fo=37765, routed)       0.611     2.841    Command_Unit/ALU_CONTROL/add/SR_BUFG[0]
    SLICE_X54Y127        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[2001][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.814    -0.858    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X54Y127        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[2001][1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[2001][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.841ns  (logic 0.346ns (12.165%)  route 2.495ns (87.835%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT1=1)
  Clock Path Skew:        -0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           1.671     1.946    Command_Unit/ALU_CONTROL/add/CPU_RESETN_IBUF
    SLICE_X52Y97         LUT1 (Prop_lut1_I0_O)        0.045     1.991 r  Command_Unit/ALU_CONTROL/add/sum_pipeline[1007][8]_i_1/O
                         net (fo=1, routed)           0.213     2.204    Command_Unit/ALU_CONTROL/add/SR[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.230 r  Command_Unit/ALU_CONTROL/add/SR[0]_BUFG_inst/O
                         net (fo=37765, routed)       0.611     2.841    Command_Unit/ALU_CONTROL/add/SR_BUFG[0]
    SLICE_X54Y127        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[2001][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.814    -0.858    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X54Y127        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[2001][2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[2001][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.841ns  (logic 0.346ns (12.165%)  route 2.495ns (87.835%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT1=1)
  Clock Path Skew:        -0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           1.671     1.946    Command_Unit/ALU_CONTROL/add/CPU_RESETN_IBUF
    SLICE_X52Y97         LUT1 (Prop_lut1_I0_O)        0.045     1.991 r  Command_Unit/ALU_CONTROL/add/sum_pipeline[1007][8]_i_1/O
                         net (fo=1, routed)           0.213     2.204    Command_Unit/ALU_CONTROL/add/SR[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.230 r  Command_Unit/ALU_CONTROL/add/SR[0]_BUFG_inst/O
                         net (fo=37765, routed)       0.611     2.841    Command_Unit/ALU_CONTROL/add/SR_BUFG[0]
    SLICE_X54Y127        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[2001][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.814    -0.858    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X54Y127        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[2001][3]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[2001][4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.841ns  (logic 0.346ns (12.165%)  route 2.495ns (87.835%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT1=1)
  Clock Path Skew:        -0.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           1.671     1.946    Command_Unit/ALU_CONTROL/add/CPU_RESETN_IBUF
    SLICE_X52Y97         LUT1 (Prop_lut1_I0_O)        0.045     1.991 r  Command_Unit/ALU_CONTROL/add/sum_pipeline[1007][8]_i_1/O
                         net (fo=1, routed)           0.213     2.204    Command_Unit/ALU_CONTROL/add/SR[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.230 r  Command_Unit/ALU_CONTROL/add/SR[0]_BUFG_inst/O
                         net (fo=37765, routed)       0.611     2.841    Command_Unit/ALU_CONTROL/add/SR_BUFG[0]
    SLICE_X54Y128        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[2001][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.816    -0.857    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X54Y128        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[2001][4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay         37764 Endpoints
Min Delay         37764 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[296][4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.998ns  (logic 1.727ns (19.194%)  route 7.271ns (80.806%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT1=1)
  Clock Path Skew:        -1.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           3.918     5.425    Command_Unit/ALU_CONTROL/add/CPU_RESETN_IBUF
    SLICE_X52Y97         LUT1 (Prop_lut1_I0_O)        0.124     5.549 r  Command_Unit/ALU_CONTROL/add/sum_pipeline[1007][8]_i_1/O
                         net (fo=1, routed)           0.581     6.130    Command_Unit/ALU_CONTROL/add/SR[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.226 r  Command_Unit/ALU_CONTROL/add/SR[0]_BUFG_inst/O
                         net (fo=37765, routed)       2.772     8.998    Command_Unit/ALU_CONTROL/add/SR_BUFG[0]
    SLICE_X59Y18         FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[296][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.664    -1.357    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X59Y18         FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[296][4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[296][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.998ns  (logic 1.727ns (19.194%)  route 7.271ns (80.806%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT1=1)
  Clock Path Skew:        -1.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           3.918     5.425    Command_Unit/ALU_CONTROL/add/CPU_RESETN_IBUF
    SLICE_X52Y97         LUT1 (Prop_lut1_I0_O)        0.124     5.549 r  Command_Unit/ALU_CONTROL/add/sum_pipeline[1007][8]_i_1/O
                         net (fo=1, routed)           0.581     6.130    Command_Unit/ALU_CONTROL/add/SR[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.226 r  Command_Unit/ALU_CONTROL/add/SR[0]_BUFG_inst/O
                         net (fo=37765, routed)       2.772     8.998    Command_Unit/ALU_CONTROL/add/SR_BUFG[0]
    SLICE_X59Y18         FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[296][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.664    -1.357    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X59Y18         FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[296][5]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[296][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.998ns  (logic 1.727ns (19.194%)  route 7.271ns (80.806%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT1=1)
  Clock Path Skew:        -1.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           3.918     5.425    Command_Unit/ALU_CONTROL/add/CPU_RESETN_IBUF
    SLICE_X52Y97         LUT1 (Prop_lut1_I0_O)        0.124     5.549 r  Command_Unit/ALU_CONTROL/add/sum_pipeline[1007][8]_i_1/O
                         net (fo=1, routed)           0.581     6.130    Command_Unit/ALU_CONTROL/add/SR[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.226 r  Command_Unit/ALU_CONTROL/add/SR[0]_BUFG_inst/O
                         net (fo=37765, routed)       2.772     8.998    Command_Unit/ALU_CONTROL/add/SR_BUFG[0]
    SLICE_X59Y18         FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[296][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.664    -1.357    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X59Y18         FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[296][6]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[296][7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.998ns  (logic 1.727ns (19.194%)  route 7.271ns (80.806%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT1=1)
  Clock Path Skew:        -1.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           3.918     5.425    Command_Unit/ALU_CONTROL/add/CPU_RESETN_IBUF
    SLICE_X52Y97         LUT1 (Prop_lut1_I0_O)        0.124     5.549 r  Command_Unit/ALU_CONTROL/add/sum_pipeline[1007][8]_i_1/O
                         net (fo=1, routed)           0.581     6.130    Command_Unit/ALU_CONTROL/add/SR[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.226 r  Command_Unit/ALU_CONTROL/add/SR[0]_BUFG_inst/O
                         net (fo=37765, routed)       2.772     8.998    Command_Unit/ALU_CONTROL/add/SR_BUFG[0]
    SLICE_X59Y18         FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[296][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.664    -1.357    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X59Y18         FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[296][7]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[298][8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.998ns  (logic 1.727ns (19.194%)  route 7.271ns (80.806%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT1=1)
  Clock Path Skew:        -1.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           3.918     5.425    Command_Unit/ALU_CONTROL/add/CPU_RESETN_IBUF
    SLICE_X52Y97         LUT1 (Prop_lut1_I0_O)        0.124     5.549 r  Command_Unit/ALU_CONTROL/add/sum_pipeline[1007][8]_i_1/O
                         net (fo=1, routed)           0.581     6.130    Command_Unit/ALU_CONTROL/add/SR[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.226 r  Command_Unit/ALU_CONTROL/add/SR[0]_BUFG_inst/O
                         net (fo=37765, routed)       2.772     8.998    Command_Unit/ALU_CONTROL/add/SR_BUFG[0]
    SLICE_X58Y18         FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[298][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.664    -1.357    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X58Y18         FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[298][8]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Mem_B/stack_data_reg[809][4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.832ns  (logic 1.727ns (19.555%)  route 7.105ns (80.445%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT1=1)
  Clock Path Skew:        -1.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           3.918     5.425    Command_Unit/ALU_CONTROL/add/CPU_RESETN_IBUF
    SLICE_X52Y97         LUT1 (Prop_lut1_I0_O)        0.124     5.549 r  Command_Unit/ALU_CONTROL/add/sum_pipeline[1007][8]_i_1/O
                         net (fo=1, routed)           0.581     6.130    Command_Unit/ALU_CONTROL/add/SR[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.226 r  Command_Unit/ALU_CONTROL/add/SR[0]_BUFG_inst/O
                         net (fo=37765, routed)       2.606     8.832    Mem_B/reset
    SLICE_X44Y3          FDRE                                         r  Mem_B/stack_data_reg[809][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.680    -1.341    Mem_B/clk_out1
    SLICE_X44Y3          FDRE                                         r  Mem_B/stack_data_reg[809][4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Mem_B/stack_data_reg[809][7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.832ns  (logic 1.727ns (19.555%)  route 7.105ns (80.445%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT1=1)
  Clock Path Skew:        -1.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           3.918     5.425    Command_Unit/ALU_CONTROL/add/CPU_RESETN_IBUF
    SLICE_X52Y97         LUT1 (Prop_lut1_I0_O)        0.124     5.549 r  Command_Unit/ALU_CONTROL/add/sum_pipeline[1007][8]_i_1/O
                         net (fo=1, routed)           0.581     6.130    Command_Unit/ALU_CONTROL/add/SR[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.226 r  Command_Unit/ALU_CONTROL/add/SR[0]_BUFG_inst/O
                         net (fo=37765, routed)       2.606     8.832    Mem_B/reset
    SLICE_X44Y3          FDRE                                         r  Mem_B/stack_data_reg[809][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.680    -1.341    Mem_B/clk_out1
    SLICE_X44Y3          FDRE                                         r  Mem_B/stack_data_reg[809][7]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Mem_B/stack_data_reg[815][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.827ns  (logic 1.727ns (19.564%)  route 7.100ns (80.436%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT1=1)
  Clock Path Skew:        -1.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           3.918     5.425    Command_Unit/ALU_CONTROL/add/CPU_RESETN_IBUF
    SLICE_X52Y97         LUT1 (Prop_lut1_I0_O)        0.124     5.549 r  Command_Unit/ALU_CONTROL/add/sum_pipeline[1007][8]_i_1/O
                         net (fo=1, routed)           0.581     6.130    Command_Unit/ALU_CONTROL/add/SR[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.226 r  Command_Unit/ALU_CONTROL/add/SR[0]_BUFG_inst/O
                         net (fo=37765, routed)       2.601     8.827    Mem_B/reset
    SLICE_X45Y3          FDRE                                         r  Mem_B/stack_data_reg[815][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.680    -1.341    Mem_B/clk_out1
    SLICE_X45Y3          FDRE                                         r  Mem_B/stack_data_reg[815][0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Mem_B/stack_data_reg[815][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.827ns  (logic 1.727ns (19.564%)  route 7.100ns (80.436%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT1=1)
  Clock Path Skew:        -1.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           3.918     5.425    Command_Unit/ALU_CONTROL/add/CPU_RESETN_IBUF
    SLICE_X52Y97         LUT1 (Prop_lut1_I0_O)        0.124     5.549 r  Command_Unit/ALU_CONTROL/add/sum_pipeline[1007][8]_i_1/O
                         net (fo=1, routed)           0.581     6.130    Command_Unit/ALU_CONTROL/add/SR[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.226 r  Command_Unit/ALU_CONTROL/add/SR[0]_BUFG_inst/O
                         net (fo=37765, routed)       2.601     8.827    Mem_B/reset
    SLICE_X45Y3          FDRE                                         r  Mem_B/stack_data_reg[815][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.680    -1.341    Mem_B/clk_out1
    SLICE_X45Y3          FDRE                                         r  Mem_B/stack_data_reg[815][1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Mem_B/stack_data_reg[815][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.827ns  (logic 1.727ns (19.564%)  route 7.100ns (80.436%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT1=1)
  Clock Path Skew:        -1.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           3.918     5.425    Command_Unit/ALU_CONTROL/add/CPU_RESETN_IBUF
    SLICE_X52Y97         LUT1 (Prop_lut1_I0_O)        0.124     5.549 r  Command_Unit/ALU_CONTROL/add/sum_pipeline[1007][8]_i_1/O
                         net (fo=1, routed)           0.581     6.130    Command_Unit/ALU_CONTROL/add/SR[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.226 r  Command_Unit/ALU_CONTROL/add/SR[0]_BUFG_inst/O
                         net (fo=37765, routed)       2.601     8.827    Mem_B/reset
    SLICE_X45Y3          FDRE                                         r  Mem_B/stack_data_reg[815][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       1.680    -1.341    Mem_B/clk_out1
    SLICE_X45Y3          FDRE                                         r  Mem_B/stack_data_reg[815][2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_TXD_IN
                            (input port)
  Destination:            UART/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.888ns  (logic 0.257ns (13.634%)  route 1.631ns (86.366%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  UART_TXD_IN (IN)
                         net (fo=0)                   0.000     0.000    UART_TXD_IN
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  UART_TXD_IN_IBUF_inst/O
                         net (fo=1, routed)           1.631     1.888    UART/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[1]_0[0]
    SLICE_X41Y107        FDRE                                         r  UART/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.833    -0.840    UART/uart_rx_blk/rx_sync_inst/clk_out1
    SLICE_X41Y107        FDRE                                         r  UART/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[605][4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.840ns  (logic 0.346ns (12.169%)  route 2.494ns (87.831%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT1=1)
  Clock Path Skew:        -0.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           1.671     1.946    Command_Unit/ALU_CONTROL/add/CPU_RESETN_IBUF
    SLICE_X52Y97         LUT1 (Prop_lut1_I0_O)        0.045     1.991 r  Command_Unit/ALU_CONTROL/add/sum_pipeline[1007][8]_i_1/O
                         net (fo=1, routed)           0.213     2.204    Command_Unit/ALU_CONTROL/add/SR[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.230 r  Command_Unit/ALU_CONTROL/add/SR[0]_BUFG_inst/O
                         net (fo=37765, routed)       0.610     2.840    Command_Unit/ALU_CONTROL/add/SR_BUFG[0]
    SLICE_X57Y123        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[605][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.814    -0.859    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X57Y123        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[605][4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[605][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.840ns  (logic 0.346ns (12.169%)  route 2.494ns (87.831%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT1=1)
  Clock Path Skew:        -0.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           1.671     1.946    Command_Unit/ALU_CONTROL/add/CPU_RESETN_IBUF
    SLICE_X52Y97         LUT1 (Prop_lut1_I0_O)        0.045     1.991 r  Command_Unit/ALU_CONTROL/add/sum_pipeline[1007][8]_i_1/O
                         net (fo=1, routed)           0.213     2.204    Command_Unit/ALU_CONTROL/add/SR[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.230 r  Command_Unit/ALU_CONTROL/add/SR[0]_BUFG_inst/O
                         net (fo=37765, routed)       0.610     2.840    Command_Unit/ALU_CONTROL/add/SR_BUFG[0]
    SLICE_X57Y123        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[605][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.814    -0.859    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X57Y123        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[605][5]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[605][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.840ns  (logic 0.346ns (12.169%)  route 2.494ns (87.831%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT1=1)
  Clock Path Skew:        -0.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           1.671     1.946    Command_Unit/ALU_CONTROL/add/CPU_RESETN_IBUF
    SLICE_X52Y97         LUT1 (Prop_lut1_I0_O)        0.045     1.991 r  Command_Unit/ALU_CONTROL/add/sum_pipeline[1007][8]_i_1/O
                         net (fo=1, routed)           0.213     2.204    Command_Unit/ALU_CONTROL/add/SR[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.230 r  Command_Unit/ALU_CONTROL/add/SR[0]_BUFG_inst/O
                         net (fo=37765, routed)       0.610     2.840    Command_Unit/ALU_CONTROL/add/SR_BUFG[0]
    SLICE_X57Y123        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[605][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.814    -0.859    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X57Y123        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[605][6]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[605][7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.840ns  (logic 0.346ns (12.169%)  route 2.494ns (87.831%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT1=1)
  Clock Path Skew:        -0.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           1.671     1.946    Command_Unit/ALU_CONTROL/add/CPU_RESETN_IBUF
    SLICE_X52Y97         LUT1 (Prop_lut1_I0_O)        0.045     1.991 r  Command_Unit/ALU_CONTROL/add/sum_pipeline[1007][8]_i_1/O
                         net (fo=1, routed)           0.213     2.204    Command_Unit/ALU_CONTROL/add/SR[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.230 r  Command_Unit/ALU_CONTROL/add/SR[0]_BUFG_inst/O
                         net (fo=37765, routed)       0.610     2.840    Command_Unit/ALU_CONTROL/add/SR_BUFG[0]
    SLICE_X57Y123        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[605][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.814    -0.859    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X57Y123        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[605][7]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[2001][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.841ns  (logic 0.346ns (12.165%)  route 2.495ns (87.835%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT1=1)
  Clock Path Skew:        -0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           1.671     1.946    Command_Unit/ALU_CONTROL/add/CPU_RESETN_IBUF
    SLICE_X52Y97         LUT1 (Prop_lut1_I0_O)        0.045     1.991 r  Command_Unit/ALU_CONTROL/add/sum_pipeline[1007][8]_i_1/O
                         net (fo=1, routed)           0.213     2.204    Command_Unit/ALU_CONTROL/add/SR[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.230 r  Command_Unit/ALU_CONTROL/add/SR[0]_BUFG_inst/O
                         net (fo=37765, routed)       0.611     2.841    Command_Unit/ALU_CONTROL/add/SR_BUFG[0]
    SLICE_X54Y127        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[2001][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.814    -0.858    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X54Y127        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[2001][0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[2001][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.841ns  (logic 0.346ns (12.165%)  route 2.495ns (87.835%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT1=1)
  Clock Path Skew:        -0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           1.671     1.946    Command_Unit/ALU_CONTROL/add/CPU_RESETN_IBUF
    SLICE_X52Y97         LUT1 (Prop_lut1_I0_O)        0.045     1.991 r  Command_Unit/ALU_CONTROL/add/sum_pipeline[1007][8]_i_1/O
                         net (fo=1, routed)           0.213     2.204    Command_Unit/ALU_CONTROL/add/SR[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.230 r  Command_Unit/ALU_CONTROL/add/SR[0]_BUFG_inst/O
                         net (fo=37765, routed)       0.611     2.841    Command_Unit/ALU_CONTROL/add/SR_BUFG[0]
    SLICE_X54Y127        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[2001][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.814    -0.858    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X54Y127        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[2001][1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[2001][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.841ns  (logic 0.346ns (12.165%)  route 2.495ns (87.835%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT1=1)
  Clock Path Skew:        -0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           1.671     1.946    Command_Unit/ALU_CONTROL/add/CPU_RESETN_IBUF
    SLICE_X52Y97         LUT1 (Prop_lut1_I0_O)        0.045     1.991 r  Command_Unit/ALU_CONTROL/add/sum_pipeline[1007][8]_i_1/O
                         net (fo=1, routed)           0.213     2.204    Command_Unit/ALU_CONTROL/add/SR[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.230 r  Command_Unit/ALU_CONTROL/add/SR[0]_BUFG_inst/O
                         net (fo=37765, routed)       0.611     2.841    Command_Unit/ALU_CONTROL/add/SR_BUFG[0]
    SLICE_X54Y127        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[2001][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.814    -0.858    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X54Y127        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[2001][2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[2001][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.841ns  (logic 0.346ns (12.165%)  route 2.495ns (87.835%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT1=1)
  Clock Path Skew:        -0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           1.671     1.946    Command_Unit/ALU_CONTROL/add/CPU_RESETN_IBUF
    SLICE_X52Y97         LUT1 (Prop_lut1_I0_O)        0.045     1.991 r  Command_Unit/ALU_CONTROL/add/sum_pipeline[1007][8]_i_1/O
                         net (fo=1, routed)           0.213     2.204    Command_Unit/ALU_CONTROL/add/SR[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.230 r  Command_Unit/ALU_CONTROL/add/SR[0]_BUFG_inst/O
                         net (fo=37765, routed)       0.611     2.841    Command_Unit/ALU_CONTROL/add/SR_BUFG[0]
    SLICE_X54Y127        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[2001][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.814    -0.858    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X54Y127        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[2001][3]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[2001][4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.841ns  (logic 0.346ns (12.165%)  route 2.495ns (87.835%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT1=1)
  Clock Path Skew:        -0.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           1.671     1.946    Command_Unit/ALU_CONTROL/add/CPU_RESETN_IBUF
    SLICE_X52Y97         LUT1 (Prop_lut1_I0_O)        0.045     1.991 r  Command_Unit/ALU_CONTROL/add/sum_pipeline[1007][8]_i_1/O
                         net (fo=1, routed)           0.213     2.204    Command_Unit/ALU_CONTROL/add/SR[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.230 r  Command_Unit/ALU_CONTROL/add/SR[0]_BUFG_inst/O
                         net (fo=37765, routed)       0.611     2.841    Command_Unit/ALU_CONTROL/add/SR_BUFG[0]
    SLICE_X54Y128        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[2001][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk50/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk50/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk50/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk50/inst/clkout1_buf/O
                         net (fo=37870, routed)       0.816    -0.857    Command_Unit/ALU_CONTROL/add/clk_out1
    SLICE_X54Y128        FDRE                                         r  Command_Unit/ALU_CONTROL/add/sum_pipeline_reg[2001][4]/C





