
stm-wheel.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000056c4  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000154  080057d0  080057d0  000067d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005924  08005924  00007068  2**0
                  CONTENTS
  4 .ARM          00000008  08005924  08005924  00006924  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800592c  0800592c  00007068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800592c  0800592c  0000692c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005930  08005930  00006930  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08005934  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002c0  20000068  0800599c  00007068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000328  0800599c  00007328  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00007068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b5a3  00000000  00000000  00007091  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002081  00000000  00000000  00012634  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a70  00000000  00000000  000146b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000007f4  00000000  00000000  00015128  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018afe  00000000  00000000  0001591c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c538  00000000  00000000  0002e41a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008bbf6  00000000  00000000  0003a952  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c6548  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003260  00000000  00000000  000c658c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004c  00000000  00000000  000c97ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000068 	.word	0x20000068
 8000128:	00000000 	.word	0x00000000
 800012c:	080057b8 	.word	0x080057b8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000006c 	.word	0x2000006c
 8000148:	080057b8 	.word	0x080057b8

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800015c:	b580      	push	{r7, lr}
 800015e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000160:	f000 ffd6 	bl	8001110 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000164:	f000 f84c 	bl	8000200 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000168:	f000 f99e 	bl	80004a8 <MX_GPIO_Init>
  MX_DMA_Init();
 800016c:	f000 f97e 	bl	800046c <MX_DMA_Init>
  MX_CAN_Init();
 8000170:	f000 f904 	bl	800037c <MX_CAN_Init>
  MX_USART1_UART_Init();
 8000174:	f000 f950 	bl	8000418 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8000178:	f000 f896 	bl	80002a8 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_CAN_Start(&hcan);
 800017c:	481d      	ldr	r0, [pc, #116]	@ (80001f4 <main+0x98>)
 800017e:	f001 fdd2 	bl	8001d26 <HAL_CAN_Start>
  HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO1_MSG_PENDING);
 8000182:	2110      	movs	r1, #16
 8000184:	481b      	ldr	r0, [pc, #108]	@ (80001f4 <main+0x98>)
 8000186:	f002 f84b 	bl	8002220 <HAL_CAN_ActivateNotification>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);   // Turn LED off
 800018a:	2201      	movs	r2, #1
 800018c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000190:	4819      	ldr	r0, [pc, #100]	@ (80001f8 <main+0x9c>)
 8000192:	f002 ffe4 	bl	800315e <HAL_GPIO_WritePin>
	telemetry_data.tRpm = 0;
 8000196:	4b19      	ldr	r3, [pc, #100]	@ (80001fc <main+0xa0>)
 8000198:	2200      	movs	r2, #0
 800019a:	601a      	str	r2, [r3, #0]
	telemetry_data.tRpm = 0;
 800019c:	4b17      	ldr	r3, [pc, #92]	@ (80001fc <main+0xa0>)
 800019e:	2200      	movs	r2, #0
 80001a0:	601a      	str	r2, [r3, #0]
	telemetry_data.tSpeedKmh = 0;
 80001a2:	4b16      	ldr	r3, [pc, #88]	@ (80001fc <main+0xa0>)
 80001a4:	2200      	movs	r2, #0
 80001a6:	609a      	str	r2, [r3, #8]
	telemetry_data.tHasDRS = 0;
 80001a8:	4b14      	ldr	r3, [pc, #80]	@ (80001fc <main+0xa0>)
 80001aa:	2200      	movs	r2, #0
 80001ac:	60da      	str	r2, [r3, #12]
	telemetry_data.tDrs = 0;
 80001ae:	4b13      	ldr	r3, [pc, #76]	@ (80001fc <main+0xa0>)
 80001b0:	2200      	movs	r2, #0
 80001b2:	611a      	str	r2, [r3, #16]
	telemetry_data.tPitLim = 0;
 80001b4:	4b11      	ldr	r3, [pc, #68]	@ (80001fc <main+0xa0>)
 80001b6:	2200      	movs	r2, #0
 80001b8:	615a      	str	r2, [r3, #20]
	telemetry_data.tFuel = 0;
 80001ba:	4b10      	ldr	r3, [pc, #64]	@ (80001fc <main+0xa0>)
 80001bc:	2200      	movs	r2, #0
 80001be:	619a      	str	r2, [r3, #24]
	telemetry_data.tBrakeBias = 0;
 80001c0:	4b0e      	ldr	r3, [pc, #56]	@ (80001fc <main+0xa0>)
 80001c2:	2200      	movs	r2, #0
 80001c4:	61da      	str	r2, [r3, #28]

	Start_ADC_DMA();
 80001c6:	f000 fbb1 	bl	800092c <Start_ADC_DMA>
  while (1)
  {
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);   // Turn LED off
 80001ca:	2200      	movs	r2, #0
 80001cc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80001d0:	4809      	ldr	r0, [pc, #36]	@ (80001f8 <main+0x9c>)
 80001d2:	f002 ffc4 	bl	800315e <HAL_GPIO_WritePin>

	  updateTelemetry();
 80001d6:	f000 f9db 	bl	8000590 <updateTelemetry>
	  updateUserInput();
 80001da:	f000 faf1 	bl	80007c0 <updateUserInput>

	  CAN_Transmit();
 80001de:	f000 fc2b 	bl	8000a38 <CAN_Transmit>

	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);   // Turn LED off
 80001e2:	2201      	movs	r2, #1
 80001e4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80001e8:	4803      	ldr	r0, [pc, #12]	@ (80001f8 <main+0x9c>)
 80001ea:	f002 ffb8 	bl	800315e <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);   // Turn LED off
 80001ee:	bf00      	nop
 80001f0:	e7eb      	b.n	80001ca <main+0x6e>
 80001f2:	bf00      	nop
 80001f4:	2000012c 	.word	0x2000012c
 80001f8:	40011000 	.word	0x40011000
 80001fc:	20000084 	.word	0x20000084

08000200 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000200:	b580      	push	{r7, lr}
 8000202:	b094      	sub	sp, #80	@ 0x50
 8000204:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000206:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800020a:	2228      	movs	r2, #40	@ 0x28
 800020c:	2100      	movs	r1, #0
 800020e:	4618      	mov	r0, r3
 8000210:	f004 fd7c 	bl	8004d0c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000214:	f107 0314 	add.w	r3, r7, #20
 8000218:	2200      	movs	r2, #0
 800021a:	601a      	str	r2, [r3, #0]
 800021c:	605a      	str	r2, [r3, #4]
 800021e:	609a      	str	r2, [r3, #8]
 8000220:	60da      	str	r2, [r3, #12]
 8000222:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000224:	1d3b      	adds	r3, r7, #4
 8000226:	2200      	movs	r2, #0
 8000228:	601a      	str	r2, [r3, #0]
 800022a:	605a      	str	r2, [r3, #4]
 800022c:	609a      	str	r2, [r3, #8]
 800022e:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000230:	2302      	movs	r3, #2
 8000232:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000234:	2301      	movs	r3, #1
 8000236:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000238:	2310      	movs	r3, #16
 800023a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800023c:	2302      	movs	r3, #2
 800023e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8000240:	2300      	movs	r3, #0
 8000242:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 8000244:	2300      	movs	r3, #0
 8000246:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000248:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800024c:	4618      	mov	r0, r3
 800024e:	f002 ff9f 	bl	8003190 <HAL_RCC_OscConfig>
 8000252:	4603      	mov	r3, r0
 8000254:	2b00      	cmp	r3, #0
 8000256:	d001      	beq.n	800025c <SystemClock_Config+0x5c>
  {
    Error_Handler();
 8000258:	f000 fcc4 	bl	8000be4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800025c:	230f      	movs	r3, #15
 800025e:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000260:	2302      	movs	r3, #2
 8000262:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000264:	2300      	movs	r3, #0
 8000266:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000268:	2300      	movs	r3, #0
 800026a:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800026c:	2300      	movs	r3, #0
 800026e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000270:	f107 0314 	add.w	r3, r7, #20
 8000274:	2100      	movs	r1, #0
 8000276:	4618      	mov	r0, r3
 8000278:	f003 fa0c 	bl	8003694 <HAL_RCC_ClockConfig>
 800027c:	4603      	mov	r3, r0
 800027e:	2b00      	cmp	r3, #0
 8000280:	d001      	beq.n	8000286 <SystemClock_Config+0x86>
  {
    Error_Handler();
 8000282:	f000 fcaf 	bl	8000be4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000286:	2302      	movs	r3, #2
 8000288:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 800028a:	2300      	movs	r3, #0
 800028c:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800028e:	1d3b      	adds	r3, r7, #4
 8000290:	4618      	mov	r0, r3
 8000292:	f003 fb8d 	bl	80039b0 <HAL_RCCEx_PeriphCLKConfig>
 8000296:	4603      	mov	r3, r0
 8000298:	2b00      	cmp	r3, #0
 800029a:	d001      	beq.n	80002a0 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 800029c:	f000 fca2 	bl	8000be4 <Error_Handler>
  }
}
 80002a0:	bf00      	nop
 80002a2:	3750      	adds	r7, #80	@ 0x50
 80002a4:	46bd      	mov	sp, r7
 80002a6:	bd80      	pop	{r7, pc}

080002a8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80002a8:	b580      	push	{r7, lr}
 80002aa:	b084      	sub	sp, #16
 80002ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80002ae:	1d3b      	adds	r3, r7, #4
 80002b0:	2200      	movs	r2, #0
 80002b2:	601a      	str	r2, [r3, #0]
 80002b4:	605a      	str	r2, [r3, #4]
 80002b6:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80002b8:	4b2e      	ldr	r3, [pc, #184]	@ (8000374 <MX_ADC1_Init+0xcc>)
 80002ba:	4a2f      	ldr	r2, [pc, #188]	@ (8000378 <MX_ADC1_Init+0xd0>)
 80002bc:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80002be:	4b2d      	ldr	r3, [pc, #180]	@ (8000374 <MX_ADC1_Init+0xcc>)
 80002c0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80002c4:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80002c6:	4b2b      	ldr	r3, [pc, #172]	@ (8000374 <MX_ADC1_Init+0xcc>)
 80002c8:	2201      	movs	r2, #1
 80002ca:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80002cc:	4b29      	ldr	r3, [pc, #164]	@ (8000374 <MX_ADC1_Init+0xcc>)
 80002ce:	2200      	movs	r2, #0
 80002d0:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80002d2:	4b28      	ldr	r3, [pc, #160]	@ (8000374 <MX_ADC1_Init+0xcc>)
 80002d4:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 80002d8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80002da:	4b26      	ldr	r3, [pc, #152]	@ (8000374 <MX_ADC1_Init+0xcc>)
 80002dc:	2200      	movs	r2, #0
 80002de:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 4;
 80002e0:	4b24      	ldr	r3, [pc, #144]	@ (8000374 <MX_ADC1_Init+0xcc>)
 80002e2:	2204      	movs	r2, #4
 80002e4:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80002e6:	4823      	ldr	r0, [pc, #140]	@ (8000374 <MX_ADC1_Init+0xcc>)
 80002e8:	f000 ff98 	bl	800121c <HAL_ADC_Init>
 80002ec:	4603      	mov	r3, r0
 80002ee:	2b00      	cmp	r3, #0
 80002f0:	d001      	beq.n	80002f6 <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 80002f2:	f000 fc77 	bl	8000be4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80002f6:	2300      	movs	r3, #0
 80002f8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80002fa:	2301      	movs	r3, #1
 80002fc:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 80002fe:	2305      	movs	r3, #5
 8000300:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000302:	1d3b      	adds	r3, r7, #4
 8000304:	4619      	mov	r1, r3
 8000306:	481b      	ldr	r0, [pc, #108]	@ (8000374 <MX_ADC1_Init+0xcc>)
 8000308:	f001 f950 	bl	80015ac <HAL_ADC_ConfigChannel>
 800030c:	4603      	mov	r3, r0
 800030e:	2b00      	cmp	r3, #0
 8000310:	d001      	beq.n	8000316 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8000312:	f000 fc67 	bl	8000be4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000316:	2301      	movs	r3, #1
 8000318:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800031a:	2302      	movs	r3, #2
 800031c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800031e:	1d3b      	adds	r3, r7, #4
 8000320:	4619      	mov	r1, r3
 8000322:	4814      	ldr	r0, [pc, #80]	@ (8000374 <MX_ADC1_Init+0xcc>)
 8000324:	f001 f942 	bl	80015ac <HAL_ADC_ConfigChannel>
 8000328:	4603      	mov	r3, r0
 800032a:	2b00      	cmp	r3, #0
 800032c:	d001      	beq.n	8000332 <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 800032e:	f000 fc59 	bl	8000be4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000332:	2302      	movs	r3, #2
 8000334:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000336:	2303      	movs	r3, #3
 8000338:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800033a:	1d3b      	adds	r3, r7, #4
 800033c:	4619      	mov	r1, r3
 800033e:	480d      	ldr	r0, [pc, #52]	@ (8000374 <MX_ADC1_Init+0xcc>)
 8000340:	f001 f934 	bl	80015ac <HAL_ADC_ConfigChannel>
 8000344:	4603      	mov	r3, r0
 8000346:	2b00      	cmp	r3, #0
 8000348:	d001      	beq.n	800034e <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 800034a:	f000 fc4b 	bl	8000be4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800034e:	2303      	movs	r3, #3
 8000350:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000352:	2304      	movs	r3, #4
 8000354:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000356:	1d3b      	adds	r3, r7, #4
 8000358:	4619      	mov	r1, r3
 800035a:	4806      	ldr	r0, [pc, #24]	@ (8000374 <MX_ADC1_Init+0xcc>)
 800035c:	f001 f926 	bl	80015ac <HAL_ADC_ConfigChannel>
 8000360:	4603      	mov	r3, r0
 8000362:	2b00      	cmp	r3, #0
 8000364:	d001      	beq.n	800036a <MX_ADC1_Init+0xc2>
  {
    Error_Handler();
 8000366:	f000 fc3d 	bl	8000be4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800036a:	bf00      	nop
 800036c:	3710      	adds	r7, #16
 800036e:	46bd      	mov	sp, r7
 8000370:	bd80      	pop	{r7, pc}
 8000372:	bf00      	nop
 8000374:	200000b8 	.word	0x200000b8
 8000378:	40012400 	.word	0x40012400

0800037c <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 800037c:	b580      	push	{r7, lr}
 800037e:	b08a      	sub	sp, #40	@ 0x28
 8000380:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 8000382:	4b23      	ldr	r3, [pc, #140]	@ (8000410 <MX_CAN_Init+0x94>)
 8000384:	4a23      	ldr	r2, [pc, #140]	@ (8000414 <MX_CAN_Init+0x98>)
 8000386:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 1;
 8000388:	4b21      	ldr	r3, [pc, #132]	@ (8000410 <MX_CAN_Init+0x94>)
 800038a:	2201      	movs	r2, #1
 800038c:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 800038e:	4b20      	ldr	r3, [pc, #128]	@ (8000410 <MX_CAN_Init+0x94>)
 8000390:	2200      	movs	r2, #0
 8000392:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000394:	4b1e      	ldr	r3, [pc, #120]	@ (8000410 <MX_CAN_Init+0x94>)
 8000396:	2200      	movs	r2, #0
 8000398:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_5TQ;
 800039a:	4b1d      	ldr	r3, [pc, #116]	@ (8000410 <MX_CAN_Init+0x94>)
 800039c:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80003a0:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_2TQ;
 80003a2:	4b1b      	ldr	r3, [pc, #108]	@ (8000410 <MX_CAN_Init+0x94>)
 80003a4:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80003a8:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 80003aa:	4b19      	ldr	r3, [pc, #100]	@ (8000410 <MX_CAN_Init+0x94>)
 80003ac:	2200      	movs	r2, #0
 80003ae:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 80003b0:	4b17      	ldr	r3, [pc, #92]	@ (8000410 <MX_CAN_Init+0x94>)
 80003b2:	2200      	movs	r2, #0
 80003b4:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 80003b6:	4b16      	ldr	r3, [pc, #88]	@ (8000410 <MX_CAN_Init+0x94>)
 80003b8:	2200      	movs	r2, #0
 80003ba:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 80003bc:	4b14      	ldr	r3, [pc, #80]	@ (8000410 <MX_CAN_Init+0x94>)
 80003be:	2200      	movs	r2, #0
 80003c0:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 80003c2:	4b13      	ldr	r3, [pc, #76]	@ (8000410 <MX_CAN_Init+0x94>)
 80003c4:	2200      	movs	r2, #0
 80003c6:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 80003c8:	4b11      	ldr	r3, [pc, #68]	@ (8000410 <MX_CAN_Init+0x94>)
 80003ca:	2200      	movs	r2, #0
 80003cc:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 80003ce:	4810      	ldr	r0, [pc, #64]	@ (8000410 <MX_CAN_Init+0x94>)
 80003d0:	f001 fae5 	bl	800199e <HAL_CAN_Init>
 80003d4:	4603      	mov	r3, r0
 80003d6:	2b00      	cmp	r3, #0
 80003d8:	d001      	beq.n	80003de <MX_CAN_Init+0x62>
  {
    Error_Handler();
 80003da:	f000 fc03 	bl	8000be4 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */
  CAN_FilterTypeDef filterConfig;

  filterConfig.FilterBank = 0;
 80003de:	2300      	movs	r3, #0
 80003e0:	617b      	str	r3, [r7, #20]
  filterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 80003e2:	2300      	movs	r3, #0
 80003e4:	61bb      	str	r3, [r7, #24]
  filterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 80003e6:	2301      	movs	r3, #1
 80003e8:	61fb      	str	r3, [r7, #28]
  filterConfig.FilterIdHigh = 0x100 << 5;       // Accept all IDs
 80003ea:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80003ee:	603b      	str	r3, [r7, #0]
  filterConfig.FilterMaskIdHigh = 0x7FF << 5;;   // Accept all IDs
 80003f0:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 80003f4:	60bb      	str	r3, [r7, #8]
  filterConfig.FilterFIFOAssignment = CAN_RX_FIFO1;  // Assign to FIFO 1
 80003f6:	2301      	movs	r3, #1
 80003f8:	613b      	str	r3, [r7, #16]
  filterConfig.FilterActivation = ENABLE;
 80003fa:	2301      	movs	r3, #1
 80003fc:	623b      	str	r3, [r7, #32]

  HAL_CAN_ConfigFilter(&hcan, &filterConfig);
 80003fe:	463b      	mov	r3, r7
 8000400:	4619      	mov	r1, r3
 8000402:	4803      	ldr	r0, [pc, #12]	@ (8000410 <MX_CAN_Init+0x94>)
 8000404:	f001 fbc6 	bl	8001b94 <HAL_CAN_ConfigFilter>
  /* USER CODE END CAN_Init 2 */

}
 8000408:	bf00      	nop
 800040a:	3728      	adds	r7, #40	@ 0x28
 800040c:	46bd      	mov	sp, r7
 800040e:	bd80      	pop	{r7, pc}
 8000410:	2000012c 	.word	0x2000012c
 8000414:	40006400 	.word	0x40006400

08000418 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000418:	b580      	push	{r7, lr}
 800041a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800041c:	4b11      	ldr	r3, [pc, #68]	@ (8000464 <MX_USART1_UART_Init+0x4c>)
 800041e:	4a12      	ldr	r2, [pc, #72]	@ (8000468 <MX_USART1_UART_Init+0x50>)
 8000420:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8000422:	4b10      	ldr	r3, [pc, #64]	@ (8000464 <MX_USART1_UART_Init+0x4c>)
 8000424:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000428:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800042a:	4b0e      	ldr	r3, [pc, #56]	@ (8000464 <MX_USART1_UART_Init+0x4c>)
 800042c:	2200      	movs	r2, #0
 800042e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000430:	4b0c      	ldr	r3, [pc, #48]	@ (8000464 <MX_USART1_UART_Init+0x4c>)
 8000432:	2200      	movs	r2, #0
 8000434:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000436:	4b0b      	ldr	r3, [pc, #44]	@ (8000464 <MX_USART1_UART_Init+0x4c>)
 8000438:	2200      	movs	r2, #0
 800043a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800043c:	4b09      	ldr	r3, [pc, #36]	@ (8000464 <MX_USART1_UART_Init+0x4c>)
 800043e:	220c      	movs	r2, #12
 8000440:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000442:	4b08      	ldr	r3, [pc, #32]	@ (8000464 <MX_USART1_UART_Init+0x4c>)
 8000444:	2200      	movs	r2, #0
 8000446:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000448:	4b06      	ldr	r3, [pc, #24]	@ (8000464 <MX_USART1_UART_Init+0x4c>)
 800044a:	2200      	movs	r2, #0
 800044c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800044e:	4805      	ldr	r0, [pc, #20]	@ (8000464 <MX_USART1_UART_Init+0x4c>)
 8000450:	f003 fb64 	bl	8003b1c <HAL_UART_Init>
 8000454:	4603      	mov	r3, r0
 8000456:	2b00      	cmp	r3, #0
 8000458:	d001      	beq.n	800045e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800045a:	f000 fbc3 	bl	8000be4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800045e:	bf00      	nop
 8000460:	bd80      	pop	{r7, pc}
 8000462:	bf00      	nop
 8000464:	20000154 	.word	0x20000154
 8000468:	40013800 	.word	0x40013800

0800046c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800046c:	b580      	push	{r7, lr}
 800046e:	b082      	sub	sp, #8
 8000470:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000472:	4b0c      	ldr	r3, [pc, #48]	@ (80004a4 <MX_DMA_Init+0x38>)
 8000474:	695b      	ldr	r3, [r3, #20]
 8000476:	4a0b      	ldr	r2, [pc, #44]	@ (80004a4 <MX_DMA_Init+0x38>)
 8000478:	f043 0301 	orr.w	r3, r3, #1
 800047c:	6153      	str	r3, [r2, #20]
 800047e:	4b09      	ldr	r3, [pc, #36]	@ (80004a4 <MX_DMA_Init+0x38>)
 8000480:	695b      	ldr	r3, [r3, #20]
 8000482:	f003 0301 	and.w	r3, r3, #1
 8000486:	607b      	str	r3, [r7, #4]
 8000488:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800048a:	2200      	movs	r2, #0
 800048c:	2100      	movs	r1, #0
 800048e:	200b      	movs	r0, #11
 8000490:	f002 f9f1 	bl	8002876 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000494:	200b      	movs	r0, #11
 8000496:	f002 fa0a 	bl	80028ae <HAL_NVIC_EnableIRQ>

}
 800049a:	bf00      	nop
 800049c:	3708      	adds	r7, #8
 800049e:	46bd      	mov	sp, r7
 80004a0:	bd80      	pop	{r7, pc}
 80004a2:	bf00      	nop
 80004a4:	40021000 	.word	0x40021000

080004a8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80004a8:	b580      	push	{r7, lr}
 80004aa:	b088      	sub	sp, #32
 80004ac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004ae:	f107 0310 	add.w	r3, r7, #16
 80004b2:	2200      	movs	r2, #0
 80004b4:	601a      	str	r2, [r3, #0]
 80004b6:	605a      	str	r2, [r3, #4]
 80004b8:	609a      	str	r2, [r3, #8]
 80004ba:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80004bc:	4b30      	ldr	r3, [pc, #192]	@ (8000580 <MX_GPIO_Init+0xd8>)
 80004be:	699b      	ldr	r3, [r3, #24]
 80004c0:	4a2f      	ldr	r2, [pc, #188]	@ (8000580 <MX_GPIO_Init+0xd8>)
 80004c2:	f043 0310 	orr.w	r3, r3, #16
 80004c6:	6193      	str	r3, [r2, #24]
 80004c8:	4b2d      	ldr	r3, [pc, #180]	@ (8000580 <MX_GPIO_Init+0xd8>)
 80004ca:	699b      	ldr	r3, [r3, #24]
 80004cc:	f003 0310 	and.w	r3, r3, #16
 80004d0:	60fb      	str	r3, [r7, #12]
 80004d2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80004d4:	4b2a      	ldr	r3, [pc, #168]	@ (8000580 <MX_GPIO_Init+0xd8>)
 80004d6:	699b      	ldr	r3, [r3, #24]
 80004d8:	4a29      	ldr	r2, [pc, #164]	@ (8000580 <MX_GPIO_Init+0xd8>)
 80004da:	f043 0320 	orr.w	r3, r3, #32
 80004de:	6193      	str	r3, [r2, #24]
 80004e0:	4b27      	ldr	r3, [pc, #156]	@ (8000580 <MX_GPIO_Init+0xd8>)
 80004e2:	699b      	ldr	r3, [r3, #24]
 80004e4:	f003 0320 	and.w	r3, r3, #32
 80004e8:	60bb      	str	r3, [r7, #8]
 80004ea:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80004ec:	4b24      	ldr	r3, [pc, #144]	@ (8000580 <MX_GPIO_Init+0xd8>)
 80004ee:	699b      	ldr	r3, [r3, #24]
 80004f0:	4a23      	ldr	r2, [pc, #140]	@ (8000580 <MX_GPIO_Init+0xd8>)
 80004f2:	f043 0304 	orr.w	r3, r3, #4
 80004f6:	6193      	str	r3, [r2, #24]
 80004f8:	4b21      	ldr	r3, [pc, #132]	@ (8000580 <MX_GPIO_Init+0xd8>)
 80004fa:	699b      	ldr	r3, [r3, #24]
 80004fc:	f003 0304 	and.w	r3, r3, #4
 8000500:	607b      	str	r3, [r7, #4]
 8000502:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000504:	4b1e      	ldr	r3, [pc, #120]	@ (8000580 <MX_GPIO_Init+0xd8>)
 8000506:	699b      	ldr	r3, [r3, #24]
 8000508:	4a1d      	ldr	r2, [pc, #116]	@ (8000580 <MX_GPIO_Init+0xd8>)
 800050a:	f043 0308 	orr.w	r3, r3, #8
 800050e:	6193      	str	r3, [r2, #24]
 8000510:	4b1b      	ldr	r3, [pc, #108]	@ (8000580 <MX_GPIO_Init+0xd8>)
 8000512:	699b      	ldr	r3, [r3, #24]
 8000514:	f003 0308 	and.w	r3, r3, #8
 8000518:	603b      	str	r3, [r7, #0]
 800051a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 800051c:	2200      	movs	r2, #0
 800051e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000522:	4818      	ldr	r0, [pc, #96]	@ (8000584 <MX_GPIO_Init+0xdc>)
 8000524:	f002 fe1b 	bl	800315e <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000528:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800052c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800052e:	2301      	movs	r3, #1
 8000530:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000532:	2300      	movs	r3, #0
 8000534:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000536:	2302      	movs	r3, #2
 8000538:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800053a:	f107 0310 	add.w	r3, r7, #16
 800053e:	4619      	mov	r1, r3
 8000540:	4810      	ldr	r0, [pc, #64]	@ (8000584 <MX_GPIO_Init+0xdc>)
 8000542:	f002 fc71 	bl	8002e28 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000546:	23f0      	movs	r3, #240	@ 0xf0
 8000548:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800054a:	2300      	movs	r3, #0
 800054c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800054e:	2301      	movs	r3, #1
 8000550:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000552:	f107 0310 	add.w	r3, r7, #16
 8000556:	4619      	mov	r1, r3
 8000558:	480b      	ldr	r0, [pc, #44]	@ (8000588 <MX_GPIO_Init+0xe0>)
 800055a:	f002 fc65 	bl	8002e28 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB10
                           PB11 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 800055e:	f640 7307 	movw	r3, #3847	@ 0xf07
 8000562:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_11|GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000564:	2300      	movs	r3, #0
 8000566:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000568:	2301      	movs	r3, #1
 800056a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800056c:	f107 0310 	add.w	r3, r7, #16
 8000570:	4619      	mov	r1, r3
 8000572:	4806      	ldr	r0, [pc, #24]	@ (800058c <MX_GPIO_Init+0xe4>)
 8000574:	f002 fc58 	bl	8002e28 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000578:	bf00      	nop
 800057a:	3720      	adds	r7, #32
 800057c:	46bd      	mov	sp, r7
 800057e:	bd80      	pop	{r7, pc}
 8000580:	40021000 	.word	0x40021000
 8000584:	40011000 	.word	0x40011000
 8000588:	40010800 	.word	0x40010800
 800058c:	40010c00 	.word	0x40010c00

08000590 <updateTelemetry>:
}

/*
 * NEXTION UART FUNCTIONS
 */
void updateTelemetry() {
 8000590:	b580      	push	{r7, lr}
 8000592:	b088      	sub	sp, #32
 8000594:	af00      	add	r7, sp, #0
//	int mappedRpm = map_value(telemetry_data.tRpm, 0, telemetry_data.tMaxRpm, 0, 100);
	char *mappedRpm = int_to_string(telemetry_data.tRpm);
 8000596:	4b1f      	ldr	r3, [pc, #124]	@ (8000614 <updateTelemetry+0x84>)
 8000598:	681b      	ldr	r3, [r3, #0]
 800059a:	4618      	mov	r0, r3
 800059c:	f000 f8ea 	bl	8000774 <int_to_string>
 80005a0:	61f8      	str	r0, [r7, #28]
	char *mappedGear = map_gear(telemetry_data.tGear);
 80005a2:	4b1c      	ldr	r3, [pc, #112]	@ (8000614 <updateTelemetry+0x84>)
 80005a4:	685b      	ldr	r3, [r3, #4]
 80005a6:	4618      	mov	r0, r3
 80005a8:	f000 f876 	bl	8000698 <map_gear>
 80005ac:	61b8      	str	r0, [r7, #24]
	char *mappedSpeed = int_to_string(telemetry_data.tSpeedKmh);
 80005ae:	4b19      	ldr	r3, [pc, #100]	@ (8000614 <updateTelemetry+0x84>)
 80005b0:	689b      	ldr	r3, [r3, #8]
 80005b2:	4618      	mov	r0, r3
 80005b4:	f000 f8de 	bl	8000774 <int_to_string>
 80005b8:	6178      	str	r0, [r7, #20]
	char *mappedHasDrs = int_to_string(telemetry_data.tHasDRS);
 80005ba:	4b16      	ldr	r3, [pc, #88]	@ (8000614 <updateTelemetry+0x84>)
 80005bc:	68db      	ldr	r3, [r3, #12]
 80005be:	4618      	mov	r0, r3
 80005c0:	f000 f8d8 	bl	8000774 <int_to_string>
 80005c4:	6138      	str	r0, [r7, #16]
	char *mappedPitLim = int_to_string(telemetry_data.tPitLim);
 80005c6:	4b13      	ldr	r3, [pc, #76]	@ (8000614 <updateTelemetry+0x84>)
 80005c8:	695b      	ldr	r3, [r3, #20]
 80005ca:	4618      	mov	r0, r3
 80005cc:	f000 f8d2 	bl	8000774 <int_to_string>
 80005d0:	60f8      	str	r0, [r7, #12]
	char *mappedFuel = int_to_string(telemetry_data.tFuel);
 80005d2:	4b10      	ldr	r3, [pc, #64]	@ (8000614 <updateTelemetry+0x84>)
 80005d4:	699b      	ldr	r3, [r3, #24]
 80005d6:	4618      	mov	r0, r3
 80005d8:	f000 f8cc 	bl	8000774 <int_to_string>
 80005dc:	60b8      	str	r0, [r7, #8]
	char *mappedBrakeBias = int_to_string(telemetry_data.tBrakeBias);
 80005de:	4b0d      	ldr	r3, [pc, #52]	@ (8000614 <updateTelemetry+0x84>)
 80005e0:	69db      	ldr	r3, [r3, #28]
 80005e2:	4618      	mov	r0, r3
 80005e4:	f000 f8c6 	bl	8000774 <int_to_string>
 80005e8:	6078      	str	r0, [r7, #4]

//	send_int_to_nextion("rpmbar", mappedRpm);
	send__char_to_nextion("rpm", mappedRpm);
 80005ea:	69f9      	ldr	r1, [r7, #28]
 80005ec:	480a      	ldr	r0, [pc, #40]	@ (8000618 <updateTelemetry+0x88>)
 80005ee:	f000 f81b 	bl	8000628 <send__char_to_nextion>
	send__char_to_nextion("gear", mappedGear);
 80005f2:	69b9      	ldr	r1, [r7, #24]
 80005f4:	4809      	ldr	r0, [pc, #36]	@ (800061c <updateTelemetry+0x8c>)
 80005f6:	f000 f817 	bl	8000628 <send__char_to_nextion>
	send__char_to_nextion("speed", mappedSpeed);
 80005fa:	6979      	ldr	r1, [r7, #20]
 80005fc:	4808      	ldr	r0, [pc, #32]	@ (8000620 <updateTelemetry+0x90>)
 80005fe:	f000 f813 	bl	8000628 <send__char_to_nextion>
	//send__char_to_nextion("mappedHasDrs", mappedHasDrs);
	//send_to_nextion("pitlim", telemetry_data.tPitLim);
	send__char_to_nextion("fuel", mappedFuel);
 8000602:	68b9      	ldr	r1, [r7, #8]
 8000604:	4807      	ldr	r0, [pc, #28]	@ (8000624 <updateTelemetry+0x94>)
 8000606:	f000 f80f 	bl	8000628 <send__char_to_nextion>
	//send_to_nextion("gear", telemetry_data.tBrakeBias);

}
 800060a:	bf00      	nop
 800060c:	3720      	adds	r7, #32
 800060e:	46bd      	mov	sp, r7
 8000610:	bd80      	pop	{r7, pc}
 8000612:	bf00      	nop
 8000614:	20000084 	.word	0x20000084
 8000618:	080057d0 	.word	0x080057d0
 800061c:	080057d4 	.word	0x080057d4
 8000620:	080057dc 	.word	0x080057dc
 8000624:	080057e4 	.word	0x080057e4

08000628 <send__char_to_nextion>:

	uint8_t termination_bytes[3] = {0xFF, 0xFF, 0xFF};
	HAL_UART_Transmit(&huart1, termination_bytes, sizeof(termination_bytes), HAL_MAX_DELAY);
}

void send__char_to_nextion(const char *var_name, char *value) {
 8000628:	b580      	push	{r7, lr}
 800062a:	b08e      	sub	sp, #56	@ 0x38
 800062c:	af02      	add	r7, sp, #8
 800062e:	6078      	str	r0, [r7, #4]
 8000630:	6039      	str	r1, [r7, #0]
	char command[32];
	snprintf(command, sizeof(command), "%s.txt=\"%s\"", var_name, value);
 8000632:	f107 0010 	add.w	r0, r7, #16
 8000636:	683b      	ldr	r3, [r7, #0]
 8000638:	9300      	str	r3, [sp, #0]
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	4a13      	ldr	r2, [pc, #76]	@ (800068c <send__char_to_nextion+0x64>)
 800063e:	2120      	movs	r1, #32
 8000640:	f004 fa58 	bl	8004af4 <sniprintf>

	HAL_UART_Transmit(&huart1, (uint8_t *)command, strlen(command), HAL_MAX_DELAY);
 8000644:	f107 0310 	add.w	r3, r7, #16
 8000648:	4618      	mov	r0, r3
 800064a:	f7ff fd7f 	bl	800014c <strlen>
 800064e:	4603      	mov	r3, r0
 8000650:	b29a      	uxth	r2, r3
 8000652:	f107 0110 	add.w	r1, r7, #16
 8000656:	f04f 33ff 	mov.w	r3, #4294967295
 800065a:	480d      	ldr	r0, [pc, #52]	@ (8000690 <send__char_to_nextion+0x68>)
 800065c:	f003 faae 	bl	8003bbc <HAL_UART_Transmit>

	uint8_t termination_bytes[3] = {0xFF, 0xFF, 0xFF};
 8000660:	4a0c      	ldr	r2, [pc, #48]	@ (8000694 <send__char_to_nextion+0x6c>)
 8000662:	f107 030c 	add.w	r3, r7, #12
 8000666:	6812      	ldr	r2, [r2, #0]
 8000668:	4611      	mov	r1, r2
 800066a:	8019      	strh	r1, [r3, #0]
 800066c:	3302      	adds	r3, #2
 800066e:	0c12      	lsrs	r2, r2, #16
 8000670:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit(&huart1, termination_bytes, sizeof(termination_bytes), HAL_MAX_DELAY);
 8000672:	f107 010c 	add.w	r1, r7, #12
 8000676:	f04f 33ff 	mov.w	r3, #4294967295
 800067a:	2203      	movs	r2, #3
 800067c:	4804      	ldr	r0, [pc, #16]	@ (8000690 <send__char_to_nextion+0x68>)
 800067e:	f003 fa9d 	bl	8003bbc <HAL_UART_Transmit>
}
 8000682:	bf00      	nop
 8000684:	3730      	adds	r7, #48	@ 0x30
 8000686:	46bd      	mov	sp, r7
 8000688:	bd80      	pop	{r7, pc}
 800068a:	bf00      	nop
 800068c:	080057fc 	.word	0x080057fc
 8000690:	20000154 	.word	0x20000154
 8000694:	080057f8 	.word	0x080057f8

08000698 <map_gear>:
    if (input > in_max) input = in_max;

    return (input - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
}

const char* map_gear(int value)  {
 8000698:	b480      	push	{r7}
 800069a:	b083      	sub	sp, #12
 800069c:	af00      	add	r7, sp, #0
 800069e:	6078      	str	r0, [r7, #4]
    if (value < 0 || value > 13) {
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	db02      	blt.n	80006ac <map_gear+0x14>
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	2b0d      	cmp	r3, #13
 80006aa:	dd01      	ble.n	80006b0 <map_gear+0x18>
        return "X";
 80006ac:	4b22      	ldr	r3, [pc, #136]	@ (8000738 <map_gear+0xa0>)
 80006ae:	e03e      	b.n	800072e <map_gear+0x96>
    }

    switch (value) {
 80006b0:	687b      	ldr	r3, [r7, #4]
 80006b2:	2b0d      	cmp	r3, #13
 80006b4:	d83a      	bhi.n	800072c <map_gear+0x94>
 80006b6:	a201      	add	r2, pc, #4	@ (adr r2, 80006bc <map_gear+0x24>)
 80006b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80006bc:	080006f5 	.word	0x080006f5
 80006c0:	080006f9 	.word	0x080006f9
 80006c4:	080006fd 	.word	0x080006fd
 80006c8:	08000701 	.word	0x08000701
 80006cc:	08000705 	.word	0x08000705
 80006d0:	08000709 	.word	0x08000709
 80006d4:	0800070d 	.word	0x0800070d
 80006d8:	08000711 	.word	0x08000711
 80006dc:	08000715 	.word	0x08000715
 80006e0:	08000719 	.word	0x08000719
 80006e4:	0800071d 	.word	0x0800071d
 80006e8:	08000721 	.word	0x08000721
 80006ec:	08000725 	.word	0x08000725
 80006f0:	08000729 	.word	0x08000729
        case 0: return "R";
 80006f4:	4b11      	ldr	r3, [pc, #68]	@ (800073c <map_gear+0xa4>)
 80006f6:	e01a      	b.n	800072e <map_gear+0x96>
        case 1: return "N";
 80006f8:	4b11      	ldr	r3, [pc, #68]	@ (8000740 <map_gear+0xa8>)
 80006fa:	e018      	b.n	800072e <map_gear+0x96>
        case 2: return "1";
 80006fc:	4b11      	ldr	r3, [pc, #68]	@ (8000744 <map_gear+0xac>)
 80006fe:	e016      	b.n	800072e <map_gear+0x96>
        case 3: return "2";
 8000700:	4b11      	ldr	r3, [pc, #68]	@ (8000748 <map_gear+0xb0>)
 8000702:	e014      	b.n	800072e <map_gear+0x96>
        case 4: return "3";
 8000704:	4b11      	ldr	r3, [pc, #68]	@ (800074c <map_gear+0xb4>)
 8000706:	e012      	b.n	800072e <map_gear+0x96>
        case 5: return "4";
 8000708:	4b11      	ldr	r3, [pc, #68]	@ (8000750 <map_gear+0xb8>)
 800070a:	e010      	b.n	800072e <map_gear+0x96>
        case 6: return "5";
 800070c:	4b11      	ldr	r3, [pc, #68]	@ (8000754 <map_gear+0xbc>)
 800070e:	e00e      	b.n	800072e <map_gear+0x96>
        case 7: return "6";
 8000710:	4b11      	ldr	r3, [pc, #68]	@ (8000758 <map_gear+0xc0>)
 8000712:	e00c      	b.n	800072e <map_gear+0x96>
        case 8: return "7";
 8000714:	4b11      	ldr	r3, [pc, #68]	@ (800075c <map_gear+0xc4>)
 8000716:	e00a      	b.n	800072e <map_gear+0x96>
        case 9: return "8";
 8000718:	4b11      	ldr	r3, [pc, #68]	@ (8000760 <map_gear+0xc8>)
 800071a:	e008      	b.n	800072e <map_gear+0x96>
        case 10: return "9";
 800071c:	4b11      	ldr	r3, [pc, #68]	@ (8000764 <map_gear+0xcc>)
 800071e:	e006      	b.n	800072e <map_gear+0x96>
        case 11: return "10";
 8000720:	4b11      	ldr	r3, [pc, #68]	@ (8000768 <map_gear+0xd0>)
 8000722:	e004      	b.n	800072e <map_gear+0x96>
        case 12: return "11";
 8000724:	4b11      	ldr	r3, [pc, #68]	@ (800076c <map_gear+0xd4>)
 8000726:	e002      	b.n	800072e <map_gear+0x96>
        case 13: return "12";
 8000728:	4b11      	ldr	r3, [pc, #68]	@ (8000770 <map_gear+0xd8>)
 800072a:	e000      	b.n	800072e <map_gear+0x96>

        default:
        	return "X";
 800072c:	4b02      	ldr	r3, [pc, #8]	@ (8000738 <map_gear+0xa0>)
    }
}
 800072e:	4618      	mov	r0, r3
 8000730:	370c      	adds	r7, #12
 8000732:	46bd      	mov	sp, r7
 8000734:	bc80      	pop	{r7}
 8000736:	4770      	bx	lr
 8000738:	08005808 	.word	0x08005808
 800073c:	0800580c 	.word	0x0800580c
 8000740:	08005810 	.word	0x08005810
 8000744:	08005814 	.word	0x08005814
 8000748:	08005818 	.word	0x08005818
 800074c:	0800581c 	.word	0x0800581c
 8000750:	08005820 	.word	0x08005820
 8000754:	08005824 	.word	0x08005824
 8000758:	08005828 	.word	0x08005828
 800075c:	0800582c 	.word	0x0800582c
 8000760:	08005830 	.word	0x08005830
 8000764:	08005834 	.word	0x08005834
 8000768:	08005838 	.word	0x08005838
 800076c:	0800583c 	.word	0x0800583c
 8000770:	08005840 	.word	0x08005840

08000774 <int_to_string>:

char* int_to_string(int value) {
 8000774:	b580      	push	{r7, lr}
 8000776:	b084      	sub	sp, #16
 8000778:	af00      	add	r7, sp, #0
 800077a:	6078      	str	r0, [r7, #4]
    int buffer_size = snprintf(NULL, 0, "%d", value) + 1;
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	4a0f      	ldr	r2, [pc, #60]	@ (80007bc <int_to_string+0x48>)
 8000780:	2100      	movs	r1, #0
 8000782:	2000      	movs	r0, #0
 8000784:	f004 f9b6 	bl	8004af4 <sniprintf>
 8000788:	4603      	mov	r3, r0
 800078a:	3301      	adds	r3, #1
 800078c:	60fb      	str	r3, [r7, #12]

    char *string = (char*)malloc(buffer_size);
 800078e:	68fb      	ldr	r3, [r7, #12]
 8000790:	4618      	mov	r0, r3
 8000792:	f003 ffd9 	bl	8004748 <malloc>
 8000796:	4603      	mov	r3, r0
 8000798:	60bb      	str	r3, [r7, #8]

    if (string == NULL) {
 800079a:	68bb      	ldr	r3, [r7, #8]
 800079c:	2b00      	cmp	r3, #0
 800079e:	d101      	bne.n	80007a4 <int_to_string+0x30>
        return NULL;
 80007a0:	2300      	movs	r3, #0
 80007a2:	e006      	b.n	80007b2 <int_to_string+0x3e>
    }

    snprintf(string, buffer_size, "%d", value);
 80007a4:	68f9      	ldr	r1, [r7, #12]
 80007a6:	687b      	ldr	r3, [r7, #4]
 80007a8:	4a04      	ldr	r2, [pc, #16]	@ (80007bc <int_to_string+0x48>)
 80007aa:	68b8      	ldr	r0, [r7, #8]
 80007ac:	f004 f9a2 	bl	8004af4 <sniprintf>

    return string;
 80007b0:	68bb      	ldr	r3, [r7, #8]
}
 80007b2:	4618      	mov	r0, r3
 80007b4:	3710      	adds	r7, #16
 80007b6:	46bd      	mov	sp, r7
 80007b8:	bd80      	pop	{r7, pc}
 80007ba:	bf00      	nop
 80007bc:	08005844 	.word	0x08005844

080007c0 <updateUserInput>:

void updateUserInput() {
 80007c0:	b580      	push	{r7, lr}
 80007c2:	af00      	add	r7, sp, #0
	user_input_data.buttons = 0; // Clear all bits initially
 80007c4:	4b55      	ldr	r3, [pc, #340]	@ (800091c <updateUserInput+0x15c>)
 80007c6:	2200      	movs	r2, #0
 80007c8:	801a      	strh	r2, [r3, #0]
	user_input_data.encoder_1 = 0;
 80007ca:	4b54      	ldr	r3, [pc, #336]	@ (800091c <updateUserInput+0x15c>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	809a      	strh	r2, [r3, #4]
	user_input_data.encoder_2 = 0;
 80007d0:	4b52      	ldr	r3, [pc, #328]	@ (800091c <updateUserInput+0x15c>)
 80007d2:	2200      	movs	r2, #0
 80007d4:	80da      	strh	r2, [r3, #6]
	user_input_data.encoder_3 = 0;
 80007d6:	4b51      	ldr	r3, [pc, #324]	@ (800091c <updateUserInput+0x15c>)
 80007d8:	2200      	movs	r2, #0
 80007da:	811a      	strh	r2, [r3, #8]
	user_input_data.hall_analog_1 = 0;
 80007dc:	4b4f      	ldr	r3, [pc, #316]	@ (800091c <updateUserInput+0x15c>)
 80007de:	2200      	movs	r2, #0
 80007e0:	709a      	strb	r2, [r3, #2]
	user_input_data.hall_analog_2 = 0;
 80007e2:	4b4e      	ldr	r3, [pc, #312]	@ (800091c <updateUserInput+0x15c>)
 80007e4:	2200      	movs	r2, #0
 80007e6:	70da      	strb	r2, [r3, #3]
	// Buttons
	if (!HAL_GPIO_ReadPin(GPIOA, BUTTON_1_PIN)) user_input_data.buttons |= (1 << 0);
 80007e8:	2110      	movs	r1, #16
 80007ea:	484d      	ldr	r0, [pc, #308]	@ (8000920 <updateUserInput+0x160>)
 80007ec:	f002 fca0 	bl	8003130 <HAL_GPIO_ReadPin>
 80007f0:	4603      	mov	r3, r0
 80007f2:	2b00      	cmp	r3, #0
 80007f4:	d106      	bne.n	8000804 <updateUserInput+0x44>
 80007f6:	4b49      	ldr	r3, [pc, #292]	@ (800091c <updateUserInput+0x15c>)
 80007f8:	881b      	ldrh	r3, [r3, #0]
 80007fa:	f043 0301 	orr.w	r3, r3, #1
 80007fe:	b29a      	uxth	r2, r3
 8000800:	4b46      	ldr	r3, [pc, #280]	@ (800091c <updateUserInput+0x15c>)
 8000802:	801a      	strh	r2, [r3, #0]
	if (!HAL_GPIO_ReadPin(GPIOA, BUTTON_2_PIN)) user_input_data.buttons |= (1 << 1);
 8000804:	2120      	movs	r1, #32
 8000806:	4846      	ldr	r0, [pc, #280]	@ (8000920 <updateUserInput+0x160>)
 8000808:	f002 fc92 	bl	8003130 <HAL_GPIO_ReadPin>
 800080c:	4603      	mov	r3, r0
 800080e:	2b00      	cmp	r3, #0
 8000810:	d106      	bne.n	8000820 <updateUserInput+0x60>
 8000812:	4b42      	ldr	r3, [pc, #264]	@ (800091c <updateUserInput+0x15c>)
 8000814:	881b      	ldrh	r3, [r3, #0]
 8000816:	f043 0302 	orr.w	r3, r3, #2
 800081a:	b29a      	uxth	r2, r3
 800081c:	4b3f      	ldr	r3, [pc, #252]	@ (800091c <updateUserInput+0x15c>)
 800081e:	801a      	strh	r2, [r3, #0]
	if (!HAL_GPIO_ReadPin(GPIOA, BUTTON_3_PIN)) user_input_data.buttons |= (1 << 2);
 8000820:	2140      	movs	r1, #64	@ 0x40
 8000822:	483f      	ldr	r0, [pc, #252]	@ (8000920 <updateUserInput+0x160>)
 8000824:	f002 fc84 	bl	8003130 <HAL_GPIO_ReadPin>
 8000828:	4603      	mov	r3, r0
 800082a:	2b00      	cmp	r3, #0
 800082c:	d106      	bne.n	800083c <updateUserInput+0x7c>
 800082e:	4b3b      	ldr	r3, [pc, #236]	@ (800091c <updateUserInput+0x15c>)
 8000830:	881b      	ldrh	r3, [r3, #0]
 8000832:	f043 0304 	orr.w	r3, r3, #4
 8000836:	b29a      	uxth	r2, r3
 8000838:	4b38      	ldr	r3, [pc, #224]	@ (800091c <updateUserInput+0x15c>)
 800083a:	801a      	strh	r2, [r3, #0]
	if (!HAL_GPIO_ReadPin(GPIOA, BUTTON_4_PIN)) user_input_data.buttons |= (1 << 3);
 800083c:	2180      	movs	r1, #128	@ 0x80
 800083e:	4838      	ldr	r0, [pc, #224]	@ (8000920 <updateUserInput+0x160>)
 8000840:	f002 fc76 	bl	8003130 <HAL_GPIO_ReadPin>
 8000844:	4603      	mov	r3, r0
 8000846:	2b00      	cmp	r3, #0
 8000848:	d106      	bne.n	8000858 <updateUserInput+0x98>
 800084a:	4b34      	ldr	r3, [pc, #208]	@ (800091c <updateUserInput+0x15c>)
 800084c:	881b      	ldrh	r3, [r3, #0]
 800084e:	f043 0308 	orr.w	r3, r3, #8
 8000852:	b29a      	uxth	r2, r3
 8000854:	4b31      	ldr	r3, [pc, #196]	@ (800091c <updateUserInput+0x15c>)
 8000856:	801a      	strh	r2, [r3, #0]
	if (!HAL_GPIO_ReadPin(GPIOB, BUTTON_5_PIN)) user_input_data.buttons |= (1 << 4);
 8000858:	2101      	movs	r1, #1
 800085a:	4832      	ldr	r0, [pc, #200]	@ (8000924 <updateUserInput+0x164>)
 800085c:	f002 fc68 	bl	8003130 <HAL_GPIO_ReadPin>
 8000860:	4603      	mov	r3, r0
 8000862:	2b00      	cmp	r3, #0
 8000864:	d106      	bne.n	8000874 <updateUserInput+0xb4>
 8000866:	4b2d      	ldr	r3, [pc, #180]	@ (800091c <updateUserInput+0x15c>)
 8000868:	881b      	ldrh	r3, [r3, #0]
 800086a:	f043 0310 	orr.w	r3, r3, #16
 800086e:	b29a      	uxth	r2, r3
 8000870:	4b2a      	ldr	r3, [pc, #168]	@ (800091c <updateUserInput+0x15c>)
 8000872:	801a      	strh	r2, [r3, #0]
	if (!HAL_GPIO_ReadPin(GPIOB, BUTTON_6_PIN)) user_input_data.buttons |= (1 << 5);
 8000874:	2102      	movs	r1, #2
 8000876:	482b      	ldr	r0, [pc, #172]	@ (8000924 <updateUserInput+0x164>)
 8000878:	f002 fc5a 	bl	8003130 <HAL_GPIO_ReadPin>
 800087c:	4603      	mov	r3, r0
 800087e:	2b00      	cmp	r3, #0
 8000880:	d106      	bne.n	8000890 <updateUserInput+0xd0>
 8000882:	4b26      	ldr	r3, [pc, #152]	@ (800091c <updateUserInput+0x15c>)
 8000884:	881b      	ldrh	r3, [r3, #0]
 8000886:	f043 0320 	orr.w	r3, r3, #32
 800088a:	b29a      	uxth	r2, r3
 800088c:	4b23      	ldr	r3, [pc, #140]	@ (800091c <updateUserInput+0x15c>)
 800088e:	801a      	strh	r2, [r3, #0]
	if (!HAL_GPIO_ReadPin(GPIOB, BUTTON_7_PIN)) user_input_data.buttons |= (1 << 6);
 8000890:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000894:	4823      	ldr	r0, [pc, #140]	@ (8000924 <updateUserInput+0x164>)
 8000896:	f002 fc4b 	bl	8003130 <HAL_GPIO_ReadPin>
 800089a:	4603      	mov	r3, r0
 800089c:	2b00      	cmp	r3, #0
 800089e:	d106      	bne.n	80008ae <updateUserInput+0xee>
 80008a0:	4b1e      	ldr	r3, [pc, #120]	@ (800091c <updateUserInput+0x15c>)
 80008a2:	881b      	ldrh	r3, [r3, #0]
 80008a4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80008a8:	b29a      	uxth	r2, r3
 80008aa:	4b1c      	ldr	r3, [pc, #112]	@ (800091c <updateUserInput+0x15c>)
 80008ac:	801a      	strh	r2, [r3, #0]
	if (!HAL_GPIO_ReadPin(GPIOB, BUTTON_8_PIN)) user_input_data.buttons |= (1 << 7);
 80008ae:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80008b2:	481c      	ldr	r0, [pc, #112]	@ (8000924 <updateUserInput+0x164>)
 80008b4:	f002 fc3c 	bl	8003130 <HAL_GPIO_ReadPin>
 80008b8:	4603      	mov	r3, r0
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	d106      	bne.n	80008cc <updateUserInput+0x10c>
 80008be:	4b17      	ldr	r3, [pc, #92]	@ (800091c <updateUserInput+0x15c>)
 80008c0:	881b      	ldrh	r3, [r3, #0]
 80008c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80008c6:	b29a      	uxth	r2, r3
 80008c8:	4b14      	ldr	r3, [pc, #80]	@ (800091c <updateUserInput+0x15c>)
 80008ca:	801a      	strh	r2, [r3, #0]
	if (!HAL_GPIO_ReadPin(GPIOB, BUTTON_9_PIN)) user_input_data.buttons |= (1 << 8);
 80008cc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80008d0:	4814      	ldr	r0, [pc, #80]	@ (8000924 <updateUserInput+0x164>)
 80008d2:	f002 fc2d 	bl	8003130 <HAL_GPIO_ReadPin>
 80008d6:	4603      	mov	r3, r0
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d106      	bne.n	80008ea <updateUserInput+0x12a>
 80008dc:	4b0f      	ldr	r3, [pc, #60]	@ (800091c <updateUserInput+0x15c>)
 80008de:	881b      	ldrh	r3, [r3, #0]
 80008e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80008e4:	b29a      	uxth	r2, r3
 80008e6:	4b0d      	ldr	r3, [pc, #52]	@ (800091c <updateUserInput+0x15c>)
 80008e8:	801a      	strh	r2, [r3, #0]
	if (!HAL_GPIO_ReadPin(GPIOB, BUTTON_10_PIN)) user_input_data.buttons |= (1 << 9);
 80008ea:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80008ee:	480d      	ldr	r0, [pc, #52]	@ (8000924 <updateUserInput+0x164>)
 80008f0:	f002 fc1e 	bl	8003130 <HAL_GPIO_ReadPin>
 80008f4:	4603      	mov	r3, r0
 80008f6:	2b00      	cmp	r3, #0
 80008f8:	d106      	bne.n	8000908 <updateUserInput+0x148>
 80008fa:	4b08      	ldr	r3, [pc, #32]	@ (800091c <updateUserInput+0x15c>)
 80008fc:	881b      	ldrh	r3, [r3, #0]
 80008fe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000902:	b29a      	uxth	r2, r3
 8000904:	4b05      	ldr	r3, [pc, #20]	@ (800091c <updateUserInput+0x15c>)
 8000906:	801a      	strh	r2, [r3, #0]

	if(adc_data_ready) {
 8000908:	4b07      	ldr	r3, [pc, #28]	@ (8000928 <updateUserInput+0x168>)
 800090a:	781b      	ldrb	r3, [r3, #0]
 800090c:	b2db      	uxtb	r3, r3
 800090e:	2b00      	cmp	r3, #0
 8000910:	d001      	beq.n	8000916 <updateUserInput+0x156>
		processADC();
 8000912:	f000 f82f 	bl	8000974 <processADC>
//	if (HAL_GPIO_ReadPin(GPIOB, L_ENC_PIN_B)) user_input_data.buttons |= (1 << 11);
//	if (HAL_GPIO_ReadPin(GPIOB, C_ENC_PIN_A)) user_input_data.buttons |= (1 << 11);
//	if (HAL_GPIO_ReadPin(GPIOB, C_ENC_PIN_B)) user_input_data.buttons |= (1 << 10);
//	if (HAL_GPIO_ReadPin(GPIOB, R_ENC_PIN_A)) user_input_data.buttons |= (1 << 11);
//	if (HAL_GPIO_ReadPin(GPIOB, R_ENC_PIN_B)) user_input_data.buttons |= (1 << 11);
}
 8000916:	bf00      	nop
 8000918:	bd80      	pop	{r7, pc}
 800091a:	bf00      	nop
 800091c:	200000ac 	.word	0x200000ac
 8000920:	40010800 	.word	0x40010800
 8000924:	40010c00 	.word	0x40010c00
 8000928:	200001a8 	.word	0x200001a8

0800092c <Start_ADC_DMA>:

void Start_ADC_DMA() {
 800092c:	b580      	push	{r7, lr}
 800092e:	af00      	add	r7, sp, #0
    HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_values, ADC_CHANNEL_COUNT);
 8000930:	2204      	movs	r2, #4
 8000932:	4903      	ldr	r1, [pc, #12]	@ (8000940 <Start_ADC_DMA+0x14>)
 8000934:	4803      	ldr	r0, [pc, #12]	@ (8000944 <Start_ADC_DMA+0x18>)
 8000936:	f000 fd49 	bl	80013cc <HAL_ADC_Start_DMA>
}
 800093a:	bf00      	nop
 800093c:	bd80      	pop	{r7, pc}
 800093e:	bf00      	nop
 8000940:	200001a0 	.word	0x200001a0
 8000944:	200000b8 	.word	0x200000b8

08000948 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 8000948:	b480      	push	{r7}
 800094a:	b083      	sub	sp, #12
 800094c:	af00      	add	r7, sp, #0
 800094e:	6078      	str	r0, [r7, #4]
    if (hadc->Instance == ADC1) {
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	681b      	ldr	r3, [r3, #0]
 8000954:	4a05      	ldr	r2, [pc, #20]	@ (800096c <HAL_ADC_ConvCpltCallback+0x24>)
 8000956:	4293      	cmp	r3, r2
 8000958:	d102      	bne.n	8000960 <HAL_ADC_ConvCpltCallback+0x18>
        adc_data_ready = 1;  // Set flag (do NOT process here)
 800095a:	4b05      	ldr	r3, [pc, #20]	@ (8000970 <HAL_ADC_ConvCpltCallback+0x28>)
 800095c:	2201      	movs	r2, #1
 800095e:	701a      	strb	r2, [r3, #0]
    }
}
 8000960:	bf00      	nop
 8000962:	370c      	adds	r7, #12
 8000964:	46bd      	mov	sp, r7
 8000966:	bc80      	pop	{r7}
 8000968:	4770      	bx	lr
 800096a:	bf00      	nop
 800096c:	40012400 	.word	0x40012400
 8000970:	200001a8 	.word	0x200001a8

08000974 <processADC>:

void processADC() {
 8000974:	b580      	push	{r7, lr}
 8000976:	af00      	add	r7, sp, #0
	adc_data_ready = 0;
 8000978:	4b18      	ldr	r3, [pc, #96]	@ (80009dc <processADC+0x68>)
 800097a:	2200      	movs	r2, #0
 800097c:	701a      	strb	r2, [r3, #0]

	// Convert ADC values to 8-bit format
	user_input_data.hall_analog_1 = map_hall_sensor(adc_values[2]);
 800097e:	4b18      	ldr	r3, [pc, #96]	@ (80009e0 <processADC+0x6c>)
 8000980:	889b      	ldrh	r3, [r3, #4]
 8000982:	4618      	mov	r0, r3
 8000984:	f000 f830 	bl	80009e8 <map_hall_sensor>
 8000988:	4603      	mov	r3, r0
 800098a:	461a      	mov	r2, r3
 800098c:	4b15      	ldr	r3, [pc, #84]	@ (80009e4 <processADC+0x70>)
 800098e:	709a      	strb	r2, [r3, #2]
	user_input_data.hall_analog_2 = map_hall_sensor(adc_values[3]);
 8000990:	4b13      	ldr	r3, [pc, #76]	@ (80009e0 <processADC+0x6c>)
 8000992:	88db      	ldrh	r3, [r3, #6]
 8000994:	4618      	mov	r0, r3
 8000996:	f000 f827 	bl	80009e8 <map_hall_sensor>
 800099a:	4603      	mov	r3, r0
 800099c:	461a      	mov	r2, r3
 800099e:	4b11      	ldr	r3, [pc, #68]	@ (80009e4 <processADC+0x70>)
 80009a0:	70da      	strb	r2, [r3, #3]

	// Process hall button thresholds
	if (adc_values[0] > 2200) user_input_data.buttons |= (1 << 10);
 80009a2:	4b0f      	ldr	r3, [pc, #60]	@ (80009e0 <processADC+0x6c>)
 80009a4:	881b      	ldrh	r3, [r3, #0]
 80009a6:	f640 0298 	movw	r2, #2200	@ 0x898
 80009aa:	4293      	cmp	r3, r2
 80009ac:	d906      	bls.n	80009bc <processADC+0x48>
 80009ae:	4b0d      	ldr	r3, [pc, #52]	@ (80009e4 <processADC+0x70>)
 80009b0:	881b      	ldrh	r3, [r3, #0]
 80009b2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80009b6:	b29a      	uxth	r2, r3
 80009b8:	4b0a      	ldr	r3, [pc, #40]	@ (80009e4 <processADC+0x70>)
 80009ba:	801a      	strh	r2, [r3, #0]
	if (adc_values[1] > 2200) user_input_data.buttons |= (1 << 11);
 80009bc:	4b08      	ldr	r3, [pc, #32]	@ (80009e0 <processADC+0x6c>)
 80009be:	885b      	ldrh	r3, [r3, #2]
 80009c0:	f640 0298 	movw	r2, #2200	@ 0x898
 80009c4:	4293      	cmp	r3, r2
 80009c6:	d906      	bls.n	80009d6 <processADC+0x62>
 80009c8:	4b06      	ldr	r3, [pc, #24]	@ (80009e4 <processADC+0x70>)
 80009ca:	881b      	ldrh	r3, [r3, #0]
 80009cc:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80009d0:	b29a      	uxth	r2, r3
 80009d2:	4b04      	ldr	r3, [pc, #16]	@ (80009e4 <processADC+0x70>)
 80009d4:	801a      	strh	r2, [r3, #0]
}
 80009d6:	bf00      	nop
 80009d8:	bd80      	pop	{r7, pc}
 80009da:	bf00      	nop
 80009dc:	200001a8 	.word	0x200001a8
 80009e0:	200001a0 	.word	0x200001a0
 80009e4:	200000ac 	.word	0x200000ac

080009e8 <map_hall_sensor>:
uint8_t map_hall_sensor(uint16_t adc_value) {
 80009e8:	b480      	push	{r7}
 80009ea:	b083      	sub	sp, #12
 80009ec:	af00      	add	r7, sp, #0
 80009ee:	4603      	mov	r3, r0
 80009f0:	80fb      	strh	r3, [r7, #6]
    if (adc_value < ADC_REST) adc_value = ADC_REST;
 80009f2:	88fb      	ldrh	r3, [r7, #6]
 80009f4:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80009f8:	d202      	bcs.n	8000a00 <map_hall_sensor+0x18>
 80009fa:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80009fe:	80fb      	strh	r3, [r7, #6]
    if (adc_value > ADC_MAX) adc_value = ADC_MAX;
 8000a00:	88fb      	ldrh	r3, [r7, #6]
 8000a02:	f5b3 6f2f 	cmp.w	r3, #2800	@ 0xaf0
 8000a06:	d902      	bls.n	8000a0e <map_hall_sensor+0x26>
 8000a08:	f44f 632f 	mov.w	r3, #2800	@ 0xaf0
 8000a0c:	80fb      	strh	r3, [r7, #6]

    return (uint8_t)(((adc_value - ADC_REST) * 255) / (ADC_MAX - ADC_REST));
 8000a0e:	88fb      	ldrh	r3, [r7, #6]
 8000a10:	f5a3 62fa 	sub.w	r2, r3, #2000	@ 0x7d0
 8000a14:	4613      	mov	r3, r2
 8000a16:	021b      	lsls	r3, r3, #8
 8000a18:	1a9b      	subs	r3, r3, r2
 8000a1a:	4a06      	ldr	r2, [pc, #24]	@ (8000a34 <map_hall_sensor+0x4c>)
 8000a1c:	fb82 1203 	smull	r1, r2, r2, r3
 8000a20:	1212      	asrs	r2, r2, #8
 8000a22:	17db      	asrs	r3, r3, #31
 8000a24:	1ad3      	subs	r3, r2, r3
 8000a26:	b2db      	uxtb	r3, r3
}
 8000a28:	4618      	mov	r0, r3
 8000a2a:	370c      	adds	r7, #12
 8000a2c:	46bd      	mov	sp, r7
 8000a2e:	bc80      	pop	{r7}
 8000a30:	4770      	bx	lr
 8000a32:	bf00      	nop
 8000a34:	51eb851f 	.word	0x51eb851f

08000a38 <CAN_Transmit>:

/*
 * CAN BUS FUNCTIONS
 */
void CAN_Transmit() {
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	b094      	sub	sp, #80	@ 0x50
 8000a3c:	af00      	add	r7, sp, #0
	uint32_t currentTime = HAL_GetTick();
 8000a3e:	f000 fbbf 	bl	80011c0 <HAL_GetTick>
 8000a42:	64b8      	str	r0, [r7, #72]	@ 0x48

	if(currentTime - lastSendTime >= 10) {
 8000a44:	4b3a      	ldr	r3, [pc, #232]	@ (8000b30 <CAN_Transmit+0xf8>)
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8000a4a:	1ad3      	subs	r3, r2, r3
 8000a4c:	2b09      	cmp	r3, #9
 8000a4e:	d96a      	bls.n	8000b26 <CAN_Transmit+0xee>
		CAN_TxHeaderTypeDef TxHeader;
		uint32_t TxMailbox;

		// Create a telemetry_packet instance and initialize its fields
		user_input_data_t dataToSend = user_input_data;
 8000a50:	4a38      	ldr	r2, [pc, #224]	@ (8000b34 <CAN_Transmit+0xfc>)
 8000a52:	f107 030c 	add.w	r3, r7, #12
 8000a56:	ca07      	ldmia	r2, {r0, r1, r2}
 8000a58:	c303      	stmia	r3!, {r0, r1}
 8000a5a:	801a      	strh	r2, [r3, #0]
//		dataToSend.hall_analog_2 = 200;      // Example: Hall sensor 2 value
//		dataToSend.encoder_1 = 1000;         // Example: Encoder 1 value
//		dataToSend.encoder_2 = -2000;        // Example: Encoder 2 value
//		dataToSend.encoder_3 = 5000;         // Example: Encoder 3 value

		uint8_t* rawData = (uint8_t*)&dataToSend;
 8000a5c:	f107 030c 	add.w	r3, r7, #12
 8000a60:	647b      	str	r3, [r7, #68]	@ 0x44

		// Initialize CAN Header
		TxHeader.StdId = 0x101;           // CAN ID for the message
 8000a62:	f240 1301 	movw	r3, #257	@ 0x101
 8000a66:	61fb      	str	r3, [r7, #28]
		TxHeader.ExtId = 0;
 8000a68:	2300      	movs	r3, #0
 8000a6a:	623b      	str	r3, [r7, #32]
		TxHeader.IDE = CAN_ID_STD;        // Use Standard ID
 8000a6c:	2300      	movs	r3, #0
 8000a6e:	627b      	str	r3, [r7, #36]	@ 0x24
		TxHeader.RTR = CAN_RTR_DATA;      // Data frame
 8000a70:	2300      	movs	r3, #0
 8000a72:	62bb      	str	r3, [r7, #40]	@ 0x28
		TxHeader.DLC = 8;                 // Maximum data length for each CAN frame
 8000a74:	2308      	movs	r3, #8
 8000a76:	62fb      	str	r3, [r7, #44]	@ 0x2c

		uint8_t frameData[8];             // Temporary buffer for each CAN frame

		// Calculate the size of the telemetry_packet struct
		int totalSize = sizeof(user_input_data_t);
 8000a78:	230a      	movs	r3, #10
 8000a7a:	643b      	str	r3, [r7, #64]	@ 0x40

		// Split the telemetry_packet into CAN frames
		for (int i = 0; i < totalSize; i += 8) {
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8000a80:	e04d      	b.n	8000b1e <CAN_Transmit+0xe6>
			// Calculate the size of the current chunk (for the last frame)
			int chunkSize = (totalSize - i >= 8) ? 8 : (totalSize - i);
 8000a82:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8000a84:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000a86:	1ad3      	subs	r3, r2, r3
 8000a88:	2b08      	cmp	r3, #8
 8000a8a:	bfa8      	it	ge
 8000a8c:	2308      	movge	r3, #8
 8000a8e:	63fb      	str	r3, [r7, #60]	@ 0x3c

			// Copy the next chunk of data into the frame buffer
			memcpy(frameData, &rawData[i], chunkSize);
 8000a90:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000a92:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8000a94:	18d1      	adds	r1, r2, r3
 8000a96:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8000a98:	1d3b      	adds	r3, r7, #4
 8000a9a:	4618      	mov	r0, r3
 8000a9c:	f004 f9c1 	bl	8004e22 <memcpy>

			// Adjust DLC for the last frame
			TxHeader.DLC = chunkSize;
 8000aa0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000aa2:	62fb      	str	r3, [r7, #44]	@ 0x2c

			HAL_StatusTypeDef status = HAL_CAN_AddTxMessage(&hcan, &TxHeader, frameData, &TxMailbox);
 8000aa4:	f107 0318 	add.w	r3, r7, #24
 8000aa8:	1d3a      	adds	r2, r7, #4
 8000aaa:	f107 011c 	add.w	r1, r7, #28
 8000aae:	4822      	ldr	r0, [pc, #136]	@ (8000b38 <CAN_Transmit+0x100>)
 8000ab0:	f001 f9c6 	bl	8001e40 <HAL_CAN_AddTxMessage>
 8000ab4:	4603      	mov	r3, r0
 8000ab6:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
			if (status != HAL_OK) {
 8000aba:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	d024      	beq.n	8000b0c <CAN_Transmit+0xd4>
				// Inspect the error
				if (status == HAL_ERROR) {
 8000ac2:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8000ac6:	2b01      	cmp	r3, #1
 8000ac8:	d103      	bne.n	8000ad2 <CAN_Transmit+0x9a>
					printf("HAL_CAN_AddTxMessage failed: HAL_ERROR\n");
 8000aca:	481c      	ldr	r0, [pc, #112]	@ (8000b3c <CAN_Transmit+0x104>)
 8000acc:	f004 f80a 	bl	8004ae4 <puts>
 8000ad0:	e00e      	b.n	8000af0 <CAN_Transmit+0xb8>
				} else if (status == HAL_BUSY) {
 8000ad2:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8000ad6:	2b02      	cmp	r3, #2
 8000ad8:	d103      	bne.n	8000ae2 <CAN_Transmit+0xaa>
					printf("HAL_CAN_AddTxMessage failed: HAL_BUSY\n");
 8000ada:	4819      	ldr	r0, [pc, #100]	@ (8000b40 <CAN_Transmit+0x108>)
 8000adc:	f004 f802 	bl	8004ae4 <puts>
 8000ae0:	e006      	b.n	8000af0 <CAN_Transmit+0xb8>
				} else if (status == HAL_TIMEOUT) {
 8000ae2:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8000ae6:	2b03      	cmp	r3, #3
 8000ae8:	d102      	bne.n	8000af0 <CAN_Transmit+0xb8>
					printf("HAL_CAN_AddTxMessage failed: HAL_TIMEOUT\n");
 8000aea:	4816      	ldr	r0, [pc, #88]	@ (8000b44 <CAN_Transmit+0x10c>)
 8000aec:	f003 fffa 	bl	8004ae4 <puts>
				}

				// Optionally log the state of CAN error counters
				uint32_t error = HAL_CAN_GetError(&hcan);
 8000af0:	4811      	ldr	r0, [pc, #68]	@ (8000b38 <CAN_Transmit+0x100>)
 8000af2:	f001 fddd 	bl	80026b0 <HAL_CAN_GetError>
 8000af6:	6378      	str	r0, [r7, #52]	@ 0x34
		        HAL_CAN_Stop(&hcan);  // Stop CAN
 8000af8:	480f      	ldr	r0, [pc, #60]	@ (8000b38 <CAN_Transmit+0x100>)
 8000afa:	f001 f958 	bl	8001dae <HAL_CAN_Stop>
		        HAL_CAN_Start(&hcan); // Restart CAN
 8000afe:	480e      	ldr	r0, [pc, #56]	@ (8000b38 <CAN_Transmit+0x100>)
 8000b00:	f001 f911 	bl	8001d26 <HAL_CAN_Start>

		        // Optional: Clear error flags
		        __HAL_CAN_CLEAR_FLAG(&hcan, CAN_FLAG_ERRI);
 8000b04:	4b0c      	ldr	r3, [pc, #48]	@ (8000b38 <CAN_Transmit+0x100>)
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	2204      	movs	r2, #4
 8000b0a:	605a      	str	r2, [r3, #4]
			}
			lastSendTime = currentTime;  // Update last transmission time
 8000b0c:	4a08      	ldr	r2, [pc, #32]	@ (8000b30 <CAN_Transmit+0xf8>)
 8000b0e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000b10:	6013      	str	r3, [r2, #0]
			HAL_Delay(1);
 8000b12:	2001      	movs	r0, #1
 8000b14:	f000 fb5e 	bl	80011d4 <HAL_Delay>
		for (int i = 0; i < totalSize; i += 8) {
 8000b18:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000b1a:	3308      	adds	r3, #8
 8000b1c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8000b1e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8000b20:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000b22:	429a      	cmp	r2, r3
 8000b24:	dbad      	blt.n	8000a82 <CAN_Transmit+0x4a>
		}
	}
}
 8000b26:	bf00      	nop
 8000b28:	3750      	adds	r7, #80	@ 0x50
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	bd80      	pop	{r7, pc}
 8000b2e:	bf00      	nop
 8000b30:	2000019c 	.word	0x2000019c
 8000b34:	200000ac 	.word	0x200000ac
 8000b38:	2000012c 	.word	0x2000012c
 8000b3c:	08005848 	.word	0x08005848
 8000b40:	08005870 	.word	0x08005870
 8000b44:	08005898 	.word	0x08005898

08000b48 <HAL_CAN_RxFifo1MsgPendingCallback>:

// CAN receive interrupt callback
void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 8000b48:	b5b0      	push	{r4, r5, r7, lr}
 8000b4a:	b08c      	sub	sp, #48	@ 0x30
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	6078      	str	r0, [r7, #4]
    CAN_RxHeaderTypeDef rxHeader;
    uint8_t rxData[8]; // Max CAN frame size is 8 bytes

    // Receive the message
    if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO1, &rxHeader, rxData) == HAL_OK) {
 8000b50:	f107 0308 	add.w	r3, r7, #8
 8000b54:	f107 0210 	add.w	r2, r7, #16
 8000b58:	2101      	movs	r1, #1
 8000b5a:	6878      	ldr	r0, [r7, #4]
 8000b5c:	f001 fa3f 	bl	8001fde <HAL_CAN_GetRxMessage>
 8000b60:	4603      	mov	r3, r0
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	d134      	bne.n	8000bd0 <HAL_CAN_RxFifo1MsgPendingCallback+0x88>
    	 // Check if the message ID matches 0x100
		if (rxHeader.StdId == 0x100) {
 8000b66:	693b      	ldr	r3, [r7, #16]
 8000b68:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000b6c:	d130      	bne.n	8000bd0 <HAL_CAN_RxFifo1MsgPendingCallback+0x88>
			static uint8_t buffer[sizeof(telemetry_packet)];
			static uint8_t offset = 0;

			// Copy received data into buffer
			uint8_t bytesToCopy = (rxHeader.DLC < sizeof(telemetry_packet) - offset) ? rxHeader.DLC : sizeof(telemetry_packet) - offset;
 8000b6e:	4b1a      	ldr	r3, [pc, #104]	@ (8000bd8 <HAL_CAN_RxFifo1MsgPendingCallback+0x90>)
 8000b70:	781b      	ldrb	r3, [r3, #0]
 8000b72:	f1c3 0228 	rsb	r2, r3, #40	@ 0x28
 8000b76:	6a3b      	ldr	r3, [r7, #32]
 8000b78:	4293      	cmp	r3, r2
 8000b7a:	bf28      	it	cs
 8000b7c:	4613      	movcs	r3, r2
 8000b7e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			memcpy(&buffer[offset], rxData, bytesToCopy);
 8000b82:	4b15      	ldr	r3, [pc, #84]	@ (8000bd8 <HAL_CAN_RxFifo1MsgPendingCallback+0x90>)
 8000b84:	781b      	ldrb	r3, [r3, #0]
 8000b86:	461a      	mov	r2, r3
 8000b88:	4b14      	ldr	r3, [pc, #80]	@ (8000bdc <HAL_CAN_RxFifo1MsgPendingCallback+0x94>)
 8000b8a:	4413      	add	r3, r2
 8000b8c:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8000b90:	f107 0108 	add.w	r1, r7, #8
 8000b94:	4618      	mov	r0, r3
 8000b96:	f004 f944 	bl	8004e22 <memcpy>
			offset += bytesToCopy;
 8000b9a:	4b0f      	ldr	r3, [pc, #60]	@ (8000bd8 <HAL_CAN_RxFifo1MsgPendingCallback+0x90>)
 8000b9c:	781a      	ldrb	r2, [r3, #0]
 8000b9e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000ba2:	4413      	add	r3, r2
 8000ba4:	b2da      	uxtb	r2, r3
 8000ba6:	4b0c      	ldr	r3, [pc, #48]	@ (8000bd8 <HAL_CAN_RxFifo1MsgPendingCallback+0x90>)
 8000ba8:	701a      	strb	r2, [r3, #0]

			// Check if the entire packet has been received
			if (offset >= sizeof(telemetry_packet)) {
 8000baa:	4b0b      	ldr	r3, [pc, #44]	@ (8000bd8 <HAL_CAN_RxFifo1MsgPendingCallback+0x90>)
 8000bac:	781b      	ldrb	r3, [r3, #0]
 8000bae:	2b27      	cmp	r3, #39	@ 0x27
 8000bb0:	d90e      	bls.n	8000bd0 <HAL_CAN_RxFifo1MsgPendingCallback+0x88>
				// Copy buffer into the telemetry_packet struct
				memcpy(&telemetry_data, buffer, sizeof(telemetry_packet));
 8000bb2:	4a0b      	ldr	r2, [pc, #44]	@ (8000be0 <HAL_CAN_RxFifo1MsgPendingCallback+0x98>)
 8000bb4:	4b09      	ldr	r3, [pc, #36]	@ (8000bdc <HAL_CAN_RxFifo1MsgPendingCallback+0x94>)
 8000bb6:	4614      	mov	r4, r2
 8000bb8:	461d      	mov	r5, r3
 8000bba:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000bbc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000bbe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000bc0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000bc2:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000bc6:	e884 0003 	stmia.w	r4, {r0, r1}
				offset = 0; // Reset offset for the next packet
 8000bca:	4b03      	ldr	r3, [pc, #12]	@ (8000bd8 <HAL_CAN_RxFifo1MsgPendingCallback+0x90>)
 8000bcc:	2200      	movs	r2, #0
 8000bce:	701a      	strb	r2, [r3, #0]
			}
		}
    }
}
 8000bd0:	bf00      	nop
 8000bd2:	3730      	adds	r7, #48	@ 0x30
 8000bd4:	46bd      	mov	sp, r7
 8000bd6:	bdb0      	pop	{r4, r5, r7, pc}
 8000bd8:	200001a9 	.word	0x200001a9
 8000bdc:	200001ac 	.word	0x200001ac
 8000be0:	20000084 	.word	0x20000084

08000be4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000be4:	b480      	push	{r7}
 8000be6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000be8:	b672      	cpsid	i
}
 8000bea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000bec:	bf00      	nop
 8000bee:	e7fd      	b.n	8000bec <Error_Handler+0x8>

08000bf0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	b085      	sub	sp, #20
 8000bf4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000bf6:	4b15      	ldr	r3, [pc, #84]	@ (8000c4c <HAL_MspInit+0x5c>)
 8000bf8:	699b      	ldr	r3, [r3, #24]
 8000bfa:	4a14      	ldr	r2, [pc, #80]	@ (8000c4c <HAL_MspInit+0x5c>)
 8000bfc:	f043 0301 	orr.w	r3, r3, #1
 8000c00:	6193      	str	r3, [r2, #24]
 8000c02:	4b12      	ldr	r3, [pc, #72]	@ (8000c4c <HAL_MspInit+0x5c>)
 8000c04:	699b      	ldr	r3, [r3, #24]
 8000c06:	f003 0301 	and.w	r3, r3, #1
 8000c0a:	60bb      	str	r3, [r7, #8]
 8000c0c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c0e:	4b0f      	ldr	r3, [pc, #60]	@ (8000c4c <HAL_MspInit+0x5c>)
 8000c10:	69db      	ldr	r3, [r3, #28]
 8000c12:	4a0e      	ldr	r2, [pc, #56]	@ (8000c4c <HAL_MspInit+0x5c>)
 8000c14:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c18:	61d3      	str	r3, [r2, #28]
 8000c1a:	4b0c      	ldr	r3, [pc, #48]	@ (8000c4c <HAL_MspInit+0x5c>)
 8000c1c:	69db      	ldr	r3, [r3, #28]
 8000c1e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c22:	607b      	str	r3, [r7, #4]
 8000c24:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000c26:	4b0a      	ldr	r3, [pc, #40]	@ (8000c50 <HAL_MspInit+0x60>)
 8000c28:	685b      	ldr	r3, [r3, #4]
 8000c2a:	60fb      	str	r3, [r7, #12]
 8000c2c:	68fb      	ldr	r3, [r7, #12]
 8000c2e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000c32:	60fb      	str	r3, [r7, #12]
 8000c34:	68fb      	ldr	r3, [r7, #12]
 8000c36:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000c3a:	60fb      	str	r3, [r7, #12]
 8000c3c:	4a04      	ldr	r2, [pc, #16]	@ (8000c50 <HAL_MspInit+0x60>)
 8000c3e:	68fb      	ldr	r3, [r7, #12]
 8000c40:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c42:	bf00      	nop
 8000c44:	3714      	adds	r7, #20
 8000c46:	46bd      	mov	sp, r7
 8000c48:	bc80      	pop	{r7}
 8000c4a:	4770      	bx	lr
 8000c4c:	40021000 	.word	0x40021000
 8000c50:	40010000 	.word	0x40010000

08000c54 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b088      	sub	sp, #32
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c5c:	f107 0310 	add.w	r3, r7, #16
 8000c60:	2200      	movs	r2, #0
 8000c62:	601a      	str	r2, [r3, #0]
 8000c64:	605a      	str	r2, [r3, #4]
 8000c66:	609a      	str	r2, [r3, #8]
 8000c68:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	681b      	ldr	r3, [r3, #0]
 8000c6e:	4a29      	ldr	r2, [pc, #164]	@ (8000d14 <HAL_ADC_MspInit+0xc0>)
 8000c70:	4293      	cmp	r3, r2
 8000c72:	d14a      	bne.n	8000d0a <HAL_ADC_MspInit+0xb6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000c74:	4b28      	ldr	r3, [pc, #160]	@ (8000d18 <HAL_ADC_MspInit+0xc4>)
 8000c76:	699b      	ldr	r3, [r3, #24]
 8000c78:	4a27      	ldr	r2, [pc, #156]	@ (8000d18 <HAL_ADC_MspInit+0xc4>)
 8000c7a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000c7e:	6193      	str	r3, [r2, #24]
 8000c80:	4b25      	ldr	r3, [pc, #148]	@ (8000d18 <HAL_ADC_MspInit+0xc4>)
 8000c82:	699b      	ldr	r3, [r3, #24]
 8000c84:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000c88:	60fb      	str	r3, [r7, #12]
 8000c8a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c8c:	4b22      	ldr	r3, [pc, #136]	@ (8000d18 <HAL_ADC_MspInit+0xc4>)
 8000c8e:	699b      	ldr	r3, [r3, #24]
 8000c90:	4a21      	ldr	r2, [pc, #132]	@ (8000d18 <HAL_ADC_MspInit+0xc4>)
 8000c92:	f043 0304 	orr.w	r3, r3, #4
 8000c96:	6193      	str	r3, [r2, #24]
 8000c98:	4b1f      	ldr	r3, [pc, #124]	@ (8000d18 <HAL_ADC_MspInit+0xc4>)
 8000c9a:	699b      	ldr	r3, [r3, #24]
 8000c9c:	f003 0304 	and.w	r3, r3, #4
 8000ca0:	60bb      	str	r3, [r7, #8]
 8000ca2:	68bb      	ldr	r3, [r7, #8]
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8000ca4:	230f      	movs	r3, #15
 8000ca6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000ca8:	2303      	movs	r3, #3
 8000caa:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cac:	f107 0310 	add.w	r3, r7, #16
 8000cb0:	4619      	mov	r1, r3
 8000cb2:	481a      	ldr	r0, [pc, #104]	@ (8000d1c <HAL_ADC_MspInit+0xc8>)
 8000cb4:	f002 f8b8 	bl	8002e28 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000cb8:	4b19      	ldr	r3, [pc, #100]	@ (8000d20 <HAL_ADC_MspInit+0xcc>)
 8000cba:	4a1a      	ldr	r2, [pc, #104]	@ (8000d24 <HAL_ADC_MspInit+0xd0>)
 8000cbc:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000cbe:	4b18      	ldr	r3, [pc, #96]	@ (8000d20 <HAL_ADC_MspInit+0xcc>)
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000cc4:	4b16      	ldr	r3, [pc, #88]	@ (8000d20 <HAL_ADC_MspInit+0xcc>)
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000cca:	4b15      	ldr	r3, [pc, #84]	@ (8000d20 <HAL_ADC_MspInit+0xcc>)
 8000ccc:	2280      	movs	r2, #128	@ 0x80
 8000cce:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000cd0:	4b13      	ldr	r3, [pc, #76]	@ (8000d20 <HAL_ADC_MspInit+0xcc>)
 8000cd2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000cd6:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000cd8:	4b11      	ldr	r3, [pc, #68]	@ (8000d20 <HAL_ADC_MspInit+0xcc>)
 8000cda:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000cde:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000ce0:	4b0f      	ldr	r3, [pc, #60]	@ (8000d20 <HAL_ADC_MspInit+0xcc>)
 8000ce2:	2220      	movs	r2, #32
 8000ce4:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8000ce6:	4b0e      	ldr	r3, [pc, #56]	@ (8000d20 <HAL_ADC_MspInit+0xcc>)
 8000ce8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000cec:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000cee:	480c      	ldr	r0, [pc, #48]	@ (8000d20 <HAL_ADC_MspInit+0xcc>)
 8000cf0:	f001 fdf8 	bl	80028e4 <HAL_DMA_Init>
 8000cf4:	4603      	mov	r3, r0
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d001      	beq.n	8000cfe <HAL_ADC_MspInit+0xaa>
    {
      Error_Handler();
 8000cfa:	f7ff ff73 	bl	8000be4 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	4a07      	ldr	r2, [pc, #28]	@ (8000d20 <HAL_ADC_MspInit+0xcc>)
 8000d02:	621a      	str	r2, [r3, #32]
 8000d04:	4a06      	ldr	r2, [pc, #24]	@ (8000d20 <HAL_ADC_MspInit+0xcc>)
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	6253      	str	r3, [r2, #36]	@ 0x24

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000d0a:	bf00      	nop
 8000d0c:	3720      	adds	r7, #32
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	bd80      	pop	{r7, pc}
 8000d12:	bf00      	nop
 8000d14:	40012400 	.word	0x40012400
 8000d18:	40021000 	.word	0x40021000
 8000d1c:	40010800 	.word	0x40010800
 8000d20:	200000e8 	.word	0x200000e8
 8000d24:	40020008 	.word	0x40020008

08000d28 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	b088      	sub	sp, #32
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d30:	f107 0310 	add.w	r3, r7, #16
 8000d34:	2200      	movs	r2, #0
 8000d36:	601a      	str	r2, [r3, #0]
 8000d38:	605a      	str	r2, [r3, #4]
 8000d3a:	609a      	str	r2, [r3, #8]
 8000d3c:	60da      	str	r2, [r3, #12]
  if(hcan->Instance==CAN1)
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	4a2c      	ldr	r2, [pc, #176]	@ (8000df4 <HAL_CAN_MspInit+0xcc>)
 8000d44:	4293      	cmp	r3, r2
 8000d46:	d151      	bne.n	8000dec <HAL_CAN_MspInit+0xc4>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000d48:	4b2b      	ldr	r3, [pc, #172]	@ (8000df8 <HAL_CAN_MspInit+0xd0>)
 8000d4a:	69db      	ldr	r3, [r3, #28]
 8000d4c:	4a2a      	ldr	r2, [pc, #168]	@ (8000df8 <HAL_CAN_MspInit+0xd0>)
 8000d4e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000d52:	61d3      	str	r3, [r2, #28]
 8000d54:	4b28      	ldr	r3, [pc, #160]	@ (8000df8 <HAL_CAN_MspInit+0xd0>)
 8000d56:	69db      	ldr	r3, [r3, #28]
 8000d58:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000d5c:	60fb      	str	r3, [r7, #12]
 8000d5e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d60:	4b25      	ldr	r3, [pc, #148]	@ (8000df8 <HAL_CAN_MspInit+0xd0>)
 8000d62:	699b      	ldr	r3, [r3, #24]
 8000d64:	4a24      	ldr	r2, [pc, #144]	@ (8000df8 <HAL_CAN_MspInit+0xd0>)
 8000d66:	f043 0304 	orr.w	r3, r3, #4
 8000d6a:	6193      	str	r3, [r2, #24]
 8000d6c:	4b22      	ldr	r3, [pc, #136]	@ (8000df8 <HAL_CAN_MspInit+0xd0>)
 8000d6e:	699b      	ldr	r3, [r3, #24]
 8000d70:	f003 0304 	and.w	r3, r3, #4
 8000d74:	60bb      	str	r3, [r7, #8]
 8000d76:	68bb      	ldr	r3, [r7, #8]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000d78:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000d7c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d7e:	2300      	movs	r3, #0
 8000d80:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d82:	2301      	movs	r3, #1
 8000d84:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d86:	f107 0310 	add.w	r3, r7, #16
 8000d8a:	4619      	mov	r1, r3
 8000d8c:	481b      	ldr	r0, [pc, #108]	@ (8000dfc <HAL_CAN_MspInit+0xd4>)
 8000d8e:	f002 f84b 	bl	8002e28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000d92:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d96:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d98:	2302      	movs	r3, #2
 8000d9a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000d9c:	2303      	movs	r3, #3
 8000d9e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000da0:	f107 0310 	add.w	r3, r7, #16
 8000da4:	4619      	mov	r1, r3
 8000da6:	4815      	ldr	r0, [pc, #84]	@ (8000dfc <HAL_CAN_MspInit+0xd4>)
 8000da8:	f002 f83e 	bl	8002e28 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(USB_HP_CAN1_TX_IRQn, 0, 0);
 8000dac:	2200      	movs	r2, #0
 8000dae:	2100      	movs	r1, #0
 8000db0:	2013      	movs	r0, #19
 8000db2:	f001 fd60 	bl	8002876 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_HP_CAN1_TX_IRQn);
 8000db6:	2013      	movs	r0, #19
 8000db8:	f001 fd79 	bl	80028ae <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	2100      	movs	r1, #0
 8000dc0:	2014      	movs	r0, #20
 8000dc2:	f001 fd58 	bl	8002876 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8000dc6:	2014      	movs	r0, #20
 8000dc8:	f001 fd71 	bl	80028ae <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 8000dcc:	2200      	movs	r2, #0
 8000dce:	2100      	movs	r1, #0
 8000dd0:	2015      	movs	r0, #21
 8000dd2:	f001 fd50 	bl	8002876 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8000dd6:	2015      	movs	r0, #21
 8000dd8:	f001 fd69 	bl	80028ae <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 0, 0);
 8000ddc:	2200      	movs	r2, #0
 8000dde:	2100      	movs	r1, #0
 8000de0:	2016      	movs	r0, #22
 8000de2:	f001 fd48 	bl	8002876 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 8000de6:	2016      	movs	r0, #22
 8000de8:	f001 fd61 	bl	80028ae <HAL_NVIC_EnableIRQ>

  /* USER CODE END CAN1_MspInit 1 */

  }

}
 8000dec:	bf00      	nop
 8000dee:	3720      	adds	r7, #32
 8000df0:	46bd      	mov	sp, r7
 8000df2:	bd80      	pop	{r7, pc}
 8000df4:	40006400 	.word	0x40006400
 8000df8:	40021000 	.word	0x40021000
 8000dfc:	40010800 	.word	0x40010800

08000e00 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b088      	sub	sp, #32
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e08:	f107 0310 	add.w	r3, r7, #16
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	601a      	str	r2, [r3, #0]
 8000e10:	605a      	str	r2, [r3, #4]
 8000e12:	609a      	str	r2, [r3, #8]
 8000e14:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	4a20      	ldr	r2, [pc, #128]	@ (8000e9c <HAL_UART_MspInit+0x9c>)
 8000e1c:	4293      	cmp	r3, r2
 8000e1e:	d139      	bne.n	8000e94 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000e20:	4b1f      	ldr	r3, [pc, #124]	@ (8000ea0 <HAL_UART_MspInit+0xa0>)
 8000e22:	699b      	ldr	r3, [r3, #24]
 8000e24:	4a1e      	ldr	r2, [pc, #120]	@ (8000ea0 <HAL_UART_MspInit+0xa0>)
 8000e26:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000e2a:	6193      	str	r3, [r2, #24]
 8000e2c:	4b1c      	ldr	r3, [pc, #112]	@ (8000ea0 <HAL_UART_MspInit+0xa0>)
 8000e2e:	699b      	ldr	r3, [r3, #24]
 8000e30:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000e34:	60fb      	str	r3, [r7, #12]
 8000e36:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e38:	4b19      	ldr	r3, [pc, #100]	@ (8000ea0 <HAL_UART_MspInit+0xa0>)
 8000e3a:	699b      	ldr	r3, [r3, #24]
 8000e3c:	4a18      	ldr	r2, [pc, #96]	@ (8000ea0 <HAL_UART_MspInit+0xa0>)
 8000e3e:	f043 0304 	orr.w	r3, r3, #4
 8000e42:	6193      	str	r3, [r2, #24]
 8000e44:	4b16      	ldr	r3, [pc, #88]	@ (8000ea0 <HAL_UART_MspInit+0xa0>)
 8000e46:	699b      	ldr	r3, [r3, #24]
 8000e48:	f003 0304 	and.w	r3, r3, #4
 8000e4c:	60bb      	str	r3, [r7, #8]
 8000e4e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000e50:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000e54:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e56:	2302      	movs	r3, #2
 8000e58:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000e5a:	2303      	movs	r3, #3
 8000e5c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e5e:	f107 0310 	add.w	r3, r7, #16
 8000e62:	4619      	mov	r1, r3
 8000e64:	480f      	ldr	r0, [pc, #60]	@ (8000ea4 <HAL_UART_MspInit+0xa4>)
 8000e66:	f001 ffdf 	bl	8002e28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000e6a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000e6e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e70:	2300      	movs	r3, #0
 8000e72:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e74:	2300      	movs	r3, #0
 8000e76:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e78:	f107 0310 	add.w	r3, r7, #16
 8000e7c:	4619      	mov	r1, r3
 8000e7e:	4809      	ldr	r0, [pc, #36]	@ (8000ea4 <HAL_UART_MspInit+0xa4>)
 8000e80:	f001 ffd2 	bl	8002e28 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000e84:	2200      	movs	r2, #0
 8000e86:	2100      	movs	r1, #0
 8000e88:	2025      	movs	r0, #37	@ 0x25
 8000e8a:	f001 fcf4 	bl	8002876 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000e8e:	2025      	movs	r0, #37	@ 0x25
 8000e90:	f001 fd0d 	bl	80028ae <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8000e94:	bf00      	nop
 8000e96:	3720      	adds	r7, #32
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	bd80      	pop	{r7, pc}
 8000e9c:	40013800 	.word	0x40013800
 8000ea0:	40021000 	.word	0x40021000
 8000ea4:	40010800 	.word	0x40010800

08000ea8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ea8:	b480      	push	{r7}
 8000eaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000eac:	bf00      	nop
 8000eae:	e7fd      	b.n	8000eac <NMI_Handler+0x4>

08000eb0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000eb4:	bf00      	nop
 8000eb6:	e7fd      	b.n	8000eb4 <HardFault_Handler+0x4>

08000eb8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ebc:	bf00      	nop
 8000ebe:	e7fd      	b.n	8000ebc <MemManage_Handler+0x4>

08000ec0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ec0:	b480      	push	{r7}
 8000ec2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ec4:	bf00      	nop
 8000ec6:	e7fd      	b.n	8000ec4 <BusFault_Handler+0x4>

08000ec8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ecc:	bf00      	nop
 8000ece:	e7fd      	b.n	8000ecc <UsageFault_Handler+0x4>

08000ed0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ed0:	b480      	push	{r7}
 8000ed2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ed4:	bf00      	nop
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	bc80      	pop	{r7}
 8000eda:	4770      	bx	lr

08000edc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000edc:	b480      	push	{r7}
 8000ede:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ee0:	bf00      	nop
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	bc80      	pop	{r7}
 8000ee6:	4770      	bx	lr

08000ee8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ee8:	b480      	push	{r7}
 8000eea:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000eec:	bf00      	nop
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	bc80      	pop	{r7}
 8000ef2:	4770      	bx	lr

08000ef4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ef8:	f000 f950 	bl	800119c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000efc:	bf00      	nop
 8000efe:	bd80      	pop	{r7, pc}

08000f00 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8000f04:	4802      	ldr	r0, [pc, #8]	@ (8000f10 <DMA1_Channel1_IRQHandler+0x10>)
 8000f06:	f001 fe5b 	bl	8002bc0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000f0a:	bf00      	nop
 8000f0c:	bd80      	pop	{r7, pc}
 8000f0e:	bf00      	nop
 8000f10:	200000e8 	.word	0x200000e8

08000f14 <USB_HP_CAN1_TX_IRQHandler>:

/**
  * @brief This function handles USB high priority or CAN TX interrupts.
  */
void USB_HP_CAN1_TX_IRQHandler(void)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HP_CAN1_TX_IRQn 0 */

  /* USER CODE END USB_HP_CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8000f18:	4802      	ldr	r0, [pc, #8]	@ (8000f24 <USB_HP_CAN1_TX_IRQHandler+0x10>)
 8000f1a:	f001 f9a6 	bl	800226a <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_HP_CAN1_TX_IRQn 1 */

  /* USER CODE END USB_HP_CAN1_TX_IRQn 1 */
}
 8000f1e:	bf00      	nop
 8000f20:	bd80      	pop	{r7, pc}
 8000f22:	bf00      	nop
 8000f24:	2000012c 	.word	0x2000012c

08000f28 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8000f2c:	4802      	ldr	r0, [pc, #8]	@ (8000f38 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8000f2e:	f001 f99c 	bl	800226a <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8000f32:	bf00      	nop
 8000f34:	bd80      	pop	{r7, pc}
 8000f36:	bf00      	nop
 8000f38:	2000012c 	.word	0x2000012c

08000f3c <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8000f40:	4802      	ldr	r0, [pc, #8]	@ (8000f4c <CAN1_RX1_IRQHandler+0x10>)
 8000f42:	f001 f992 	bl	800226a <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8000f46:	bf00      	nop
 8000f48:	bd80      	pop	{r7, pc}
 8000f4a:	bf00      	nop
 8000f4c:	2000012c 	.word	0x2000012c

08000f50 <CAN1_SCE_IRQHandler>:

/**
  * @brief This function handles CAN SCE interrupt.
  */
void CAN1_SCE_IRQHandler(void)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_SCE_IRQn 0 */

  /* USER CODE END CAN1_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8000f54:	4802      	ldr	r0, [pc, #8]	@ (8000f60 <CAN1_SCE_IRQHandler+0x10>)
 8000f56:	f001 f988 	bl	800226a <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_SCE_IRQn 1 */

  /* USER CODE END CAN1_SCE_IRQn 1 */
}
 8000f5a:	bf00      	nop
 8000f5c:	bd80      	pop	{r7, pc}
 8000f5e:	bf00      	nop
 8000f60:	2000012c 	.word	0x2000012c

08000f64 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000f68:	4802      	ldr	r0, [pc, #8]	@ (8000f74 <USART1_IRQHandler+0x10>)
 8000f6a:	f002 feb3 	bl	8003cd4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000f6e:	bf00      	nop
 8000f70:	bd80      	pop	{r7, pc}
 8000f72:	bf00      	nop
 8000f74:	20000154 	.word	0x20000154

08000f78 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b086      	sub	sp, #24
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	60f8      	str	r0, [r7, #12]
 8000f80:	60b9      	str	r1, [r7, #8]
 8000f82:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f84:	2300      	movs	r3, #0
 8000f86:	617b      	str	r3, [r7, #20]
 8000f88:	e00a      	b.n	8000fa0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000f8a:	f3af 8000 	nop.w
 8000f8e:	4601      	mov	r1, r0
 8000f90:	68bb      	ldr	r3, [r7, #8]
 8000f92:	1c5a      	adds	r2, r3, #1
 8000f94:	60ba      	str	r2, [r7, #8]
 8000f96:	b2ca      	uxtb	r2, r1
 8000f98:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f9a:	697b      	ldr	r3, [r7, #20]
 8000f9c:	3301      	adds	r3, #1
 8000f9e:	617b      	str	r3, [r7, #20]
 8000fa0:	697a      	ldr	r2, [r7, #20]
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	429a      	cmp	r2, r3
 8000fa6:	dbf0      	blt.n	8000f8a <_read+0x12>
  }

  return len;
 8000fa8:	687b      	ldr	r3, [r7, #4]
}
 8000faa:	4618      	mov	r0, r3
 8000fac:	3718      	adds	r7, #24
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	bd80      	pop	{r7, pc}

08000fb2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000fb2:	b580      	push	{r7, lr}
 8000fb4:	b086      	sub	sp, #24
 8000fb6:	af00      	add	r7, sp, #0
 8000fb8:	60f8      	str	r0, [r7, #12]
 8000fba:	60b9      	str	r1, [r7, #8]
 8000fbc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	617b      	str	r3, [r7, #20]
 8000fc2:	e009      	b.n	8000fd8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000fc4:	68bb      	ldr	r3, [r7, #8]
 8000fc6:	1c5a      	adds	r2, r3, #1
 8000fc8:	60ba      	str	r2, [r7, #8]
 8000fca:	781b      	ldrb	r3, [r3, #0]
 8000fcc:	4618      	mov	r0, r3
 8000fce:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fd2:	697b      	ldr	r3, [r7, #20]
 8000fd4:	3301      	adds	r3, #1
 8000fd6:	617b      	str	r3, [r7, #20]
 8000fd8:	697a      	ldr	r2, [r7, #20]
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	429a      	cmp	r2, r3
 8000fde:	dbf1      	blt.n	8000fc4 <_write+0x12>
  }
  return len;
 8000fe0:	687b      	ldr	r3, [r7, #4]
}
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	3718      	adds	r7, #24
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	bd80      	pop	{r7, pc}

08000fea <_close>:

int _close(int file)
{
 8000fea:	b480      	push	{r7}
 8000fec:	b083      	sub	sp, #12
 8000fee:	af00      	add	r7, sp, #0
 8000ff0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000ff2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	370c      	adds	r7, #12
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bc80      	pop	{r7}
 8000ffe:	4770      	bx	lr

08001000 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001000:	b480      	push	{r7}
 8001002:	b083      	sub	sp, #12
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
 8001008:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800100a:	683b      	ldr	r3, [r7, #0]
 800100c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001010:	605a      	str	r2, [r3, #4]
  return 0;
 8001012:	2300      	movs	r3, #0
}
 8001014:	4618      	mov	r0, r3
 8001016:	370c      	adds	r7, #12
 8001018:	46bd      	mov	sp, r7
 800101a:	bc80      	pop	{r7}
 800101c:	4770      	bx	lr

0800101e <_isatty>:

int _isatty(int file)
{
 800101e:	b480      	push	{r7}
 8001020:	b083      	sub	sp, #12
 8001022:	af00      	add	r7, sp, #0
 8001024:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001026:	2301      	movs	r3, #1
}
 8001028:	4618      	mov	r0, r3
 800102a:	370c      	adds	r7, #12
 800102c:	46bd      	mov	sp, r7
 800102e:	bc80      	pop	{r7}
 8001030:	4770      	bx	lr

08001032 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001032:	b480      	push	{r7}
 8001034:	b085      	sub	sp, #20
 8001036:	af00      	add	r7, sp, #0
 8001038:	60f8      	str	r0, [r7, #12]
 800103a:	60b9      	str	r1, [r7, #8]
 800103c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800103e:	2300      	movs	r3, #0
}
 8001040:	4618      	mov	r0, r3
 8001042:	3714      	adds	r7, #20
 8001044:	46bd      	mov	sp, r7
 8001046:	bc80      	pop	{r7}
 8001048:	4770      	bx	lr
	...

0800104c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b086      	sub	sp, #24
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001054:	4a14      	ldr	r2, [pc, #80]	@ (80010a8 <_sbrk+0x5c>)
 8001056:	4b15      	ldr	r3, [pc, #84]	@ (80010ac <_sbrk+0x60>)
 8001058:	1ad3      	subs	r3, r2, r3
 800105a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800105c:	697b      	ldr	r3, [r7, #20]
 800105e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001060:	4b13      	ldr	r3, [pc, #76]	@ (80010b0 <_sbrk+0x64>)
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	2b00      	cmp	r3, #0
 8001066:	d102      	bne.n	800106e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001068:	4b11      	ldr	r3, [pc, #68]	@ (80010b0 <_sbrk+0x64>)
 800106a:	4a12      	ldr	r2, [pc, #72]	@ (80010b4 <_sbrk+0x68>)
 800106c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800106e:	4b10      	ldr	r3, [pc, #64]	@ (80010b0 <_sbrk+0x64>)
 8001070:	681a      	ldr	r2, [r3, #0]
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	4413      	add	r3, r2
 8001076:	693a      	ldr	r2, [r7, #16]
 8001078:	429a      	cmp	r2, r3
 800107a:	d207      	bcs.n	800108c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800107c:	f003 fea4 	bl	8004dc8 <__errno>
 8001080:	4603      	mov	r3, r0
 8001082:	220c      	movs	r2, #12
 8001084:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001086:	f04f 33ff 	mov.w	r3, #4294967295
 800108a:	e009      	b.n	80010a0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800108c:	4b08      	ldr	r3, [pc, #32]	@ (80010b0 <_sbrk+0x64>)
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001092:	4b07      	ldr	r3, [pc, #28]	@ (80010b0 <_sbrk+0x64>)
 8001094:	681a      	ldr	r2, [r3, #0]
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	4413      	add	r3, r2
 800109a:	4a05      	ldr	r2, [pc, #20]	@ (80010b0 <_sbrk+0x64>)
 800109c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800109e:	68fb      	ldr	r3, [r7, #12]
}
 80010a0:	4618      	mov	r0, r3
 80010a2:	3718      	adds	r7, #24
 80010a4:	46bd      	mov	sp, r7
 80010a6:	bd80      	pop	{r7, pc}
 80010a8:	20005000 	.word	0x20005000
 80010ac:	00000400 	.word	0x00000400
 80010b0:	200001d4 	.word	0x200001d4
 80010b4:	20000328 	.word	0x20000328

080010b8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80010b8:	b480      	push	{r7}
 80010ba:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80010bc:	bf00      	nop
 80010be:	46bd      	mov	sp, r7
 80010c0:	bc80      	pop	{r7}
 80010c2:	4770      	bx	lr

080010c4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80010c4:	f7ff fff8 	bl	80010b8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80010c8:	480b      	ldr	r0, [pc, #44]	@ (80010f8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80010ca:	490c      	ldr	r1, [pc, #48]	@ (80010fc <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80010cc:	4a0c      	ldr	r2, [pc, #48]	@ (8001100 <LoopFillZerobss+0x16>)
  movs r3, #0
 80010ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80010d0:	e002      	b.n	80010d8 <LoopCopyDataInit>

080010d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80010d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80010d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80010d6:	3304      	adds	r3, #4

080010d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80010d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80010da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80010dc:	d3f9      	bcc.n	80010d2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80010de:	4a09      	ldr	r2, [pc, #36]	@ (8001104 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80010e0:	4c09      	ldr	r4, [pc, #36]	@ (8001108 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80010e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80010e4:	e001      	b.n	80010ea <LoopFillZerobss>

080010e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80010e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80010e8:	3204      	adds	r2, #4

080010ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80010ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80010ec:	d3fb      	bcc.n	80010e6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80010ee:	f003 fe71 	bl	8004dd4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80010f2:	f7ff f833 	bl	800015c <main>
  bx lr
 80010f6:	4770      	bx	lr
  ldr r0, =_sdata
 80010f8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80010fc:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8001100:	08005934 	.word	0x08005934
  ldr r2, =_sbss
 8001104:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8001108:	20000328 	.word	0x20000328

0800110c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800110c:	e7fe      	b.n	800110c <ADC1_2_IRQHandler>
	...

08001110 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001114:	4b08      	ldr	r3, [pc, #32]	@ (8001138 <HAL_Init+0x28>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	4a07      	ldr	r2, [pc, #28]	@ (8001138 <HAL_Init+0x28>)
 800111a:	f043 0310 	orr.w	r3, r3, #16
 800111e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001120:	2003      	movs	r0, #3
 8001122:	f001 fb9d 	bl	8002860 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001126:	200f      	movs	r0, #15
 8001128:	f000 f808 	bl	800113c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800112c:	f7ff fd60 	bl	8000bf0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001130:	2300      	movs	r3, #0
}
 8001132:	4618      	mov	r0, r3
 8001134:	bd80      	pop	{r7, pc}
 8001136:	bf00      	nop
 8001138:	40022000 	.word	0x40022000

0800113c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b082      	sub	sp, #8
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001144:	4b12      	ldr	r3, [pc, #72]	@ (8001190 <HAL_InitTick+0x54>)
 8001146:	681a      	ldr	r2, [r3, #0]
 8001148:	4b12      	ldr	r3, [pc, #72]	@ (8001194 <HAL_InitTick+0x58>)
 800114a:	781b      	ldrb	r3, [r3, #0]
 800114c:	4619      	mov	r1, r3
 800114e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001152:	fbb3 f3f1 	udiv	r3, r3, r1
 8001156:	fbb2 f3f3 	udiv	r3, r2, r3
 800115a:	4618      	mov	r0, r3
 800115c:	f001 fbb5 	bl	80028ca <HAL_SYSTICK_Config>
 8001160:	4603      	mov	r3, r0
 8001162:	2b00      	cmp	r3, #0
 8001164:	d001      	beq.n	800116a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001166:	2301      	movs	r3, #1
 8001168:	e00e      	b.n	8001188 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	2b0f      	cmp	r3, #15
 800116e:	d80a      	bhi.n	8001186 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001170:	2200      	movs	r2, #0
 8001172:	6879      	ldr	r1, [r7, #4]
 8001174:	f04f 30ff 	mov.w	r0, #4294967295
 8001178:	f001 fb7d 	bl	8002876 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800117c:	4a06      	ldr	r2, [pc, #24]	@ (8001198 <HAL_InitTick+0x5c>)
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001182:	2300      	movs	r3, #0
 8001184:	e000      	b.n	8001188 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001186:	2301      	movs	r3, #1
}
 8001188:	4618      	mov	r0, r3
 800118a:	3708      	adds	r7, #8
 800118c:	46bd      	mov	sp, r7
 800118e:	bd80      	pop	{r7, pc}
 8001190:	20000000 	.word	0x20000000
 8001194:	20000008 	.word	0x20000008
 8001198:	20000004 	.word	0x20000004

0800119c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800119c:	b480      	push	{r7}
 800119e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80011a0:	4b05      	ldr	r3, [pc, #20]	@ (80011b8 <HAL_IncTick+0x1c>)
 80011a2:	781b      	ldrb	r3, [r3, #0]
 80011a4:	461a      	mov	r2, r3
 80011a6:	4b05      	ldr	r3, [pc, #20]	@ (80011bc <HAL_IncTick+0x20>)
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	4413      	add	r3, r2
 80011ac:	4a03      	ldr	r2, [pc, #12]	@ (80011bc <HAL_IncTick+0x20>)
 80011ae:	6013      	str	r3, [r2, #0]
}
 80011b0:	bf00      	nop
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bc80      	pop	{r7}
 80011b6:	4770      	bx	lr
 80011b8:	20000008 	.word	0x20000008
 80011bc:	200001d8 	.word	0x200001d8

080011c0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80011c0:	b480      	push	{r7}
 80011c2:	af00      	add	r7, sp, #0
  return uwTick;
 80011c4:	4b02      	ldr	r3, [pc, #8]	@ (80011d0 <HAL_GetTick+0x10>)
 80011c6:	681b      	ldr	r3, [r3, #0]
}
 80011c8:	4618      	mov	r0, r3
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bc80      	pop	{r7}
 80011ce:	4770      	bx	lr
 80011d0:	200001d8 	.word	0x200001d8

080011d4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b084      	sub	sp, #16
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80011dc:	f7ff fff0 	bl	80011c0 <HAL_GetTick>
 80011e0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80011e6:	68fb      	ldr	r3, [r7, #12]
 80011e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80011ec:	d005      	beq.n	80011fa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80011ee:	4b0a      	ldr	r3, [pc, #40]	@ (8001218 <HAL_Delay+0x44>)
 80011f0:	781b      	ldrb	r3, [r3, #0]
 80011f2:	461a      	mov	r2, r3
 80011f4:	68fb      	ldr	r3, [r7, #12]
 80011f6:	4413      	add	r3, r2
 80011f8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80011fa:	bf00      	nop
 80011fc:	f7ff ffe0 	bl	80011c0 <HAL_GetTick>
 8001200:	4602      	mov	r2, r0
 8001202:	68bb      	ldr	r3, [r7, #8]
 8001204:	1ad3      	subs	r3, r2, r3
 8001206:	68fa      	ldr	r2, [r7, #12]
 8001208:	429a      	cmp	r2, r3
 800120a:	d8f7      	bhi.n	80011fc <HAL_Delay+0x28>
  {
  }
}
 800120c:	bf00      	nop
 800120e:	bf00      	nop
 8001210:	3710      	adds	r7, #16
 8001212:	46bd      	mov	sp, r7
 8001214:	bd80      	pop	{r7, pc}
 8001216:	bf00      	nop
 8001218:	20000008 	.word	0x20000008

0800121c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b086      	sub	sp, #24
 8001220:	af00      	add	r7, sp, #0
 8001222:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001224:	2300      	movs	r3, #0
 8001226:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001228:	2300      	movs	r3, #0
 800122a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 800122c:	2300      	movs	r3, #0
 800122e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001230:	2300      	movs	r3, #0
 8001232:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	2b00      	cmp	r3, #0
 8001238:	d101      	bne.n	800123e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800123a:	2301      	movs	r3, #1
 800123c:	e0be      	b.n	80013bc <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	689b      	ldr	r3, [r3, #8]
 8001242:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001248:	2b00      	cmp	r3, #0
 800124a:	d109      	bne.n	8001260 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	2200      	movs	r2, #0
 8001250:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	2200      	movs	r2, #0
 8001256:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800125a:	6878      	ldr	r0, [r7, #4]
 800125c:	f7ff fcfa 	bl	8000c54 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001260:	6878      	ldr	r0, [r7, #4]
 8001262:	f000 faf5 	bl	8001850 <ADC_ConversionStop_Disable>
 8001266:	4603      	mov	r3, r0
 8001268:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800126e:	f003 0310 	and.w	r3, r3, #16
 8001272:	2b00      	cmp	r3, #0
 8001274:	f040 8099 	bne.w	80013aa <HAL_ADC_Init+0x18e>
 8001278:	7dfb      	ldrb	r3, [r7, #23]
 800127a:	2b00      	cmp	r3, #0
 800127c:	f040 8095 	bne.w	80013aa <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001284:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001288:	f023 0302 	bic.w	r3, r3, #2
 800128c:	f043 0202 	orr.w	r2, r3, #2
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800129c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	7b1b      	ldrb	r3, [r3, #12]
 80012a2:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80012a4:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80012a6:	68ba      	ldr	r2, [r7, #8]
 80012a8:	4313      	orrs	r3, r2
 80012aa:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	689b      	ldr	r3, [r3, #8]
 80012b0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80012b4:	d003      	beq.n	80012be <HAL_ADC_Init+0xa2>
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	689b      	ldr	r3, [r3, #8]
 80012ba:	2b01      	cmp	r3, #1
 80012bc:	d102      	bne.n	80012c4 <HAL_ADC_Init+0xa8>
 80012be:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80012c2:	e000      	b.n	80012c6 <HAL_ADC_Init+0xaa>
 80012c4:	2300      	movs	r3, #0
 80012c6:	693a      	ldr	r2, [r7, #16]
 80012c8:	4313      	orrs	r3, r2
 80012ca:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	7d1b      	ldrb	r3, [r3, #20]
 80012d0:	2b01      	cmp	r3, #1
 80012d2:	d119      	bne.n	8001308 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	7b1b      	ldrb	r3, [r3, #12]
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d109      	bne.n	80012f0 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	699b      	ldr	r3, [r3, #24]
 80012e0:	3b01      	subs	r3, #1
 80012e2:	035a      	lsls	r2, r3, #13
 80012e4:	693b      	ldr	r3, [r7, #16]
 80012e6:	4313      	orrs	r3, r2
 80012e8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80012ec:	613b      	str	r3, [r7, #16]
 80012ee:	e00b      	b.n	8001308 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80012f4:	f043 0220 	orr.w	r2, r3, #32
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001300:	f043 0201 	orr.w	r2, r3, #1
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	685b      	ldr	r3, [r3, #4]
 800130e:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	693a      	ldr	r2, [r7, #16]
 8001318:	430a      	orrs	r2, r1
 800131a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	689a      	ldr	r2, [r3, #8]
 8001322:	4b28      	ldr	r3, [pc, #160]	@ (80013c4 <HAL_ADC_Init+0x1a8>)
 8001324:	4013      	ands	r3, r2
 8001326:	687a      	ldr	r2, [r7, #4]
 8001328:	6812      	ldr	r2, [r2, #0]
 800132a:	68b9      	ldr	r1, [r7, #8]
 800132c:	430b      	orrs	r3, r1
 800132e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	689b      	ldr	r3, [r3, #8]
 8001334:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001338:	d003      	beq.n	8001342 <HAL_ADC_Init+0x126>
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	689b      	ldr	r3, [r3, #8]
 800133e:	2b01      	cmp	r3, #1
 8001340:	d104      	bne.n	800134c <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	691b      	ldr	r3, [r3, #16]
 8001346:	3b01      	subs	r3, #1
 8001348:	051b      	lsls	r3, r3, #20
 800134a:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001352:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	68fa      	ldr	r2, [r7, #12]
 800135c:	430a      	orrs	r2, r1
 800135e:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	689a      	ldr	r2, [r3, #8]
 8001366:	4b18      	ldr	r3, [pc, #96]	@ (80013c8 <HAL_ADC_Init+0x1ac>)
 8001368:	4013      	ands	r3, r2
 800136a:	68ba      	ldr	r2, [r7, #8]
 800136c:	429a      	cmp	r2, r3
 800136e:	d10b      	bne.n	8001388 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	2200      	movs	r2, #0
 8001374:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800137a:	f023 0303 	bic.w	r3, r3, #3
 800137e:	f043 0201 	orr.w	r2, r3, #1
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001386:	e018      	b.n	80013ba <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800138c:	f023 0312 	bic.w	r3, r3, #18
 8001390:	f043 0210 	orr.w	r2, r3, #16
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800139c:	f043 0201 	orr.w	r2, r3, #1
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80013a4:	2301      	movs	r3, #1
 80013a6:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80013a8:	e007      	b.n	80013ba <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80013ae:	f043 0210 	orr.w	r2, r3, #16
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 80013b6:	2301      	movs	r3, #1
 80013b8:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80013ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80013bc:	4618      	mov	r0, r3
 80013be:	3718      	adds	r7, #24
 80013c0:	46bd      	mov	sp, r7
 80013c2:	bd80      	pop	{r7, pc}
 80013c4:	ffe1f7fd 	.word	0xffe1f7fd
 80013c8:	ff1f0efe 	.word	0xff1f0efe

080013cc <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b086      	sub	sp, #24
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	60f8      	str	r0, [r7, #12]
 80013d4:	60b9      	str	r1, [r7, #8]
 80013d6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80013d8:	2300      	movs	r3, #0
 80013da:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 80013dc:	68fb      	ldr	r3, [r7, #12]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	4a64      	ldr	r2, [pc, #400]	@ (8001574 <HAL_ADC_Start_DMA+0x1a8>)
 80013e2:	4293      	cmp	r3, r2
 80013e4:	d004      	beq.n	80013f0 <HAL_ADC_Start_DMA+0x24>
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	4a63      	ldr	r2, [pc, #396]	@ (8001578 <HAL_ADC_Start_DMA+0x1ac>)
 80013ec:	4293      	cmp	r3, r2
 80013ee:	d106      	bne.n	80013fe <HAL_ADC_Start_DMA+0x32>
 80013f0:	4b60      	ldr	r3, [pc, #384]	@ (8001574 <HAL_ADC_Start_DMA+0x1a8>)
 80013f2:	685b      	ldr	r3, [r3, #4]
 80013f4:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	f040 80b3 	bne.w	8001564 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80013fe:	68fb      	ldr	r3, [r7, #12]
 8001400:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001404:	2b01      	cmp	r3, #1
 8001406:	d101      	bne.n	800140c <HAL_ADC_Start_DMA+0x40>
 8001408:	2302      	movs	r3, #2
 800140a:	e0ae      	b.n	800156a <HAL_ADC_Start_DMA+0x19e>
 800140c:	68fb      	ldr	r3, [r7, #12]
 800140e:	2201      	movs	r2, #1
 8001410:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001414:	68f8      	ldr	r0, [r7, #12]
 8001416:	f000 f9c1 	bl	800179c <ADC_Enable>
 800141a:	4603      	mov	r3, r0
 800141c:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800141e:	7dfb      	ldrb	r3, [r7, #23]
 8001420:	2b00      	cmp	r3, #0
 8001422:	f040 809a 	bne.w	800155a <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001426:	68fb      	ldr	r3, [r7, #12]
 8001428:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800142a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800142e:	f023 0301 	bic.w	r3, r3, #1
 8001432:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001436:	68fb      	ldr	r3, [r7, #12]
 8001438:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800143a:	68fb      	ldr	r3, [r7, #12]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	4a4e      	ldr	r2, [pc, #312]	@ (8001578 <HAL_ADC_Start_DMA+0x1ac>)
 8001440:	4293      	cmp	r3, r2
 8001442:	d105      	bne.n	8001450 <HAL_ADC_Start_DMA+0x84>
 8001444:	4b4b      	ldr	r3, [pc, #300]	@ (8001574 <HAL_ADC_Start_DMA+0x1a8>)
 8001446:	685b      	ldr	r3, [r3, #4]
 8001448:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 800144c:	2b00      	cmp	r3, #0
 800144e:	d115      	bne.n	800147c <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001454:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	685b      	ldr	r3, [r3, #4]
 8001462:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001466:	2b00      	cmp	r3, #0
 8001468:	d026      	beq.n	80014b8 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800146a:	68fb      	ldr	r3, [r7, #12]
 800146c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800146e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001472:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001476:	68fb      	ldr	r3, [r7, #12]
 8001478:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800147a:	e01d      	b.n	80014b8 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800147c:	68fb      	ldr	r3, [r7, #12]
 800147e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001480:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	4a39      	ldr	r2, [pc, #228]	@ (8001574 <HAL_ADC_Start_DMA+0x1a8>)
 800148e:	4293      	cmp	r3, r2
 8001490:	d004      	beq.n	800149c <HAL_ADC_Start_DMA+0xd0>
 8001492:	68fb      	ldr	r3, [r7, #12]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	4a38      	ldr	r2, [pc, #224]	@ (8001578 <HAL_ADC_Start_DMA+0x1ac>)
 8001498:	4293      	cmp	r3, r2
 800149a:	d10d      	bne.n	80014b8 <HAL_ADC_Start_DMA+0xec>
 800149c:	4b35      	ldr	r3, [pc, #212]	@ (8001574 <HAL_ADC_Start_DMA+0x1a8>)
 800149e:	685b      	ldr	r3, [r3, #4]
 80014a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d007      	beq.n	80014b8 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80014a8:	68fb      	ldr	r3, [r7, #12]
 80014aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014ac:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80014b0:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80014b8:	68fb      	ldr	r3, [r7, #12]
 80014ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014bc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d006      	beq.n	80014d2 <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80014c8:	f023 0206 	bic.w	r2, r3, #6
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	62da      	str	r2, [r3, #44]	@ 0x2c
 80014d0:	e002      	b.n	80014d8 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80014d2:	68fb      	ldr	r3, [r7, #12]
 80014d4:	2200      	movs	r2, #0
 80014d6:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80014d8:	68fb      	ldr	r3, [r7, #12]
 80014da:	2200      	movs	r2, #0
 80014dc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	6a1b      	ldr	r3, [r3, #32]
 80014e4:	4a25      	ldr	r2, [pc, #148]	@ (800157c <HAL_ADC_Start_DMA+0x1b0>)
 80014e6:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	6a1b      	ldr	r3, [r3, #32]
 80014ec:	4a24      	ldr	r2, [pc, #144]	@ (8001580 <HAL_ADC_Start_DMA+0x1b4>)
 80014ee:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	6a1b      	ldr	r3, [r3, #32]
 80014f4:	4a23      	ldr	r2, [pc, #140]	@ (8001584 <HAL_ADC_Start_DMA+0x1b8>)
 80014f6:	631a      	str	r2, [r3, #48]	@ 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	f06f 0202 	mvn.w	r2, #2
 8001500:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001502:	68fb      	ldr	r3, [r7, #12]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	689a      	ldr	r2, [r3, #8]
 8001508:	68fb      	ldr	r3, [r7, #12]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001510:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001512:	68fb      	ldr	r3, [r7, #12]
 8001514:	6a18      	ldr	r0, [r3, #32]
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	334c      	adds	r3, #76	@ 0x4c
 800151c:	4619      	mov	r1, r3
 800151e:	68ba      	ldr	r2, [r7, #8]
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	f001 fa39 	bl	8002998 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8001526:	68fb      	ldr	r3, [r7, #12]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	689b      	ldr	r3, [r3, #8]
 800152c:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8001530:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001534:	d108      	bne.n	8001548 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	689a      	ldr	r2, [r3, #8]
 800153c:	68fb      	ldr	r3, [r7, #12]
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8001544:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8001546:	e00f      	b.n	8001568 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	689a      	ldr	r2, [r3, #8]
 800154e:	68fb      	ldr	r3, [r7, #12]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8001556:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8001558:	e006      	b.n	8001568 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800155a:	68fb      	ldr	r3, [r7, #12]
 800155c:	2200      	movs	r2, #0
 800155e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    if (tmp_hal_status == HAL_OK)
 8001562:	e001      	b.n	8001568 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001564:	2301      	movs	r3, #1
 8001566:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001568:	7dfb      	ldrb	r3, [r7, #23]
}
 800156a:	4618      	mov	r0, r3
 800156c:	3718      	adds	r7, #24
 800156e:	46bd      	mov	sp, r7
 8001570:	bd80      	pop	{r7, pc}
 8001572:	bf00      	nop
 8001574:	40012400 	.word	0x40012400
 8001578:	40012800 	.word	0x40012800
 800157c:	080018d3 	.word	0x080018d3
 8001580:	0800194f 	.word	0x0800194f
 8001584:	0800196b 	.word	0x0800196b

08001588 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001588:	b480      	push	{r7}
 800158a:	b083      	sub	sp, #12
 800158c:	af00      	add	r7, sp, #0
 800158e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001590:	bf00      	nop
 8001592:	370c      	adds	r7, #12
 8001594:	46bd      	mov	sp, r7
 8001596:	bc80      	pop	{r7}
 8001598:	4770      	bx	lr

0800159a <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800159a:	b480      	push	{r7}
 800159c:	b083      	sub	sp, #12
 800159e:	af00      	add	r7, sp, #0
 80015a0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80015a2:	bf00      	nop
 80015a4:	370c      	adds	r7, #12
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bc80      	pop	{r7}
 80015aa:	4770      	bx	lr

080015ac <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80015ac:	b480      	push	{r7}
 80015ae:	b085      	sub	sp, #20
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]
 80015b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80015b6:	2300      	movs	r3, #0
 80015b8:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80015ba:	2300      	movs	r3, #0
 80015bc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80015c4:	2b01      	cmp	r3, #1
 80015c6:	d101      	bne.n	80015cc <HAL_ADC_ConfigChannel+0x20>
 80015c8:	2302      	movs	r3, #2
 80015ca:	e0dc      	b.n	8001786 <HAL_ADC_ConfigChannel+0x1da>
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	2201      	movs	r2, #1
 80015d0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80015d4:	683b      	ldr	r3, [r7, #0]
 80015d6:	685b      	ldr	r3, [r3, #4]
 80015d8:	2b06      	cmp	r3, #6
 80015da:	d81c      	bhi.n	8001616 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80015e2:	683b      	ldr	r3, [r7, #0]
 80015e4:	685a      	ldr	r2, [r3, #4]
 80015e6:	4613      	mov	r3, r2
 80015e8:	009b      	lsls	r3, r3, #2
 80015ea:	4413      	add	r3, r2
 80015ec:	3b05      	subs	r3, #5
 80015ee:	221f      	movs	r2, #31
 80015f0:	fa02 f303 	lsl.w	r3, r2, r3
 80015f4:	43db      	mvns	r3, r3
 80015f6:	4019      	ands	r1, r3
 80015f8:	683b      	ldr	r3, [r7, #0]
 80015fa:	6818      	ldr	r0, [r3, #0]
 80015fc:	683b      	ldr	r3, [r7, #0]
 80015fe:	685a      	ldr	r2, [r3, #4]
 8001600:	4613      	mov	r3, r2
 8001602:	009b      	lsls	r3, r3, #2
 8001604:	4413      	add	r3, r2
 8001606:	3b05      	subs	r3, #5
 8001608:	fa00 f203 	lsl.w	r2, r0, r3
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	430a      	orrs	r2, r1
 8001612:	635a      	str	r2, [r3, #52]	@ 0x34
 8001614:	e03c      	b.n	8001690 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001616:	683b      	ldr	r3, [r7, #0]
 8001618:	685b      	ldr	r3, [r3, #4]
 800161a:	2b0c      	cmp	r3, #12
 800161c:	d81c      	bhi.n	8001658 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001624:	683b      	ldr	r3, [r7, #0]
 8001626:	685a      	ldr	r2, [r3, #4]
 8001628:	4613      	mov	r3, r2
 800162a:	009b      	lsls	r3, r3, #2
 800162c:	4413      	add	r3, r2
 800162e:	3b23      	subs	r3, #35	@ 0x23
 8001630:	221f      	movs	r2, #31
 8001632:	fa02 f303 	lsl.w	r3, r2, r3
 8001636:	43db      	mvns	r3, r3
 8001638:	4019      	ands	r1, r3
 800163a:	683b      	ldr	r3, [r7, #0]
 800163c:	6818      	ldr	r0, [r3, #0]
 800163e:	683b      	ldr	r3, [r7, #0]
 8001640:	685a      	ldr	r2, [r3, #4]
 8001642:	4613      	mov	r3, r2
 8001644:	009b      	lsls	r3, r3, #2
 8001646:	4413      	add	r3, r2
 8001648:	3b23      	subs	r3, #35	@ 0x23
 800164a:	fa00 f203 	lsl.w	r2, r0, r3
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	430a      	orrs	r2, r1
 8001654:	631a      	str	r2, [r3, #48]	@ 0x30
 8001656:	e01b      	b.n	8001690 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800165e:	683b      	ldr	r3, [r7, #0]
 8001660:	685a      	ldr	r2, [r3, #4]
 8001662:	4613      	mov	r3, r2
 8001664:	009b      	lsls	r3, r3, #2
 8001666:	4413      	add	r3, r2
 8001668:	3b41      	subs	r3, #65	@ 0x41
 800166a:	221f      	movs	r2, #31
 800166c:	fa02 f303 	lsl.w	r3, r2, r3
 8001670:	43db      	mvns	r3, r3
 8001672:	4019      	ands	r1, r3
 8001674:	683b      	ldr	r3, [r7, #0]
 8001676:	6818      	ldr	r0, [r3, #0]
 8001678:	683b      	ldr	r3, [r7, #0]
 800167a:	685a      	ldr	r2, [r3, #4]
 800167c:	4613      	mov	r3, r2
 800167e:	009b      	lsls	r3, r3, #2
 8001680:	4413      	add	r3, r2
 8001682:	3b41      	subs	r3, #65	@ 0x41
 8001684:	fa00 f203 	lsl.w	r2, r0, r3
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	430a      	orrs	r2, r1
 800168e:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001690:	683b      	ldr	r3, [r7, #0]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	2b09      	cmp	r3, #9
 8001696:	d91c      	bls.n	80016d2 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	68d9      	ldr	r1, [r3, #12]
 800169e:	683b      	ldr	r3, [r7, #0]
 80016a0:	681a      	ldr	r2, [r3, #0]
 80016a2:	4613      	mov	r3, r2
 80016a4:	005b      	lsls	r3, r3, #1
 80016a6:	4413      	add	r3, r2
 80016a8:	3b1e      	subs	r3, #30
 80016aa:	2207      	movs	r2, #7
 80016ac:	fa02 f303 	lsl.w	r3, r2, r3
 80016b0:	43db      	mvns	r3, r3
 80016b2:	4019      	ands	r1, r3
 80016b4:	683b      	ldr	r3, [r7, #0]
 80016b6:	6898      	ldr	r0, [r3, #8]
 80016b8:	683b      	ldr	r3, [r7, #0]
 80016ba:	681a      	ldr	r2, [r3, #0]
 80016bc:	4613      	mov	r3, r2
 80016be:	005b      	lsls	r3, r3, #1
 80016c0:	4413      	add	r3, r2
 80016c2:	3b1e      	subs	r3, #30
 80016c4:	fa00 f203 	lsl.w	r2, r0, r3
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	430a      	orrs	r2, r1
 80016ce:	60da      	str	r2, [r3, #12]
 80016d0:	e019      	b.n	8001706 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	6919      	ldr	r1, [r3, #16]
 80016d8:	683b      	ldr	r3, [r7, #0]
 80016da:	681a      	ldr	r2, [r3, #0]
 80016dc:	4613      	mov	r3, r2
 80016de:	005b      	lsls	r3, r3, #1
 80016e0:	4413      	add	r3, r2
 80016e2:	2207      	movs	r2, #7
 80016e4:	fa02 f303 	lsl.w	r3, r2, r3
 80016e8:	43db      	mvns	r3, r3
 80016ea:	4019      	ands	r1, r3
 80016ec:	683b      	ldr	r3, [r7, #0]
 80016ee:	6898      	ldr	r0, [r3, #8]
 80016f0:	683b      	ldr	r3, [r7, #0]
 80016f2:	681a      	ldr	r2, [r3, #0]
 80016f4:	4613      	mov	r3, r2
 80016f6:	005b      	lsls	r3, r3, #1
 80016f8:	4413      	add	r3, r2
 80016fa:	fa00 f203 	lsl.w	r2, r0, r3
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	430a      	orrs	r2, r1
 8001704:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001706:	683b      	ldr	r3, [r7, #0]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	2b10      	cmp	r3, #16
 800170c:	d003      	beq.n	8001716 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800170e:	683b      	ldr	r3, [r7, #0]
 8001710:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001712:	2b11      	cmp	r3, #17
 8001714:	d132      	bne.n	800177c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	4a1d      	ldr	r2, [pc, #116]	@ (8001790 <HAL_ADC_ConfigChannel+0x1e4>)
 800171c:	4293      	cmp	r3, r2
 800171e:	d125      	bne.n	800176c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	689b      	ldr	r3, [r3, #8]
 8001726:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800172a:	2b00      	cmp	r3, #0
 800172c:	d126      	bne.n	800177c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	689a      	ldr	r2, [r3, #8]
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 800173c:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800173e:	683b      	ldr	r3, [r7, #0]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	2b10      	cmp	r3, #16
 8001744:	d11a      	bne.n	800177c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001746:	4b13      	ldr	r3, [pc, #76]	@ (8001794 <HAL_ADC_ConfigChannel+0x1e8>)
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	4a13      	ldr	r2, [pc, #76]	@ (8001798 <HAL_ADC_ConfigChannel+0x1ec>)
 800174c:	fba2 2303 	umull	r2, r3, r2, r3
 8001750:	0c9a      	lsrs	r2, r3, #18
 8001752:	4613      	mov	r3, r2
 8001754:	009b      	lsls	r3, r3, #2
 8001756:	4413      	add	r3, r2
 8001758:	005b      	lsls	r3, r3, #1
 800175a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800175c:	e002      	b.n	8001764 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800175e:	68bb      	ldr	r3, [r7, #8]
 8001760:	3b01      	subs	r3, #1
 8001762:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001764:	68bb      	ldr	r3, [r7, #8]
 8001766:	2b00      	cmp	r3, #0
 8001768:	d1f9      	bne.n	800175e <HAL_ADC_ConfigChannel+0x1b2>
 800176a:	e007      	b.n	800177c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001770:	f043 0220 	orr.w	r2, r3, #32
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001778:	2301      	movs	r3, #1
 800177a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	2200      	movs	r2, #0
 8001780:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001784:	7bfb      	ldrb	r3, [r7, #15]
}
 8001786:	4618      	mov	r0, r3
 8001788:	3714      	adds	r7, #20
 800178a:	46bd      	mov	sp, r7
 800178c:	bc80      	pop	{r7}
 800178e:	4770      	bx	lr
 8001790:	40012400 	.word	0x40012400
 8001794:	20000000 	.word	0x20000000
 8001798:	431bde83 	.word	0x431bde83

0800179c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	b084      	sub	sp, #16
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80017a4:	2300      	movs	r3, #0
 80017a6:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80017a8:	2300      	movs	r3, #0
 80017aa:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	689b      	ldr	r3, [r3, #8]
 80017b2:	f003 0301 	and.w	r3, r3, #1
 80017b6:	2b01      	cmp	r3, #1
 80017b8:	d040      	beq.n	800183c <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	689a      	ldr	r2, [r3, #8]
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	f042 0201 	orr.w	r2, r2, #1
 80017c8:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80017ca:	4b1f      	ldr	r3, [pc, #124]	@ (8001848 <ADC_Enable+0xac>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	4a1f      	ldr	r2, [pc, #124]	@ (800184c <ADC_Enable+0xb0>)
 80017d0:	fba2 2303 	umull	r2, r3, r2, r3
 80017d4:	0c9b      	lsrs	r3, r3, #18
 80017d6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80017d8:	e002      	b.n	80017e0 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80017da:	68bb      	ldr	r3, [r7, #8]
 80017dc:	3b01      	subs	r3, #1
 80017de:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80017e0:	68bb      	ldr	r3, [r7, #8]
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d1f9      	bne.n	80017da <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80017e6:	f7ff fceb 	bl	80011c0 <HAL_GetTick>
 80017ea:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80017ec:	e01f      	b.n	800182e <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80017ee:	f7ff fce7 	bl	80011c0 <HAL_GetTick>
 80017f2:	4602      	mov	r2, r0
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	1ad3      	subs	r3, r2, r3
 80017f8:	2b02      	cmp	r3, #2
 80017fa:	d918      	bls.n	800182e <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	689b      	ldr	r3, [r3, #8]
 8001802:	f003 0301 	and.w	r3, r3, #1
 8001806:	2b01      	cmp	r3, #1
 8001808:	d011      	beq.n	800182e <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800180e:	f043 0210 	orr.w	r2, r3, #16
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800181a:	f043 0201 	orr.w	r2, r3, #1
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	2200      	movs	r2, #0
 8001826:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 800182a:	2301      	movs	r3, #1
 800182c:	e007      	b.n	800183e <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	689b      	ldr	r3, [r3, #8]
 8001834:	f003 0301 	and.w	r3, r3, #1
 8001838:	2b01      	cmp	r3, #1
 800183a:	d1d8      	bne.n	80017ee <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800183c:	2300      	movs	r3, #0
}
 800183e:	4618      	mov	r0, r3
 8001840:	3710      	adds	r7, #16
 8001842:	46bd      	mov	sp, r7
 8001844:	bd80      	pop	{r7, pc}
 8001846:	bf00      	nop
 8001848:	20000000 	.word	0x20000000
 800184c:	431bde83 	.word	0x431bde83

08001850 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	b084      	sub	sp, #16
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001858:	2300      	movs	r3, #0
 800185a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	689b      	ldr	r3, [r3, #8]
 8001862:	f003 0301 	and.w	r3, r3, #1
 8001866:	2b01      	cmp	r3, #1
 8001868:	d12e      	bne.n	80018c8 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	689a      	ldr	r2, [r3, #8]
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	f022 0201 	bic.w	r2, r2, #1
 8001878:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800187a:	f7ff fca1 	bl	80011c0 <HAL_GetTick>
 800187e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001880:	e01b      	b.n	80018ba <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001882:	f7ff fc9d 	bl	80011c0 <HAL_GetTick>
 8001886:	4602      	mov	r2, r0
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	1ad3      	subs	r3, r2, r3
 800188c:	2b02      	cmp	r3, #2
 800188e:	d914      	bls.n	80018ba <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	689b      	ldr	r3, [r3, #8]
 8001896:	f003 0301 	and.w	r3, r3, #1
 800189a:	2b01      	cmp	r3, #1
 800189c:	d10d      	bne.n	80018ba <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018a2:	f043 0210 	orr.w	r2, r3, #16
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80018ae:	f043 0201 	orr.w	r2, r3, #1
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 80018b6:	2301      	movs	r3, #1
 80018b8:	e007      	b.n	80018ca <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	689b      	ldr	r3, [r3, #8]
 80018c0:	f003 0301 	and.w	r3, r3, #1
 80018c4:	2b01      	cmp	r3, #1
 80018c6:	d0dc      	beq.n	8001882 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80018c8:	2300      	movs	r3, #0
}
 80018ca:	4618      	mov	r0, r3
 80018cc:	3710      	adds	r7, #16
 80018ce:	46bd      	mov	sp, r7
 80018d0:	bd80      	pop	{r7, pc}

080018d2 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80018d2:	b580      	push	{r7, lr}
 80018d4:	b084      	sub	sp, #16
 80018d6:	af00      	add	r7, sp, #0
 80018d8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018de:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018e4:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d127      	bne.n	800193c <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018f0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	629a      	str	r2, [r3, #40]	@ 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	689b      	ldr	r3, [r3, #8]
 80018fe:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8001902:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001906:	d115      	bne.n	8001934 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800190c:	2b00      	cmp	r3, #0
 800190e:	d111      	bne.n	8001934 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001914:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	629a      	str	r2, [r3, #40]	@ 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001920:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001924:	2b00      	cmp	r3, #0
 8001926:	d105      	bne.n	8001934 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800192c:	f043 0201 	orr.w	r2, r3, #1
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001934:	68f8      	ldr	r0, [r7, #12]
 8001936:	f7ff f807 	bl	8000948 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 800193a:	e004      	b.n	8001946 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	6a1b      	ldr	r3, [r3, #32]
 8001940:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001942:	6878      	ldr	r0, [r7, #4]
 8001944:	4798      	blx	r3
}
 8001946:	bf00      	nop
 8001948:	3710      	adds	r7, #16
 800194a:	46bd      	mov	sp, r7
 800194c:	bd80      	pop	{r7, pc}

0800194e <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800194e:	b580      	push	{r7, lr}
 8001950:	b084      	sub	sp, #16
 8001952:	af00      	add	r7, sp, #0
 8001954:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800195a:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800195c:	68f8      	ldr	r0, [r7, #12]
 800195e:	f7ff fe13 	bl	8001588 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001962:	bf00      	nop
 8001964:	3710      	adds	r7, #16
 8001966:	46bd      	mov	sp, r7
 8001968:	bd80      	pop	{r7, pc}

0800196a <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800196a:	b580      	push	{r7, lr}
 800196c:	b084      	sub	sp, #16
 800196e:	af00      	add	r7, sp, #0
 8001970:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001976:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800197c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	629a      	str	r2, [r3, #40]	@ 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001988:	f043 0204 	orr.w	r2, r3, #4
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001990:	68f8      	ldr	r0, [r7, #12]
 8001992:	f7ff fe02 	bl	800159a <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001996:	bf00      	nop
 8001998:	3710      	adds	r7, #16
 800199a:	46bd      	mov	sp, r7
 800199c:	bd80      	pop	{r7, pc}

0800199e <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 800199e:	b580      	push	{r7, lr}
 80019a0:	b084      	sub	sp, #16
 80019a2:	af00      	add	r7, sp, #0
 80019a4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d101      	bne.n	80019b0 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80019ac:	2301      	movs	r3, #1
 80019ae:	e0ed      	b.n	8001b8c <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80019b6:	b2db      	uxtb	r3, r3
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d102      	bne.n	80019c2 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80019bc:	6878      	ldr	r0, [r7, #4]
 80019be:	f7ff f9b3 	bl	8000d28 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	681a      	ldr	r2, [r3, #0]
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	f042 0201 	orr.w	r2, r2, #1
 80019d0:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80019d2:	f7ff fbf5 	bl	80011c0 <HAL_GetTick>
 80019d6:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80019d8:	e012      	b.n	8001a00 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80019da:	f7ff fbf1 	bl	80011c0 <HAL_GetTick>
 80019de:	4602      	mov	r2, r0
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	1ad3      	subs	r3, r2, r3
 80019e4:	2b0a      	cmp	r3, #10
 80019e6:	d90b      	bls.n	8001a00 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019ec:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	2205      	movs	r2, #5
 80019f8:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80019fc:	2301      	movs	r3, #1
 80019fe:	e0c5      	b.n	8001b8c <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	685b      	ldr	r3, [r3, #4]
 8001a06:	f003 0301 	and.w	r3, r3, #1
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d0e5      	beq.n	80019da <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	681a      	ldr	r2, [r3, #0]
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	f022 0202 	bic.w	r2, r2, #2
 8001a1c:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001a1e:	f7ff fbcf 	bl	80011c0 <HAL_GetTick>
 8001a22:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001a24:	e012      	b.n	8001a4c <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001a26:	f7ff fbcb 	bl	80011c0 <HAL_GetTick>
 8001a2a:	4602      	mov	r2, r0
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	1ad3      	subs	r3, r2, r3
 8001a30:	2b0a      	cmp	r3, #10
 8001a32:	d90b      	bls.n	8001a4c <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a38:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	2205      	movs	r2, #5
 8001a44:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001a48:	2301      	movs	r3, #1
 8001a4a:	e09f      	b.n	8001b8c <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	685b      	ldr	r3, [r3, #4]
 8001a52:	f003 0302 	and.w	r3, r3, #2
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d1e5      	bne.n	8001a26 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	7e1b      	ldrb	r3, [r3, #24]
 8001a5e:	2b01      	cmp	r3, #1
 8001a60:	d108      	bne.n	8001a74 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	681a      	ldr	r2, [r3, #0]
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001a70:	601a      	str	r2, [r3, #0]
 8001a72:	e007      	b.n	8001a84 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	681a      	ldr	r2, [r3, #0]
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001a82:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	7e5b      	ldrb	r3, [r3, #25]
 8001a88:	2b01      	cmp	r3, #1
 8001a8a:	d108      	bne.n	8001a9e <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	681a      	ldr	r2, [r3, #0]
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001a9a:	601a      	str	r2, [r3, #0]
 8001a9c:	e007      	b.n	8001aae <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	681a      	ldr	r2, [r3, #0]
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001aac:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	7e9b      	ldrb	r3, [r3, #26]
 8001ab2:	2b01      	cmp	r3, #1
 8001ab4:	d108      	bne.n	8001ac8 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	681a      	ldr	r2, [r3, #0]
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	f042 0220 	orr.w	r2, r2, #32
 8001ac4:	601a      	str	r2, [r3, #0]
 8001ac6:	e007      	b.n	8001ad8 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	681a      	ldr	r2, [r3, #0]
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	f022 0220 	bic.w	r2, r2, #32
 8001ad6:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	7edb      	ldrb	r3, [r3, #27]
 8001adc:	2b01      	cmp	r3, #1
 8001ade:	d108      	bne.n	8001af2 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	681a      	ldr	r2, [r3, #0]
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	f022 0210 	bic.w	r2, r2, #16
 8001aee:	601a      	str	r2, [r3, #0]
 8001af0:	e007      	b.n	8001b02 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	681a      	ldr	r2, [r3, #0]
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	f042 0210 	orr.w	r2, r2, #16
 8001b00:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	7f1b      	ldrb	r3, [r3, #28]
 8001b06:	2b01      	cmp	r3, #1
 8001b08:	d108      	bne.n	8001b1c <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	681a      	ldr	r2, [r3, #0]
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	f042 0208 	orr.w	r2, r2, #8
 8001b18:	601a      	str	r2, [r3, #0]
 8001b1a:	e007      	b.n	8001b2c <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	681a      	ldr	r2, [r3, #0]
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	f022 0208 	bic.w	r2, r2, #8
 8001b2a:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	7f5b      	ldrb	r3, [r3, #29]
 8001b30:	2b01      	cmp	r3, #1
 8001b32:	d108      	bne.n	8001b46 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	681a      	ldr	r2, [r3, #0]
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	f042 0204 	orr.w	r2, r2, #4
 8001b42:	601a      	str	r2, [r3, #0]
 8001b44:	e007      	b.n	8001b56 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	681a      	ldr	r2, [r3, #0]
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	f022 0204 	bic.w	r2, r2, #4
 8001b54:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	689a      	ldr	r2, [r3, #8]
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	68db      	ldr	r3, [r3, #12]
 8001b5e:	431a      	orrs	r2, r3
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	691b      	ldr	r3, [r3, #16]
 8001b64:	431a      	orrs	r2, r3
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	695b      	ldr	r3, [r3, #20]
 8001b6a:	ea42 0103 	orr.w	r1, r2, r3
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	685b      	ldr	r3, [r3, #4]
 8001b72:	1e5a      	subs	r2, r3, #1
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	430a      	orrs	r2, r1
 8001b7a:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	2200      	movs	r2, #0
 8001b80:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	2201      	movs	r2, #1
 8001b86:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001b8a:	2300      	movs	r3, #0
}
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	3710      	adds	r7, #16
 8001b90:	46bd      	mov	sp, r7
 8001b92:	bd80      	pop	{r7, pc}

08001b94 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8001b94:	b480      	push	{r7}
 8001b96:	b087      	sub	sp, #28
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	6078      	str	r0, [r7, #4]
 8001b9c:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001baa:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8001bac:	7cfb      	ldrb	r3, [r7, #19]
 8001bae:	2b01      	cmp	r3, #1
 8001bb0:	d003      	beq.n	8001bba <HAL_CAN_ConfigFilter+0x26>
 8001bb2:	7cfb      	ldrb	r3, [r7, #19]
 8001bb4:	2b02      	cmp	r3, #2
 8001bb6:	f040 80aa 	bne.w	8001d0e <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001bba:	697b      	ldr	r3, [r7, #20]
 8001bbc:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001bc0:	f043 0201 	orr.w	r2, r3, #1
 8001bc4:	697b      	ldr	r3, [r7, #20]
 8001bc6:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001bca:	683b      	ldr	r3, [r7, #0]
 8001bcc:	695b      	ldr	r3, [r3, #20]
 8001bce:	f003 031f 	and.w	r3, r3, #31
 8001bd2:	2201      	movs	r2, #1
 8001bd4:	fa02 f303 	lsl.w	r3, r2, r3
 8001bd8:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001bda:	697b      	ldr	r3, [r7, #20]
 8001bdc:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	43db      	mvns	r3, r3
 8001be4:	401a      	ands	r2, r3
 8001be6:	697b      	ldr	r3, [r7, #20]
 8001be8:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001bec:	683b      	ldr	r3, [r7, #0]
 8001bee:	69db      	ldr	r3, [r3, #28]
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d123      	bne.n	8001c3c <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8001bf4:	697b      	ldr	r3, [r7, #20]
 8001bf6:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	43db      	mvns	r3, r3
 8001bfe:	401a      	ands	r2, r3
 8001c00:	697b      	ldr	r3, [r7, #20]
 8001c02:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001c06:	683b      	ldr	r3, [r7, #0]
 8001c08:	68db      	ldr	r3, [r3, #12]
 8001c0a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001c0c:	683b      	ldr	r3, [r7, #0]
 8001c0e:	685b      	ldr	r3, [r3, #4]
 8001c10:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001c12:	683a      	ldr	r2, [r7, #0]
 8001c14:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001c16:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001c18:	697b      	ldr	r3, [r7, #20]
 8001c1a:	3248      	adds	r2, #72	@ 0x48
 8001c1c:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001c20:	683b      	ldr	r3, [r7, #0]
 8001c22:	689b      	ldr	r3, [r3, #8]
 8001c24:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8001c26:	683b      	ldr	r3, [r7, #0]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001c2c:	683b      	ldr	r3, [r7, #0]
 8001c2e:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001c30:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001c32:	6979      	ldr	r1, [r7, #20]
 8001c34:	3348      	adds	r3, #72	@ 0x48
 8001c36:	00db      	lsls	r3, r3, #3
 8001c38:	440b      	add	r3, r1
 8001c3a:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8001c3c:	683b      	ldr	r3, [r7, #0]
 8001c3e:	69db      	ldr	r3, [r3, #28]
 8001c40:	2b01      	cmp	r3, #1
 8001c42:	d122      	bne.n	8001c8a <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8001c44:	697b      	ldr	r3, [r7, #20]
 8001c46:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	431a      	orrs	r2, r3
 8001c4e:	697b      	ldr	r3, [r7, #20]
 8001c50:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001c54:	683b      	ldr	r3, [r7, #0]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001c5a:	683b      	ldr	r3, [r7, #0]
 8001c5c:	685b      	ldr	r3, [r3, #4]
 8001c5e:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001c60:	683a      	ldr	r2, [r7, #0]
 8001c62:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001c64:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001c66:	697b      	ldr	r3, [r7, #20]
 8001c68:	3248      	adds	r2, #72	@ 0x48
 8001c6a:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001c6e:	683b      	ldr	r3, [r7, #0]
 8001c70:	689b      	ldr	r3, [r3, #8]
 8001c72:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8001c74:	683b      	ldr	r3, [r7, #0]
 8001c76:	68db      	ldr	r3, [r3, #12]
 8001c78:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001c7a:	683b      	ldr	r3, [r7, #0]
 8001c7c:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001c7e:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001c80:	6979      	ldr	r1, [r7, #20]
 8001c82:	3348      	adds	r3, #72	@ 0x48
 8001c84:	00db      	lsls	r3, r3, #3
 8001c86:	440b      	add	r3, r1
 8001c88:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8001c8a:	683b      	ldr	r3, [r7, #0]
 8001c8c:	699b      	ldr	r3, [r3, #24]
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d109      	bne.n	8001ca6 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8001c92:	697b      	ldr	r3, [r7, #20]
 8001c94:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	43db      	mvns	r3, r3
 8001c9c:	401a      	ands	r2, r3
 8001c9e:	697b      	ldr	r3, [r7, #20]
 8001ca0:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8001ca4:	e007      	b.n	8001cb6 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8001ca6:	697b      	ldr	r3, [r7, #20]
 8001ca8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	431a      	orrs	r2, r3
 8001cb0:	697b      	ldr	r3, [r7, #20]
 8001cb2:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8001cb6:	683b      	ldr	r3, [r7, #0]
 8001cb8:	691b      	ldr	r3, [r3, #16]
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d109      	bne.n	8001cd2 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8001cbe:	697b      	ldr	r3, [r7, #20]
 8001cc0:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	43db      	mvns	r3, r3
 8001cc8:	401a      	ands	r2, r3
 8001cca:	697b      	ldr	r3, [r7, #20]
 8001ccc:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8001cd0:	e007      	b.n	8001ce2 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8001cd2:	697b      	ldr	r3, [r7, #20]
 8001cd4:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	431a      	orrs	r2, r3
 8001cdc:	697b      	ldr	r3, [r7, #20]
 8001cde:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8001ce2:	683b      	ldr	r3, [r7, #0]
 8001ce4:	6a1b      	ldr	r3, [r3, #32]
 8001ce6:	2b01      	cmp	r3, #1
 8001ce8:	d107      	bne.n	8001cfa <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8001cea:	697b      	ldr	r3, [r7, #20]
 8001cec:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	431a      	orrs	r2, r3
 8001cf4:	697b      	ldr	r3, [r7, #20]
 8001cf6:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001cfa:	697b      	ldr	r3, [r7, #20]
 8001cfc:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001d00:	f023 0201 	bic.w	r2, r3, #1
 8001d04:	697b      	ldr	r3, [r7, #20]
 8001d06:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	e006      	b.n	8001d1c <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d12:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001d1a:	2301      	movs	r3, #1
  }
}
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	371c      	adds	r7, #28
 8001d20:	46bd      	mov	sp, r7
 8001d22:	bc80      	pop	{r7}
 8001d24:	4770      	bx	lr

08001d26 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8001d26:	b580      	push	{r7, lr}
 8001d28:	b084      	sub	sp, #16
 8001d2a:	af00      	add	r7, sp, #0
 8001d2c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001d34:	b2db      	uxtb	r3, r3
 8001d36:	2b01      	cmp	r3, #1
 8001d38:	d12e      	bne.n	8001d98 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	2202      	movs	r2, #2
 8001d3e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	681a      	ldr	r2, [r3, #0]
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	f022 0201 	bic.w	r2, r2, #1
 8001d50:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001d52:	f7ff fa35 	bl	80011c0 <HAL_GetTick>
 8001d56:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001d58:	e012      	b.n	8001d80 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001d5a:	f7ff fa31 	bl	80011c0 <HAL_GetTick>
 8001d5e:	4602      	mov	r2, r0
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	1ad3      	subs	r3, r2, r3
 8001d64:	2b0a      	cmp	r3, #10
 8001d66:	d90b      	bls.n	8001d80 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d6c:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	2205      	movs	r2, #5
 8001d78:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8001d7c:	2301      	movs	r3, #1
 8001d7e:	e012      	b.n	8001da6 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	685b      	ldr	r3, [r3, #4]
 8001d86:	f003 0301 	and.w	r3, r3, #1
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d1e5      	bne.n	8001d5a <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	2200      	movs	r2, #0
 8001d92:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8001d94:	2300      	movs	r3, #0
 8001d96:	e006      	b.n	8001da6 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d9c:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001da4:	2301      	movs	r3, #1
  }
}
 8001da6:	4618      	mov	r0, r3
 8001da8:	3710      	adds	r7, #16
 8001daa:	46bd      	mov	sp, r7
 8001dac:	bd80      	pop	{r7, pc}

08001dae <HAL_CAN_Stop>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Stop(CAN_HandleTypeDef *hcan)
{
 8001dae:	b580      	push	{r7, lr}
 8001db0:	b084      	sub	sp, #16
 8001db2:	af00      	add	r7, sp, #0
 8001db4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_LISTENING)
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001dbc:	b2db      	uxtb	r3, r3
 8001dbe:	2b02      	cmp	r3, #2
 8001dc0:	d133      	bne.n	8001e2a <HAL_CAN_Stop+0x7c>
  {
    /* Request initialisation */
    SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	681a      	ldr	r2, [r3, #0]
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f042 0201 	orr.w	r2, r2, #1
 8001dd0:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001dd2:	f7ff f9f5 	bl	80011c0 <HAL_GetTick>
 8001dd6:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001dd8:	e012      	b.n	8001e00 <HAL_CAN_Stop+0x52>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001dda:	f7ff f9f1 	bl	80011c0 <HAL_GetTick>
 8001dde:	4602      	mov	r2, r0
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	1ad3      	subs	r3, r2, r3
 8001de4:	2b0a      	cmp	r3, #10
 8001de6:	d90b      	bls.n	8001e00 <HAL_CAN_Stop+0x52>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dec:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	2205      	movs	r2, #5
 8001df8:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8001dfc:	2301      	movs	r3, #1
 8001dfe:	e01b      	b.n	8001e38 <HAL_CAN_Stop+0x8a>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	685b      	ldr	r3, [r3, #4]
 8001e06:	f003 0301 	and.w	r3, r3, #1
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d0e5      	beq.n	8001dda <HAL_CAN_Stop+0x2c>
      }
    }

    /* Exit from sleep mode */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	681a      	ldr	r2, [r3, #0]
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	f022 0202 	bic.w	r2, r2, #2
 8001e1c:	601a      	str	r2, [r3, #0]

    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_READY;
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	2201      	movs	r2, #1
 8001e22:	f883 2020 	strb.w	r2, [r3, #32]

    /* Return function status */
    return HAL_OK;
 8001e26:	2300      	movs	r3, #0
 8001e28:	e006      	b.n	8001e38 <HAL_CAN_Stop+0x8a>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_STARTED;
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e2e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001e36:	2301      	movs	r3, #1
  }
}
 8001e38:	4618      	mov	r0, r3
 8001e3a:	3710      	adds	r7, #16
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	bd80      	pop	{r7, pc}

08001e40 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8001e40:	b480      	push	{r7}
 8001e42:	b089      	sub	sp, #36	@ 0x24
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	60f8      	str	r0, [r7, #12]
 8001e48:	60b9      	str	r1, [r7, #8]
 8001e4a:	607a      	str	r2, [r7, #4]
 8001e4c:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001e54:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	689b      	ldr	r3, [r3, #8]
 8001e5c:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8001e5e:	7ffb      	ldrb	r3, [r7, #31]
 8001e60:	2b01      	cmp	r3, #1
 8001e62:	d003      	beq.n	8001e6c <HAL_CAN_AddTxMessage+0x2c>
 8001e64:	7ffb      	ldrb	r3, [r7, #31]
 8001e66:	2b02      	cmp	r3, #2
 8001e68:	f040 80ad 	bne.w	8001fc6 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001e6c:	69bb      	ldr	r3, [r7, #24]
 8001e6e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d10a      	bne.n	8001e8c <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001e76:	69bb      	ldr	r3, [r7, #24]
 8001e78:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d105      	bne.n	8001e8c <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8001e80:	69bb      	ldr	r3, [r7, #24]
 8001e82:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	f000 8095 	beq.w	8001fb6 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8001e8c:	69bb      	ldr	r3, [r7, #24]
 8001e8e:	0e1b      	lsrs	r3, r3, #24
 8001e90:	f003 0303 	and.w	r3, r3, #3
 8001e94:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8001e96:	2201      	movs	r2, #1
 8001e98:	697b      	ldr	r3, [r7, #20]
 8001e9a:	409a      	lsls	r2, r3
 8001e9c:	683b      	ldr	r3, [r7, #0]
 8001e9e:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8001ea0:	68bb      	ldr	r3, [r7, #8]
 8001ea2:	689b      	ldr	r3, [r3, #8]
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d10d      	bne.n	8001ec4 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001ea8:	68bb      	ldr	r3, [r7, #8]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8001eae:	68bb      	ldr	r3, [r7, #8]
 8001eb0:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001eb2:	68f9      	ldr	r1, [r7, #12]
 8001eb4:	6809      	ldr	r1, [r1, #0]
 8001eb6:	431a      	orrs	r2, r3
 8001eb8:	697b      	ldr	r3, [r7, #20]
 8001eba:	3318      	adds	r3, #24
 8001ebc:	011b      	lsls	r3, r3, #4
 8001ebe:	440b      	add	r3, r1
 8001ec0:	601a      	str	r2, [r3, #0]
 8001ec2:	e00f      	b.n	8001ee4 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001ec4:	68bb      	ldr	r3, [r7, #8]
 8001ec6:	685b      	ldr	r3, [r3, #4]
 8001ec8:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8001eca:	68bb      	ldr	r3, [r7, #8]
 8001ecc:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001ece:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8001ed0:	68bb      	ldr	r3, [r7, #8]
 8001ed2:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001ed4:	68f9      	ldr	r1, [r7, #12]
 8001ed6:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8001ed8:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001eda:	697b      	ldr	r3, [r7, #20]
 8001edc:	3318      	adds	r3, #24
 8001ede:	011b      	lsls	r3, r3, #4
 8001ee0:	440b      	add	r3, r1
 8001ee2:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	6819      	ldr	r1, [r3, #0]
 8001ee8:	68bb      	ldr	r3, [r7, #8]
 8001eea:	691a      	ldr	r2, [r3, #16]
 8001eec:	697b      	ldr	r3, [r7, #20]
 8001eee:	3318      	adds	r3, #24
 8001ef0:	011b      	lsls	r3, r3, #4
 8001ef2:	440b      	add	r3, r1
 8001ef4:	3304      	adds	r3, #4
 8001ef6:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8001ef8:	68bb      	ldr	r3, [r7, #8]
 8001efa:	7d1b      	ldrb	r3, [r3, #20]
 8001efc:	2b01      	cmp	r3, #1
 8001efe:	d111      	bne.n	8001f24 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	681a      	ldr	r2, [r3, #0]
 8001f04:	697b      	ldr	r3, [r7, #20]
 8001f06:	3318      	adds	r3, #24
 8001f08:	011b      	lsls	r3, r3, #4
 8001f0a:	4413      	add	r3, r2
 8001f0c:	3304      	adds	r3, #4
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	68fa      	ldr	r2, [r7, #12]
 8001f12:	6811      	ldr	r1, [r2, #0]
 8001f14:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001f18:	697b      	ldr	r3, [r7, #20]
 8001f1a:	3318      	adds	r3, #24
 8001f1c:	011b      	lsls	r3, r3, #4
 8001f1e:	440b      	add	r3, r1
 8001f20:	3304      	adds	r3, #4
 8001f22:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	3307      	adds	r3, #7
 8001f28:	781b      	ldrb	r3, [r3, #0]
 8001f2a:	061a      	lsls	r2, r3, #24
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	3306      	adds	r3, #6
 8001f30:	781b      	ldrb	r3, [r3, #0]
 8001f32:	041b      	lsls	r3, r3, #16
 8001f34:	431a      	orrs	r2, r3
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	3305      	adds	r3, #5
 8001f3a:	781b      	ldrb	r3, [r3, #0]
 8001f3c:	021b      	lsls	r3, r3, #8
 8001f3e:	4313      	orrs	r3, r2
 8001f40:	687a      	ldr	r2, [r7, #4]
 8001f42:	3204      	adds	r2, #4
 8001f44:	7812      	ldrb	r2, [r2, #0]
 8001f46:	4610      	mov	r0, r2
 8001f48:	68fa      	ldr	r2, [r7, #12]
 8001f4a:	6811      	ldr	r1, [r2, #0]
 8001f4c:	ea43 0200 	orr.w	r2, r3, r0
 8001f50:	697b      	ldr	r3, [r7, #20]
 8001f52:	011b      	lsls	r3, r3, #4
 8001f54:	440b      	add	r3, r1
 8001f56:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8001f5a:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	3303      	adds	r3, #3
 8001f60:	781b      	ldrb	r3, [r3, #0]
 8001f62:	061a      	lsls	r2, r3, #24
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	3302      	adds	r3, #2
 8001f68:	781b      	ldrb	r3, [r3, #0]
 8001f6a:	041b      	lsls	r3, r3, #16
 8001f6c:	431a      	orrs	r2, r3
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	3301      	adds	r3, #1
 8001f72:	781b      	ldrb	r3, [r3, #0]
 8001f74:	021b      	lsls	r3, r3, #8
 8001f76:	4313      	orrs	r3, r2
 8001f78:	687a      	ldr	r2, [r7, #4]
 8001f7a:	7812      	ldrb	r2, [r2, #0]
 8001f7c:	4610      	mov	r0, r2
 8001f7e:	68fa      	ldr	r2, [r7, #12]
 8001f80:	6811      	ldr	r1, [r2, #0]
 8001f82:	ea43 0200 	orr.w	r2, r3, r0
 8001f86:	697b      	ldr	r3, [r7, #20]
 8001f88:	011b      	lsls	r3, r3, #4
 8001f8a:	440b      	add	r3, r1
 8001f8c:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8001f90:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	681a      	ldr	r2, [r3, #0]
 8001f96:	697b      	ldr	r3, [r7, #20]
 8001f98:	3318      	adds	r3, #24
 8001f9a:	011b      	lsls	r3, r3, #4
 8001f9c:	4413      	add	r3, r2
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	68fa      	ldr	r2, [r7, #12]
 8001fa2:	6811      	ldr	r1, [r2, #0]
 8001fa4:	f043 0201 	orr.w	r2, r3, #1
 8001fa8:	697b      	ldr	r3, [r7, #20]
 8001faa:	3318      	adds	r3, #24
 8001fac:	011b      	lsls	r3, r3, #4
 8001fae:	440b      	add	r3, r1
 8001fb0:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	e00e      	b.n	8001fd4 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fba:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8001fc2:	2301      	movs	r3, #1
 8001fc4:	e006      	b.n	8001fd4 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fca:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001fd2:	2301      	movs	r3, #1
  }
}
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	3724      	adds	r7, #36	@ 0x24
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	bc80      	pop	{r7}
 8001fdc:	4770      	bx	lr

08001fde <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8001fde:	b480      	push	{r7}
 8001fe0:	b087      	sub	sp, #28
 8001fe2:	af00      	add	r7, sp, #0
 8001fe4:	60f8      	str	r0, [r7, #12]
 8001fe6:	60b9      	str	r1, [r7, #8]
 8001fe8:	607a      	str	r2, [r7, #4]
 8001fea:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001ff2:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8001ff4:	7dfb      	ldrb	r3, [r7, #23]
 8001ff6:	2b01      	cmp	r3, #1
 8001ff8:	d003      	beq.n	8002002 <HAL_CAN_GetRxMessage+0x24>
 8001ffa:	7dfb      	ldrb	r3, [r7, #23]
 8001ffc:	2b02      	cmp	r3, #2
 8001ffe:	f040 8103 	bne.w	8002208 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002002:	68bb      	ldr	r3, [r7, #8]
 8002004:	2b00      	cmp	r3, #0
 8002006:	d10e      	bne.n	8002026 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	68db      	ldr	r3, [r3, #12]
 800200e:	f003 0303 	and.w	r3, r3, #3
 8002012:	2b00      	cmp	r3, #0
 8002014:	d116      	bne.n	8002044 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800201a:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8002022:	2301      	movs	r3, #1
 8002024:	e0f7      	b.n	8002216 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	691b      	ldr	r3, [r3, #16]
 800202c:	f003 0303 	and.w	r3, r3, #3
 8002030:	2b00      	cmp	r3, #0
 8002032:	d107      	bne.n	8002044 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002038:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8002040:	2301      	movs	r3, #1
 8002042:	e0e8      	b.n	8002216 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	681a      	ldr	r2, [r3, #0]
 8002048:	68bb      	ldr	r3, [r7, #8]
 800204a:	331b      	adds	r3, #27
 800204c:	011b      	lsls	r3, r3, #4
 800204e:	4413      	add	r3, r2
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	f003 0204 	and.w	r2, r3, #4
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	689b      	ldr	r3, [r3, #8]
 800205e:	2b00      	cmp	r3, #0
 8002060:	d10c      	bne.n	800207c <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	681a      	ldr	r2, [r3, #0]
 8002066:	68bb      	ldr	r3, [r7, #8]
 8002068:	331b      	adds	r3, #27
 800206a:	011b      	lsls	r3, r3, #4
 800206c:	4413      	add	r3, r2
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	0d5b      	lsrs	r3, r3, #21
 8002072:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	601a      	str	r2, [r3, #0]
 800207a:	e00b      	b.n	8002094 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	681a      	ldr	r2, [r3, #0]
 8002080:	68bb      	ldr	r3, [r7, #8]
 8002082:	331b      	adds	r3, #27
 8002084:	011b      	lsls	r3, r3, #4
 8002086:	4413      	add	r3, r2
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	08db      	lsrs	r3, r3, #3
 800208c:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	681a      	ldr	r2, [r3, #0]
 8002098:	68bb      	ldr	r3, [r7, #8]
 800209a:	331b      	adds	r3, #27
 800209c:	011b      	lsls	r3, r3, #4
 800209e:	4413      	add	r3, r2
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f003 0202 	and.w	r2, r3, #2
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	681a      	ldr	r2, [r3, #0]
 80020ae:	68bb      	ldr	r3, [r7, #8]
 80020b0:	331b      	adds	r3, #27
 80020b2:	011b      	lsls	r3, r3, #4
 80020b4:	4413      	add	r3, r2
 80020b6:	3304      	adds	r3, #4
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	f003 0308 	and.w	r3, r3, #8
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d003      	beq.n	80020ca <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	2208      	movs	r2, #8
 80020c6:	611a      	str	r2, [r3, #16]
 80020c8:	e00b      	b.n	80020e2 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	681a      	ldr	r2, [r3, #0]
 80020ce:	68bb      	ldr	r3, [r7, #8]
 80020d0:	331b      	adds	r3, #27
 80020d2:	011b      	lsls	r3, r3, #4
 80020d4:	4413      	add	r3, r2
 80020d6:	3304      	adds	r3, #4
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	f003 020f 	and.w	r2, r3, #15
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	681a      	ldr	r2, [r3, #0]
 80020e6:	68bb      	ldr	r3, [r7, #8]
 80020e8:	331b      	adds	r3, #27
 80020ea:	011b      	lsls	r3, r3, #4
 80020ec:	4413      	add	r3, r2
 80020ee:	3304      	adds	r3, #4
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	0a1b      	lsrs	r3, r3, #8
 80020f4:	b2da      	uxtb	r2, r3
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	681a      	ldr	r2, [r3, #0]
 80020fe:	68bb      	ldr	r3, [r7, #8]
 8002100:	331b      	adds	r3, #27
 8002102:	011b      	lsls	r3, r3, #4
 8002104:	4413      	add	r3, r2
 8002106:	3304      	adds	r3, #4
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	0c1b      	lsrs	r3, r3, #16
 800210c:	b29a      	uxth	r2, r3
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	681a      	ldr	r2, [r3, #0]
 8002116:	68bb      	ldr	r3, [r7, #8]
 8002118:	011b      	lsls	r3, r3, #4
 800211a:	4413      	add	r3, r2
 800211c:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	b2da      	uxtb	r2, r3
 8002124:	683b      	ldr	r3, [r7, #0]
 8002126:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	681a      	ldr	r2, [r3, #0]
 800212c:	68bb      	ldr	r3, [r7, #8]
 800212e:	011b      	lsls	r3, r3, #4
 8002130:	4413      	add	r3, r2
 8002132:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	0a1a      	lsrs	r2, r3, #8
 800213a:	683b      	ldr	r3, [r7, #0]
 800213c:	3301      	adds	r3, #1
 800213e:	b2d2      	uxtb	r2, r2
 8002140:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	681a      	ldr	r2, [r3, #0]
 8002146:	68bb      	ldr	r3, [r7, #8]
 8002148:	011b      	lsls	r3, r3, #4
 800214a:	4413      	add	r3, r2
 800214c:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	0c1a      	lsrs	r2, r3, #16
 8002154:	683b      	ldr	r3, [r7, #0]
 8002156:	3302      	adds	r3, #2
 8002158:	b2d2      	uxtb	r2, r2
 800215a:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	681a      	ldr	r2, [r3, #0]
 8002160:	68bb      	ldr	r3, [r7, #8]
 8002162:	011b      	lsls	r3, r3, #4
 8002164:	4413      	add	r3, r2
 8002166:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	0e1a      	lsrs	r2, r3, #24
 800216e:	683b      	ldr	r3, [r7, #0]
 8002170:	3303      	adds	r3, #3
 8002172:	b2d2      	uxtb	r2, r2
 8002174:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	681a      	ldr	r2, [r3, #0]
 800217a:	68bb      	ldr	r3, [r7, #8]
 800217c:	011b      	lsls	r3, r3, #4
 800217e:	4413      	add	r3, r2
 8002180:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002184:	681a      	ldr	r2, [r3, #0]
 8002186:	683b      	ldr	r3, [r7, #0]
 8002188:	3304      	adds	r3, #4
 800218a:	b2d2      	uxtb	r2, r2
 800218c:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	681a      	ldr	r2, [r3, #0]
 8002192:	68bb      	ldr	r3, [r7, #8]
 8002194:	011b      	lsls	r3, r3, #4
 8002196:	4413      	add	r3, r2
 8002198:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	0a1a      	lsrs	r2, r3, #8
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	3305      	adds	r3, #5
 80021a4:	b2d2      	uxtb	r2, r2
 80021a6:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	681a      	ldr	r2, [r3, #0]
 80021ac:	68bb      	ldr	r3, [r7, #8]
 80021ae:	011b      	lsls	r3, r3, #4
 80021b0:	4413      	add	r3, r2
 80021b2:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	0c1a      	lsrs	r2, r3, #16
 80021ba:	683b      	ldr	r3, [r7, #0]
 80021bc:	3306      	adds	r3, #6
 80021be:	b2d2      	uxtb	r2, r2
 80021c0:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	681a      	ldr	r2, [r3, #0]
 80021c6:	68bb      	ldr	r3, [r7, #8]
 80021c8:	011b      	lsls	r3, r3, #4
 80021ca:	4413      	add	r3, r2
 80021cc:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	0e1a      	lsrs	r2, r3, #24
 80021d4:	683b      	ldr	r3, [r7, #0]
 80021d6:	3307      	adds	r3, #7
 80021d8:	b2d2      	uxtb	r2, r2
 80021da:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80021dc:	68bb      	ldr	r3, [r7, #8]
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d108      	bne.n	80021f4 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	68da      	ldr	r2, [r3, #12]
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f042 0220 	orr.w	r2, r2, #32
 80021f0:	60da      	str	r2, [r3, #12]
 80021f2:	e007      	b.n	8002204 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	691a      	ldr	r2, [r3, #16]
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f042 0220 	orr.w	r2, r2, #32
 8002202:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8002204:	2300      	movs	r3, #0
 8002206:	e006      	b.n	8002216 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800220c:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002214:	2301      	movs	r3, #1
  }
}
 8002216:	4618      	mov	r0, r3
 8002218:	371c      	adds	r7, #28
 800221a:	46bd      	mov	sp, r7
 800221c:	bc80      	pop	{r7}
 800221e:	4770      	bx	lr

08002220 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8002220:	b480      	push	{r7}
 8002222:	b085      	sub	sp, #20
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]
 8002228:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002230:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8002232:	7bfb      	ldrb	r3, [r7, #15]
 8002234:	2b01      	cmp	r3, #1
 8002236:	d002      	beq.n	800223e <HAL_CAN_ActivateNotification+0x1e>
 8002238:	7bfb      	ldrb	r3, [r7, #15]
 800223a:	2b02      	cmp	r3, #2
 800223c:	d109      	bne.n	8002252 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	6959      	ldr	r1, [r3, #20]
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	683a      	ldr	r2, [r7, #0]
 800224a:	430a      	orrs	r2, r1
 800224c:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 800224e:	2300      	movs	r3, #0
 8002250:	e006      	b.n	8002260 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002256:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800225e:	2301      	movs	r3, #1
  }
}
 8002260:	4618      	mov	r0, r3
 8002262:	3714      	adds	r7, #20
 8002264:	46bd      	mov	sp, r7
 8002266:	bc80      	pop	{r7}
 8002268:	4770      	bx	lr

0800226a <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 800226a:	b580      	push	{r7, lr}
 800226c:	b08a      	sub	sp, #40	@ 0x28
 800226e:	af00      	add	r7, sp, #0
 8002270:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8002272:	2300      	movs	r3, #0
 8002274:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	695b      	ldr	r3, [r3, #20]
 800227c:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	685b      	ldr	r3, [r3, #4]
 8002284:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	689b      	ldr	r3, [r3, #8]
 800228c:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	68db      	ldr	r3, [r3, #12]
 8002294:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	691b      	ldr	r3, [r3, #16]
 800229c:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	699b      	ldr	r3, [r3, #24]
 80022a4:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80022a6:	6a3b      	ldr	r3, [r7, #32]
 80022a8:	f003 0301 	and.w	r3, r3, #1
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d07c      	beq.n	80023aa <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80022b0:	69bb      	ldr	r3, [r7, #24]
 80022b2:	f003 0301 	and.w	r3, r3, #1
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d023      	beq.n	8002302 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	2201      	movs	r2, #1
 80022c0:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80022c2:	69bb      	ldr	r3, [r7, #24]
 80022c4:	f003 0302 	and.w	r3, r3, #2
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d003      	beq.n	80022d4 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80022cc:	6878      	ldr	r0, [r7, #4]
 80022ce:	f000 f983 	bl	80025d8 <HAL_CAN_TxMailbox0CompleteCallback>
 80022d2:	e016      	b.n	8002302 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80022d4:	69bb      	ldr	r3, [r7, #24]
 80022d6:	f003 0304 	and.w	r3, r3, #4
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d004      	beq.n	80022e8 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80022de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022e0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80022e4:	627b      	str	r3, [r7, #36]	@ 0x24
 80022e6:	e00c      	b.n	8002302 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80022e8:	69bb      	ldr	r3, [r7, #24]
 80022ea:	f003 0308 	and.w	r3, r3, #8
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d004      	beq.n	80022fc <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80022f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022f4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80022f8:	627b      	str	r3, [r7, #36]	@ 0x24
 80022fa:	e002      	b.n	8002302 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80022fc:	6878      	ldr	r0, [r7, #4]
 80022fe:	f000 f986 	bl	800260e <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8002302:	69bb      	ldr	r3, [r7, #24]
 8002304:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002308:	2b00      	cmp	r3, #0
 800230a:	d024      	beq.n	8002356 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002314:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8002316:	69bb      	ldr	r3, [r7, #24]
 8002318:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800231c:	2b00      	cmp	r3, #0
 800231e:	d003      	beq.n	8002328 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8002320:	6878      	ldr	r0, [r7, #4]
 8002322:	f000 f962 	bl	80025ea <HAL_CAN_TxMailbox1CompleteCallback>
 8002326:	e016      	b.n	8002356 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8002328:	69bb      	ldr	r3, [r7, #24]
 800232a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800232e:	2b00      	cmp	r3, #0
 8002330:	d004      	beq.n	800233c <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8002332:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002334:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002338:	627b      	str	r3, [r7, #36]	@ 0x24
 800233a:	e00c      	b.n	8002356 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 800233c:	69bb      	ldr	r3, [r7, #24]
 800233e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002342:	2b00      	cmp	r3, #0
 8002344:	d004      	beq.n	8002350 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8002346:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002348:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800234c:	627b      	str	r3, [r7, #36]	@ 0x24
 800234e:	e002      	b.n	8002356 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8002350:	6878      	ldr	r0, [r7, #4]
 8002352:	f000 f965 	bl	8002620 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8002356:	69bb      	ldr	r3, [r7, #24]
 8002358:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800235c:	2b00      	cmp	r3, #0
 800235e:	d024      	beq.n	80023aa <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002368:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800236a:	69bb      	ldr	r3, [r7, #24]
 800236c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002370:	2b00      	cmp	r3, #0
 8002372:	d003      	beq.n	800237c <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8002374:	6878      	ldr	r0, [r7, #4]
 8002376:	f000 f941 	bl	80025fc <HAL_CAN_TxMailbox2CompleteCallback>
 800237a:	e016      	b.n	80023aa <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 800237c:	69bb      	ldr	r3, [r7, #24]
 800237e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002382:	2b00      	cmp	r3, #0
 8002384:	d004      	beq.n	8002390 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8002386:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002388:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800238c:	627b      	str	r3, [r7, #36]	@ 0x24
 800238e:	e00c      	b.n	80023aa <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8002390:	69bb      	ldr	r3, [r7, #24]
 8002392:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002396:	2b00      	cmp	r3, #0
 8002398:	d004      	beq.n	80023a4 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 800239a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800239c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80023a0:	627b      	str	r3, [r7, #36]	@ 0x24
 80023a2:	e002      	b.n	80023aa <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80023a4:	6878      	ldr	r0, [r7, #4]
 80023a6:	f000 f944 	bl	8002632 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80023aa:	6a3b      	ldr	r3, [r7, #32]
 80023ac:	f003 0308 	and.w	r3, r3, #8
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d00c      	beq.n	80023ce <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80023b4:	697b      	ldr	r3, [r7, #20]
 80023b6:	f003 0310 	and.w	r3, r3, #16
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d007      	beq.n	80023ce <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80023be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023c0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80023c4:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	2210      	movs	r2, #16
 80023cc:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80023ce:	6a3b      	ldr	r3, [r7, #32]
 80023d0:	f003 0304 	and.w	r3, r3, #4
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d00b      	beq.n	80023f0 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80023d8:	697b      	ldr	r3, [r7, #20]
 80023da:	f003 0308 	and.w	r3, r3, #8
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d006      	beq.n	80023f0 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	2208      	movs	r2, #8
 80023e8:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80023ea:	6878      	ldr	r0, [r7, #4]
 80023ec:	f000 f933 	bl	8002656 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80023f0:	6a3b      	ldr	r3, [r7, #32]
 80023f2:	f003 0302 	and.w	r3, r3, #2
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d009      	beq.n	800240e <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	68db      	ldr	r3, [r3, #12]
 8002400:	f003 0303 	and.w	r3, r3, #3
 8002404:	2b00      	cmp	r3, #0
 8002406:	d002      	beq.n	800240e <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8002408:	6878      	ldr	r0, [r7, #4]
 800240a:	f000 f91b 	bl	8002644 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 800240e:	6a3b      	ldr	r3, [r7, #32]
 8002410:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002414:	2b00      	cmp	r3, #0
 8002416:	d00c      	beq.n	8002432 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8002418:	693b      	ldr	r3, [r7, #16]
 800241a:	f003 0310 	and.w	r3, r3, #16
 800241e:	2b00      	cmp	r3, #0
 8002420:	d007      	beq.n	8002432 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8002422:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002424:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002428:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	2210      	movs	r2, #16
 8002430:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8002432:	6a3b      	ldr	r3, [r7, #32]
 8002434:	f003 0320 	and.w	r3, r3, #32
 8002438:	2b00      	cmp	r3, #0
 800243a:	d00b      	beq.n	8002454 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800243c:	693b      	ldr	r3, [r7, #16]
 800243e:	f003 0308 	and.w	r3, r3, #8
 8002442:	2b00      	cmp	r3, #0
 8002444:	d006      	beq.n	8002454 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	2208      	movs	r2, #8
 800244c:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 800244e:	6878      	ldr	r0, [r7, #4]
 8002450:	f000 f90a 	bl	8002668 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8002454:	6a3b      	ldr	r3, [r7, #32]
 8002456:	f003 0310 	and.w	r3, r3, #16
 800245a:	2b00      	cmp	r3, #0
 800245c:	d009      	beq.n	8002472 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	691b      	ldr	r3, [r3, #16]
 8002464:	f003 0303 	and.w	r3, r3, #3
 8002468:	2b00      	cmp	r3, #0
 800246a:	d002      	beq.n	8002472 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 800246c:	6878      	ldr	r0, [r7, #4]
 800246e:	f7fe fb6b 	bl	8000b48 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8002472:	6a3b      	ldr	r3, [r7, #32]
 8002474:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002478:	2b00      	cmp	r3, #0
 800247a:	d00b      	beq.n	8002494 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 800247c:	69fb      	ldr	r3, [r7, #28]
 800247e:	f003 0310 	and.w	r3, r3, #16
 8002482:	2b00      	cmp	r3, #0
 8002484:	d006      	beq.n	8002494 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	2210      	movs	r2, #16
 800248c:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 800248e:	6878      	ldr	r0, [r7, #4]
 8002490:	f000 f8f3 	bl	800267a <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8002494:	6a3b      	ldr	r3, [r7, #32]
 8002496:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800249a:	2b00      	cmp	r3, #0
 800249c:	d00b      	beq.n	80024b6 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 800249e:	69fb      	ldr	r3, [r7, #28]
 80024a0:	f003 0308 	and.w	r3, r3, #8
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d006      	beq.n	80024b6 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	2208      	movs	r2, #8
 80024ae:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80024b0:	6878      	ldr	r0, [r7, #4]
 80024b2:	f000 f8eb 	bl	800268c <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80024b6:	6a3b      	ldr	r3, [r7, #32]
 80024b8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d07b      	beq.n	80025b8 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80024c0:	69fb      	ldr	r3, [r7, #28]
 80024c2:	f003 0304 	and.w	r3, r3, #4
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d072      	beq.n	80025b0 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80024ca:	6a3b      	ldr	r3, [r7, #32]
 80024cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d008      	beq.n	80024e6 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d003      	beq.n	80024e6 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80024de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024e0:	f043 0301 	orr.w	r3, r3, #1
 80024e4:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80024e6:	6a3b      	ldr	r3, [r7, #32]
 80024e8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d008      	beq.n	8002502 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d003      	beq.n	8002502 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80024fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024fc:	f043 0302 	orr.w	r3, r3, #2
 8002500:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002502:	6a3b      	ldr	r3, [r7, #32]
 8002504:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002508:	2b00      	cmp	r3, #0
 800250a:	d008      	beq.n	800251e <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002512:	2b00      	cmp	r3, #0
 8002514:	d003      	beq.n	800251e <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8002516:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002518:	f043 0304 	orr.w	r3, r3, #4
 800251c:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800251e:	6a3b      	ldr	r3, [r7, #32]
 8002520:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002524:	2b00      	cmp	r3, #0
 8002526:	d043      	beq.n	80025b0 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800252e:	2b00      	cmp	r3, #0
 8002530:	d03e      	beq.n	80025b0 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002538:	2b60      	cmp	r3, #96	@ 0x60
 800253a:	d02b      	beq.n	8002594 <HAL_CAN_IRQHandler+0x32a>
 800253c:	2b60      	cmp	r3, #96	@ 0x60
 800253e:	d82e      	bhi.n	800259e <HAL_CAN_IRQHandler+0x334>
 8002540:	2b50      	cmp	r3, #80	@ 0x50
 8002542:	d022      	beq.n	800258a <HAL_CAN_IRQHandler+0x320>
 8002544:	2b50      	cmp	r3, #80	@ 0x50
 8002546:	d82a      	bhi.n	800259e <HAL_CAN_IRQHandler+0x334>
 8002548:	2b40      	cmp	r3, #64	@ 0x40
 800254a:	d019      	beq.n	8002580 <HAL_CAN_IRQHandler+0x316>
 800254c:	2b40      	cmp	r3, #64	@ 0x40
 800254e:	d826      	bhi.n	800259e <HAL_CAN_IRQHandler+0x334>
 8002550:	2b30      	cmp	r3, #48	@ 0x30
 8002552:	d010      	beq.n	8002576 <HAL_CAN_IRQHandler+0x30c>
 8002554:	2b30      	cmp	r3, #48	@ 0x30
 8002556:	d822      	bhi.n	800259e <HAL_CAN_IRQHandler+0x334>
 8002558:	2b10      	cmp	r3, #16
 800255a:	d002      	beq.n	8002562 <HAL_CAN_IRQHandler+0x2f8>
 800255c:	2b20      	cmp	r3, #32
 800255e:	d005      	beq.n	800256c <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8002560:	e01d      	b.n	800259e <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8002562:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002564:	f043 0308 	orr.w	r3, r3, #8
 8002568:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800256a:	e019      	b.n	80025a0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 800256c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800256e:	f043 0310 	orr.w	r3, r3, #16
 8002572:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002574:	e014      	b.n	80025a0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8002576:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002578:	f043 0320 	orr.w	r3, r3, #32
 800257c:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800257e:	e00f      	b.n	80025a0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8002580:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002582:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002586:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002588:	e00a      	b.n	80025a0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 800258a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800258c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002590:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002592:	e005      	b.n	80025a0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8002594:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002596:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800259a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800259c:	e000      	b.n	80025a0 <HAL_CAN_IRQHandler+0x336>
            break;
 800259e:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	699a      	ldr	r2, [r3, #24]
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80025ae:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	2204      	movs	r2, #4
 80025b6:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80025b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d008      	beq.n	80025d0 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80025c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025c4:	431a      	orrs	r2, r3
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80025ca:	6878      	ldr	r0, [r7, #4]
 80025cc:	f000 f867 	bl	800269e <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80025d0:	bf00      	nop
 80025d2:	3728      	adds	r7, #40	@ 0x28
 80025d4:	46bd      	mov	sp, r7
 80025d6:	bd80      	pop	{r7, pc}

080025d8 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80025d8:	b480      	push	{r7}
 80025da:	b083      	sub	sp, #12
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80025e0:	bf00      	nop
 80025e2:	370c      	adds	r7, #12
 80025e4:	46bd      	mov	sp, r7
 80025e6:	bc80      	pop	{r7}
 80025e8:	4770      	bx	lr

080025ea <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80025ea:	b480      	push	{r7}
 80025ec:	b083      	sub	sp, #12
 80025ee:	af00      	add	r7, sp, #0
 80025f0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80025f2:	bf00      	nop
 80025f4:	370c      	adds	r7, #12
 80025f6:	46bd      	mov	sp, r7
 80025f8:	bc80      	pop	{r7}
 80025fa:	4770      	bx	lr

080025fc <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80025fc:	b480      	push	{r7}
 80025fe:	b083      	sub	sp, #12
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8002604:	bf00      	nop
 8002606:	370c      	adds	r7, #12
 8002608:	46bd      	mov	sp, r7
 800260a:	bc80      	pop	{r7}
 800260c:	4770      	bx	lr

0800260e <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800260e:	b480      	push	{r7}
 8002610:	b083      	sub	sp, #12
 8002612:	af00      	add	r7, sp, #0
 8002614:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8002616:	bf00      	nop
 8002618:	370c      	adds	r7, #12
 800261a:	46bd      	mov	sp, r7
 800261c:	bc80      	pop	{r7}
 800261e:	4770      	bx	lr

08002620 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002620:	b480      	push	{r7}
 8002622:	b083      	sub	sp, #12
 8002624:	af00      	add	r7, sp, #0
 8002626:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8002628:	bf00      	nop
 800262a:	370c      	adds	r7, #12
 800262c:	46bd      	mov	sp, r7
 800262e:	bc80      	pop	{r7}
 8002630:	4770      	bx	lr

08002632 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002632:	b480      	push	{r7}
 8002634:	b083      	sub	sp, #12
 8002636:	af00      	add	r7, sp, #0
 8002638:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800263a:	bf00      	nop
 800263c:	370c      	adds	r7, #12
 800263e:	46bd      	mov	sp, r7
 8002640:	bc80      	pop	{r7}
 8002642:	4770      	bx	lr

08002644 <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8002644:	b480      	push	{r7}
 8002646:	b083      	sub	sp, #12
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 800264c:	bf00      	nop
 800264e:	370c      	adds	r7, #12
 8002650:	46bd      	mov	sp, r7
 8002652:	bc80      	pop	{r7}
 8002654:	4770      	bx	lr

08002656 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8002656:	b480      	push	{r7}
 8002658:	b083      	sub	sp, #12
 800265a:	af00      	add	r7, sp, #0
 800265c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 800265e:	bf00      	nop
 8002660:	370c      	adds	r7, #12
 8002662:	46bd      	mov	sp, r7
 8002664:	bc80      	pop	{r7}
 8002666:	4770      	bx	lr

08002668 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8002668:	b480      	push	{r7}
 800266a:	b083      	sub	sp, #12
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8002670:	bf00      	nop
 8002672:	370c      	adds	r7, #12
 8002674:	46bd      	mov	sp, r7
 8002676:	bc80      	pop	{r7}
 8002678:	4770      	bx	lr

0800267a <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 800267a:	b480      	push	{r7}
 800267c:	b083      	sub	sp, #12
 800267e:	af00      	add	r7, sp, #0
 8002680:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8002682:	bf00      	nop
 8002684:	370c      	adds	r7, #12
 8002686:	46bd      	mov	sp, r7
 8002688:	bc80      	pop	{r7}
 800268a:	4770      	bx	lr

0800268c <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 800268c:	b480      	push	{r7}
 800268e:	b083      	sub	sp, #12
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8002694:	bf00      	nop
 8002696:	370c      	adds	r7, #12
 8002698:	46bd      	mov	sp, r7
 800269a:	bc80      	pop	{r7}
 800269c:	4770      	bx	lr

0800269e <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 800269e:	b480      	push	{r7}
 80026a0:	b083      	sub	sp, #12
 80026a2:	af00      	add	r7, sp, #0
 80026a4:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80026a6:	bf00      	nop
 80026a8:	370c      	adds	r7, #12
 80026aa:	46bd      	mov	sp, r7
 80026ac:	bc80      	pop	{r7}
 80026ae:	4770      	bx	lr

080026b0 <HAL_CAN_GetError>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval CAN Error Code
  */
uint32_t HAL_CAN_GetError(const CAN_HandleTypeDef *hcan)
{
 80026b0:	b480      	push	{r7}
 80026b2:	b083      	sub	sp, #12
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
  /* Return CAN error code */
  return hcan->ErrorCode;
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
}
 80026bc:	4618      	mov	r0, r3
 80026be:	370c      	adds	r7, #12
 80026c0:	46bd      	mov	sp, r7
 80026c2:	bc80      	pop	{r7}
 80026c4:	4770      	bx	lr
	...

080026c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026c8:	b480      	push	{r7}
 80026ca:	b085      	sub	sp, #20
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	f003 0307 	and.w	r3, r3, #7
 80026d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80026d8:	4b0c      	ldr	r3, [pc, #48]	@ (800270c <__NVIC_SetPriorityGrouping+0x44>)
 80026da:	68db      	ldr	r3, [r3, #12]
 80026dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80026de:	68ba      	ldr	r2, [r7, #8]
 80026e0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80026e4:	4013      	ands	r3, r2
 80026e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80026ec:	68bb      	ldr	r3, [r7, #8]
 80026ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80026f0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80026f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80026f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80026fa:	4a04      	ldr	r2, [pc, #16]	@ (800270c <__NVIC_SetPriorityGrouping+0x44>)
 80026fc:	68bb      	ldr	r3, [r7, #8]
 80026fe:	60d3      	str	r3, [r2, #12]
}
 8002700:	bf00      	nop
 8002702:	3714      	adds	r7, #20
 8002704:	46bd      	mov	sp, r7
 8002706:	bc80      	pop	{r7}
 8002708:	4770      	bx	lr
 800270a:	bf00      	nop
 800270c:	e000ed00 	.word	0xe000ed00

08002710 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002710:	b480      	push	{r7}
 8002712:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002714:	4b04      	ldr	r3, [pc, #16]	@ (8002728 <__NVIC_GetPriorityGrouping+0x18>)
 8002716:	68db      	ldr	r3, [r3, #12]
 8002718:	0a1b      	lsrs	r3, r3, #8
 800271a:	f003 0307 	and.w	r3, r3, #7
}
 800271e:	4618      	mov	r0, r3
 8002720:	46bd      	mov	sp, r7
 8002722:	bc80      	pop	{r7}
 8002724:	4770      	bx	lr
 8002726:	bf00      	nop
 8002728:	e000ed00 	.word	0xe000ed00

0800272c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800272c:	b480      	push	{r7}
 800272e:	b083      	sub	sp, #12
 8002730:	af00      	add	r7, sp, #0
 8002732:	4603      	mov	r3, r0
 8002734:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002736:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800273a:	2b00      	cmp	r3, #0
 800273c:	db0b      	blt.n	8002756 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800273e:	79fb      	ldrb	r3, [r7, #7]
 8002740:	f003 021f 	and.w	r2, r3, #31
 8002744:	4906      	ldr	r1, [pc, #24]	@ (8002760 <__NVIC_EnableIRQ+0x34>)
 8002746:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800274a:	095b      	lsrs	r3, r3, #5
 800274c:	2001      	movs	r0, #1
 800274e:	fa00 f202 	lsl.w	r2, r0, r2
 8002752:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002756:	bf00      	nop
 8002758:	370c      	adds	r7, #12
 800275a:	46bd      	mov	sp, r7
 800275c:	bc80      	pop	{r7}
 800275e:	4770      	bx	lr
 8002760:	e000e100 	.word	0xe000e100

08002764 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002764:	b480      	push	{r7}
 8002766:	b083      	sub	sp, #12
 8002768:	af00      	add	r7, sp, #0
 800276a:	4603      	mov	r3, r0
 800276c:	6039      	str	r1, [r7, #0]
 800276e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002770:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002774:	2b00      	cmp	r3, #0
 8002776:	db0a      	blt.n	800278e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002778:	683b      	ldr	r3, [r7, #0]
 800277a:	b2da      	uxtb	r2, r3
 800277c:	490c      	ldr	r1, [pc, #48]	@ (80027b0 <__NVIC_SetPriority+0x4c>)
 800277e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002782:	0112      	lsls	r2, r2, #4
 8002784:	b2d2      	uxtb	r2, r2
 8002786:	440b      	add	r3, r1
 8002788:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800278c:	e00a      	b.n	80027a4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800278e:	683b      	ldr	r3, [r7, #0]
 8002790:	b2da      	uxtb	r2, r3
 8002792:	4908      	ldr	r1, [pc, #32]	@ (80027b4 <__NVIC_SetPriority+0x50>)
 8002794:	79fb      	ldrb	r3, [r7, #7]
 8002796:	f003 030f 	and.w	r3, r3, #15
 800279a:	3b04      	subs	r3, #4
 800279c:	0112      	lsls	r2, r2, #4
 800279e:	b2d2      	uxtb	r2, r2
 80027a0:	440b      	add	r3, r1
 80027a2:	761a      	strb	r2, [r3, #24]
}
 80027a4:	bf00      	nop
 80027a6:	370c      	adds	r7, #12
 80027a8:	46bd      	mov	sp, r7
 80027aa:	bc80      	pop	{r7}
 80027ac:	4770      	bx	lr
 80027ae:	bf00      	nop
 80027b0:	e000e100 	.word	0xe000e100
 80027b4:	e000ed00 	.word	0xe000ed00

080027b8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80027b8:	b480      	push	{r7}
 80027ba:	b089      	sub	sp, #36	@ 0x24
 80027bc:	af00      	add	r7, sp, #0
 80027be:	60f8      	str	r0, [r7, #12]
 80027c0:	60b9      	str	r1, [r7, #8]
 80027c2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	f003 0307 	and.w	r3, r3, #7
 80027ca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80027cc:	69fb      	ldr	r3, [r7, #28]
 80027ce:	f1c3 0307 	rsb	r3, r3, #7
 80027d2:	2b04      	cmp	r3, #4
 80027d4:	bf28      	it	cs
 80027d6:	2304      	movcs	r3, #4
 80027d8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80027da:	69fb      	ldr	r3, [r7, #28]
 80027dc:	3304      	adds	r3, #4
 80027de:	2b06      	cmp	r3, #6
 80027e0:	d902      	bls.n	80027e8 <NVIC_EncodePriority+0x30>
 80027e2:	69fb      	ldr	r3, [r7, #28]
 80027e4:	3b03      	subs	r3, #3
 80027e6:	e000      	b.n	80027ea <NVIC_EncodePriority+0x32>
 80027e8:	2300      	movs	r3, #0
 80027ea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027ec:	f04f 32ff 	mov.w	r2, #4294967295
 80027f0:	69bb      	ldr	r3, [r7, #24]
 80027f2:	fa02 f303 	lsl.w	r3, r2, r3
 80027f6:	43da      	mvns	r2, r3
 80027f8:	68bb      	ldr	r3, [r7, #8]
 80027fa:	401a      	ands	r2, r3
 80027fc:	697b      	ldr	r3, [r7, #20]
 80027fe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002800:	f04f 31ff 	mov.w	r1, #4294967295
 8002804:	697b      	ldr	r3, [r7, #20]
 8002806:	fa01 f303 	lsl.w	r3, r1, r3
 800280a:	43d9      	mvns	r1, r3
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002810:	4313      	orrs	r3, r2
         );
}
 8002812:	4618      	mov	r0, r3
 8002814:	3724      	adds	r7, #36	@ 0x24
 8002816:	46bd      	mov	sp, r7
 8002818:	bc80      	pop	{r7}
 800281a:	4770      	bx	lr

0800281c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b082      	sub	sp, #8
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	3b01      	subs	r3, #1
 8002828:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800282c:	d301      	bcc.n	8002832 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800282e:	2301      	movs	r3, #1
 8002830:	e00f      	b.n	8002852 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002832:	4a0a      	ldr	r2, [pc, #40]	@ (800285c <SysTick_Config+0x40>)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	3b01      	subs	r3, #1
 8002838:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800283a:	210f      	movs	r1, #15
 800283c:	f04f 30ff 	mov.w	r0, #4294967295
 8002840:	f7ff ff90 	bl	8002764 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002844:	4b05      	ldr	r3, [pc, #20]	@ (800285c <SysTick_Config+0x40>)
 8002846:	2200      	movs	r2, #0
 8002848:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800284a:	4b04      	ldr	r3, [pc, #16]	@ (800285c <SysTick_Config+0x40>)
 800284c:	2207      	movs	r2, #7
 800284e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002850:	2300      	movs	r3, #0
}
 8002852:	4618      	mov	r0, r3
 8002854:	3708      	adds	r7, #8
 8002856:	46bd      	mov	sp, r7
 8002858:	bd80      	pop	{r7, pc}
 800285a:	bf00      	nop
 800285c:	e000e010 	.word	0xe000e010

08002860 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002860:	b580      	push	{r7, lr}
 8002862:	b082      	sub	sp, #8
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002868:	6878      	ldr	r0, [r7, #4]
 800286a:	f7ff ff2d 	bl	80026c8 <__NVIC_SetPriorityGrouping>
}
 800286e:	bf00      	nop
 8002870:	3708      	adds	r7, #8
 8002872:	46bd      	mov	sp, r7
 8002874:	bd80      	pop	{r7, pc}

08002876 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002876:	b580      	push	{r7, lr}
 8002878:	b086      	sub	sp, #24
 800287a:	af00      	add	r7, sp, #0
 800287c:	4603      	mov	r3, r0
 800287e:	60b9      	str	r1, [r7, #8]
 8002880:	607a      	str	r2, [r7, #4]
 8002882:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002884:	2300      	movs	r3, #0
 8002886:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002888:	f7ff ff42 	bl	8002710 <__NVIC_GetPriorityGrouping>
 800288c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800288e:	687a      	ldr	r2, [r7, #4]
 8002890:	68b9      	ldr	r1, [r7, #8]
 8002892:	6978      	ldr	r0, [r7, #20]
 8002894:	f7ff ff90 	bl	80027b8 <NVIC_EncodePriority>
 8002898:	4602      	mov	r2, r0
 800289a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800289e:	4611      	mov	r1, r2
 80028a0:	4618      	mov	r0, r3
 80028a2:	f7ff ff5f 	bl	8002764 <__NVIC_SetPriority>
}
 80028a6:	bf00      	nop
 80028a8:	3718      	adds	r7, #24
 80028aa:	46bd      	mov	sp, r7
 80028ac:	bd80      	pop	{r7, pc}

080028ae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028ae:	b580      	push	{r7, lr}
 80028b0:	b082      	sub	sp, #8
 80028b2:	af00      	add	r7, sp, #0
 80028b4:	4603      	mov	r3, r0
 80028b6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80028b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028bc:	4618      	mov	r0, r3
 80028be:	f7ff ff35 	bl	800272c <__NVIC_EnableIRQ>
}
 80028c2:	bf00      	nop
 80028c4:	3708      	adds	r7, #8
 80028c6:	46bd      	mov	sp, r7
 80028c8:	bd80      	pop	{r7, pc}

080028ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80028ca:	b580      	push	{r7, lr}
 80028cc:	b082      	sub	sp, #8
 80028ce:	af00      	add	r7, sp, #0
 80028d0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80028d2:	6878      	ldr	r0, [r7, #4]
 80028d4:	f7ff ffa2 	bl	800281c <SysTick_Config>
 80028d8:	4603      	mov	r3, r0
}
 80028da:	4618      	mov	r0, r3
 80028dc:	3708      	adds	r7, #8
 80028de:	46bd      	mov	sp, r7
 80028e0:	bd80      	pop	{r7, pc}
	...

080028e4 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80028e4:	b480      	push	{r7}
 80028e6:	b085      	sub	sp, #20
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80028ec:	2300      	movs	r3, #0
 80028ee:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d101      	bne.n	80028fa <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80028f6:	2301      	movs	r3, #1
 80028f8:	e043      	b.n	8002982 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	461a      	mov	r2, r3
 8002900:	4b22      	ldr	r3, [pc, #136]	@ (800298c <HAL_DMA_Init+0xa8>)
 8002902:	4413      	add	r3, r2
 8002904:	4a22      	ldr	r2, [pc, #136]	@ (8002990 <HAL_DMA_Init+0xac>)
 8002906:	fba2 2303 	umull	r2, r3, r2, r3
 800290a:	091b      	lsrs	r3, r3, #4
 800290c:	009a      	lsls	r2, r3, #2
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	4a1f      	ldr	r2, [pc, #124]	@ (8002994 <HAL_DMA_Init+0xb0>)
 8002916:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	2202      	movs	r2, #2
 800291c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800292e:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8002932:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 800293c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	68db      	ldr	r3, [r3, #12]
 8002942:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002948:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	695b      	ldr	r3, [r3, #20]
 800294e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002954:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	69db      	ldr	r3, [r3, #28]
 800295a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800295c:	68fa      	ldr	r2, [r7, #12]
 800295e:	4313      	orrs	r3, r2
 8002960:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	68fa      	ldr	r2, [r7, #12]
 8002968:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	2200      	movs	r2, #0
 800296e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	2201      	movs	r2, #1
 8002974:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	2200      	movs	r2, #0
 800297c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002980:	2300      	movs	r3, #0
}
 8002982:	4618      	mov	r0, r3
 8002984:	3714      	adds	r7, #20
 8002986:	46bd      	mov	sp, r7
 8002988:	bc80      	pop	{r7}
 800298a:	4770      	bx	lr
 800298c:	bffdfff8 	.word	0xbffdfff8
 8002990:	cccccccd 	.word	0xcccccccd
 8002994:	40020000 	.word	0x40020000

08002998 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002998:	b580      	push	{r7, lr}
 800299a:	b086      	sub	sp, #24
 800299c:	af00      	add	r7, sp, #0
 800299e:	60f8      	str	r0, [r7, #12]
 80029a0:	60b9      	str	r1, [r7, #8]
 80029a2:	607a      	str	r2, [r7, #4]
 80029a4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80029a6:	2300      	movs	r3, #0
 80029a8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	f893 3020 	ldrb.w	r3, [r3, #32]
 80029b0:	2b01      	cmp	r3, #1
 80029b2:	d101      	bne.n	80029b8 <HAL_DMA_Start_IT+0x20>
 80029b4:	2302      	movs	r3, #2
 80029b6:	e04b      	b.n	8002a50 <HAL_DMA_Start_IT+0xb8>
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	2201      	movs	r2, #1
 80029bc:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80029c6:	b2db      	uxtb	r3, r3
 80029c8:	2b01      	cmp	r3, #1
 80029ca:	d13a      	bne.n	8002a42 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	2202      	movs	r2, #2
 80029d0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	2200      	movs	r2, #0
 80029d8:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	681a      	ldr	r2, [r3, #0]
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	f022 0201 	bic.w	r2, r2, #1
 80029e8:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80029ea:	683b      	ldr	r3, [r7, #0]
 80029ec:	687a      	ldr	r2, [r7, #4]
 80029ee:	68b9      	ldr	r1, [r7, #8]
 80029f0:	68f8      	ldr	r0, [r7, #12]
 80029f2:	f000 f9eb 	bl	8002dcc <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d008      	beq.n	8002a10 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	681a      	ldr	r2, [r3, #0]
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f042 020e 	orr.w	r2, r2, #14
 8002a0c:	601a      	str	r2, [r3, #0]
 8002a0e:	e00f      	b.n	8002a30 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	681a      	ldr	r2, [r3, #0]
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f022 0204 	bic.w	r2, r2, #4
 8002a1e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	681a      	ldr	r2, [r3, #0]
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f042 020a 	orr.w	r2, r2, #10
 8002a2e:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	681a      	ldr	r2, [r3, #0]
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f042 0201 	orr.w	r2, r2, #1
 8002a3e:	601a      	str	r2, [r3, #0]
 8002a40:	e005      	b.n	8002a4e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	2200      	movs	r2, #0
 8002a46:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002a4a:	2302      	movs	r3, #2
 8002a4c:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8002a4e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002a50:	4618      	mov	r0, r3
 8002a52:	3718      	adds	r7, #24
 8002a54:	46bd      	mov	sp, r7
 8002a56:	bd80      	pop	{r7, pc}

08002a58 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002a58:	b480      	push	{r7}
 8002a5a:	b085      	sub	sp, #20
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002a60:	2300      	movs	r3, #0
 8002a62:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002a6a:	b2db      	uxtb	r3, r3
 8002a6c:	2b02      	cmp	r3, #2
 8002a6e:	d008      	beq.n	8002a82 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	2204      	movs	r2, #4
 8002a74:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	2200      	movs	r2, #0
 8002a7a:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002a7e:	2301      	movs	r3, #1
 8002a80:	e020      	b.n	8002ac4 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	681a      	ldr	r2, [r3, #0]
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	f022 020e 	bic.w	r2, r2, #14
 8002a90:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	681a      	ldr	r2, [r3, #0]
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f022 0201 	bic.w	r2, r2, #1
 8002aa0:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002aaa:	2101      	movs	r1, #1
 8002aac:	fa01 f202 	lsl.w	r2, r1, r2
 8002ab0:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	2201      	movs	r2, #1
 8002ab6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	2200      	movs	r2, #0
 8002abe:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002ac2:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ac4:	4618      	mov	r0, r3
 8002ac6:	3714      	adds	r7, #20
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	bc80      	pop	{r7}
 8002acc:	4770      	bx	lr
	...

08002ad0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b084      	sub	sp, #16
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002ad8:	2300      	movs	r3, #0
 8002ada:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002ae2:	b2db      	uxtb	r3, r3
 8002ae4:	2b02      	cmp	r3, #2
 8002ae6:	d005      	beq.n	8002af4 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	2204      	movs	r2, #4
 8002aec:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8002aee:	2301      	movs	r3, #1
 8002af0:	73fb      	strb	r3, [r7, #15]
 8002af2:	e051      	b.n	8002b98 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	681a      	ldr	r2, [r3, #0]
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	f022 020e 	bic.w	r2, r2, #14
 8002b02:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	681a      	ldr	r2, [r3, #0]
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f022 0201 	bic.w	r2, r2, #1
 8002b12:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	4a22      	ldr	r2, [pc, #136]	@ (8002ba4 <HAL_DMA_Abort_IT+0xd4>)
 8002b1a:	4293      	cmp	r3, r2
 8002b1c:	d029      	beq.n	8002b72 <HAL_DMA_Abort_IT+0xa2>
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	4a21      	ldr	r2, [pc, #132]	@ (8002ba8 <HAL_DMA_Abort_IT+0xd8>)
 8002b24:	4293      	cmp	r3, r2
 8002b26:	d022      	beq.n	8002b6e <HAL_DMA_Abort_IT+0x9e>
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	4a1f      	ldr	r2, [pc, #124]	@ (8002bac <HAL_DMA_Abort_IT+0xdc>)
 8002b2e:	4293      	cmp	r3, r2
 8002b30:	d01a      	beq.n	8002b68 <HAL_DMA_Abort_IT+0x98>
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	4a1e      	ldr	r2, [pc, #120]	@ (8002bb0 <HAL_DMA_Abort_IT+0xe0>)
 8002b38:	4293      	cmp	r3, r2
 8002b3a:	d012      	beq.n	8002b62 <HAL_DMA_Abort_IT+0x92>
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	4a1c      	ldr	r2, [pc, #112]	@ (8002bb4 <HAL_DMA_Abort_IT+0xe4>)
 8002b42:	4293      	cmp	r3, r2
 8002b44:	d00a      	beq.n	8002b5c <HAL_DMA_Abort_IT+0x8c>
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	4a1b      	ldr	r2, [pc, #108]	@ (8002bb8 <HAL_DMA_Abort_IT+0xe8>)
 8002b4c:	4293      	cmp	r3, r2
 8002b4e:	d102      	bne.n	8002b56 <HAL_DMA_Abort_IT+0x86>
 8002b50:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8002b54:	e00e      	b.n	8002b74 <HAL_DMA_Abort_IT+0xa4>
 8002b56:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002b5a:	e00b      	b.n	8002b74 <HAL_DMA_Abort_IT+0xa4>
 8002b5c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002b60:	e008      	b.n	8002b74 <HAL_DMA_Abort_IT+0xa4>
 8002b62:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002b66:	e005      	b.n	8002b74 <HAL_DMA_Abort_IT+0xa4>
 8002b68:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002b6c:	e002      	b.n	8002b74 <HAL_DMA_Abort_IT+0xa4>
 8002b6e:	2310      	movs	r3, #16
 8002b70:	e000      	b.n	8002b74 <HAL_DMA_Abort_IT+0xa4>
 8002b72:	2301      	movs	r3, #1
 8002b74:	4a11      	ldr	r2, [pc, #68]	@ (8002bbc <HAL_DMA_Abort_IT+0xec>)
 8002b76:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	2201      	movs	r2, #1
 8002b7c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	2200      	movs	r2, #0
 8002b84:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d003      	beq.n	8002b98 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b94:	6878      	ldr	r0, [r7, #4]
 8002b96:	4798      	blx	r3
    } 
  }
  return status;
 8002b98:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	3710      	adds	r7, #16
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	bd80      	pop	{r7, pc}
 8002ba2:	bf00      	nop
 8002ba4:	40020008 	.word	0x40020008
 8002ba8:	4002001c 	.word	0x4002001c
 8002bac:	40020030 	.word	0x40020030
 8002bb0:	40020044 	.word	0x40020044
 8002bb4:	40020058 	.word	0x40020058
 8002bb8:	4002006c 	.word	0x4002006c
 8002bbc:	40020000 	.word	0x40020000

08002bc0 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b084      	sub	sp, #16
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bdc:	2204      	movs	r2, #4
 8002bde:	409a      	lsls	r2, r3
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	4013      	ands	r3, r2
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d04f      	beq.n	8002c88 <HAL_DMA_IRQHandler+0xc8>
 8002be8:	68bb      	ldr	r3, [r7, #8]
 8002bea:	f003 0304 	and.w	r3, r3, #4
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d04a      	beq.n	8002c88 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f003 0320 	and.w	r3, r3, #32
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d107      	bne.n	8002c10 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	681a      	ldr	r2, [r3, #0]
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f022 0204 	bic.w	r2, r2, #4
 8002c0e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	4a66      	ldr	r2, [pc, #408]	@ (8002db0 <HAL_DMA_IRQHandler+0x1f0>)
 8002c16:	4293      	cmp	r3, r2
 8002c18:	d029      	beq.n	8002c6e <HAL_DMA_IRQHandler+0xae>
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	4a65      	ldr	r2, [pc, #404]	@ (8002db4 <HAL_DMA_IRQHandler+0x1f4>)
 8002c20:	4293      	cmp	r3, r2
 8002c22:	d022      	beq.n	8002c6a <HAL_DMA_IRQHandler+0xaa>
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	4a63      	ldr	r2, [pc, #396]	@ (8002db8 <HAL_DMA_IRQHandler+0x1f8>)
 8002c2a:	4293      	cmp	r3, r2
 8002c2c:	d01a      	beq.n	8002c64 <HAL_DMA_IRQHandler+0xa4>
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	4a62      	ldr	r2, [pc, #392]	@ (8002dbc <HAL_DMA_IRQHandler+0x1fc>)
 8002c34:	4293      	cmp	r3, r2
 8002c36:	d012      	beq.n	8002c5e <HAL_DMA_IRQHandler+0x9e>
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	4a60      	ldr	r2, [pc, #384]	@ (8002dc0 <HAL_DMA_IRQHandler+0x200>)
 8002c3e:	4293      	cmp	r3, r2
 8002c40:	d00a      	beq.n	8002c58 <HAL_DMA_IRQHandler+0x98>
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	4a5f      	ldr	r2, [pc, #380]	@ (8002dc4 <HAL_DMA_IRQHandler+0x204>)
 8002c48:	4293      	cmp	r3, r2
 8002c4a:	d102      	bne.n	8002c52 <HAL_DMA_IRQHandler+0x92>
 8002c4c:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002c50:	e00e      	b.n	8002c70 <HAL_DMA_IRQHandler+0xb0>
 8002c52:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8002c56:	e00b      	b.n	8002c70 <HAL_DMA_IRQHandler+0xb0>
 8002c58:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8002c5c:	e008      	b.n	8002c70 <HAL_DMA_IRQHandler+0xb0>
 8002c5e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002c62:	e005      	b.n	8002c70 <HAL_DMA_IRQHandler+0xb0>
 8002c64:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002c68:	e002      	b.n	8002c70 <HAL_DMA_IRQHandler+0xb0>
 8002c6a:	2340      	movs	r3, #64	@ 0x40
 8002c6c:	e000      	b.n	8002c70 <HAL_DMA_IRQHandler+0xb0>
 8002c6e:	2304      	movs	r3, #4
 8002c70:	4a55      	ldr	r2, [pc, #340]	@ (8002dc8 <HAL_DMA_IRQHandler+0x208>)
 8002c72:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	f000 8094 	beq.w	8002da6 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c82:	6878      	ldr	r0, [r7, #4]
 8002c84:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002c86:	e08e      	b.n	8002da6 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c8c:	2202      	movs	r2, #2
 8002c8e:	409a      	lsls	r2, r3
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	4013      	ands	r3, r2
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d056      	beq.n	8002d46 <HAL_DMA_IRQHandler+0x186>
 8002c98:	68bb      	ldr	r3, [r7, #8]
 8002c9a:	f003 0302 	and.w	r3, r3, #2
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d051      	beq.n	8002d46 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	f003 0320 	and.w	r3, r3, #32
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d10b      	bne.n	8002cc8 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	681a      	ldr	r2, [r3, #0]
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f022 020a 	bic.w	r2, r2, #10
 8002cbe:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	2201      	movs	r2, #1
 8002cc4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	4a38      	ldr	r2, [pc, #224]	@ (8002db0 <HAL_DMA_IRQHandler+0x1f0>)
 8002cce:	4293      	cmp	r3, r2
 8002cd0:	d029      	beq.n	8002d26 <HAL_DMA_IRQHandler+0x166>
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	4a37      	ldr	r2, [pc, #220]	@ (8002db4 <HAL_DMA_IRQHandler+0x1f4>)
 8002cd8:	4293      	cmp	r3, r2
 8002cda:	d022      	beq.n	8002d22 <HAL_DMA_IRQHandler+0x162>
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	4a35      	ldr	r2, [pc, #212]	@ (8002db8 <HAL_DMA_IRQHandler+0x1f8>)
 8002ce2:	4293      	cmp	r3, r2
 8002ce4:	d01a      	beq.n	8002d1c <HAL_DMA_IRQHandler+0x15c>
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	4a34      	ldr	r2, [pc, #208]	@ (8002dbc <HAL_DMA_IRQHandler+0x1fc>)
 8002cec:	4293      	cmp	r3, r2
 8002cee:	d012      	beq.n	8002d16 <HAL_DMA_IRQHandler+0x156>
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	4a32      	ldr	r2, [pc, #200]	@ (8002dc0 <HAL_DMA_IRQHandler+0x200>)
 8002cf6:	4293      	cmp	r3, r2
 8002cf8:	d00a      	beq.n	8002d10 <HAL_DMA_IRQHandler+0x150>
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	4a31      	ldr	r2, [pc, #196]	@ (8002dc4 <HAL_DMA_IRQHandler+0x204>)
 8002d00:	4293      	cmp	r3, r2
 8002d02:	d102      	bne.n	8002d0a <HAL_DMA_IRQHandler+0x14a>
 8002d04:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002d08:	e00e      	b.n	8002d28 <HAL_DMA_IRQHandler+0x168>
 8002d0a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002d0e:	e00b      	b.n	8002d28 <HAL_DMA_IRQHandler+0x168>
 8002d10:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002d14:	e008      	b.n	8002d28 <HAL_DMA_IRQHandler+0x168>
 8002d16:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002d1a:	e005      	b.n	8002d28 <HAL_DMA_IRQHandler+0x168>
 8002d1c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002d20:	e002      	b.n	8002d28 <HAL_DMA_IRQHandler+0x168>
 8002d22:	2320      	movs	r3, #32
 8002d24:	e000      	b.n	8002d28 <HAL_DMA_IRQHandler+0x168>
 8002d26:	2302      	movs	r3, #2
 8002d28:	4a27      	ldr	r2, [pc, #156]	@ (8002dc8 <HAL_DMA_IRQHandler+0x208>)
 8002d2a:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	2200      	movs	r2, #0
 8002d30:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d034      	beq.n	8002da6 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d40:	6878      	ldr	r0, [r7, #4]
 8002d42:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002d44:	e02f      	b.n	8002da6 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d4a:	2208      	movs	r2, #8
 8002d4c:	409a      	lsls	r2, r3
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	4013      	ands	r3, r2
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d028      	beq.n	8002da8 <HAL_DMA_IRQHandler+0x1e8>
 8002d56:	68bb      	ldr	r3, [r7, #8]
 8002d58:	f003 0308 	and.w	r3, r3, #8
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d023      	beq.n	8002da8 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	681a      	ldr	r2, [r3, #0]
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f022 020e 	bic.w	r2, r2, #14
 8002d6e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d78:	2101      	movs	r1, #1
 8002d7a:	fa01 f202 	lsl.w	r2, r1, r2
 8002d7e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	2201      	movs	r2, #1
 8002d84:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	2201      	movs	r2, #1
 8002d8a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	2200      	movs	r2, #0
 8002d92:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d004      	beq.n	8002da8 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002da2:	6878      	ldr	r0, [r7, #4]
 8002da4:	4798      	blx	r3
    }
  }
  return;
 8002da6:	bf00      	nop
 8002da8:	bf00      	nop
}
 8002daa:	3710      	adds	r7, #16
 8002dac:	46bd      	mov	sp, r7
 8002dae:	bd80      	pop	{r7, pc}
 8002db0:	40020008 	.word	0x40020008
 8002db4:	4002001c 	.word	0x4002001c
 8002db8:	40020030 	.word	0x40020030
 8002dbc:	40020044 	.word	0x40020044
 8002dc0:	40020058 	.word	0x40020058
 8002dc4:	4002006c 	.word	0x4002006c
 8002dc8:	40020000 	.word	0x40020000

08002dcc <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002dcc:	b480      	push	{r7}
 8002dce:	b085      	sub	sp, #20
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	60f8      	str	r0, [r7, #12]
 8002dd4:	60b9      	str	r1, [r7, #8]
 8002dd6:	607a      	str	r2, [r7, #4]
 8002dd8:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002de2:	2101      	movs	r1, #1
 8002de4:	fa01 f202 	lsl.w	r2, r1, r2
 8002de8:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	683a      	ldr	r2, [r7, #0]
 8002df0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	685b      	ldr	r3, [r3, #4]
 8002df6:	2b10      	cmp	r3, #16
 8002df8:	d108      	bne.n	8002e0c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	687a      	ldr	r2, [r7, #4]
 8002e00:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	68ba      	ldr	r2, [r7, #8]
 8002e08:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002e0a:	e007      	b.n	8002e1c <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	68ba      	ldr	r2, [r7, #8]
 8002e12:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	687a      	ldr	r2, [r7, #4]
 8002e1a:	60da      	str	r2, [r3, #12]
}
 8002e1c:	bf00      	nop
 8002e1e:	3714      	adds	r7, #20
 8002e20:	46bd      	mov	sp, r7
 8002e22:	bc80      	pop	{r7}
 8002e24:	4770      	bx	lr
	...

08002e28 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002e28:	b480      	push	{r7}
 8002e2a:	b08b      	sub	sp, #44	@ 0x2c
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	6078      	str	r0, [r7, #4]
 8002e30:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002e32:	2300      	movs	r3, #0
 8002e34:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002e36:	2300      	movs	r3, #0
 8002e38:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e3a:	e169      	b.n	8003110 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002e3c:	2201      	movs	r2, #1
 8002e3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e40:	fa02 f303 	lsl.w	r3, r2, r3
 8002e44:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002e46:	683b      	ldr	r3, [r7, #0]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	69fa      	ldr	r2, [r7, #28]
 8002e4c:	4013      	ands	r3, r2
 8002e4e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002e50:	69ba      	ldr	r2, [r7, #24]
 8002e52:	69fb      	ldr	r3, [r7, #28]
 8002e54:	429a      	cmp	r2, r3
 8002e56:	f040 8158 	bne.w	800310a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002e5a:	683b      	ldr	r3, [r7, #0]
 8002e5c:	685b      	ldr	r3, [r3, #4]
 8002e5e:	4a9a      	ldr	r2, [pc, #616]	@ (80030c8 <HAL_GPIO_Init+0x2a0>)
 8002e60:	4293      	cmp	r3, r2
 8002e62:	d05e      	beq.n	8002f22 <HAL_GPIO_Init+0xfa>
 8002e64:	4a98      	ldr	r2, [pc, #608]	@ (80030c8 <HAL_GPIO_Init+0x2a0>)
 8002e66:	4293      	cmp	r3, r2
 8002e68:	d875      	bhi.n	8002f56 <HAL_GPIO_Init+0x12e>
 8002e6a:	4a98      	ldr	r2, [pc, #608]	@ (80030cc <HAL_GPIO_Init+0x2a4>)
 8002e6c:	4293      	cmp	r3, r2
 8002e6e:	d058      	beq.n	8002f22 <HAL_GPIO_Init+0xfa>
 8002e70:	4a96      	ldr	r2, [pc, #600]	@ (80030cc <HAL_GPIO_Init+0x2a4>)
 8002e72:	4293      	cmp	r3, r2
 8002e74:	d86f      	bhi.n	8002f56 <HAL_GPIO_Init+0x12e>
 8002e76:	4a96      	ldr	r2, [pc, #600]	@ (80030d0 <HAL_GPIO_Init+0x2a8>)
 8002e78:	4293      	cmp	r3, r2
 8002e7a:	d052      	beq.n	8002f22 <HAL_GPIO_Init+0xfa>
 8002e7c:	4a94      	ldr	r2, [pc, #592]	@ (80030d0 <HAL_GPIO_Init+0x2a8>)
 8002e7e:	4293      	cmp	r3, r2
 8002e80:	d869      	bhi.n	8002f56 <HAL_GPIO_Init+0x12e>
 8002e82:	4a94      	ldr	r2, [pc, #592]	@ (80030d4 <HAL_GPIO_Init+0x2ac>)
 8002e84:	4293      	cmp	r3, r2
 8002e86:	d04c      	beq.n	8002f22 <HAL_GPIO_Init+0xfa>
 8002e88:	4a92      	ldr	r2, [pc, #584]	@ (80030d4 <HAL_GPIO_Init+0x2ac>)
 8002e8a:	4293      	cmp	r3, r2
 8002e8c:	d863      	bhi.n	8002f56 <HAL_GPIO_Init+0x12e>
 8002e8e:	4a92      	ldr	r2, [pc, #584]	@ (80030d8 <HAL_GPIO_Init+0x2b0>)
 8002e90:	4293      	cmp	r3, r2
 8002e92:	d046      	beq.n	8002f22 <HAL_GPIO_Init+0xfa>
 8002e94:	4a90      	ldr	r2, [pc, #576]	@ (80030d8 <HAL_GPIO_Init+0x2b0>)
 8002e96:	4293      	cmp	r3, r2
 8002e98:	d85d      	bhi.n	8002f56 <HAL_GPIO_Init+0x12e>
 8002e9a:	2b12      	cmp	r3, #18
 8002e9c:	d82a      	bhi.n	8002ef4 <HAL_GPIO_Init+0xcc>
 8002e9e:	2b12      	cmp	r3, #18
 8002ea0:	d859      	bhi.n	8002f56 <HAL_GPIO_Init+0x12e>
 8002ea2:	a201      	add	r2, pc, #4	@ (adr r2, 8002ea8 <HAL_GPIO_Init+0x80>)
 8002ea4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ea8:	08002f23 	.word	0x08002f23
 8002eac:	08002efd 	.word	0x08002efd
 8002eb0:	08002f0f 	.word	0x08002f0f
 8002eb4:	08002f51 	.word	0x08002f51
 8002eb8:	08002f57 	.word	0x08002f57
 8002ebc:	08002f57 	.word	0x08002f57
 8002ec0:	08002f57 	.word	0x08002f57
 8002ec4:	08002f57 	.word	0x08002f57
 8002ec8:	08002f57 	.word	0x08002f57
 8002ecc:	08002f57 	.word	0x08002f57
 8002ed0:	08002f57 	.word	0x08002f57
 8002ed4:	08002f57 	.word	0x08002f57
 8002ed8:	08002f57 	.word	0x08002f57
 8002edc:	08002f57 	.word	0x08002f57
 8002ee0:	08002f57 	.word	0x08002f57
 8002ee4:	08002f57 	.word	0x08002f57
 8002ee8:	08002f57 	.word	0x08002f57
 8002eec:	08002f05 	.word	0x08002f05
 8002ef0:	08002f19 	.word	0x08002f19
 8002ef4:	4a79      	ldr	r2, [pc, #484]	@ (80030dc <HAL_GPIO_Init+0x2b4>)
 8002ef6:	4293      	cmp	r3, r2
 8002ef8:	d013      	beq.n	8002f22 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002efa:	e02c      	b.n	8002f56 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002efc:	683b      	ldr	r3, [r7, #0]
 8002efe:	68db      	ldr	r3, [r3, #12]
 8002f00:	623b      	str	r3, [r7, #32]
          break;
 8002f02:	e029      	b.n	8002f58 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002f04:	683b      	ldr	r3, [r7, #0]
 8002f06:	68db      	ldr	r3, [r3, #12]
 8002f08:	3304      	adds	r3, #4
 8002f0a:	623b      	str	r3, [r7, #32]
          break;
 8002f0c:	e024      	b.n	8002f58 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002f0e:	683b      	ldr	r3, [r7, #0]
 8002f10:	68db      	ldr	r3, [r3, #12]
 8002f12:	3308      	adds	r3, #8
 8002f14:	623b      	str	r3, [r7, #32]
          break;
 8002f16:	e01f      	b.n	8002f58 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002f18:	683b      	ldr	r3, [r7, #0]
 8002f1a:	68db      	ldr	r3, [r3, #12]
 8002f1c:	330c      	adds	r3, #12
 8002f1e:	623b      	str	r3, [r7, #32]
          break;
 8002f20:	e01a      	b.n	8002f58 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002f22:	683b      	ldr	r3, [r7, #0]
 8002f24:	689b      	ldr	r3, [r3, #8]
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d102      	bne.n	8002f30 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002f2a:	2304      	movs	r3, #4
 8002f2c:	623b      	str	r3, [r7, #32]
          break;
 8002f2e:	e013      	b.n	8002f58 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002f30:	683b      	ldr	r3, [r7, #0]
 8002f32:	689b      	ldr	r3, [r3, #8]
 8002f34:	2b01      	cmp	r3, #1
 8002f36:	d105      	bne.n	8002f44 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002f38:	2308      	movs	r3, #8
 8002f3a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	69fa      	ldr	r2, [r7, #28]
 8002f40:	611a      	str	r2, [r3, #16]
          break;
 8002f42:	e009      	b.n	8002f58 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002f44:	2308      	movs	r3, #8
 8002f46:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	69fa      	ldr	r2, [r7, #28]
 8002f4c:	615a      	str	r2, [r3, #20]
          break;
 8002f4e:	e003      	b.n	8002f58 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002f50:	2300      	movs	r3, #0
 8002f52:	623b      	str	r3, [r7, #32]
          break;
 8002f54:	e000      	b.n	8002f58 <HAL_GPIO_Init+0x130>
          break;
 8002f56:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002f58:	69bb      	ldr	r3, [r7, #24]
 8002f5a:	2bff      	cmp	r3, #255	@ 0xff
 8002f5c:	d801      	bhi.n	8002f62 <HAL_GPIO_Init+0x13a>
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	e001      	b.n	8002f66 <HAL_GPIO_Init+0x13e>
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	3304      	adds	r3, #4
 8002f66:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002f68:	69bb      	ldr	r3, [r7, #24]
 8002f6a:	2bff      	cmp	r3, #255	@ 0xff
 8002f6c:	d802      	bhi.n	8002f74 <HAL_GPIO_Init+0x14c>
 8002f6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f70:	009b      	lsls	r3, r3, #2
 8002f72:	e002      	b.n	8002f7a <HAL_GPIO_Init+0x152>
 8002f74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f76:	3b08      	subs	r3, #8
 8002f78:	009b      	lsls	r3, r3, #2
 8002f7a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002f7c:	697b      	ldr	r3, [r7, #20]
 8002f7e:	681a      	ldr	r2, [r3, #0]
 8002f80:	210f      	movs	r1, #15
 8002f82:	693b      	ldr	r3, [r7, #16]
 8002f84:	fa01 f303 	lsl.w	r3, r1, r3
 8002f88:	43db      	mvns	r3, r3
 8002f8a:	401a      	ands	r2, r3
 8002f8c:	6a39      	ldr	r1, [r7, #32]
 8002f8e:	693b      	ldr	r3, [r7, #16]
 8002f90:	fa01 f303 	lsl.w	r3, r1, r3
 8002f94:	431a      	orrs	r2, r3
 8002f96:	697b      	ldr	r3, [r7, #20]
 8002f98:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002f9a:	683b      	ldr	r3, [r7, #0]
 8002f9c:	685b      	ldr	r3, [r3, #4]
 8002f9e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	f000 80b1 	beq.w	800310a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002fa8:	4b4d      	ldr	r3, [pc, #308]	@ (80030e0 <HAL_GPIO_Init+0x2b8>)
 8002faa:	699b      	ldr	r3, [r3, #24]
 8002fac:	4a4c      	ldr	r2, [pc, #304]	@ (80030e0 <HAL_GPIO_Init+0x2b8>)
 8002fae:	f043 0301 	orr.w	r3, r3, #1
 8002fb2:	6193      	str	r3, [r2, #24]
 8002fb4:	4b4a      	ldr	r3, [pc, #296]	@ (80030e0 <HAL_GPIO_Init+0x2b8>)
 8002fb6:	699b      	ldr	r3, [r3, #24]
 8002fb8:	f003 0301 	and.w	r3, r3, #1
 8002fbc:	60bb      	str	r3, [r7, #8]
 8002fbe:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002fc0:	4a48      	ldr	r2, [pc, #288]	@ (80030e4 <HAL_GPIO_Init+0x2bc>)
 8002fc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fc4:	089b      	lsrs	r3, r3, #2
 8002fc6:	3302      	adds	r3, #2
 8002fc8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002fcc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002fce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fd0:	f003 0303 	and.w	r3, r3, #3
 8002fd4:	009b      	lsls	r3, r3, #2
 8002fd6:	220f      	movs	r2, #15
 8002fd8:	fa02 f303 	lsl.w	r3, r2, r3
 8002fdc:	43db      	mvns	r3, r3
 8002fde:	68fa      	ldr	r2, [r7, #12]
 8002fe0:	4013      	ands	r3, r2
 8002fe2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	4a40      	ldr	r2, [pc, #256]	@ (80030e8 <HAL_GPIO_Init+0x2c0>)
 8002fe8:	4293      	cmp	r3, r2
 8002fea:	d013      	beq.n	8003014 <HAL_GPIO_Init+0x1ec>
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	4a3f      	ldr	r2, [pc, #252]	@ (80030ec <HAL_GPIO_Init+0x2c4>)
 8002ff0:	4293      	cmp	r3, r2
 8002ff2:	d00d      	beq.n	8003010 <HAL_GPIO_Init+0x1e8>
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	4a3e      	ldr	r2, [pc, #248]	@ (80030f0 <HAL_GPIO_Init+0x2c8>)
 8002ff8:	4293      	cmp	r3, r2
 8002ffa:	d007      	beq.n	800300c <HAL_GPIO_Init+0x1e4>
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	4a3d      	ldr	r2, [pc, #244]	@ (80030f4 <HAL_GPIO_Init+0x2cc>)
 8003000:	4293      	cmp	r3, r2
 8003002:	d101      	bne.n	8003008 <HAL_GPIO_Init+0x1e0>
 8003004:	2303      	movs	r3, #3
 8003006:	e006      	b.n	8003016 <HAL_GPIO_Init+0x1ee>
 8003008:	2304      	movs	r3, #4
 800300a:	e004      	b.n	8003016 <HAL_GPIO_Init+0x1ee>
 800300c:	2302      	movs	r3, #2
 800300e:	e002      	b.n	8003016 <HAL_GPIO_Init+0x1ee>
 8003010:	2301      	movs	r3, #1
 8003012:	e000      	b.n	8003016 <HAL_GPIO_Init+0x1ee>
 8003014:	2300      	movs	r3, #0
 8003016:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003018:	f002 0203 	and.w	r2, r2, #3
 800301c:	0092      	lsls	r2, r2, #2
 800301e:	4093      	lsls	r3, r2
 8003020:	68fa      	ldr	r2, [r7, #12]
 8003022:	4313      	orrs	r3, r2
 8003024:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003026:	492f      	ldr	r1, [pc, #188]	@ (80030e4 <HAL_GPIO_Init+0x2bc>)
 8003028:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800302a:	089b      	lsrs	r3, r3, #2
 800302c:	3302      	adds	r3, #2
 800302e:	68fa      	ldr	r2, [r7, #12]
 8003030:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003034:	683b      	ldr	r3, [r7, #0]
 8003036:	685b      	ldr	r3, [r3, #4]
 8003038:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800303c:	2b00      	cmp	r3, #0
 800303e:	d006      	beq.n	800304e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003040:	4b2d      	ldr	r3, [pc, #180]	@ (80030f8 <HAL_GPIO_Init+0x2d0>)
 8003042:	689a      	ldr	r2, [r3, #8]
 8003044:	492c      	ldr	r1, [pc, #176]	@ (80030f8 <HAL_GPIO_Init+0x2d0>)
 8003046:	69bb      	ldr	r3, [r7, #24]
 8003048:	4313      	orrs	r3, r2
 800304a:	608b      	str	r3, [r1, #8]
 800304c:	e006      	b.n	800305c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800304e:	4b2a      	ldr	r3, [pc, #168]	@ (80030f8 <HAL_GPIO_Init+0x2d0>)
 8003050:	689a      	ldr	r2, [r3, #8]
 8003052:	69bb      	ldr	r3, [r7, #24]
 8003054:	43db      	mvns	r3, r3
 8003056:	4928      	ldr	r1, [pc, #160]	@ (80030f8 <HAL_GPIO_Init+0x2d0>)
 8003058:	4013      	ands	r3, r2
 800305a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800305c:	683b      	ldr	r3, [r7, #0]
 800305e:	685b      	ldr	r3, [r3, #4]
 8003060:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003064:	2b00      	cmp	r3, #0
 8003066:	d006      	beq.n	8003076 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003068:	4b23      	ldr	r3, [pc, #140]	@ (80030f8 <HAL_GPIO_Init+0x2d0>)
 800306a:	68da      	ldr	r2, [r3, #12]
 800306c:	4922      	ldr	r1, [pc, #136]	@ (80030f8 <HAL_GPIO_Init+0x2d0>)
 800306e:	69bb      	ldr	r3, [r7, #24]
 8003070:	4313      	orrs	r3, r2
 8003072:	60cb      	str	r3, [r1, #12]
 8003074:	e006      	b.n	8003084 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003076:	4b20      	ldr	r3, [pc, #128]	@ (80030f8 <HAL_GPIO_Init+0x2d0>)
 8003078:	68da      	ldr	r2, [r3, #12]
 800307a:	69bb      	ldr	r3, [r7, #24]
 800307c:	43db      	mvns	r3, r3
 800307e:	491e      	ldr	r1, [pc, #120]	@ (80030f8 <HAL_GPIO_Init+0x2d0>)
 8003080:	4013      	ands	r3, r2
 8003082:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003084:	683b      	ldr	r3, [r7, #0]
 8003086:	685b      	ldr	r3, [r3, #4]
 8003088:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800308c:	2b00      	cmp	r3, #0
 800308e:	d006      	beq.n	800309e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003090:	4b19      	ldr	r3, [pc, #100]	@ (80030f8 <HAL_GPIO_Init+0x2d0>)
 8003092:	685a      	ldr	r2, [r3, #4]
 8003094:	4918      	ldr	r1, [pc, #96]	@ (80030f8 <HAL_GPIO_Init+0x2d0>)
 8003096:	69bb      	ldr	r3, [r7, #24]
 8003098:	4313      	orrs	r3, r2
 800309a:	604b      	str	r3, [r1, #4]
 800309c:	e006      	b.n	80030ac <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800309e:	4b16      	ldr	r3, [pc, #88]	@ (80030f8 <HAL_GPIO_Init+0x2d0>)
 80030a0:	685a      	ldr	r2, [r3, #4]
 80030a2:	69bb      	ldr	r3, [r7, #24]
 80030a4:	43db      	mvns	r3, r3
 80030a6:	4914      	ldr	r1, [pc, #80]	@ (80030f8 <HAL_GPIO_Init+0x2d0>)
 80030a8:	4013      	ands	r3, r2
 80030aa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80030ac:	683b      	ldr	r3, [r7, #0]
 80030ae:	685b      	ldr	r3, [r3, #4]
 80030b0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d021      	beq.n	80030fc <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80030b8:	4b0f      	ldr	r3, [pc, #60]	@ (80030f8 <HAL_GPIO_Init+0x2d0>)
 80030ba:	681a      	ldr	r2, [r3, #0]
 80030bc:	490e      	ldr	r1, [pc, #56]	@ (80030f8 <HAL_GPIO_Init+0x2d0>)
 80030be:	69bb      	ldr	r3, [r7, #24]
 80030c0:	4313      	orrs	r3, r2
 80030c2:	600b      	str	r3, [r1, #0]
 80030c4:	e021      	b.n	800310a <HAL_GPIO_Init+0x2e2>
 80030c6:	bf00      	nop
 80030c8:	10320000 	.word	0x10320000
 80030cc:	10310000 	.word	0x10310000
 80030d0:	10220000 	.word	0x10220000
 80030d4:	10210000 	.word	0x10210000
 80030d8:	10120000 	.word	0x10120000
 80030dc:	10110000 	.word	0x10110000
 80030e0:	40021000 	.word	0x40021000
 80030e4:	40010000 	.word	0x40010000
 80030e8:	40010800 	.word	0x40010800
 80030ec:	40010c00 	.word	0x40010c00
 80030f0:	40011000 	.word	0x40011000
 80030f4:	40011400 	.word	0x40011400
 80030f8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80030fc:	4b0b      	ldr	r3, [pc, #44]	@ (800312c <HAL_GPIO_Init+0x304>)
 80030fe:	681a      	ldr	r2, [r3, #0]
 8003100:	69bb      	ldr	r3, [r7, #24]
 8003102:	43db      	mvns	r3, r3
 8003104:	4909      	ldr	r1, [pc, #36]	@ (800312c <HAL_GPIO_Init+0x304>)
 8003106:	4013      	ands	r3, r2
 8003108:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800310a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800310c:	3301      	adds	r3, #1
 800310e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003110:	683b      	ldr	r3, [r7, #0]
 8003112:	681a      	ldr	r2, [r3, #0]
 8003114:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003116:	fa22 f303 	lsr.w	r3, r2, r3
 800311a:	2b00      	cmp	r3, #0
 800311c:	f47f ae8e 	bne.w	8002e3c <HAL_GPIO_Init+0x14>
  }
}
 8003120:	bf00      	nop
 8003122:	bf00      	nop
 8003124:	372c      	adds	r7, #44	@ 0x2c
 8003126:	46bd      	mov	sp, r7
 8003128:	bc80      	pop	{r7}
 800312a:	4770      	bx	lr
 800312c:	40010400 	.word	0x40010400

08003130 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003130:	b480      	push	{r7}
 8003132:	b085      	sub	sp, #20
 8003134:	af00      	add	r7, sp, #0
 8003136:	6078      	str	r0, [r7, #4]
 8003138:	460b      	mov	r3, r1
 800313a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	689a      	ldr	r2, [r3, #8]
 8003140:	887b      	ldrh	r3, [r7, #2]
 8003142:	4013      	ands	r3, r2
 8003144:	2b00      	cmp	r3, #0
 8003146:	d002      	beq.n	800314e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003148:	2301      	movs	r3, #1
 800314a:	73fb      	strb	r3, [r7, #15]
 800314c:	e001      	b.n	8003152 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800314e:	2300      	movs	r3, #0
 8003150:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003152:	7bfb      	ldrb	r3, [r7, #15]
}
 8003154:	4618      	mov	r0, r3
 8003156:	3714      	adds	r7, #20
 8003158:	46bd      	mov	sp, r7
 800315a:	bc80      	pop	{r7}
 800315c:	4770      	bx	lr

0800315e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800315e:	b480      	push	{r7}
 8003160:	b083      	sub	sp, #12
 8003162:	af00      	add	r7, sp, #0
 8003164:	6078      	str	r0, [r7, #4]
 8003166:	460b      	mov	r3, r1
 8003168:	807b      	strh	r3, [r7, #2]
 800316a:	4613      	mov	r3, r2
 800316c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800316e:	787b      	ldrb	r3, [r7, #1]
 8003170:	2b00      	cmp	r3, #0
 8003172:	d003      	beq.n	800317c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003174:	887a      	ldrh	r2, [r7, #2]
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800317a:	e003      	b.n	8003184 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800317c:	887b      	ldrh	r3, [r7, #2]
 800317e:	041a      	lsls	r2, r3, #16
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	611a      	str	r2, [r3, #16]
}
 8003184:	bf00      	nop
 8003186:	370c      	adds	r7, #12
 8003188:	46bd      	mov	sp, r7
 800318a:	bc80      	pop	{r7}
 800318c:	4770      	bx	lr
	...

08003190 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003190:	b580      	push	{r7, lr}
 8003192:	b086      	sub	sp, #24
 8003194:	af00      	add	r7, sp, #0
 8003196:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	2b00      	cmp	r3, #0
 800319c:	d101      	bne.n	80031a2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800319e:	2301      	movs	r3, #1
 80031a0:	e272      	b.n	8003688 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f003 0301 	and.w	r3, r3, #1
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	f000 8087 	beq.w	80032be <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80031b0:	4b92      	ldr	r3, [pc, #584]	@ (80033fc <HAL_RCC_OscConfig+0x26c>)
 80031b2:	685b      	ldr	r3, [r3, #4]
 80031b4:	f003 030c 	and.w	r3, r3, #12
 80031b8:	2b04      	cmp	r3, #4
 80031ba:	d00c      	beq.n	80031d6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80031bc:	4b8f      	ldr	r3, [pc, #572]	@ (80033fc <HAL_RCC_OscConfig+0x26c>)
 80031be:	685b      	ldr	r3, [r3, #4]
 80031c0:	f003 030c 	and.w	r3, r3, #12
 80031c4:	2b08      	cmp	r3, #8
 80031c6:	d112      	bne.n	80031ee <HAL_RCC_OscConfig+0x5e>
 80031c8:	4b8c      	ldr	r3, [pc, #560]	@ (80033fc <HAL_RCC_OscConfig+0x26c>)
 80031ca:	685b      	ldr	r3, [r3, #4]
 80031cc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80031d0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80031d4:	d10b      	bne.n	80031ee <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031d6:	4b89      	ldr	r3, [pc, #548]	@ (80033fc <HAL_RCC_OscConfig+0x26c>)
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d06c      	beq.n	80032bc <HAL_RCC_OscConfig+0x12c>
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	685b      	ldr	r3, [r3, #4]
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d168      	bne.n	80032bc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80031ea:	2301      	movs	r3, #1
 80031ec:	e24c      	b.n	8003688 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	685b      	ldr	r3, [r3, #4]
 80031f2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80031f6:	d106      	bne.n	8003206 <HAL_RCC_OscConfig+0x76>
 80031f8:	4b80      	ldr	r3, [pc, #512]	@ (80033fc <HAL_RCC_OscConfig+0x26c>)
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	4a7f      	ldr	r2, [pc, #508]	@ (80033fc <HAL_RCC_OscConfig+0x26c>)
 80031fe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003202:	6013      	str	r3, [r2, #0]
 8003204:	e02e      	b.n	8003264 <HAL_RCC_OscConfig+0xd4>
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	685b      	ldr	r3, [r3, #4]
 800320a:	2b00      	cmp	r3, #0
 800320c:	d10c      	bne.n	8003228 <HAL_RCC_OscConfig+0x98>
 800320e:	4b7b      	ldr	r3, [pc, #492]	@ (80033fc <HAL_RCC_OscConfig+0x26c>)
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	4a7a      	ldr	r2, [pc, #488]	@ (80033fc <HAL_RCC_OscConfig+0x26c>)
 8003214:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003218:	6013      	str	r3, [r2, #0]
 800321a:	4b78      	ldr	r3, [pc, #480]	@ (80033fc <HAL_RCC_OscConfig+0x26c>)
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	4a77      	ldr	r2, [pc, #476]	@ (80033fc <HAL_RCC_OscConfig+0x26c>)
 8003220:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003224:	6013      	str	r3, [r2, #0]
 8003226:	e01d      	b.n	8003264 <HAL_RCC_OscConfig+0xd4>
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	685b      	ldr	r3, [r3, #4]
 800322c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003230:	d10c      	bne.n	800324c <HAL_RCC_OscConfig+0xbc>
 8003232:	4b72      	ldr	r3, [pc, #456]	@ (80033fc <HAL_RCC_OscConfig+0x26c>)
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	4a71      	ldr	r2, [pc, #452]	@ (80033fc <HAL_RCC_OscConfig+0x26c>)
 8003238:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800323c:	6013      	str	r3, [r2, #0]
 800323e:	4b6f      	ldr	r3, [pc, #444]	@ (80033fc <HAL_RCC_OscConfig+0x26c>)
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	4a6e      	ldr	r2, [pc, #440]	@ (80033fc <HAL_RCC_OscConfig+0x26c>)
 8003244:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003248:	6013      	str	r3, [r2, #0]
 800324a:	e00b      	b.n	8003264 <HAL_RCC_OscConfig+0xd4>
 800324c:	4b6b      	ldr	r3, [pc, #428]	@ (80033fc <HAL_RCC_OscConfig+0x26c>)
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	4a6a      	ldr	r2, [pc, #424]	@ (80033fc <HAL_RCC_OscConfig+0x26c>)
 8003252:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003256:	6013      	str	r3, [r2, #0]
 8003258:	4b68      	ldr	r3, [pc, #416]	@ (80033fc <HAL_RCC_OscConfig+0x26c>)
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	4a67      	ldr	r2, [pc, #412]	@ (80033fc <HAL_RCC_OscConfig+0x26c>)
 800325e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003262:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	685b      	ldr	r3, [r3, #4]
 8003268:	2b00      	cmp	r3, #0
 800326a:	d013      	beq.n	8003294 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800326c:	f7fd ffa8 	bl	80011c0 <HAL_GetTick>
 8003270:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003272:	e008      	b.n	8003286 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003274:	f7fd ffa4 	bl	80011c0 <HAL_GetTick>
 8003278:	4602      	mov	r2, r0
 800327a:	693b      	ldr	r3, [r7, #16]
 800327c:	1ad3      	subs	r3, r2, r3
 800327e:	2b64      	cmp	r3, #100	@ 0x64
 8003280:	d901      	bls.n	8003286 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003282:	2303      	movs	r3, #3
 8003284:	e200      	b.n	8003688 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003286:	4b5d      	ldr	r3, [pc, #372]	@ (80033fc <HAL_RCC_OscConfig+0x26c>)
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800328e:	2b00      	cmp	r3, #0
 8003290:	d0f0      	beq.n	8003274 <HAL_RCC_OscConfig+0xe4>
 8003292:	e014      	b.n	80032be <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003294:	f7fd ff94 	bl	80011c0 <HAL_GetTick>
 8003298:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800329a:	e008      	b.n	80032ae <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800329c:	f7fd ff90 	bl	80011c0 <HAL_GetTick>
 80032a0:	4602      	mov	r2, r0
 80032a2:	693b      	ldr	r3, [r7, #16]
 80032a4:	1ad3      	subs	r3, r2, r3
 80032a6:	2b64      	cmp	r3, #100	@ 0x64
 80032a8:	d901      	bls.n	80032ae <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80032aa:	2303      	movs	r3, #3
 80032ac:	e1ec      	b.n	8003688 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80032ae:	4b53      	ldr	r3, [pc, #332]	@ (80033fc <HAL_RCC_OscConfig+0x26c>)
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d1f0      	bne.n	800329c <HAL_RCC_OscConfig+0x10c>
 80032ba:	e000      	b.n	80032be <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80032bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f003 0302 	and.w	r3, r3, #2
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d063      	beq.n	8003392 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80032ca:	4b4c      	ldr	r3, [pc, #304]	@ (80033fc <HAL_RCC_OscConfig+0x26c>)
 80032cc:	685b      	ldr	r3, [r3, #4]
 80032ce:	f003 030c 	and.w	r3, r3, #12
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d00b      	beq.n	80032ee <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80032d6:	4b49      	ldr	r3, [pc, #292]	@ (80033fc <HAL_RCC_OscConfig+0x26c>)
 80032d8:	685b      	ldr	r3, [r3, #4]
 80032da:	f003 030c 	and.w	r3, r3, #12
 80032de:	2b08      	cmp	r3, #8
 80032e0:	d11c      	bne.n	800331c <HAL_RCC_OscConfig+0x18c>
 80032e2:	4b46      	ldr	r3, [pc, #280]	@ (80033fc <HAL_RCC_OscConfig+0x26c>)
 80032e4:	685b      	ldr	r3, [r3, #4]
 80032e6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d116      	bne.n	800331c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80032ee:	4b43      	ldr	r3, [pc, #268]	@ (80033fc <HAL_RCC_OscConfig+0x26c>)
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	f003 0302 	and.w	r3, r3, #2
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d005      	beq.n	8003306 <HAL_RCC_OscConfig+0x176>
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	691b      	ldr	r3, [r3, #16]
 80032fe:	2b01      	cmp	r3, #1
 8003300:	d001      	beq.n	8003306 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003302:	2301      	movs	r3, #1
 8003304:	e1c0      	b.n	8003688 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003306:	4b3d      	ldr	r3, [pc, #244]	@ (80033fc <HAL_RCC_OscConfig+0x26c>)
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	695b      	ldr	r3, [r3, #20]
 8003312:	00db      	lsls	r3, r3, #3
 8003314:	4939      	ldr	r1, [pc, #228]	@ (80033fc <HAL_RCC_OscConfig+0x26c>)
 8003316:	4313      	orrs	r3, r2
 8003318:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800331a:	e03a      	b.n	8003392 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	691b      	ldr	r3, [r3, #16]
 8003320:	2b00      	cmp	r3, #0
 8003322:	d020      	beq.n	8003366 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003324:	4b36      	ldr	r3, [pc, #216]	@ (8003400 <HAL_RCC_OscConfig+0x270>)
 8003326:	2201      	movs	r2, #1
 8003328:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800332a:	f7fd ff49 	bl	80011c0 <HAL_GetTick>
 800332e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003330:	e008      	b.n	8003344 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003332:	f7fd ff45 	bl	80011c0 <HAL_GetTick>
 8003336:	4602      	mov	r2, r0
 8003338:	693b      	ldr	r3, [r7, #16]
 800333a:	1ad3      	subs	r3, r2, r3
 800333c:	2b02      	cmp	r3, #2
 800333e:	d901      	bls.n	8003344 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003340:	2303      	movs	r3, #3
 8003342:	e1a1      	b.n	8003688 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003344:	4b2d      	ldr	r3, [pc, #180]	@ (80033fc <HAL_RCC_OscConfig+0x26c>)
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	f003 0302 	and.w	r3, r3, #2
 800334c:	2b00      	cmp	r3, #0
 800334e:	d0f0      	beq.n	8003332 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003350:	4b2a      	ldr	r3, [pc, #168]	@ (80033fc <HAL_RCC_OscConfig+0x26c>)
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	695b      	ldr	r3, [r3, #20]
 800335c:	00db      	lsls	r3, r3, #3
 800335e:	4927      	ldr	r1, [pc, #156]	@ (80033fc <HAL_RCC_OscConfig+0x26c>)
 8003360:	4313      	orrs	r3, r2
 8003362:	600b      	str	r3, [r1, #0]
 8003364:	e015      	b.n	8003392 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003366:	4b26      	ldr	r3, [pc, #152]	@ (8003400 <HAL_RCC_OscConfig+0x270>)
 8003368:	2200      	movs	r2, #0
 800336a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800336c:	f7fd ff28 	bl	80011c0 <HAL_GetTick>
 8003370:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003372:	e008      	b.n	8003386 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003374:	f7fd ff24 	bl	80011c0 <HAL_GetTick>
 8003378:	4602      	mov	r2, r0
 800337a:	693b      	ldr	r3, [r7, #16]
 800337c:	1ad3      	subs	r3, r2, r3
 800337e:	2b02      	cmp	r3, #2
 8003380:	d901      	bls.n	8003386 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003382:	2303      	movs	r3, #3
 8003384:	e180      	b.n	8003688 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003386:	4b1d      	ldr	r3, [pc, #116]	@ (80033fc <HAL_RCC_OscConfig+0x26c>)
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	f003 0302 	and.w	r3, r3, #2
 800338e:	2b00      	cmp	r3, #0
 8003390:	d1f0      	bne.n	8003374 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f003 0308 	and.w	r3, r3, #8
 800339a:	2b00      	cmp	r3, #0
 800339c:	d03a      	beq.n	8003414 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	699b      	ldr	r3, [r3, #24]
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d019      	beq.n	80033da <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80033a6:	4b17      	ldr	r3, [pc, #92]	@ (8003404 <HAL_RCC_OscConfig+0x274>)
 80033a8:	2201      	movs	r2, #1
 80033aa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80033ac:	f7fd ff08 	bl	80011c0 <HAL_GetTick>
 80033b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80033b2:	e008      	b.n	80033c6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80033b4:	f7fd ff04 	bl	80011c0 <HAL_GetTick>
 80033b8:	4602      	mov	r2, r0
 80033ba:	693b      	ldr	r3, [r7, #16]
 80033bc:	1ad3      	subs	r3, r2, r3
 80033be:	2b02      	cmp	r3, #2
 80033c0:	d901      	bls.n	80033c6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80033c2:	2303      	movs	r3, #3
 80033c4:	e160      	b.n	8003688 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80033c6:	4b0d      	ldr	r3, [pc, #52]	@ (80033fc <HAL_RCC_OscConfig+0x26c>)
 80033c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033ca:	f003 0302 	and.w	r3, r3, #2
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d0f0      	beq.n	80033b4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80033d2:	2001      	movs	r0, #1
 80033d4:	f000 face 	bl	8003974 <RCC_Delay>
 80033d8:	e01c      	b.n	8003414 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80033da:	4b0a      	ldr	r3, [pc, #40]	@ (8003404 <HAL_RCC_OscConfig+0x274>)
 80033dc:	2200      	movs	r2, #0
 80033de:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80033e0:	f7fd feee 	bl	80011c0 <HAL_GetTick>
 80033e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80033e6:	e00f      	b.n	8003408 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80033e8:	f7fd feea 	bl	80011c0 <HAL_GetTick>
 80033ec:	4602      	mov	r2, r0
 80033ee:	693b      	ldr	r3, [r7, #16]
 80033f0:	1ad3      	subs	r3, r2, r3
 80033f2:	2b02      	cmp	r3, #2
 80033f4:	d908      	bls.n	8003408 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80033f6:	2303      	movs	r3, #3
 80033f8:	e146      	b.n	8003688 <HAL_RCC_OscConfig+0x4f8>
 80033fa:	bf00      	nop
 80033fc:	40021000 	.word	0x40021000
 8003400:	42420000 	.word	0x42420000
 8003404:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003408:	4b92      	ldr	r3, [pc, #584]	@ (8003654 <HAL_RCC_OscConfig+0x4c4>)
 800340a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800340c:	f003 0302 	and.w	r3, r3, #2
 8003410:	2b00      	cmp	r3, #0
 8003412:	d1e9      	bne.n	80033e8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f003 0304 	and.w	r3, r3, #4
 800341c:	2b00      	cmp	r3, #0
 800341e:	f000 80a6 	beq.w	800356e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003422:	2300      	movs	r3, #0
 8003424:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003426:	4b8b      	ldr	r3, [pc, #556]	@ (8003654 <HAL_RCC_OscConfig+0x4c4>)
 8003428:	69db      	ldr	r3, [r3, #28]
 800342a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800342e:	2b00      	cmp	r3, #0
 8003430:	d10d      	bne.n	800344e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003432:	4b88      	ldr	r3, [pc, #544]	@ (8003654 <HAL_RCC_OscConfig+0x4c4>)
 8003434:	69db      	ldr	r3, [r3, #28]
 8003436:	4a87      	ldr	r2, [pc, #540]	@ (8003654 <HAL_RCC_OscConfig+0x4c4>)
 8003438:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800343c:	61d3      	str	r3, [r2, #28]
 800343e:	4b85      	ldr	r3, [pc, #532]	@ (8003654 <HAL_RCC_OscConfig+0x4c4>)
 8003440:	69db      	ldr	r3, [r3, #28]
 8003442:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003446:	60bb      	str	r3, [r7, #8]
 8003448:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800344a:	2301      	movs	r3, #1
 800344c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800344e:	4b82      	ldr	r3, [pc, #520]	@ (8003658 <HAL_RCC_OscConfig+0x4c8>)
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003456:	2b00      	cmp	r3, #0
 8003458:	d118      	bne.n	800348c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800345a:	4b7f      	ldr	r3, [pc, #508]	@ (8003658 <HAL_RCC_OscConfig+0x4c8>)
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	4a7e      	ldr	r2, [pc, #504]	@ (8003658 <HAL_RCC_OscConfig+0x4c8>)
 8003460:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003464:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003466:	f7fd feab 	bl	80011c0 <HAL_GetTick>
 800346a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800346c:	e008      	b.n	8003480 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800346e:	f7fd fea7 	bl	80011c0 <HAL_GetTick>
 8003472:	4602      	mov	r2, r0
 8003474:	693b      	ldr	r3, [r7, #16]
 8003476:	1ad3      	subs	r3, r2, r3
 8003478:	2b64      	cmp	r3, #100	@ 0x64
 800347a:	d901      	bls.n	8003480 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800347c:	2303      	movs	r3, #3
 800347e:	e103      	b.n	8003688 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003480:	4b75      	ldr	r3, [pc, #468]	@ (8003658 <HAL_RCC_OscConfig+0x4c8>)
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003488:	2b00      	cmp	r3, #0
 800348a:	d0f0      	beq.n	800346e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	68db      	ldr	r3, [r3, #12]
 8003490:	2b01      	cmp	r3, #1
 8003492:	d106      	bne.n	80034a2 <HAL_RCC_OscConfig+0x312>
 8003494:	4b6f      	ldr	r3, [pc, #444]	@ (8003654 <HAL_RCC_OscConfig+0x4c4>)
 8003496:	6a1b      	ldr	r3, [r3, #32]
 8003498:	4a6e      	ldr	r2, [pc, #440]	@ (8003654 <HAL_RCC_OscConfig+0x4c4>)
 800349a:	f043 0301 	orr.w	r3, r3, #1
 800349e:	6213      	str	r3, [r2, #32]
 80034a0:	e02d      	b.n	80034fe <HAL_RCC_OscConfig+0x36e>
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	68db      	ldr	r3, [r3, #12]
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d10c      	bne.n	80034c4 <HAL_RCC_OscConfig+0x334>
 80034aa:	4b6a      	ldr	r3, [pc, #424]	@ (8003654 <HAL_RCC_OscConfig+0x4c4>)
 80034ac:	6a1b      	ldr	r3, [r3, #32]
 80034ae:	4a69      	ldr	r2, [pc, #420]	@ (8003654 <HAL_RCC_OscConfig+0x4c4>)
 80034b0:	f023 0301 	bic.w	r3, r3, #1
 80034b4:	6213      	str	r3, [r2, #32]
 80034b6:	4b67      	ldr	r3, [pc, #412]	@ (8003654 <HAL_RCC_OscConfig+0x4c4>)
 80034b8:	6a1b      	ldr	r3, [r3, #32]
 80034ba:	4a66      	ldr	r2, [pc, #408]	@ (8003654 <HAL_RCC_OscConfig+0x4c4>)
 80034bc:	f023 0304 	bic.w	r3, r3, #4
 80034c0:	6213      	str	r3, [r2, #32]
 80034c2:	e01c      	b.n	80034fe <HAL_RCC_OscConfig+0x36e>
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	68db      	ldr	r3, [r3, #12]
 80034c8:	2b05      	cmp	r3, #5
 80034ca:	d10c      	bne.n	80034e6 <HAL_RCC_OscConfig+0x356>
 80034cc:	4b61      	ldr	r3, [pc, #388]	@ (8003654 <HAL_RCC_OscConfig+0x4c4>)
 80034ce:	6a1b      	ldr	r3, [r3, #32]
 80034d0:	4a60      	ldr	r2, [pc, #384]	@ (8003654 <HAL_RCC_OscConfig+0x4c4>)
 80034d2:	f043 0304 	orr.w	r3, r3, #4
 80034d6:	6213      	str	r3, [r2, #32]
 80034d8:	4b5e      	ldr	r3, [pc, #376]	@ (8003654 <HAL_RCC_OscConfig+0x4c4>)
 80034da:	6a1b      	ldr	r3, [r3, #32]
 80034dc:	4a5d      	ldr	r2, [pc, #372]	@ (8003654 <HAL_RCC_OscConfig+0x4c4>)
 80034de:	f043 0301 	orr.w	r3, r3, #1
 80034e2:	6213      	str	r3, [r2, #32]
 80034e4:	e00b      	b.n	80034fe <HAL_RCC_OscConfig+0x36e>
 80034e6:	4b5b      	ldr	r3, [pc, #364]	@ (8003654 <HAL_RCC_OscConfig+0x4c4>)
 80034e8:	6a1b      	ldr	r3, [r3, #32]
 80034ea:	4a5a      	ldr	r2, [pc, #360]	@ (8003654 <HAL_RCC_OscConfig+0x4c4>)
 80034ec:	f023 0301 	bic.w	r3, r3, #1
 80034f0:	6213      	str	r3, [r2, #32]
 80034f2:	4b58      	ldr	r3, [pc, #352]	@ (8003654 <HAL_RCC_OscConfig+0x4c4>)
 80034f4:	6a1b      	ldr	r3, [r3, #32]
 80034f6:	4a57      	ldr	r2, [pc, #348]	@ (8003654 <HAL_RCC_OscConfig+0x4c4>)
 80034f8:	f023 0304 	bic.w	r3, r3, #4
 80034fc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	68db      	ldr	r3, [r3, #12]
 8003502:	2b00      	cmp	r3, #0
 8003504:	d015      	beq.n	8003532 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003506:	f7fd fe5b 	bl	80011c0 <HAL_GetTick>
 800350a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800350c:	e00a      	b.n	8003524 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800350e:	f7fd fe57 	bl	80011c0 <HAL_GetTick>
 8003512:	4602      	mov	r2, r0
 8003514:	693b      	ldr	r3, [r7, #16]
 8003516:	1ad3      	subs	r3, r2, r3
 8003518:	f241 3288 	movw	r2, #5000	@ 0x1388
 800351c:	4293      	cmp	r3, r2
 800351e:	d901      	bls.n	8003524 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003520:	2303      	movs	r3, #3
 8003522:	e0b1      	b.n	8003688 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003524:	4b4b      	ldr	r3, [pc, #300]	@ (8003654 <HAL_RCC_OscConfig+0x4c4>)
 8003526:	6a1b      	ldr	r3, [r3, #32]
 8003528:	f003 0302 	and.w	r3, r3, #2
 800352c:	2b00      	cmp	r3, #0
 800352e:	d0ee      	beq.n	800350e <HAL_RCC_OscConfig+0x37e>
 8003530:	e014      	b.n	800355c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003532:	f7fd fe45 	bl	80011c0 <HAL_GetTick>
 8003536:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003538:	e00a      	b.n	8003550 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800353a:	f7fd fe41 	bl	80011c0 <HAL_GetTick>
 800353e:	4602      	mov	r2, r0
 8003540:	693b      	ldr	r3, [r7, #16]
 8003542:	1ad3      	subs	r3, r2, r3
 8003544:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003548:	4293      	cmp	r3, r2
 800354a:	d901      	bls.n	8003550 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800354c:	2303      	movs	r3, #3
 800354e:	e09b      	b.n	8003688 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003550:	4b40      	ldr	r3, [pc, #256]	@ (8003654 <HAL_RCC_OscConfig+0x4c4>)
 8003552:	6a1b      	ldr	r3, [r3, #32]
 8003554:	f003 0302 	and.w	r3, r3, #2
 8003558:	2b00      	cmp	r3, #0
 800355a:	d1ee      	bne.n	800353a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800355c:	7dfb      	ldrb	r3, [r7, #23]
 800355e:	2b01      	cmp	r3, #1
 8003560:	d105      	bne.n	800356e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003562:	4b3c      	ldr	r3, [pc, #240]	@ (8003654 <HAL_RCC_OscConfig+0x4c4>)
 8003564:	69db      	ldr	r3, [r3, #28]
 8003566:	4a3b      	ldr	r2, [pc, #236]	@ (8003654 <HAL_RCC_OscConfig+0x4c4>)
 8003568:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800356c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	69db      	ldr	r3, [r3, #28]
 8003572:	2b00      	cmp	r3, #0
 8003574:	f000 8087 	beq.w	8003686 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003578:	4b36      	ldr	r3, [pc, #216]	@ (8003654 <HAL_RCC_OscConfig+0x4c4>)
 800357a:	685b      	ldr	r3, [r3, #4]
 800357c:	f003 030c 	and.w	r3, r3, #12
 8003580:	2b08      	cmp	r3, #8
 8003582:	d061      	beq.n	8003648 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	69db      	ldr	r3, [r3, #28]
 8003588:	2b02      	cmp	r3, #2
 800358a:	d146      	bne.n	800361a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800358c:	4b33      	ldr	r3, [pc, #204]	@ (800365c <HAL_RCC_OscConfig+0x4cc>)
 800358e:	2200      	movs	r2, #0
 8003590:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003592:	f7fd fe15 	bl	80011c0 <HAL_GetTick>
 8003596:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003598:	e008      	b.n	80035ac <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800359a:	f7fd fe11 	bl	80011c0 <HAL_GetTick>
 800359e:	4602      	mov	r2, r0
 80035a0:	693b      	ldr	r3, [r7, #16]
 80035a2:	1ad3      	subs	r3, r2, r3
 80035a4:	2b02      	cmp	r3, #2
 80035a6:	d901      	bls.n	80035ac <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80035a8:	2303      	movs	r3, #3
 80035aa:	e06d      	b.n	8003688 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80035ac:	4b29      	ldr	r3, [pc, #164]	@ (8003654 <HAL_RCC_OscConfig+0x4c4>)
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d1f0      	bne.n	800359a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	6a1b      	ldr	r3, [r3, #32]
 80035bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80035c0:	d108      	bne.n	80035d4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80035c2:	4b24      	ldr	r3, [pc, #144]	@ (8003654 <HAL_RCC_OscConfig+0x4c4>)
 80035c4:	685b      	ldr	r3, [r3, #4]
 80035c6:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	689b      	ldr	r3, [r3, #8]
 80035ce:	4921      	ldr	r1, [pc, #132]	@ (8003654 <HAL_RCC_OscConfig+0x4c4>)
 80035d0:	4313      	orrs	r3, r2
 80035d2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80035d4:	4b1f      	ldr	r3, [pc, #124]	@ (8003654 <HAL_RCC_OscConfig+0x4c4>)
 80035d6:	685b      	ldr	r3, [r3, #4]
 80035d8:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	6a19      	ldr	r1, [r3, #32]
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035e4:	430b      	orrs	r3, r1
 80035e6:	491b      	ldr	r1, [pc, #108]	@ (8003654 <HAL_RCC_OscConfig+0x4c4>)
 80035e8:	4313      	orrs	r3, r2
 80035ea:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80035ec:	4b1b      	ldr	r3, [pc, #108]	@ (800365c <HAL_RCC_OscConfig+0x4cc>)
 80035ee:	2201      	movs	r2, #1
 80035f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035f2:	f7fd fde5 	bl	80011c0 <HAL_GetTick>
 80035f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80035f8:	e008      	b.n	800360c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80035fa:	f7fd fde1 	bl	80011c0 <HAL_GetTick>
 80035fe:	4602      	mov	r2, r0
 8003600:	693b      	ldr	r3, [r7, #16]
 8003602:	1ad3      	subs	r3, r2, r3
 8003604:	2b02      	cmp	r3, #2
 8003606:	d901      	bls.n	800360c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003608:	2303      	movs	r3, #3
 800360a:	e03d      	b.n	8003688 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800360c:	4b11      	ldr	r3, [pc, #68]	@ (8003654 <HAL_RCC_OscConfig+0x4c4>)
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003614:	2b00      	cmp	r3, #0
 8003616:	d0f0      	beq.n	80035fa <HAL_RCC_OscConfig+0x46a>
 8003618:	e035      	b.n	8003686 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800361a:	4b10      	ldr	r3, [pc, #64]	@ (800365c <HAL_RCC_OscConfig+0x4cc>)
 800361c:	2200      	movs	r2, #0
 800361e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003620:	f7fd fdce 	bl	80011c0 <HAL_GetTick>
 8003624:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003626:	e008      	b.n	800363a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003628:	f7fd fdca 	bl	80011c0 <HAL_GetTick>
 800362c:	4602      	mov	r2, r0
 800362e:	693b      	ldr	r3, [r7, #16]
 8003630:	1ad3      	subs	r3, r2, r3
 8003632:	2b02      	cmp	r3, #2
 8003634:	d901      	bls.n	800363a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003636:	2303      	movs	r3, #3
 8003638:	e026      	b.n	8003688 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800363a:	4b06      	ldr	r3, [pc, #24]	@ (8003654 <HAL_RCC_OscConfig+0x4c4>)
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003642:	2b00      	cmp	r3, #0
 8003644:	d1f0      	bne.n	8003628 <HAL_RCC_OscConfig+0x498>
 8003646:	e01e      	b.n	8003686 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	69db      	ldr	r3, [r3, #28]
 800364c:	2b01      	cmp	r3, #1
 800364e:	d107      	bne.n	8003660 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003650:	2301      	movs	r3, #1
 8003652:	e019      	b.n	8003688 <HAL_RCC_OscConfig+0x4f8>
 8003654:	40021000 	.word	0x40021000
 8003658:	40007000 	.word	0x40007000
 800365c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003660:	4b0b      	ldr	r3, [pc, #44]	@ (8003690 <HAL_RCC_OscConfig+0x500>)
 8003662:	685b      	ldr	r3, [r3, #4]
 8003664:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	6a1b      	ldr	r3, [r3, #32]
 8003670:	429a      	cmp	r2, r3
 8003672:	d106      	bne.n	8003682 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800367e:	429a      	cmp	r2, r3
 8003680:	d001      	beq.n	8003686 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003682:	2301      	movs	r3, #1
 8003684:	e000      	b.n	8003688 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003686:	2300      	movs	r3, #0
}
 8003688:	4618      	mov	r0, r3
 800368a:	3718      	adds	r7, #24
 800368c:	46bd      	mov	sp, r7
 800368e:	bd80      	pop	{r7, pc}
 8003690:	40021000 	.word	0x40021000

08003694 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003694:	b580      	push	{r7, lr}
 8003696:	b084      	sub	sp, #16
 8003698:	af00      	add	r7, sp, #0
 800369a:	6078      	str	r0, [r7, #4]
 800369c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d101      	bne.n	80036a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80036a4:	2301      	movs	r3, #1
 80036a6:	e0d0      	b.n	800384a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80036a8:	4b6a      	ldr	r3, [pc, #424]	@ (8003854 <HAL_RCC_ClockConfig+0x1c0>)
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f003 0307 	and.w	r3, r3, #7
 80036b0:	683a      	ldr	r2, [r7, #0]
 80036b2:	429a      	cmp	r2, r3
 80036b4:	d910      	bls.n	80036d8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036b6:	4b67      	ldr	r3, [pc, #412]	@ (8003854 <HAL_RCC_ClockConfig+0x1c0>)
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f023 0207 	bic.w	r2, r3, #7
 80036be:	4965      	ldr	r1, [pc, #404]	@ (8003854 <HAL_RCC_ClockConfig+0x1c0>)
 80036c0:	683b      	ldr	r3, [r7, #0]
 80036c2:	4313      	orrs	r3, r2
 80036c4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80036c6:	4b63      	ldr	r3, [pc, #396]	@ (8003854 <HAL_RCC_ClockConfig+0x1c0>)
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f003 0307 	and.w	r3, r3, #7
 80036ce:	683a      	ldr	r2, [r7, #0]
 80036d0:	429a      	cmp	r2, r3
 80036d2:	d001      	beq.n	80036d8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80036d4:	2301      	movs	r3, #1
 80036d6:	e0b8      	b.n	800384a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	f003 0302 	and.w	r3, r3, #2
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d020      	beq.n	8003726 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	f003 0304 	and.w	r3, r3, #4
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d005      	beq.n	80036fc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80036f0:	4b59      	ldr	r3, [pc, #356]	@ (8003858 <HAL_RCC_ClockConfig+0x1c4>)
 80036f2:	685b      	ldr	r3, [r3, #4]
 80036f4:	4a58      	ldr	r2, [pc, #352]	@ (8003858 <HAL_RCC_ClockConfig+0x1c4>)
 80036f6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80036fa:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f003 0308 	and.w	r3, r3, #8
 8003704:	2b00      	cmp	r3, #0
 8003706:	d005      	beq.n	8003714 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003708:	4b53      	ldr	r3, [pc, #332]	@ (8003858 <HAL_RCC_ClockConfig+0x1c4>)
 800370a:	685b      	ldr	r3, [r3, #4]
 800370c:	4a52      	ldr	r2, [pc, #328]	@ (8003858 <HAL_RCC_ClockConfig+0x1c4>)
 800370e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003712:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003714:	4b50      	ldr	r3, [pc, #320]	@ (8003858 <HAL_RCC_ClockConfig+0x1c4>)
 8003716:	685b      	ldr	r3, [r3, #4]
 8003718:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	689b      	ldr	r3, [r3, #8]
 8003720:	494d      	ldr	r1, [pc, #308]	@ (8003858 <HAL_RCC_ClockConfig+0x1c4>)
 8003722:	4313      	orrs	r3, r2
 8003724:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f003 0301 	and.w	r3, r3, #1
 800372e:	2b00      	cmp	r3, #0
 8003730:	d040      	beq.n	80037b4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	685b      	ldr	r3, [r3, #4]
 8003736:	2b01      	cmp	r3, #1
 8003738:	d107      	bne.n	800374a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800373a:	4b47      	ldr	r3, [pc, #284]	@ (8003858 <HAL_RCC_ClockConfig+0x1c4>)
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003742:	2b00      	cmp	r3, #0
 8003744:	d115      	bne.n	8003772 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003746:	2301      	movs	r3, #1
 8003748:	e07f      	b.n	800384a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	685b      	ldr	r3, [r3, #4]
 800374e:	2b02      	cmp	r3, #2
 8003750:	d107      	bne.n	8003762 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003752:	4b41      	ldr	r3, [pc, #260]	@ (8003858 <HAL_RCC_ClockConfig+0x1c4>)
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800375a:	2b00      	cmp	r3, #0
 800375c:	d109      	bne.n	8003772 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800375e:	2301      	movs	r3, #1
 8003760:	e073      	b.n	800384a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003762:	4b3d      	ldr	r3, [pc, #244]	@ (8003858 <HAL_RCC_ClockConfig+0x1c4>)
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f003 0302 	and.w	r3, r3, #2
 800376a:	2b00      	cmp	r3, #0
 800376c:	d101      	bne.n	8003772 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800376e:	2301      	movs	r3, #1
 8003770:	e06b      	b.n	800384a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003772:	4b39      	ldr	r3, [pc, #228]	@ (8003858 <HAL_RCC_ClockConfig+0x1c4>)
 8003774:	685b      	ldr	r3, [r3, #4]
 8003776:	f023 0203 	bic.w	r2, r3, #3
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	685b      	ldr	r3, [r3, #4]
 800377e:	4936      	ldr	r1, [pc, #216]	@ (8003858 <HAL_RCC_ClockConfig+0x1c4>)
 8003780:	4313      	orrs	r3, r2
 8003782:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003784:	f7fd fd1c 	bl	80011c0 <HAL_GetTick>
 8003788:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800378a:	e00a      	b.n	80037a2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800378c:	f7fd fd18 	bl	80011c0 <HAL_GetTick>
 8003790:	4602      	mov	r2, r0
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	1ad3      	subs	r3, r2, r3
 8003796:	f241 3288 	movw	r2, #5000	@ 0x1388
 800379a:	4293      	cmp	r3, r2
 800379c:	d901      	bls.n	80037a2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800379e:	2303      	movs	r3, #3
 80037a0:	e053      	b.n	800384a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037a2:	4b2d      	ldr	r3, [pc, #180]	@ (8003858 <HAL_RCC_ClockConfig+0x1c4>)
 80037a4:	685b      	ldr	r3, [r3, #4]
 80037a6:	f003 020c 	and.w	r2, r3, #12
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	685b      	ldr	r3, [r3, #4]
 80037ae:	009b      	lsls	r3, r3, #2
 80037b0:	429a      	cmp	r2, r3
 80037b2:	d1eb      	bne.n	800378c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80037b4:	4b27      	ldr	r3, [pc, #156]	@ (8003854 <HAL_RCC_ClockConfig+0x1c0>)
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f003 0307 	and.w	r3, r3, #7
 80037bc:	683a      	ldr	r2, [r7, #0]
 80037be:	429a      	cmp	r2, r3
 80037c0:	d210      	bcs.n	80037e4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037c2:	4b24      	ldr	r3, [pc, #144]	@ (8003854 <HAL_RCC_ClockConfig+0x1c0>)
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f023 0207 	bic.w	r2, r3, #7
 80037ca:	4922      	ldr	r1, [pc, #136]	@ (8003854 <HAL_RCC_ClockConfig+0x1c0>)
 80037cc:	683b      	ldr	r3, [r7, #0]
 80037ce:	4313      	orrs	r3, r2
 80037d0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80037d2:	4b20      	ldr	r3, [pc, #128]	@ (8003854 <HAL_RCC_ClockConfig+0x1c0>)
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f003 0307 	and.w	r3, r3, #7
 80037da:	683a      	ldr	r2, [r7, #0]
 80037dc:	429a      	cmp	r2, r3
 80037de:	d001      	beq.n	80037e4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80037e0:	2301      	movs	r3, #1
 80037e2:	e032      	b.n	800384a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f003 0304 	and.w	r3, r3, #4
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d008      	beq.n	8003802 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80037f0:	4b19      	ldr	r3, [pc, #100]	@ (8003858 <HAL_RCC_ClockConfig+0x1c4>)
 80037f2:	685b      	ldr	r3, [r3, #4]
 80037f4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	68db      	ldr	r3, [r3, #12]
 80037fc:	4916      	ldr	r1, [pc, #88]	@ (8003858 <HAL_RCC_ClockConfig+0x1c4>)
 80037fe:	4313      	orrs	r3, r2
 8003800:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f003 0308 	and.w	r3, r3, #8
 800380a:	2b00      	cmp	r3, #0
 800380c:	d009      	beq.n	8003822 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800380e:	4b12      	ldr	r3, [pc, #72]	@ (8003858 <HAL_RCC_ClockConfig+0x1c4>)
 8003810:	685b      	ldr	r3, [r3, #4]
 8003812:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	691b      	ldr	r3, [r3, #16]
 800381a:	00db      	lsls	r3, r3, #3
 800381c:	490e      	ldr	r1, [pc, #56]	@ (8003858 <HAL_RCC_ClockConfig+0x1c4>)
 800381e:	4313      	orrs	r3, r2
 8003820:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003822:	f000 f821 	bl	8003868 <HAL_RCC_GetSysClockFreq>
 8003826:	4602      	mov	r2, r0
 8003828:	4b0b      	ldr	r3, [pc, #44]	@ (8003858 <HAL_RCC_ClockConfig+0x1c4>)
 800382a:	685b      	ldr	r3, [r3, #4]
 800382c:	091b      	lsrs	r3, r3, #4
 800382e:	f003 030f 	and.w	r3, r3, #15
 8003832:	490a      	ldr	r1, [pc, #40]	@ (800385c <HAL_RCC_ClockConfig+0x1c8>)
 8003834:	5ccb      	ldrb	r3, [r1, r3]
 8003836:	fa22 f303 	lsr.w	r3, r2, r3
 800383a:	4a09      	ldr	r2, [pc, #36]	@ (8003860 <HAL_RCC_ClockConfig+0x1cc>)
 800383c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800383e:	4b09      	ldr	r3, [pc, #36]	@ (8003864 <HAL_RCC_ClockConfig+0x1d0>)
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	4618      	mov	r0, r3
 8003844:	f7fd fc7a 	bl	800113c <HAL_InitTick>

  return HAL_OK;
 8003848:	2300      	movs	r3, #0
}
 800384a:	4618      	mov	r0, r3
 800384c:	3710      	adds	r7, #16
 800384e:	46bd      	mov	sp, r7
 8003850:	bd80      	pop	{r7, pc}
 8003852:	bf00      	nop
 8003854:	40022000 	.word	0x40022000
 8003858:	40021000 	.word	0x40021000
 800385c:	080058c4 	.word	0x080058c4
 8003860:	20000000 	.word	0x20000000
 8003864:	20000004 	.word	0x20000004

08003868 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003868:	b480      	push	{r7}
 800386a:	b087      	sub	sp, #28
 800386c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800386e:	2300      	movs	r3, #0
 8003870:	60fb      	str	r3, [r7, #12]
 8003872:	2300      	movs	r3, #0
 8003874:	60bb      	str	r3, [r7, #8]
 8003876:	2300      	movs	r3, #0
 8003878:	617b      	str	r3, [r7, #20]
 800387a:	2300      	movs	r3, #0
 800387c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800387e:	2300      	movs	r3, #0
 8003880:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003882:	4b1e      	ldr	r3, [pc, #120]	@ (80038fc <HAL_RCC_GetSysClockFreq+0x94>)
 8003884:	685b      	ldr	r3, [r3, #4]
 8003886:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	f003 030c 	and.w	r3, r3, #12
 800388e:	2b04      	cmp	r3, #4
 8003890:	d002      	beq.n	8003898 <HAL_RCC_GetSysClockFreq+0x30>
 8003892:	2b08      	cmp	r3, #8
 8003894:	d003      	beq.n	800389e <HAL_RCC_GetSysClockFreq+0x36>
 8003896:	e027      	b.n	80038e8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003898:	4b19      	ldr	r3, [pc, #100]	@ (8003900 <HAL_RCC_GetSysClockFreq+0x98>)
 800389a:	613b      	str	r3, [r7, #16]
      break;
 800389c:	e027      	b.n	80038ee <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	0c9b      	lsrs	r3, r3, #18
 80038a2:	f003 030f 	and.w	r3, r3, #15
 80038a6:	4a17      	ldr	r2, [pc, #92]	@ (8003904 <HAL_RCC_GetSysClockFreq+0x9c>)
 80038a8:	5cd3      	ldrb	r3, [r2, r3]
 80038aa:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d010      	beq.n	80038d8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80038b6:	4b11      	ldr	r3, [pc, #68]	@ (80038fc <HAL_RCC_GetSysClockFreq+0x94>)
 80038b8:	685b      	ldr	r3, [r3, #4]
 80038ba:	0c5b      	lsrs	r3, r3, #17
 80038bc:	f003 0301 	and.w	r3, r3, #1
 80038c0:	4a11      	ldr	r2, [pc, #68]	@ (8003908 <HAL_RCC_GetSysClockFreq+0xa0>)
 80038c2:	5cd3      	ldrb	r3, [r2, r3]
 80038c4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	4a0d      	ldr	r2, [pc, #52]	@ (8003900 <HAL_RCC_GetSysClockFreq+0x98>)
 80038ca:	fb03 f202 	mul.w	r2, r3, r2
 80038ce:	68bb      	ldr	r3, [r7, #8]
 80038d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80038d4:	617b      	str	r3, [r7, #20]
 80038d6:	e004      	b.n	80038e2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	4a0c      	ldr	r2, [pc, #48]	@ (800390c <HAL_RCC_GetSysClockFreq+0xa4>)
 80038dc:	fb02 f303 	mul.w	r3, r2, r3
 80038e0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80038e2:	697b      	ldr	r3, [r7, #20]
 80038e4:	613b      	str	r3, [r7, #16]
      break;
 80038e6:	e002      	b.n	80038ee <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80038e8:	4b05      	ldr	r3, [pc, #20]	@ (8003900 <HAL_RCC_GetSysClockFreq+0x98>)
 80038ea:	613b      	str	r3, [r7, #16]
      break;
 80038ec:	bf00      	nop
    }
  }
  return sysclockfreq;
 80038ee:	693b      	ldr	r3, [r7, #16]
}
 80038f0:	4618      	mov	r0, r3
 80038f2:	371c      	adds	r7, #28
 80038f4:	46bd      	mov	sp, r7
 80038f6:	bc80      	pop	{r7}
 80038f8:	4770      	bx	lr
 80038fa:	bf00      	nop
 80038fc:	40021000 	.word	0x40021000
 8003900:	007a1200 	.word	0x007a1200
 8003904:	080058dc 	.word	0x080058dc
 8003908:	080058ec 	.word	0x080058ec
 800390c:	003d0900 	.word	0x003d0900

08003910 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003910:	b480      	push	{r7}
 8003912:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003914:	4b02      	ldr	r3, [pc, #8]	@ (8003920 <HAL_RCC_GetHCLKFreq+0x10>)
 8003916:	681b      	ldr	r3, [r3, #0]
}
 8003918:	4618      	mov	r0, r3
 800391a:	46bd      	mov	sp, r7
 800391c:	bc80      	pop	{r7}
 800391e:	4770      	bx	lr
 8003920:	20000000 	.word	0x20000000

08003924 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003924:	b580      	push	{r7, lr}
 8003926:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003928:	f7ff fff2 	bl	8003910 <HAL_RCC_GetHCLKFreq>
 800392c:	4602      	mov	r2, r0
 800392e:	4b05      	ldr	r3, [pc, #20]	@ (8003944 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003930:	685b      	ldr	r3, [r3, #4]
 8003932:	0a1b      	lsrs	r3, r3, #8
 8003934:	f003 0307 	and.w	r3, r3, #7
 8003938:	4903      	ldr	r1, [pc, #12]	@ (8003948 <HAL_RCC_GetPCLK1Freq+0x24>)
 800393a:	5ccb      	ldrb	r3, [r1, r3]
 800393c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003940:	4618      	mov	r0, r3
 8003942:	bd80      	pop	{r7, pc}
 8003944:	40021000 	.word	0x40021000
 8003948:	080058d4 	.word	0x080058d4

0800394c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800394c:	b580      	push	{r7, lr}
 800394e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003950:	f7ff ffde 	bl	8003910 <HAL_RCC_GetHCLKFreq>
 8003954:	4602      	mov	r2, r0
 8003956:	4b05      	ldr	r3, [pc, #20]	@ (800396c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003958:	685b      	ldr	r3, [r3, #4]
 800395a:	0adb      	lsrs	r3, r3, #11
 800395c:	f003 0307 	and.w	r3, r3, #7
 8003960:	4903      	ldr	r1, [pc, #12]	@ (8003970 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003962:	5ccb      	ldrb	r3, [r1, r3]
 8003964:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003968:	4618      	mov	r0, r3
 800396a:	bd80      	pop	{r7, pc}
 800396c:	40021000 	.word	0x40021000
 8003970:	080058d4 	.word	0x080058d4

08003974 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003974:	b480      	push	{r7}
 8003976:	b085      	sub	sp, #20
 8003978:	af00      	add	r7, sp, #0
 800397a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800397c:	4b0a      	ldr	r3, [pc, #40]	@ (80039a8 <RCC_Delay+0x34>)
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	4a0a      	ldr	r2, [pc, #40]	@ (80039ac <RCC_Delay+0x38>)
 8003982:	fba2 2303 	umull	r2, r3, r2, r3
 8003986:	0a5b      	lsrs	r3, r3, #9
 8003988:	687a      	ldr	r2, [r7, #4]
 800398a:	fb02 f303 	mul.w	r3, r2, r3
 800398e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003990:	bf00      	nop
  }
  while (Delay --);
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	1e5a      	subs	r2, r3, #1
 8003996:	60fa      	str	r2, [r7, #12]
 8003998:	2b00      	cmp	r3, #0
 800399a:	d1f9      	bne.n	8003990 <RCC_Delay+0x1c>
}
 800399c:	bf00      	nop
 800399e:	bf00      	nop
 80039a0:	3714      	adds	r7, #20
 80039a2:	46bd      	mov	sp, r7
 80039a4:	bc80      	pop	{r7}
 80039a6:	4770      	bx	lr
 80039a8:	20000000 	.word	0x20000000
 80039ac:	10624dd3 	.word	0x10624dd3

080039b0 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80039b0:	b580      	push	{r7, lr}
 80039b2:	b086      	sub	sp, #24
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80039b8:	2300      	movs	r3, #0
 80039ba:	613b      	str	r3, [r7, #16]
 80039bc:	2300      	movs	r3, #0
 80039be:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	f003 0301 	and.w	r3, r3, #1
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d07d      	beq.n	8003ac8 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80039cc:	2300      	movs	r3, #0
 80039ce:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80039d0:	4b4f      	ldr	r3, [pc, #316]	@ (8003b10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039d2:	69db      	ldr	r3, [r3, #28]
 80039d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d10d      	bne.n	80039f8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80039dc:	4b4c      	ldr	r3, [pc, #304]	@ (8003b10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039de:	69db      	ldr	r3, [r3, #28]
 80039e0:	4a4b      	ldr	r2, [pc, #300]	@ (8003b10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039e2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80039e6:	61d3      	str	r3, [r2, #28]
 80039e8:	4b49      	ldr	r3, [pc, #292]	@ (8003b10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039ea:	69db      	ldr	r3, [r3, #28]
 80039ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80039f0:	60bb      	str	r3, [r7, #8]
 80039f2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80039f4:	2301      	movs	r3, #1
 80039f6:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039f8:	4b46      	ldr	r3, [pc, #280]	@ (8003b14 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d118      	bne.n	8003a36 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003a04:	4b43      	ldr	r3, [pc, #268]	@ (8003b14 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	4a42      	ldr	r2, [pc, #264]	@ (8003b14 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003a0a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003a0e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003a10:	f7fd fbd6 	bl	80011c0 <HAL_GetTick>
 8003a14:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a16:	e008      	b.n	8003a2a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a18:	f7fd fbd2 	bl	80011c0 <HAL_GetTick>
 8003a1c:	4602      	mov	r2, r0
 8003a1e:	693b      	ldr	r3, [r7, #16]
 8003a20:	1ad3      	subs	r3, r2, r3
 8003a22:	2b64      	cmp	r3, #100	@ 0x64
 8003a24:	d901      	bls.n	8003a2a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003a26:	2303      	movs	r3, #3
 8003a28:	e06d      	b.n	8003b06 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a2a:	4b3a      	ldr	r3, [pc, #232]	@ (8003b14 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d0f0      	beq.n	8003a18 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003a36:	4b36      	ldr	r3, [pc, #216]	@ (8003b10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a38:	6a1b      	ldr	r3, [r3, #32]
 8003a3a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003a3e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d02e      	beq.n	8003aa4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	685b      	ldr	r3, [r3, #4]
 8003a4a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003a4e:	68fa      	ldr	r2, [r7, #12]
 8003a50:	429a      	cmp	r2, r3
 8003a52:	d027      	beq.n	8003aa4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003a54:	4b2e      	ldr	r3, [pc, #184]	@ (8003b10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a56:	6a1b      	ldr	r3, [r3, #32]
 8003a58:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003a5c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003a5e:	4b2e      	ldr	r3, [pc, #184]	@ (8003b18 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003a60:	2201      	movs	r2, #1
 8003a62:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003a64:	4b2c      	ldr	r3, [pc, #176]	@ (8003b18 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003a66:	2200      	movs	r2, #0
 8003a68:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003a6a:	4a29      	ldr	r2, [pc, #164]	@ (8003b10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	f003 0301 	and.w	r3, r3, #1
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d014      	beq.n	8003aa4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a7a:	f7fd fba1 	bl	80011c0 <HAL_GetTick>
 8003a7e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a80:	e00a      	b.n	8003a98 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a82:	f7fd fb9d 	bl	80011c0 <HAL_GetTick>
 8003a86:	4602      	mov	r2, r0
 8003a88:	693b      	ldr	r3, [r7, #16]
 8003a8a:	1ad3      	subs	r3, r2, r3
 8003a8c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a90:	4293      	cmp	r3, r2
 8003a92:	d901      	bls.n	8003a98 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003a94:	2303      	movs	r3, #3
 8003a96:	e036      	b.n	8003b06 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a98:	4b1d      	ldr	r3, [pc, #116]	@ (8003b10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a9a:	6a1b      	ldr	r3, [r3, #32]
 8003a9c:	f003 0302 	and.w	r3, r3, #2
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d0ee      	beq.n	8003a82 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003aa4:	4b1a      	ldr	r3, [pc, #104]	@ (8003b10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003aa6:	6a1b      	ldr	r3, [r3, #32]
 8003aa8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	685b      	ldr	r3, [r3, #4]
 8003ab0:	4917      	ldr	r1, [pc, #92]	@ (8003b10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ab2:	4313      	orrs	r3, r2
 8003ab4:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003ab6:	7dfb      	ldrb	r3, [r7, #23]
 8003ab8:	2b01      	cmp	r3, #1
 8003aba:	d105      	bne.n	8003ac8 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003abc:	4b14      	ldr	r3, [pc, #80]	@ (8003b10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003abe:	69db      	ldr	r3, [r3, #28]
 8003ac0:	4a13      	ldr	r2, [pc, #76]	@ (8003b10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ac2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003ac6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f003 0302 	and.w	r3, r3, #2
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d008      	beq.n	8003ae6 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003ad4:	4b0e      	ldr	r3, [pc, #56]	@ (8003b10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ad6:	685b      	ldr	r3, [r3, #4]
 8003ad8:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	689b      	ldr	r3, [r3, #8]
 8003ae0:	490b      	ldr	r1, [pc, #44]	@ (8003b10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ae2:	4313      	orrs	r3, r2
 8003ae4:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f003 0310 	and.w	r3, r3, #16
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d008      	beq.n	8003b04 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003af2:	4b07      	ldr	r3, [pc, #28]	@ (8003b10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003af4:	685b      	ldr	r3, [r3, #4]
 8003af6:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	68db      	ldr	r3, [r3, #12]
 8003afe:	4904      	ldr	r1, [pc, #16]	@ (8003b10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b00:	4313      	orrs	r3, r2
 8003b02:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003b04:	2300      	movs	r3, #0
}
 8003b06:	4618      	mov	r0, r3
 8003b08:	3718      	adds	r7, #24
 8003b0a:	46bd      	mov	sp, r7
 8003b0c:	bd80      	pop	{r7, pc}
 8003b0e:	bf00      	nop
 8003b10:	40021000 	.word	0x40021000
 8003b14:	40007000 	.word	0x40007000
 8003b18:	42420440 	.word	0x42420440

08003b1c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003b1c:	b580      	push	{r7, lr}
 8003b1e:	b082      	sub	sp, #8
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d101      	bne.n	8003b2e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003b2a:	2301      	movs	r3, #1
 8003b2c:	e042      	b.n	8003bb4 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003b34:	b2db      	uxtb	r3, r3
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d106      	bne.n	8003b48 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003b42:	6878      	ldr	r0, [r7, #4]
 8003b44:	f7fd f95c 	bl	8000e00 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	2224      	movs	r2, #36	@ 0x24
 8003b4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	68da      	ldr	r2, [r3, #12]
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003b5e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003b60:	6878      	ldr	r0, [r7, #4]
 8003b62:	f000 fd63 	bl	800462c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	691a      	ldr	r2, [r3, #16]
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003b74:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	695a      	ldr	r2, [r3, #20]
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003b84:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	68da      	ldr	r2, [r3, #12]
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003b94:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	2200      	movs	r2, #0
 8003b9a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	2220      	movs	r2, #32
 8003ba0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	2220      	movs	r2, #32
 8003ba8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	2200      	movs	r2, #0
 8003bb0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003bb2:	2300      	movs	r3, #0
}
 8003bb4:	4618      	mov	r0, r3
 8003bb6:	3708      	adds	r7, #8
 8003bb8:	46bd      	mov	sp, r7
 8003bba:	bd80      	pop	{r7, pc}

08003bbc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003bbc:	b580      	push	{r7, lr}
 8003bbe:	b08a      	sub	sp, #40	@ 0x28
 8003bc0:	af02      	add	r7, sp, #8
 8003bc2:	60f8      	str	r0, [r7, #12]
 8003bc4:	60b9      	str	r1, [r7, #8]
 8003bc6:	603b      	str	r3, [r7, #0]
 8003bc8:	4613      	mov	r3, r2
 8003bca:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003bcc:	2300      	movs	r3, #0
 8003bce:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003bd6:	b2db      	uxtb	r3, r3
 8003bd8:	2b20      	cmp	r3, #32
 8003bda:	d175      	bne.n	8003cc8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003bdc:	68bb      	ldr	r3, [r7, #8]
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d002      	beq.n	8003be8 <HAL_UART_Transmit+0x2c>
 8003be2:	88fb      	ldrh	r3, [r7, #6]
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d101      	bne.n	8003bec <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003be8:	2301      	movs	r3, #1
 8003bea:	e06e      	b.n	8003cca <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	2200      	movs	r2, #0
 8003bf0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	2221      	movs	r2, #33	@ 0x21
 8003bf6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003bfa:	f7fd fae1 	bl	80011c0 <HAL_GetTick>
 8003bfe:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	88fa      	ldrh	r2, [r7, #6]
 8003c04:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	88fa      	ldrh	r2, [r7, #6]
 8003c0a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	689b      	ldr	r3, [r3, #8]
 8003c10:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003c14:	d108      	bne.n	8003c28 <HAL_UART_Transmit+0x6c>
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	691b      	ldr	r3, [r3, #16]
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d104      	bne.n	8003c28 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003c1e:	2300      	movs	r3, #0
 8003c20:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003c22:	68bb      	ldr	r3, [r7, #8]
 8003c24:	61bb      	str	r3, [r7, #24]
 8003c26:	e003      	b.n	8003c30 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003c28:	68bb      	ldr	r3, [r7, #8]
 8003c2a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003c2c:	2300      	movs	r3, #0
 8003c2e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003c30:	e02e      	b.n	8003c90 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003c32:	683b      	ldr	r3, [r7, #0]
 8003c34:	9300      	str	r3, [sp, #0]
 8003c36:	697b      	ldr	r3, [r7, #20]
 8003c38:	2200      	movs	r2, #0
 8003c3a:	2180      	movs	r1, #128	@ 0x80
 8003c3c:	68f8      	ldr	r0, [r7, #12]
 8003c3e:	f000 fb01 	bl	8004244 <UART_WaitOnFlagUntilTimeout>
 8003c42:	4603      	mov	r3, r0
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d005      	beq.n	8003c54 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	2220      	movs	r2, #32
 8003c4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003c50:	2303      	movs	r3, #3
 8003c52:	e03a      	b.n	8003cca <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003c54:	69fb      	ldr	r3, [r7, #28]
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d10b      	bne.n	8003c72 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003c5a:	69bb      	ldr	r3, [r7, #24]
 8003c5c:	881b      	ldrh	r3, [r3, #0]
 8003c5e:	461a      	mov	r2, r3
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003c68:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003c6a:	69bb      	ldr	r3, [r7, #24]
 8003c6c:	3302      	adds	r3, #2
 8003c6e:	61bb      	str	r3, [r7, #24]
 8003c70:	e007      	b.n	8003c82 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003c72:	69fb      	ldr	r3, [r7, #28]
 8003c74:	781a      	ldrb	r2, [r3, #0]
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003c7c:	69fb      	ldr	r3, [r7, #28]
 8003c7e:	3301      	adds	r3, #1
 8003c80:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003c86:	b29b      	uxth	r3, r3
 8003c88:	3b01      	subs	r3, #1
 8003c8a:	b29a      	uxth	r2, r3
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003c94:	b29b      	uxth	r3, r3
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d1cb      	bne.n	8003c32 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003c9a:	683b      	ldr	r3, [r7, #0]
 8003c9c:	9300      	str	r3, [sp, #0]
 8003c9e:	697b      	ldr	r3, [r7, #20]
 8003ca0:	2200      	movs	r2, #0
 8003ca2:	2140      	movs	r1, #64	@ 0x40
 8003ca4:	68f8      	ldr	r0, [r7, #12]
 8003ca6:	f000 facd 	bl	8004244 <UART_WaitOnFlagUntilTimeout>
 8003caa:	4603      	mov	r3, r0
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d005      	beq.n	8003cbc <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	2220      	movs	r2, #32
 8003cb4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003cb8:	2303      	movs	r3, #3
 8003cba:	e006      	b.n	8003cca <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	2220      	movs	r2, #32
 8003cc0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003cc4:	2300      	movs	r3, #0
 8003cc6:	e000      	b.n	8003cca <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003cc8:	2302      	movs	r3, #2
  }
}
 8003cca:	4618      	mov	r0, r3
 8003ccc:	3720      	adds	r7, #32
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	bd80      	pop	{r7, pc}
	...

08003cd4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003cd4:	b580      	push	{r7, lr}
 8003cd6:	b0ba      	sub	sp, #232	@ 0xe8
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	68db      	ldr	r3, [r3, #12]
 8003cec:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	695b      	ldr	r3, [r3, #20]
 8003cf6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8003cfa:	2300      	movs	r3, #0
 8003cfc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8003d00:	2300      	movs	r3, #0
 8003d02:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003d06:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003d0a:	f003 030f 	and.w	r3, r3, #15
 8003d0e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8003d12:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d10f      	bne.n	8003d3a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003d1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003d1e:	f003 0320 	and.w	r3, r3, #32
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d009      	beq.n	8003d3a <HAL_UART_IRQHandler+0x66>
 8003d26:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003d2a:	f003 0320 	and.w	r3, r3, #32
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d003      	beq.n	8003d3a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003d32:	6878      	ldr	r0, [r7, #4]
 8003d34:	f000 fbbc 	bl	80044b0 <UART_Receive_IT>
      return;
 8003d38:	e25b      	b.n	80041f2 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003d3a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	f000 80de 	beq.w	8003f00 <HAL_UART_IRQHandler+0x22c>
 8003d44:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003d48:	f003 0301 	and.w	r3, r3, #1
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d106      	bne.n	8003d5e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003d50:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003d54:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	f000 80d1 	beq.w	8003f00 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003d5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003d62:	f003 0301 	and.w	r3, r3, #1
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d00b      	beq.n	8003d82 <HAL_UART_IRQHandler+0xae>
 8003d6a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003d6e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d005      	beq.n	8003d82 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d7a:	f043 0201 	orr.w	r2, r3, #1
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003d82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003d86:	f003 0304 	and.w	r3, r3, #4
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d00b      	beq.n	8003da6 <HAL_UART_IRQHandler+0xd2>
 8003d8e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003d92:	f003 0301 	and.w	r3, r3, #1
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d005      	beq.n	8003da6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d9e:	f043 0202 	orr.w	r2, r3, #2
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003da6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003daa:	f003 0302 	and.w	r3, r3, #2
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d00b      	beq.n	8003dca <HAL_UART_IRQHandler+0xf6>
 8003db2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003db6:	f003 0301 	and.w	r3, r3, #1
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d005      	beq.n	8003dca <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003dc2:	f043 0204 	orr.w	r2, r3, #4
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003dca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003dce:	f003 0308 	and.w	r3, r3, #8
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d011      	beq.n	8003dfa <HAL_UART_IRQHandler+0x126>
 8003dd6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003dda:	f003 0320 	and.w	r3, r3, #32
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d105      	bne.n	8003dee <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003de2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003de6:	f003 0301 	and.w	r3, r3, #1
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d005      	beq.n	8003dfa <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003df2:	f043 0208 	orr.w	r2, r3, #8
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	f000 81f2 	beq.w	80041e8 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003e04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003e08:	f003 0320 	and.w	r3, r3, #32
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d008      	beq.n	8003e22 <HAL_UART_IRQHandler+0x14e>
 8003e10:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003e14:	f003 0320 	and.w	r3, r3, #32
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d002      	beq.n	8003e22 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003e1c:	6878      	ldr	r0, [r7, #4]
 8003e1e:	f000 fb47 	bl	80044b0 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	695b      	ldr	r3, [r3, #20]
 8003e28:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	bf14      	ite	ne
 8003e30:	2301      	movne	r3, #1
 8003e32:	2300      	moveq	r3, #0
 8003e34:	b2db      	uxtb	r3, r3
 8003e36:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e3e:	f003 0308 	and.w	r3, r3, #8
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d103      	bne.n	8003e4e <HAL_UART_IRQHandler+0x17a>
 8003e46:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d04f      	beq.n	8003eee <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003e4e:	6878      	ldr	r0, [r7, #4]
 8003e50:	f000 fa51 	bl	80042f6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	695b      	ldr	r3, [r3, #20]
 8003e5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d041      	beq.n	8003ee6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	3314      	adds	r3, #20
 8003e68:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e6c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003e70:	e853 3f00 	ldrex	r3, [r3]
 8003e74:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003e78:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003e7c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003e80:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	3314      	adds	r3, #20
 8003e8a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003e8e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8003e92:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e96:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8003e9a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003e9e:	e841 2300 	strex	r3, r2, [r1]
 8003ea2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8003ea6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d1d9      	bne.n	8003e62 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d013      	beq.n	8003ede <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003eba:	4a7e      	ldr	r2, [pc, #504]	@ (80040b4 <HAL_UART_IRQHandler+0x3e0>)
 8003ebc:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ec2:	4618      	mov	r0, r3
 8003ec4:	f7fe fe04 	bl	8002ad0 <HAL_DMA_Abort_IT>
 8003ec8:	4603      	mov	r3, r0
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d016      	beq.n	8003efc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ed2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ed4:	687a      	ldr	r2, [r7, #4]
 8003ed6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003ed8:	4610      	mov	r0, r2
 8003eda:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003edc:	e00e      	b.n	8003efc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003ede:	6878      	ldr	r0, [r7, #4]
 8003ee0:	f000 f99c 	bl	800421c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ee4:	e00a      	b.n	8003efc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003ee6:	6878      	ldr	r0, [r7, #4]
 8003ee8:	f000 f998 	bl	800421c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003eec:	e006      	b.n	8003efc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003eee:	6878      	ldr	r0, [r7, #4]
 8003ef0:	f000 f994 	bl	800421c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	2200      	movs	r2, #0
 8003ef8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8003efa:	e175      	b.n	80041e8 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003efc:	bf00      	nop
    return;
 8003efe:	e173      	b.n	80041e8 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f04:	2b01      	cmp	r3, #1
 8003f06:	f040 814f 	bne.w	80041a8 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003f0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f0e:	f003 0310 	and.w	r3, r3, #16
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	f000 8148 	beq.w	80041a8 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003f18:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003f1c:	f003 0310 	and.w	r3, r3, #16
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	f000 8141 	beq.w	80041a8 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003f26:	2300      	movs	r3, #0
 8003f28:	60bb      	str	r3, [r7, #8]
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	60bb      	str	r3, [r7, #8]
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	685b      	ldr	r3, [r3, #4]
 8003f38:	60bb      	str	r3, [r7, #8]
 8003f3a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	695b      	ldr	r3, [r3, #20]
 8003f42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	f000 80b6 	beq.w	80040b8 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	685b      	ldr	r3, [r3, #4]
 8003f54:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003f58:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	f000 8145 	beq.w	80041ec <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003f66:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003f6a:	429a      	cmp	r2, r3
 8003f6c:	f080 813e 	bcs.w	80041ec <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003f76:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f7c:	699b      	ldr	r3, [r3, #24]
 8003f7e:	2b20      	cmp	r3, #32
 8003f80:	f000 8088 	beq.w	8004094 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	330c      	adds	r3, #12
 8003f8a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f8e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003f92:	e853 3f00 	ldrex	r3, [r3]
 8003f96:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8003f9a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003f9e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003fa2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	330c      	adds	r3, #12
 8003fac:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8003fb0:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003fb4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fb8:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8003fbc:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003fc0:	e841 2300 	strex	r3, r2, [r1]
 8003fc4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8003fc8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d1d9      	bne.n	8003f84 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	3314      	adds	r3, #20
 8003fd6:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fd8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003fda:	e853 3f00 	ldrex	r3, [r3]
 8003fde:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8003fe0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003fe2:	f023 0301 	bic.w	r3, r3, #1
 8003fe6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	3314      	adds	r3, #20
 8003ff0:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003ff4:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003ff8:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ffa:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003ffc:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004000:	e841 2300 	strex	r3, r2, [r1]
 8004004:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004006:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004008:	2b00      	cmp	r3, #0
 800400a:	d1e1      	bne.n	8003fd0 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	3314      	adds	r3, #20
 8004012:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004014:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004016:	e853 3f00 	ldrex	r3, [r3]
 800401a:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800401c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800401e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004022:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	3314      	adds	r3, #20
 800402c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004030:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004032:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004034:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004036:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004038:	e841 2300 	strex	r3, r2, [r1]
 800403c:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800403e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004040:	2b00      	cmp	r3, #0
 8004042:	d1e3      	bne.n	800400c <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	2220      	movs	r2, #32
 8004048:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	2200      	movs	r2, #0
 8004050:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	330c      	adds	r3, #12
 8004058:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800405a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800405c:	e853 3f00 	ldrex	r3, [r3]
 8004060:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004062:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004064:	f023 0310 	bic.w	r3, r3, #16
 8004068:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	330c      	adds	r3, #12
 8004072:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004076:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004078:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800407a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800407c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800407e:	e841 2300 	strex	r3, r2, [r1]
 8004082:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004084:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004086:	2b00      	cmp	r3, #0
 8004088:	d1e3      	bne.n	8004052 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800408e:	4618      	mov	r0, r3
 8004090:	f7fe fce2 	bl	8002a58 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	2202      	movs	r2, #2
 8004098:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80040a2:	b29b      	uxth	r3, r3
 80040a4:	1ad3      	subs	r3, r2, r3
 80040a6:	b29b      	uxth	r3, r3
 80040a8:	4619      	mov	r1, r3
 80040aa:	6878      	ldr	r0, [r7, #4]
 80040ac:	f000 f8bf 	bl	800422e <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80040b0:	e09c      	b.n	80041ec <HAL_UART_IRQHandler+0x518>
 80040b2:	bf00      	nop
 80040b4:	080043bb 	.word	0x080043bb
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80040c0:	b29b      	uxth	r3, r3
 80040c2:	1ad3      	subs	r3, r2, r3
 80040c4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80040cc:	b29b      	uxth	r3, r3
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	f000 808e 	beq.w	80041f0 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80040d4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80040d8:	2b00      	cmp	r3, #0
 80040da:	f000 8089 	beq.w	80041f0 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	330c      	adds	r3, #12
 80040e4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040e8:	e853 3f00 	ldrex	r3, [r3]
 80040ec:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80040ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80040f0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80040f4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	330c      	adds	r3, #12
 80040fe:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8004102:	647a      	str	r2, [r7, #68]	@ 0x44
 8004104:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004106:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004108:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800410a:	e841 2300 	strex	r3, r2, [r1]
 800410e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004110:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004112:	2b00      	cmp	r3, #0
 8004114:	d1e3      	bne.n	80040de <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	3314      	adds	r3, #20
 800411c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800411e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004120:	e853 3f00 	ldrex	r3, [r3]
 8004124:	623b      	str	r3, [r7, #32]
   return(result);
 8004126:	6a3b      	ldr	r3, [r7, #32]
 8004128:	f023 0301 	bic.w	r3, r3, #1
 800412c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	3314      	adds	r3, #20
 8004136:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800413a:	633a      	str	r2, [r7, #48]	@ 0x30
 800413c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800413e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004140:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004142:	e841 2300 	strex	r3, r2, [r1]
 8004146:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004148:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800414a:	2b00      	cmp	r3, #0
 800414c:	d1e3      	bne.n	8004116 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	2220      	movs	r2, #32
 8004152:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	2200      	movs	r2, #0
 800415a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	330c      	adds	r3, #12
 8004162:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004164:	693b      	ldr	r3, [r7, #16]
 8004166:	e853 3f00 	ldrex	r3, [r3]
 800416a:	60fb      	str	r3, [r7, #12]
   return(result);
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	f023 0310 	bic.w	r3, r3, #16
 8004172:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	330c      	adds	r3, #12
 800417c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8004180:	61fa      	str	r2, [r7, #28]
 8004182:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004184:	69b9      	ldr	r1, [r7, #24]
 8004186:	69fa      	ldr	r2, [r7, #28]
 8004188:	e841 2300 	strex	r3, r2, [r1]
 800418c:	617b      	str	r3, [r7, #20]
   return(result);
 800418e:	697b      	ldr	r3, [r7, #20]
 8004190:	2b00      	cmp	r3, #0
 8004192:	d1e3      	bne.n	800415c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	2202      	movs	r2, #2
 8004198:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800419a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800419e:	4619      	mov	r1, r3
 80041a0:	6878      	ldr	r0, [r7, #4]
 80041a2:	f000 f844 	bl	800422e <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80041a6:	e023      	b.n	80041f0 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80041a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80041ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d009      	beq.n	80041c8 <HAL_UART_IRQHandler+0x4f4>
 80041b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80041b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d003      	beq.n	80041c8 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80041c0:	6878      	ldr	r0, [r7, #4]
 80041c2:	f000 f90e 	bl	80043e2 <UART_Transmit_IT>
    return;
 80041c6:	e014      	b.n	80041f2 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80041c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80041cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d00e      	beq.n	80041f2 <HAL_UART_IRQHandler+0x51e>
 80041d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80041d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d008      	beq.n	80041f2 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80041e0:	6878      	ldr	r0, [r7, #4]
 80041e2:	f000 f94d 	bl	8004480 <UART_EndTransmit_IT>
    return;
 80041e6:	e004      	b.n	80041f2 <HAL_UART_IRQHandler+0x51e>
    return;
 80041e8:	bf00      	nop
 80041ea:	e002      	b.n	80041f2 <HAL_UART_IRQHandler+0x51e>
      return;
 80041ec:	bf00      	nop
 80041ee:	e000      	b.n	80041f2 <HAL_UART_IRQHandler+0x51e>
      return;
 80041f0:	bf00      	nop
  }
}
 80041f2:	37e8      	adds	r7, #232	@ 0xe8
 80041f4:	46bd      	mov	sp, r7
 80041f6:	bd80      	pop	{r7, pc}

080041f8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80041f8:	b480      	push	{r7}
 80041fa:	b083      	sub	sp, #12
 80041fc:	af00      	add	r7, sp, #0
 80041fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004200:	bf00      	nop
 8004202:	370c      	adds	r7, #12
 8004204:	46bd      	mov	sp, r7
 8004206:	bc80      	pop	{r7}
 8004208:	4770      	bx	lr

0800420a <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800420a:	b480      	push	{r7}
 800420c:	b083      	sub	sp, #12
 800420e:	af00      	add	r7, sp, #0
 8004210:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8004212:	bf00      	nop
 8004214:	370c      	adds	r7, #12
 8004216:	46bd      	mov	sp, r7
 8004218:	bc80      	pop	{r7}
 800421a:	4770      	bx	lr

0800421c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800421c:	b480      	push	{r7}
 800421e:	b083      	sub	sp, #12
 8004220:	af00      	add	r7, sp, #0
 8004222:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004224:	bf00      	nop
 8004226:	370c      	adds	r7, #12
 8004228:	46bd      	mov	sp, r7
 800422a:	bc80      	pop	{r7}
 800422c:	4770      	bx	lr

0800422e <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800422e:	b480      	push	{r7}
 8004230:	b083      	sub	sp, #12
 8004232:	af00      	add	r7, sp, #0
 8004234:	6078      	str	r0, [r7, #4]
 8004236:	460b      	mov	r3, r1
 8004238:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800423a:	bf00      	nop
 800423c:	370c      	adds	r7, #12
 800423e:	46bd      	mov	sp, r7
 8004240:	bc80      	pop	{r7}
 8004242:	4770      	bx	lr

08004244 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004244:	b580      	push	{r7, lr}
 8004246:	b086      	sub	sp, #24
 8004248:	af00      	add	r7, sp, #0
 800424a:	60f8      	str	r0, [r7, #12]
 800424c:	60b9      	str	r1, [r7, #8]
 800424e:	603b      	str	r3, [r7, #0]
 8004250:	4613      	mov	r3, r2
 8004252:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004254:	e03b      	b.n	80042ce <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004256:	6a3b      	ldr	r3, [r7, #32]
 8004258:	f1b3 3fff 	cmp.w	r3, #4294967295
 800425c:	d037      	beq.n	80042ce <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800425e:	f7fc ffaf 	bl	80011c0 <HAL_GetTick>
 8004262:	4602      	mov	r2, r0
 8004264:	683b      	ldr	r3, [r7, #0]
 8004266:	1ad3      	subs	r3, r2, r3
 8004268:	6a3a      	ldr	r2, [r7, #32]
 800426a:	429a      	cmp	r2, r3
 800426c:	d302      	bcc.n	8004274 <UART_WaitOnFlagUntilTimeout+0x30>
 800426e:	6a3b      	ldr	r3, [r7, #32]
 8004270:	2b00      	cmp	r3, #0
 8004272:	d101      	bne.n	8004278 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004274:	2303      	movs	r3, #3
 8004276:	e03a      	b.n	80042ee <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	68db      	ldr	r3, [r3, #12]
 800427e:	f003 0304 	and.w	r3, r3, #4
 8004282:	2b00      	cmp	r3, #0
 8004284:	d023      	beq.n	80042ce <UART_WaitOnFlagUntilTimeout+0x8a>
 8004286:	68bb      	ldr	r3, [r7, #8]
 8004288:	2b80      	cmp	r3, #128	@ 0x80
 800428a:	d020      	beq.n	80042ce <UART_WaitOnFlagUntilTimeout+0x8a>
 800428c:	68bb      	ldr	r3, [r7, #8]
 800428e:	2b40      	cmp	r3, #64	@ 0x40
 8004290:	d01d      	beq.n	80042ce <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f003 0308 	and.w	r3, r3, #8
 800429c:	2b08      	cmp	r3, #8
 800429e:	d116      	bne.n	80042ce <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80042a0:	2300      	movs	r3, #0
 80042a2:	617b      	str	r3, [r7, #20]
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	617b      	str	r3, [r7, #20]
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	685b      	ldr	r3, [r3, #4]
 80042b2:	617b      	str	r3, [r7, #20]
 80042b4:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80042b6:	68f8      	ldr	r0, [r7, #12]
 80042b8:	f000 f81d 	bl	80042f6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	2208      	movs	r2, #8
 80042c0:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	2200      	movs	r2, #0
 80042c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80042ca:	2301      	movs	r3, #1
 80042cc:	e00f      	b.n	80042ee <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	681a      	ldr	r2, [r3, #0]
 80042d4:	68bb      	ldr	r3, [r7, #8]
 80042d6:	4013      	ands	r3, r2
 80042d8:	68ba      	ldr	r2, [r7, #8]
 80042da:	429a      	cmp	r2, r3
 80042dc:	bf0c      	ite	eq
 80042de:	2301      	moveq	r3, #1
 80042e0:	2300      	movne	r3, #0
 80042e2:	b2db      	uxtb	r3, r3
 80042e4:	461a      	mov	r2, r3
 80042e6:	79fb      	ldrb	r3, [r7, #7]
 80042e8:	429a      	cmp	r2, r3
 80042ea:	d0b4      	beq.n	8004256 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80042ec:	2300      	movs	r3, #0
}
 80042ee:	4618      	mov	r0, r3
 80042f0:	3718      	adds	r7, #24
 80042f2:	46bd      	mov	sp, r7
 80042f4:	bd80      	pop	{r7, pc}

080042f6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80042f6:	b480      	push	{r7}
 80042f8:	b095      	sub	sp, #84	@ 0x54
 80042fa:	af00      	add	r7, sp, #0
 80042fc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	330c      	adds	r3, #12
 8004304:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004306:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004308:	e853 3f00 	ldrex	r3, [r3]
 800430c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800430e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004310:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004314:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	330c      	adds	r3, #12
 800431c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800431e:	643a      	str	r2, [r7, #64]	@ 0x40
 8004320:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004322:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004324:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004326:	e841 2300 	strex	r3, r2, [r1]
 800432a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800432c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800432e:	2b00      	cmp	r3, #0
 8004330:	d1e5      	bne.n	80042fe <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	3314      	adds	r3, #20
 8004338:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800433a:	6a3b      	ldr	r3, [r7, #32]
 800433c:	e853 3f00 	ldrex	r3, [r3]
 8004340:	61fb      	str	r3, [r7, #28]
   return(result);
 8004342:	69fb      	ldr	r3, [r7, #28]
 8004344:	f023 0301 	bic.w	r3, r3, #1
 8004348:	64bb      	str	r3, [r7, #72]	@ 0x48
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	3314      	adds	r3, #20
 8004350:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004352:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004354:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004356:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004358:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800435a:	e841 2300 	strex	r3, r2, [r1]
 800435e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004360:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004362:	2b00      	cmp	r3, #0
 8004364:	d1e5      	bne.n	8004332 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800436a:	2b01      	cmp	r3, #1
 800436c:	d119      	bne.n	80043a2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	330c      	adds	r3, #12
 8004374:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	e853 3f00 	ldrex	r3, [r3]
 800437c:	60bb      	str	r3, [r7, #8]
   return(result);
 800437e:	68bb      	ldr	r3, [r7, #8]
 8004380:	f023 0310 	bic.w	r3, r3, #16
 8004384:	647b      	str	r3, [r7, #68]	@ 0x44
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	330c      	adds	r3, #12
 800438c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800438e:	61ba      	str	r2, [r7, #24]
 8004390:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004392:	6979      	ldr	r1, [r7, #20]
 8004394:	69ba      	ldr	r2, [r7, #24]
 8004396:	e841 2300 	strex	r3, r2, [r1]
 800439a:	613b      	str	r3, [r7, #16]
   return(result);
 800439c:	693b      	ldr	r3, [r7, #16]
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d1e5      	bne.n	800436e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	2220      	movs	r2, #32
 80043a6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	2200      	movs	r2, #0
 80043ae:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80043b0:	bf00      	nop
 80043b2:	3754      	adds	r7, #84	@ 0x54
 80043b4:	46bd      	mov	sp, r7
 80043b6:	bc80      	pop	{r7}
 80043b8:	4770      	bx	lr

080043ba <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80043ba:	b580      	push	{r7, lr}
 80043bc:	b084      	sub	sp, #16
 80043be:	af00      	add	r7, sp, #0
 80043c0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043c6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	2200      	movs	r2, #0
 80043cc:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	2200      	movs	r2, #0
 80043d2:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80043d4:	68f8      	ldr	r0, [r7, #12]
 80043d6:	f7ff ff21 	bl	800421c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80043da:	bf00      	nop
 80043dc:	3710      	adds	r7, #16
 80043de:	46bd      	mov	sp, r7
 80043e0:	bd80      	pop	{r7, pc}

080043e2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80043e2:	b480      	push	{r7}
 80043e4:	b085      	sub	sp, #20
 80043e6:	af00      	add	r7, sp, #0
 80043e8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80043f0:	b2db      	uxtb	r3, r3
 80043f2:	2b21      	cmp	r3, #33	@ 0x21
 80043f4:	d13e      	bne.n	8004474 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	689b      	ldr	r3, [r3, #8]
 80043fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80043fe:	d114      	bne.n	800442a <UART_Transmit_IT+0x48>
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	691b      	ldr	r3, [r3, #16]
 8004404:	2b00      	cmp	r3, #0
 8004406:	d110      	bne.n	800442a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	6a1b      	ldr	r3, [r3, #32]
 800440c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	881b      	ldrh	r3, [r3, #0]
 8004412:	461a      	mov	r2, r3
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800441c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	6a1b      	ldr	r3, [r3, #32]
 8004422:	1c9a      	adds	r2, r3, #2
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	621a      	str	r2, [r3, #32]
 8004428:	e008      	b.n	800443c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	6a1b      	ldr	r3, [r3, #32]
 800442e:	1c59      	adds	r1, r3, #1
 8004430:	687a      	ldr	r2, [r7, #4]
 8004432:	6211      	str	r1, [r2, #32]
 8004434:	781a      	ldrb	r2, [r3, #0]
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004440:	b29b      	uxth	r3, r3
 8004442:	3b01      	subs	r3, #1
 8004444:	b29b      	uxth	r3, r3
 8004446:	687a      	ldr	r2, [r7, #4]
 8004448:	4619      	mov	r1, r3
 800444a:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800444c:	2b00      	cmp	r3, #0
 800444e:	d10f      	bne.n	8004470 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	68da      	ldr	r2, [r3, #12]
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800445e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	68da      	ldr	r2, [r3, #12]
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800446e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004470:	2300      	movs	r3, #0
 8004472:	e000      	b.n	8004476 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004474:	2302      	movs	r3, #2
  }
}
 8004476:	4618      	mov	r0, r3
 8004478:	3714      	adds	r7, #20
 800447a:	46bd      	mov	sp, r7
 800447c:	bc80      	pop	{r7}
 800447e:	4770      	bx	lr

08004480 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004480:	b580      	push	{r7, lr}
 8004482:	b082      	sub	sp, #8
 8004484:	af00      	add	r7, sp, #0
 8004486:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	68da      	ldr	r2, [r3, #12]
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004496:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	2220      	movs	r2, #32
 800449c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80044a0:	6878      	ldr	r0, [r7, #4]
 80044a2:	f7ff fea9 	bl	80041f8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80044a6:	2300      	movs	r3, #0
}
 80044a8:	4618      	mov	r0, r3
 80044aa:	3708      	adds	r7, #8
 80044ac:	46bd      	mov	sp, r7
 80044ae:	bd80      	pop	{r7, pc}

080044b0 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80044b0:	b580      	push	{r7, lr}
 80044b2:	b08c      	sub	sp, #48	@ 0x30
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80044be:	b2db      	uxtb	r3, r3
 80044c0:	2b22      	cmp	r3, #34	@ 0x22
 80044c2:	f040 80ae 	bne.w	8004622 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	689b      	ldr	r3, [r3, #8]
 80044ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80044ce:	d117      	bne.n	8004500 <UART_Receive_IT+0x50>
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	691b      	ldr	r3, [r3, #16]
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d113      	bne.n	8004500 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80044d8:	2300      	movs	r3, #0
 80044da:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044e0:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	685b      	ldr	r3, [r3, #4]
 80044e8:	b29b      	uxth	r3, r3
 80044ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80044ee:	b29a      	uxth	r2, r3
 80044f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044f2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044f8:	1c9a      	adds	r2, r3, #2
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	629a      	str	r2, [r3, #40]	@ 0x28
 80044fe:	e026      	b.n	800454e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004504:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8004506:	2300      	movs	r3, #0
 8004508:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	689b      	ldr	r3, [r3, #8]
 800450e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004512:	d007      	beq.n	8004524 <UART_Receive_IT+0x74>
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	689b      	ldr	r3, [r3, #8]
 8004518:	2b00      	cmp	r3, #0
 800451a:	d10a      	bne.n	8004532 <UART_Receive_IT+0x82>
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	691b      	ldr	r3, [r3, #16]
 8004520:	2b00      	cmp	r3, #0
 8004522:	d106      	bne.n	8004532 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	685b      	ldr	r3, [r3, #4]
 800452a:	b2da      	uxtb	r2, r3
 800452c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800452e:	701a      	strb	r2, [r3, #0]
 8004530:	e008      	b.n	8004544 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	685b      	ldr	r3, [r3, #4]
 8004538:	b2db      	uxtb	r3, r3
 800453a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800453e:	b2da      	uxtb	r2, r3
 8004540:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004542:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004548:	1c5a      	adds	r2, r3, #1
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004552:	b29b      	uxth	r3, r3
 8004554:	3b01      	subs	r3, #1
 8004556:	b29b      	uxth	r3, r3
 8004558:	687a      	ldr	r2, [r7, #4]
 800455a:	4619      	mov	r1, r3
 800455c:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800455e:	2b00      	cmp	r3, #0
 8004560:	d15d      	bne.n	800461e <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	68da      	ldr	r2, [r3, #12]
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f022 0220 	bic.w	r2, r2, #32
 8004570:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	68da      	ldr	r2, [r3, #12]
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004580:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	695a      	ldr	r2, [r3, #20]
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f022 0201 	bic.w	r2, r2, #1
 8004590:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	2220      	movs	r2, #32
 8004596:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	2200      	movs	r2, #0
 800459e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045a4:	2b01      	cmp	r3, #1
 80045a6:	d135      	bne.n	8004614 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	2200      	movs	r2, #0
 80045ac:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	330c      	adds	r3, #12
 80045b4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045b6:	697b      	ldr	r3, [r7, #20]
 80045b8:	e853 3f00 	ldrex	r3, [r3]
 80045bc:	613b      	str	r3, [r7, #16]
   return(result);
 80045be:	693b      	ldr	r3, [r7, #16]
 80045c0:	f023 0310 	bic.w	r3, r3, #16
 80045c4:	627b      	str	r3, [r7, #36]	@ 0x24
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	330c      	adds	r3, #12
 80045cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80045ce:	623a      	str	r2, [r7, #32]
 80045d0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045d2:	69f9      	ldr	r1, [r7, #28]
 80045d4:	6a3a      	ldr	r2, [r7, #32]
 80045d6:	e841 2300 	strex	r3, r2, [r1]
 80045da:	61bb      	str	r3, [r7, #24]
   return(result);
 80045dc:	69bb      	ldr	r3, [r7, #24]
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d1e5      	bne.n	80045ae <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	f003 0310 	and.w	r3, r3, #16
 80045ec:	2b10      	cmp	r3, #16
 80045ee:	d10a      	bne.n	8004606 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80045f0:	2300      	movs	r3, #0
 80045f2:	60fb      	str	r3, [r7, #12]
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	60fb      	str	r3, [r7, #12]
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	685b      	ldr	r3, [r3, #4]
 8004602:	60fb      	str	r3, [r7, #12]
 8004604:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800460a:	4619      	mov	r1, r3
 800460c:	6878      	ldr	r0, [r7, #4]
 800460e:	f7ff fe0e 	bl	800422e <HAL_UARTEx_RxEventCallback>
 8004612:	e002      	b.n	800461a <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004614:	6878      	ldr	r0, [r7, #4]
 8004616:	f7ff fdf8 	bl	800420a <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800461a:	2300      	movs	r3, #0
 800461c:	e002      	b.n	8004624 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800461e:	2300      	movs	r3, #0
 8004620:	e000      	b.n	8004624 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004622:	2302      	movs	r3, #2
  }
}
 8004624:	4618      	mov	r0, r3
 8004626:	3730      	adds	r7, #48	@ 0x30
 8004628:	46bd      	mov	sp, r7
 800462a:	bd80      	pop	{r7, pc}

0800462c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800462c:	b580      	push	{r7, lr}
 800462e:	b084      	sub	sp, #16
 8004630:	af00      	add	r7, sp, #0
 8004632:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	691b      	ldr	r3, [r3, #16]
 800463a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	68da      	ldr	r2, [r3, #12]
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	430a      	orrs	r2, r1
 8004648:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	689a      	ldr	r2, [r3, #8]
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	691b      	ldr	r3, [r3, #16]
 8004652:	431a      	orrs	r2, r3
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	695b      	ldr	r3, [r3, #20]
 8004658:	4313      	orrs	r3, r2
 800465a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	68db      	ldr	r3, [r3, #12]
 8004662:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8004666:	f023 030c 	bic.w	r3, r3, #12
 800466a:	687a      	ldr	r2, [r7, #4]
 800466c:	6812      	ldr	r2, [r2, #0]
 800466e:	68b9      	ldr	r1, [r7, #8]
 8004670:	430b      	orrs	r3, r1
 8004672:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	695b      	ldr	r3, [r3, #20]
 800467a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	699a      	ldr	r2, [r3, #24]
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	430a      	orrs	r2, r1
 8004688:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	4a2c      	ldr	r2, [pc, #176]	@ (8004740 <UART_SetConfig+0x114>)
 8004690:	4293      	cmp	r3, r2
 8004692:	d103      	bne.n	800469c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004694:	f7ff f95a 	bl	800394c <HAL_RCC_GetPCLK2Freq>
 8004698:	60f8      	str	r0, [r7, #12]
 800469a:	e002      	b.n	80046a2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800469c:	f7ff f942 	bl	8003924 <HAL_RCC_GetPCLK1Freq>
 80046a0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80046a2:	68fa      	ldr	r2, [r7, #12]
 80046a4:	4613      	mov	r3, r2
 80046a6:	009b      	lsls	r3, r3, #2
 80046a8:	4413      	add	r3, r2
 80046aa:	009a      	lsls	r2, r3, #2
 80046ac:	441a      	add	r2, r3
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	685b      	ldr	r3, [r3, #4]
 80046b2:	009b      	lsls	r3, r3, #2
 80046b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80046b8:	4a22      	ldr	r2, [pc, #136]	@ (8004744 <UART_SetConfig+0x118>)
 80046ba:	fba2 2303 	umull	r2, r3, r2, r3
 80046be:	095b      	lsrs	r3, r3, #5
 80046c0:	0119      	lsls	r1, r3, #4
 80046c2:	68fa      	ldr	r2, [r7, #12]
 80046c4:	4613      	mov	r3, r2
 80046c6:	009b      	lsls	r3, r3, #2
 80046c8:	4413      	add	r3, r2
 80046ca:	009a      	lsls	r2, r3, #2
 80046cc:	441a      	add	r2, r3
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	685b      	ldr	r3, [r3, #4]
 80046d2:	009b      	lsls	r3, r3, #2
 80046d4:	fbb2 f2f3 	udiv	r2, r2, r3
 80046d8:	4b1a      	ldr	r3, [pc, #104]	@ (8004744 <UART_SetConfig+0x118>)
 80046da:	fba3 0302 	umull	r0, r3, r3, r2
 80046de:	095b      	lsrs	r3, r3, #5
 80046e0:	2064      	movs	r0, #100	@ 0x64
 80046e2:	fb00 f303 	mul.w	r3, r0, r3
 80046e6:	1ad3      	subs	r3, r2, r3
 80046e8:	011b      	lsls	r3, r3, #4
 80046ea:	3332      	adds	r3, #50	@ 0x32
 80046ec:	4a15      	ldr	r2, [pc, #84]	@ (8004744 <UART_SetConfig+0x118>)
 80046ee:	fba2 2303 	umull	r2, r3, r2, r3
 80046f2:	095b      	lsrs	r3, r3, #5
 80046f4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80046f8:	4419      	add	r1, r3
 80046fa:	68fa      	ldr	r2, [r7, #12]
 80046fc:	4613      	mov	r3, r2
 80046fe:	009b      	lsls	r3, r3, #2
 8004700:	4413      	add	r3, r2
 8004702:	009a      	lsls	r2, r3, #2
 8004704:	441a      	add	r2, r3
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	685b      	ldr	r3, [r3, #4]
 800470a:	009b      	lsls	r3, r3, #2
 800470c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004710:	4b0c      	ldr	r3, [pc, #48]	@ (8004744 <UART_SetConfig+0x118>)
 8004712:	fba3 0302 	umull	r0, r3, r3, r2
 8004716:	095b      	lsrs	r3, r3, #5
 8004718:	2064      	movs	r0, #100	@ 0x64
 800471a:	fb00 f303 	mul.w	r3, r0, r3
 800471e:	1ad3      	subs	r3, r2, r3
 8004720:	011b      	lsls	r3, r3, #4
 8004722:	3332      	adds	r3, #50	@ 0x32
 8004724:	4a07      	ldr	r2, [pc, #28]	@ (8004744 <UART_SetConfig+0x118>)
 8004726:	fba2 2303 	umull	r2, r3, r2, r3
 800472a:	095b      	lsrs	r3, r3, #5
 800472c:	f003 020f 	and.w	r2, r3, #15
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	440a      	add	r2, r1
 8004736:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004738:	bf00      	nop
 800473a:	3710      	adds	r7, #16
 800473c:	46bd      	mov	sp, r7
 800473e:	bd80      	pop	{r7, pc}
 8004740:	40013800 	.word	0x40013800
 8004744:	51eb851f 	.word	0x51eb851f

08004748 <malloc>:
 8004748:	4b02      	ldr	r3, [pc, #8]	@ (8004754 <malloc+0xc>)
 800474a:	4601      	mov	r1, r0
 800474c:	6818      	ldr	r0, [r3, #0]
 800474e:	f000 b825 	b.w	800479c <_malloc_r>
 8004752:	bf00      	nop
 8004754:	20000018 	.word	0x20000018

08004758 <sbrk_aligned>:
 8004758:	b570      	push	{r4, r5, r6, lr}
 800475a:	4e0f      	ldr	r6, [pc, #60]	@ (8004798 <sbrk_aligned+0x40>)
 800475c:	460c      	mov	r4, r1
 800475e:	6831      	ldr	r1, [r6, #0]
 8004760:	4605      	mov	r5, r0
 8004762:	b911      	cbnz	r1, 800476a <sbrk_aligned+0x12>
 8004764:	f000 fb0e 	bl	8004d84 <_sbrk_r>
 8004768:	6030      	str	r0, [r6, #0]
 800476a:	4621      	mov	r1, r4
 800476c:	4628      	mov	r0, r5
 800476e:	f000 fb09 	bl	8004d84 <_sbrk_r>
 8004772:	1c43      	adds	r3, r0, #1
 8004774:	d103      	bne.n	800477e <sbrk_aligned+0x26>
 8004776:	f04f 34ff 	mov.w	r4, #4294967295
 800477a:	4620      	mov	r0, r4
 800477c:	bd70      	pop	{r4, r5, r6, pc}
 800477e:	1cc4      	adds	r4, r0, #3
 8004780:	f024 0403 	bic.w	r4, r4, #3
 8004784:	42a0      	cmp	r0, r4
 8004786:	d0f8      	beq.n	800477a <sbrk_aligned+0x22>
 8004788:	1a21      	subs	r1, r4, r0
 800478a:	4628      	mov	r0, r5
 800478c:	f000 fafa 	bl	8004d84 <_sbrk_r>
 8004790:	3001      	adds	r0, #1
 8004792:	d1f2      	bne.n	800477a <sbrk_aligned+0x22>
 8004794:	e7ef      	b.n	8004776 <sbrk_aligned+0x1e>
 8004796:	bf00      	nop
 8004798:	200001dc 	.word	0x200001dc

0800479c <_malloc_r>:
 800479c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80047a0:	1ccd      	adds	r5, r1, #3
 80047a2:	f025 0503 	bic.w	r5, r5, #3
 80047a6:	3508      	adds	r5, #8
 80047a8:	2d0c      	cmp	r5, #12
 80047aa:	bf38      	it	cc
 80047ac:	250c      	movcc	r5, #12
 80047ae:	2d00      	cmp	r5, #0
 80047b0:	4606      	mov	r6, r0
 80047b2:	db01      	blt.n	80047b8 <_malloc_r+0x1c>
 80047b4:	42a9      	cmp	r1, r5
 80047b6:	d904      	bls.n	80047c2 <_malloc_r+0x26>
 80047b8:	230c      	movs	r3, #12
 80047ba:	6033      	str	r3, [r6, #0]
 80047bc:	2000      	movs	r0, #0
 80047be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80047c2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004898 <_malloc_r+0xfc>
 80047c6:	f000 f869 	bl	800489c <__malloc_lock>
 80047ca:	f8d8 3000 	ldr.w	r3, [r8]
 80047ce:	461c      	mov	r4, r3
 80047d0:	bb44      	cbnz	r4, 8004824 <_malloc_r+0x88>
 80047d2:	4629      	mov	r1, r5
 80047d4:	4630      	mov	r0, r6
 80047d6:	f7ff ffbf 	bl	8004758 <sbrk_aligned>
 80047da:	1c43      	adds	r3, r0, #1
 80047dc:	4604      	mov	r4, r0
 80047de:	d158      	bne.n	8004892 <_malloc_r+0xf6>
 80047e0:	f8d8 4000 	ldr.w	r4, [r8]
 80047e4:	4627      	mov	r7, r4
 80047e6:	2f00      	cmp	r7, #0
 80047e8:	d143      	bne.n	8004872 <_malloc_r+0xd6>
 80047ea:	2c00      	cmp	r4, #0
 80047ec:	d04b      	beq.n	8004886 <_malloc_r+0xea>
 80047ee:	6823      	ldr	r3, [r4, #0]
 80047f0:	4639      	mov	r1, r7
 80047f2:	4630      	mov	r0, r6
 80047f4:	eb04 0903 	add.w	r9, r4, r3
 80047f8:	f000 fac4 	bl	8004d84 <_sbrk_r>
 80047fc:	4581      	cmp	r9, r0
 80047fe:	d142      	bne.n	8004886 <_malloc_r+0xea>
 8004800:	6821      	ldr	r1, [r4, #0]
 8004802:	4630      	mov	r0, r6
 8004804:	1a6d      	subs	r5, r5, r1
 8004806:	4629      	mov	r1, r5
 8004808:	f7ff ffa6 	bl	8004758 <sbrk_aligned>
 800480c:	3001      	adds	r0, #1
 800480e:	d03a      	beq.n	8004886 <_malloc_r+0xea>
 8004810:	6823      	ldr	r3, [r4, #0]
 8004812:	442b      	add	r3, r5
 8004814:	6023      	str	r3, [r4, #0]
 8004816:	f8d8 3000 	ldr.w	r3, [r8]
 800481a:	685a      	ldr	r2, [r3, #4]
 800481c:	bb62      	cbnz	r2, 8004878 <_malloc_r+0xdc>
 800481e:	f8c8 7000 	str.w	r7, [r8]
 8004822:	e00f      	b.n	8004844 <_malloc_r+0xa8>
 8004824:	6822      	ldr	r2, [r4, #0]
 8004826:	1b52      	subs	r2, r2, r5
 8004828:	d420      	bmi.n	800486c <_malloc_r+0xd0>
 800482a:	2a0b      	cmp	r2, #11
 800482c:	d917      	bls.n	800485e <_malloc_r+0xc2>
 800482e:	1961      	adds	r1, r4, r5
 8004830:	42a3      	cmp	r3, r4
 8004832:	6025      	str	r5, [r4, #0]
 8004834:	bf18      	it	ne
 8004836:	6059      	strne	r1, [r3, #4]
 8004838:	6863      	ldr	r3, [r4, #4]
 800483a:	bf08      	it	eq
 800483c:	f8c8 1000 	streq.w	r1, [r8]
 8004840:	5162      	str	r2, [r4, r5]
 8004842:	604b      	str	r3, [r1, #4]
 8004844:	4630      	mov	r0, r6
 8004846:	f000 f82f 	bl	80048a8 <__malloc_unlock>
 800484a:	f104 000b 	add.w	r0, r4, #11
 800484e:	1d23      	adds	r3, r4, #4
 8004850:	f020 0007 	bic.w	r0, r0, #7
 8004854:	1ac2      	subs	r2, r0, r3
 8004856:	bf1c      	itt	ne
 8004858:	1a1b      	subne	r3, r3, r0
 800485a:	50a3      	strne	r3, [r4, r2]
 800485c:	e7af      	b.n	80047be <_malloc_r+0x22>
 800485e:	6862      	ldr	r2, [r4, #4]
 8004860:	42a3      	cmp	r3, r4
 8004862:	bf0c      	ite	eq
 8004864:	f8c8 2000 	streq.w	r2, [r8]
 8004868:	605a      	strne	r2, [r3, #4]
 800486a:	e7eb      	b.n	8004844 <_malloc_r+0xa8>
 800486c:	4623      	mov	r3, r4
 800486e:	6864      	ldr	r4, [r4, #4]
 8004870:	e7ae      	b.n	80047d0 <_malloc_r+0x34>
 8004872:	463c      	mov	r4, r7
 8004874:	687f      	ldr	r7, [r7, #4]
 8004876:	e7b6      	b.n	80047e6 <_malloc_r+0x4a>
 8004878:	461a      	mov	r2, r3
 800487a:	685b      	ldr	r3, [r3, #4]
 800487c:	42a3      	cmp	r3, r4
 800487e:	d1fb      	bne.n	8004878 <_malloc_r+0xdc>
 8004880:	2300      	movs	r3, #0
 8004882:	6053      	str	r3, [r2, #4]
 8004884:	e7de      	b.n	8004844 <_malloc_r+0xa8>
 8004886:	230c      	movs	r3, #12
 8004888:	4630      	mov	r0, r6
 800488a:	6033      	str	r3, [r6, #0]
 800488c:	f000 f80c 	bl	80048a8 <__malloc_unlock>
 8004890:	e794      	b.n	80047bc <_malloc_r+0x20>
 8004892:	6005      	str	r5, [r0, #0]
 8004894:	e7d6      	b.n	8004844 <_malloc_r+0xa8>
 8004896:	bf00      	nop
 8004898:	200001e0 	.word	0x200001e0

0800489c <__malloc_lock>:
 800489c:	4801      	ldr	r0, [pc, #4]	@ (80048a4 <__malloc_lock+0x8>)
 800489e:	f000 babe 	b.w	8004e1e <__retarget_lock_acquire_recursive>
 80048a2:	bf00      	nop
 80048a4:	20000324 	.word	0x20000324

080048a8 <__malloc_unlock>:
 80048a8:	4801      	ldr	r0, [pc, #4]	@ (80048b0 <__malloc_unlock+0x8>)
 80048aa:	f000 bab9 	b.w	8004e20 <__retarget_lock_release_recursive>
 80048ae:	bf00      	nop
 80048b0:	20000324 	.word	0x20000324

080048b4 <std>:
 80048b4:	2300      	movs	r3, #0
 80048b6:	b510      	push	{r4, lr}
 80048b8:	4604      	mov	r4, r0
 80048ba:	e9c0 3300 	strd	r3, r3, [r0]
 80048be:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80048c2:	6083      	str	r3, [r0, #8]
 80048c4:	8181      	strh	r1, [r0, #12]
 80048c6:	6643      	str	r3, [r0, #100]	@ 0x64
 80048c8:	81c2      	strh	r2, [r0, #14]
 80048ca:	6183      	str	r3, [r0, #24]
 80048cc:	4619      	mov	r1, r3
 80048ce:	2208      	movs	r2, #8
 80048d0:	305c      	adds	r0, #92	@ 0x5c
 80048d2:	f000 fa1b 	bl	8004d0c <memset>
 80048d6:	4b0d      	ldr	r3, [pc, #52]	@ (800490c <std+0x58>)
 80048d8:	6224      	str	r4, [r4, #32]
 80048da:	6263      	str	r3, [r4, #36]	@ 0x24
 80048dc:	4b0c      	ldr	r3, [pc, #48]	@ (8004910 <std+0x5c>)
 80048de:	62a3      	str	r3, [r4, #40]	@ 0x28
 80048e0:	4b0c      	ldr	r3, [pc, #48]	@ (8004914 <std+0x60>)
 80048e2:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80048e4:	4b0c      	ldr	r3, [pc, #48]	@ (8004918 <std+0x64>)
 80048e6:	6323      	str	r3, [r4, #48]	@ 0x30
 80048e8:	4b0c      	ldr	r3, [pc, #48]	@ (800491c <std+0x68>)
 80048ea:	429c      	cmp	r4, r3
 80048ec:	d006      	beq.n	80048fc <std+0x48>
 80048ee:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80048f2:	4294      	cmp	r4, r2
 80048f4:	d002      	beq.n	80048fc <std+0x48>
 80048f6:	33d0      	adds	r3, #208	@ 0xd0
 80048f8:	429c      	cmp	r4, r3
 80048fa:	d105      	bne.n	8004908 <std+0x54>
 80048fc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004900:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004904:	f000 ba8a 	b.w	8004e1c <__retarget_lock_init_recursive>
 8004908:	bd10      	pop	{r4, pc}
 800490a:	bf00      	nop
 800490c:	08004b5d 	.word	0x08004b5d
 8004910:	08004b7f 	.word	0x08004b7f
 8004914:	08004bb7 	.word	0x08004bb7
 8004918:	08004bdb 	.word	0x08004bdb
 800491c:	200001e4 	.word	0x200001e4

08004920 <stdio_exit_handler>:
 8004920:	4a02      	ldr	r2, [pc, #8]	@ (800492c <stdio_exit_handler+0xc>)
 8004922:	4903      	ldr	r1, [pc, #12]	@ (8004930 <stdio_exit_handler+0x10>)
 8004924:	4803      	ldr	r0, [pc, #12]	@ (8004934 <stdio_exit_handler+0x14>)
 8004926:	f000 b869 	b.w	80049fc <_fwalk_sglue>
 800492a:	bf00      	nop
 800492c:	2000000c 	.word	0x2000000c
 8004930:	080055a5 	.word	0x080055a5
 8004934:	2000001c 	.word	0x2000001c

08004938 <cleanup_stdio>:
 8004938:	6841      	ldr	r1, [r0, #4]
 800493a:	4b0c      	ldr	r3, [pc, #48]	@ (800496c <cleanup_stdio+0x34>)
 800493c:	b510      	push	{r4, lr}
 800493e:	4299      	cmp	r1, r3
 8004940:	4604      	mov	r4, r0
 8004942:	d001      	beq.n	8004948 <cleanup_stdio+0x10>
 8004944:	f000 fe2e 	bl	80055a4 <_fflush_r>
 8004948:	68a1      	ldr	r1, [r4, #8]
 800494a:	4b09      	ldr	r3, [pc, #36]	@ (8004970 <cleanup_stdio+0x38>)
 800494c:	4299      	cmp	r1, r3
 800494e:	d002      	beq.n	8004956 <cleanup_stdio+0x1e>
 8004950:	4620      	mov	r0, r4
 8004952:	f000 fe27 	bl	80055a4 <_fflush_r>
 8004956:	68e1      	ldr	r1, [r4, #12]
 8004958:	4b06      	ldr	r3, [pc, #24]	@ (8004974 <cleanup_stdio+0x3c>)
 800495a:	4299      	cmp	r1, r3
 800495c:	d004      	beq.n	8004968 <cleanup_stdio+0x30>
 800495e:	4620      	mov	r0, r4
 8004960:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004964:	f000 be1e 	b.w	80055a4 <_fflush_r>
 8004968:	bd10      	pop	{r4, pc}
 800496a:	bf00      	nop
 800496c:	200001e4 	.word	0x200001e4
 8004970:	2000024c 	.word	0x2000024c
 8004974:	200002b4 	.word	0x200002b4

08004978 <global_stdio_init.part.0>:
 8004978:	b510      	push	{r4, lr}
 800497a:	4b0b      	ldr	r3, [pc, #44]	@ (80049a8 <global_stdio_init.part.0+0x30>)
 800497c:	4c0b      	ldr	r4, [pc, #44]	@ (80049ac <global_stdio_init.part.0+0x34>)
 800497e:	4a0c      	ldr	r2, [pc, #48]	@ (80049b0 <global_stdio_init.part.0+0x38>)
 8004980:	4620      	mov	r0, r4
 8004982:	601a      	str	r2, [r3, #0]
 8004984:	2104      	movs	r1, #4
 8004986:	2200      	movs	r2, #0
 8004988:	f7ff ff94 	bl	80048b4 <std>
 800498c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004990:	2201      	movs	r2, #1
 8004992:	2109      	movs	r1, #9
 8004994:	f7ff ff8e 	bl	80048b4 <std>
 8004998:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800499c:	2202      	movs	r2, #2
 800499e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80049a2:	2112      	movs	r1, #18
 80049a4:	f7ff bf86 	b.w	80048b4 <std>
 80049a8:	2000031c 	.word	0x2000031c
 80049ac:	200001e4 	.word	0x200001e4
 80049b0:	08004921 	.word	0x08004921

080049b4 <__sfp_lock_acquire>:
 80049b4:	4801      	ldr	r0, [pc, #4]	@ (80049bc <__sfp_lock_acquire+0x8>)
 80049b6:	f000 ba32 	b.w	8004e1e <__retarget_lock_acquire_recursive>
 80049ba:	bf00      	nop
 80049bc:	20000325 	.word	0x20000325

080049c0 <__sfp_lock_release>:
 80049c0:	4801      	ldr	r0, [pc, #4]	@ (80049c8 <__sfp_lock_release+0x8>)
 80049c2:	f000 ba2d 	b.w	8004e20 <__retarget_lock_release_recursive>
 80049c6:	bf00      	nop
 80049c8:	20000325 	.word	0x20000325

080049cc <__sinit>:
 80049cc:	b510      	push	{r4, lr}
 80049ce:	4604      	mov	r4, r0
 80049d0:	f7ff fff0 	bl	80049b4 <__sfp_lock_acquire>
 80049d4:	6a23      	ldr	r3, [r4, #32]
 80049d6:	b11b      	cbz	r3, 80049e0 <__sinit+0x14>
 80049d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80049dc:	f7ff bff0 	b.w	80049c0 <__sfp_lock_release>
 80049e0:	4b04      	ldr	r3, [pc, #16]	@ (80049f4 <__sinit+0x28>)
 80049e2:	6223      	str	r3, [r4, #32]
 80049e4:	4b04      	ldr	r3, [pc, #16]	@ (80049f8 <__sinit+0x2c>)
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d1f5      	bne.n	80049d8 <__sinit+0xc>
 80049ec:	f7ff ffc4 	bl	8004978 <global_stdio_init.part.0>
 80049f0:	e7f2      	b.n	80049d8 <__sinit+0xc>
 80049f2:	bf00      	nop
 80049f4:	08004939 	.word	0x08004939
 80049f8:	2000031c 	.word	0x2000031c

080049fc <_fwalk_sglue>:
 80049fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004a00:	4607      	mov	r7, r0
 8004a02:	4688      	mov	r8, r1
 8004a04:	4614      	mov	r4, r2
 8004a06:	2600      	movs	r6, #0
 8004a08:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004a0c:	f1b9 0901 	subs.w	r9, r9, #1
 8004a10:	d505      	bpl.n	8004a1e <_fwalk_sglue+0x22>
 8004a12:	6824      	ldr	r4, [r4, #0]
 8004a14:	2c00      	cmp	r4, #0
 8004a16:	d1f7      	bne.n	8004a08 <_fwalk_sglue+0xc>
 8004a18:	4630      	mov	r0, r6
 8004a1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004a1e:	89ab      	ldrh	r3, [r5, #12]
 8004a20:	2b01      	cmp	r3, #1
 8004a22:	d907      	bls.n	8004a34 <_fwalk_sglue+0x38>
 8004a24:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004a28:	3301      	adds	r3, #1
 8004a2a:	d003      	beq.n	8004a34 <_fwalk_sglue+0x38>
 8004a2c:	4629      	mov	r1, r5
 8004a2e:	4638      	mov	r0, r7
 8004a30:	47c0      	blx	r8
 8004a32:	4306      	orrs	r6, r0
 8004a34:	3568      	adds	r5, #104	@ 0x68
 8004a36:	e7e9      	b.n	8004a0c <_fwalk_sglue+0x10>

08004a38 <_puts_r>:
 8004a38:	6a03      	ldr	r3, [r0, #32]
 8004a3a:	b570      	push	{r4, r5, r6, lr}
 8004a3c:	4605      	mov	r5, r0
 8004a3e:	460e      	mov	r6, r1
 8004a40:	6884      	ldr	r4, [r0, #8]
 8004a42:	b90b      	cbnz	r3, 8004a48 <_puts_r+0x10>
 8004a44:	f7ff ffc2 	bl	80049cc <__sinit>
 8004a48:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004a4a:	07db      	lsls	r3, r3, #31
 8004a4c:	d405      	bmi.n	8004a5a <_puts_r+0x22>
 8004a4e:	89a3      	ldrh	r3, [r4, #12]
 8004a50:	0598      	lsls	r0, r3, #22
 8004a52:	d402      	bmi.n	8004a5a <_puts_r+0x22>
 8004a54:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004a56:	f000 f9e2 	bl	8004e1e <__retarget_lock_acquire_recursive>
 8004a5a:	89a3      	ldrh	r3, [r4, #12]
 8004a5c:	0719      	lsls	r1, r3, #28
 8004a5e:	d502      	bpl.n	8004a66 <_puts_r+0x2e>
 8004a60:	6923      	ldr	r3, [r4, #16]
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d135      	bne.n	8004ad2 <_puts_r+0x9a>
 8004a66:	4621      	mov	r1, r4
 8004a68:	4628      	mov	r0, r5
 8004a6a:	f000 f8f9 	bl	8004c60 <__swsetup_r>
 8004a6e:	b380      	cbz	r0, 8004ad2 <_puts_r+0x9a>
 8004a70:	f04f 35ff 	mov.w	r5, #4294967295
 8004a74:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004a76:	07da      	lsls	r2, r3, #31
 8004a78:	d405      	bmi.n	8004a86 <_puts_r+0x4e>
 8004a7a:	89a3      	ldrh	r3, [r4, #12]
 8004a7c:	059b      	lsls	r3, r3, #22
 8004a7e:	d402      	bmi.n	8004a86 <_puts_r+0x4e>
 8004a80:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004a82:	f000 f9cd 	bl	8004e20 <__retarget_lock_release_recursive>
 8004a86:	4628      	mov	r0, r5
 8004a88:	bd70      	pop	{r4, r5, r6, pc}
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	da04      	bge.n	8004a98 <_puts_r+0x60>
 8004a8e:	69a2      	ldr	r2, [r4, #24]
 8004a90:	429a      	cmp	r2, r3
 8004a92:	dc17      	bgt.n	8004ac4 <_puts_r+0x8c>
 8004a94:	290a      	cmp	r1, #10
 8004a96:	d015      	beq.n	8004ac4 <_puts_r+0x8c>
 8004a98:	6823      	ldr	r3, [r4, #0]
 8004a9a:	1c5a      	adds	r2, r3, #1
 8004a9c:	6022      	str	r2, [r4, #0]
 8004a9e:	7019      	strb	r1, [r3, #0]
 8004aa0:	68a3      	ldr	r3, [r4, #8]
 8004aa2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8004aa6:	3b01      	subs	r3, #1
 8004aa8:	60a3      	str	r3, [r4, #8]
 8004aaa:	2900      	cmp	r1, #0
 8004aac:	d1ed      	bne.n	8004a8a <_puts_r+0x52>
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	da11      	bge.n	8004ad6 <_puts_r+0x9e>
 8004ab2:	4622      	mov	r2, r4
 8004ab4:	210a      	movs	r1, #10
 8004ab6:	4628      	mov	r0, r5
 8004ab8:	f000 f893 	bl	8004be2 <__swbuf_r>
 8004abc:	3001      	adds	r0, #1
 8004abe:	d0d7      	beq.n	8004a70 <_puts_r+0x38>
 8004ac0:	250a      	movs	r5, #10
 8004ac2:	e7d7      	b.n	8004a74 <_puts_r+0x3c>
 8004ac4:	4622      	mov	r2, r4
 8004ac6:	4628      	mov	r0, r5
 8004ac8:	f000 f88b 	bl	8004be2 <__swbuf_r>
 8004acc:	3001      	adds	r0, #1
 8004ace:	d1e7      	bne.n	8004aa0 <_puts_r+0x68>
 8004ad0:	e7ce      	b.n	8004a70 <_puts_r+0x38>
 8004ad2:	3e01      	subs	r6, #1
 8004ad4:	e7e4      	b.n	8004aa0 <_puts_r+0x68>
 8004ad6:	6823      	ldr	r3, [r4, #0]
 8004ad8:	1c5a      	adds	r2, r3, #1
 8004ada:	6022      	str	r2, [r4, #0]
 8004adc:	220a      	movs	r2, #10
 8004ade:	701a      	strb	r2, [r3, #0]
 8004ae0:	e7ee      	b.n	8004ac0 <_puts_r+0x88>
	...

08004ae4 <puts>:
 8004ae4:	4b02      	ldr	r3, [pc, #8]	@ (8004af0 <puts+0xc>)
 8004ae6:	4601      	mov	r1, r0
 8004ae8:	6818      	ldr	r0, [r3, #0]
 8004aea:	f7ff bfa5 	b.w	8004a38 <_puts_r>
 8004aee:	bf00      	nop
 8004af0:	20000018 	.word	0x20000018

08004af4 <sniprintf>:
 8004af4:	b40c      	push	{r2, r3}
 8004af6:	b530      	push	{r4, r5, lr}
 8004af8:	4b17      	ldr	r3, [pc, #92]	@ (8004b58 <sniprintf+0x64>)
 8004afa:	1e0c      	subs	r4, r1, #0
 8004afc:	681d      	ldr	r5, [r3, #0]
 8004afe:	b09d      	sub	sp, #116	@ 0x74
 8004b00:	da08      	bge.n	8004b14 <sniprintf+0x20>
 8004b02:	238b      	movs	r3, #139	@ 0x8b
 8004b04:	f04f 30ff 	mov.w	r0, #4294967295
 8004b08:	602b      	str	r3, [r5, #0]
 8004b0a:	b01d      	add	sp, #116	@ 0x74
 8004b0c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004b10:	b002      	add	sp, #8
 8004b12:	4770      	bx	lr
 8004b14:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8004b18:	f8ad 3014 	strh.w	r3, [sp, #20]
 8004b1c:	bf0c      	ite	eq
 8004b1e:	4623      	moveq	r3, r4
 8004b20:	f104 33ff 	addne.w	r3, r4, #4294967295
 8004b24:	9304      	str	r3, [sp, #16]
 8004b26:	9307      	str	r3, [sp, #28]
 8004b28:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004b2c:	9002      	str	r0, [sp, #8]
 8004b2e:	9006      	str	r0, [sp, #24]
 8004b30:	f8ad 3016 	strh.w	r3, [sp, #22]
 8004b34:	4628      	mov	r0, r5
 8004b36:	ab21      	add	r3, sp, #132	@ 0x84
 8004b38:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8004b3a:	a902      	add	r1, sp, #8
 8004b3c:	9301      	str	r3, [sp, #4]
 8004b3e:	f000 fa23 	bl	8004f88 <_svfiprintf_r>
 8004b42:	1c43      	adds	r3, r0, #1
 8004b44:	bfbc      	itt	lt
 8004b46:	238b      	movlt	r3, #139	@ 0x8b
 8004b48:	602b      	strlt	r3, [r5, #0]
 8004b4a:	2c00      	cmp	r4, #0
 8004b4c:	d0dd      	beq.n	8004b0a <sniprintf+0x16>
 8004b4e:	2200      	movs	r2, #0
 8004b50:	9b02      	ldr	r3, [sp, #8]
 8004b52:	701a      	strb	r2, [r3, #0]
 8004b54:	e7d9      	b.n	8004b0a <sniprintf+0x16>
 8004b56:	bf00      	nop
 8004b58:	20000018 	.word	0x20000018

08004b5c <__sread>:
 8004b5c:	b510      	push	{r4, lr}
 8004b5e:	460c      	mov	r4, r1
 8004b60:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004b64:	f000 f8fc 	bl	8004d60 <_read_r>
 8004b68:	2800      	cmp	r0, #0
 8004b6a:	bfab      	itete	ge
 8004b6c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004b6e:	89a3      	ldrhlt	r3, [r4, #12]
 8004b70:	181b      	addge	r3, r3, r0
 8004b72:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004b76:	bfac      	ite	ge
 8004b78:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004b7a:	81a3      	strhlt	r3, [r4, #12]
 8004b7c:	bd10      	pop	{r4, pc}

08004b7e <__swrite>:
 8004b7e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004b82:	461f      	mov	r7, r3
 8004b84:	898b      	ldrh	r3, [r1, #12]
 8004b86:	4605      	mov	r5, r0
 8004b88:	05db      	lsls	r3, r3, #23
 8004b8a:	460c      	mov	r4, r1
 8004b8c:	4616      	mov	r6, r2
 8004b8e:	d505      	bpl.n	8004b9c <__swrite+0x1e>
 8004b90:	2302      	movs	r3, #2
 8004b92:	2200      	movs	r2, #0
 8004b94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004b98:	f000 f8d0 	bl	8004d3c <_lseek_r>
 8004b9c:	89a3      	ldrh	r3, [r4, #12]
 8004b9e:	4632      	mov	r2, r6
 8004ba0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004ba4:	81a3      	strh	r3, [r4, #12]
 8004ba6:	4628      	mov	r0, r5
 8004ba8:	463b      	mov	r3, r7
 8004baa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004bae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004bb2:	f000 b8f7 	b.w	8004da4 <_write_r>

08004bb6 <__sseek>:
 8004bb6:	b510      	push	{r4, lr}
 8004bb8:	460c      	mov	r4, r1
 8004bba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004bbe:	f000 f8bd 	bl	8004d3c <_lseek_r>
 8004bc2:	1c43      	adds	r3, r0, #1
 8004bc4:	89a3      	ldrh	r3, [r4, #12]
 8004bc6:	bf15      	itete	ne
 8004bc8:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004bca:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004bce:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004bd2:	81a3      	strheq	r3, [r4, #12]
 8004bd4:	bf18      	it	ne
 8004bd6:	81a3      	strhne	r3, [r4, #12]
 8004bd8:	bd10      	pop	{r4, pc}

08004bda <__sclose>:
 8004bda:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004bde:	f000 b89d 	b.w	8004d1c <_close_r>

08004be2 <__swbuf_r>:
 8004be2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004be4:	460e      	mov	r6, r1
 8004be6:	4614      	mov	r4, r2
 8004be8:	4605      	mov	r5, r0
 8004bea:	b118      	cbz	r0, 8004bf4 <__swbuf_r+0x12>
 8004bec:	6a03      	ldr	r3, [r0, #32]
 8004bee:	b90b      	cbnz	r3, 8004bf4 <__swbuf_r+0x12>
 8004bf0:	f7ff feec 	bl	80049cc <__sinit>
 8004bf4:	69a3      	ldr	r3, [r4, #24]
 8004bf6:	60a3      	str	r3, [r4, #8]
 8004bf8:	89a3      	ldrh	r3, [r4, #12]
 8004bfa:	071a      	lsls	r2, r3, #28
 8004bfc:	d501      	bpl.n	8004c02 <__swbuf_r+0x20>
 8004bfe:	6923      	ldr	r3, [r4, #16]
 8004c00:	b943      	cbnz	r3, 8004c14 <__swbuf_r+0x32>
 8004c02:	4621      	mov	r1, r4
 8004c04:	4628      	mov	r0, r5
 8004c06:	f000 f82b 	bl	8004c60 <__swsetup_r>
 8004c0a:	b118      	cbz	r0, 8004c14 <__swbuf_r+0x32>
 8004c0c:	f04f 37ff 	mov.w	r7, #4294967295
 8004c10:	4638      	mov	r0, r7
 8004c12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004c14:	6823      	ldr	r3, [r4, #0]
 8004c16:	6922      	ldr	r2, [r4, #16]
 8004c18:	b2f6      	uxtb	r6, r6
 8004c1a:	1a98      	subs	r0, r3, r2
 8004c1c:	6963      	ldr	r3, [r4, #20]
 8004c1e:	4637      	mov	r7, r6
 8004c20:	4283      	cmp	r3, r0
 8004c22:	dc05      	bgt.n	8004c30 <__swbuf_r+0x4e>
 8004c24:	4621      	mov	r1, r4
 8004c26:	4628      	mov	r0, r5
 8004c28:	f000 fcbc 	bl	80055a4 <_fflush_r>
 8004c2c:	2800      	cmp	r0, #0
 8004c2e:	d1ed      	bne.n	8004c0c <__swbuf_r+0x2a>
 8004c30:	68a3      	ldr	r3, [r4, #8]
 8004c32:	3b01      	subs	r3, #1
 8004c34:	60a3      	str	r3, [r4, #8]
 8004c36:	6823      	ldr	r3, [r4, #0]
 8004c38:	1c5a      	adds	r2, r3, #1
 8004c3a:	6022      	str	r2, [r4, #0]
 8004c3c:	701e      	strb	r6, [r3, #0]
 8004c3e:	6962      	ldr	r2, [r4, #20]
 8004c40:	1c43      	adds	r3, r0, #1
 8004c42:	429a      	cmp	r2, r3
 8004c44:	d004      	beq.n	8004c50 <__swbuf_r+0x6e>
 8004c46:	89a3      	ldrh	r3, [r4, #12]
 8004c48:	07db      	lsls	r3, r3, #31
 8004c4a:	d5e1      	bpl.n	8004c10 <__swbuf_r+0x2e>
 8004c4c:	2e0a      	cmp	r6, #10
 8004c4e:	d1df      	bne.n	8004c10 <__swbuf_r+0x2e>
 8004c50:	4621      	mov	r1, r4
 8004c52:	4628      	mov	r0, r5
 8004c54:	f000 fca6 	bl	80055a4 <_fflush_r>
 8004c58:	2800      	cmp	r0, #0
 8004c5a:	d0d9      	beq.n	8004c10 <__swbuf_r+0x2e>
 8004c5c:	e7d6      	b.n	8004c0c <__swbuf_r+0x2a>
	...

08004c60 <__swsetup_r>:
 8004c60:	b538      	push	{r3, r4, r5, lr}
 8004c62:	4b29      	ldr	r3, [pc, #164]	@ (8004d08 <__swsetup_r+0xa8>)
 8004c64:	4605      	mov	r5, r0
 8004c66:	6818      	ldr	r0, [r3, #0]
 8004c68:	460c      	mov	r4, r1
 8004c6a:	b118      	cbz	r0, 8004c74 <__swsetup_r+0x14>
 8004c6c:	6a03      	ldr	r3, [r0, #32]
 8004c6e:	b90b      	cbnz	r3, 8004c74 <__swsetup_r+0x14>
 8004c70:	f7ff feac 	bl	80049cc <__sinit>
 8004c74:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004c78:	0719      	lsls	r1, r3, #28
 8004c7a:	d422      	bmi.n	8004cc2 <__swsetup_r+0x62>
 8004c7c:	06da      	lsls	r2, r3, #27
 8004c7e:	d407      	bmi.n	8004c90 <__swsetup_r+0x30>
 8004c80:	2209      	movs	r2, #9
 8004c82:	602a      	str	r2, [r5, #0]
 8004c84:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004c88:	f04f 30ff 	mov.w	r0, #4294967295
 8004c8c:	81a3      	strh	r3, [r4, #12]
 8004c8e:	e033      	b.n	8004cf8 <__swsetup_r+0x98>
 8004c90:	0758      	lsls	r0, r3, #29
 8004c92:	d512      	bpl.n	8004cba <__swsetup_r+0x5a>
 8004c94:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004c96:	b141      	cbz	r1, 8004caa <__swsetup_r+0x4a>
 8004c98:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004c9c:	4299      	cmp	r1, r3
 8004c9e:	d002      	beq.n	8004ca6 <__swsetup_r+0x46>
 8004ca0:	4628      	mov	r0, r5
 8004ca2:	f000 f8cd 	bl	8004e40 <_free_r>
 8004ca6:	2300      	movs	r3, #0
 8004ca8:	6363      	str	r3, [r4, #52]	@ 0x34
 8004caa:	89a3      	ldrh	r3, [r4, #12]
 8004cac:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8004cb0:	81a3      	strh	r3, [r4, #12]
 8004cb2:	2300      	movs	r3, #0
 8004cb4:	6063      	str	r3, [r4, #4]
 8004cb6:	6923      	ldr	r3, [r4, #16]
 8004cb8:	6023      	str	r3, [r4, #0]
 8004cba:	89a3      	ldrh	r3, [r4, #12]
 8004cbc:	f043 0308 	orr.w	r3, r3, #8
 8004cc0:	81a3      	strh	r3, [r4, #12]
 8004cc2:	6923      	ldr	r3, [r4, #16]
 8004cc4:	b94b      	cbnz	r3, 8004cda <__swsetup_r+0x7a>
 8004cc6:	89a3      	ldrh	r3, [r4, #12]
 8004cc8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004ccc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004cd0:	d003      	beq.n	8004cda <__swsetup_r+0x7a>
 8004cd2:	4621      	mov	r1, r4
 8004cd4:	4628      	mov	r0, r5
 8004cd6:	f000 fcb2 	bl	800563e <__smakebuf_r>
 8004cda:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004cde:	f013 0201 	ands.w	r2, r3, #1
 8004ce2:	d00a      	beq.n	8004cfa <__swsetup_r+0x9a>
 8004ce4:	2200      	movs	r2, #0
 8004ce6:	60a2      	str	r2, [r4, #8]
 8004ce8:	6962      	ldr	r2, [r4, #20]
 8004cea:	4252      	negs	r2, r2
 8004cec:	61a2      	str	r2, [r4, #24]
 8004cee:	6922      	ldr	r2, [r4, #16]
 8004cf0:	b942      	cbnz	r2, 8004d04 <__swsetup_r+0xa4>
 8004cf2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8004cf6:	d1c5      	bne.n	8004c84 <__swsetup_r+0x24>
 8004cf8:	bd38      	pop	{r3, r4, r5, pc}
 8004cfa:	0799      	lsls	r1, r3, #30
 8004cfc:	bf58      	it	pl
 8004cfe:	6962      	ldrpl	r2, [r4, #20]
 8004d00:	60a2      	str	r2, [r4, #8]
 8004d02:	e7f4      	b.n	8004cee <__swsetup_r+0x8e>
 8004d04:	2000      	movs	r0, #0
 8004d06:	e7f7      	b.n	8004cf8 <__swsetup_r+0x98>
 8004d08:	20000018 	.word	0x20000018

08004d0c <memset>:
 8004d0c:	4603      	mov	r3, r0
 8004d0e:	4402      	add	r2, r0
 8004d10:	4293      	cmp	r3, r2
 8004d12:	d100      	bne.n	8004d16 <memset+0xa>
 8004d14:	4770      	bx	lr
 8004d16:	f803 1b01 	strb.w	r1, [r3], #1
 8004d1a:	e7f9      	b.n	8004d10 <memset+0x4>

08004d1c <_close_r>:
 8004d1c:	b538      	push	{r3, r4, r5, lr}
 8004d1e:	2300      	movs	r3, #0
 8004d20:	4d05      	ldr	r5, [pc, #20]	@ (8004d38 <_close_r+0x1c>)
 8004d22:	4604      	mov	r4, r0
 8004d24:	4608      	mov	r0, r1
 8004d26:	602b      	str	r3, [r5, #0]
 8004d28:	f7fc f95f 	bl	8000fea <_close>
 8004d2c:	1c43      	adds	r3, r0, #1
 8004d2e:	d102      	bne.n	8004d36 <_close_r+0x1a>
 8004d30:	682b      	ldr	r3, [r5, #0]
 8004d32:	b103      	cbz	r3, 8004d36 <_close_r+0x1a>
 8004d34:	6023      	str	r3, [r4, #0]
 8004d36:	bd38      	pop	{r3, r4, r5, pc}
 8004d38:	20000320 	.word	0x20000320

08004d3c <_lseek_r>:
 8004d3c:	b538      	push	{r3, r4, r5, lr}
 8004d3e:	4604      	mov	r4, r0
 8004d40:	4608      	mov	r0, r1
 8004d42:	4611      	mov	r1, r2
 8004d44:	2200      	movs	r2, #0
 8004d46:	4d05      	ldr	r5, [pc, #20]	@ (8004d5c <_lseek_r+0x20>)
 8004d48:	602a      	str	r2, [r5, #0]
 8004d4a:	461a      	mov	r2, r3
 8004d4c:	f7fc f971 	bl	8001032 <_lseek>
 8004d50:	1c43      	adds	r3, r0, #1
 8004d52:	d102      	bne.n	8004d5a <_lseek_r+0x1e>
 8004d54:	682b      	ldr	r3, [r5, #0]
 8004d56:	b103      	cbz	r3, 8004d5a <_lseek_r+0x1e>
 8004d58:	6023      	str	r3, [r4, #0]
 8004d5a:	bd38      	pop	{r3, r4, r5, pc}
 8004d5c:	20000320 	.word	0x20000320

08004d60 <_read_r>:
 8004d60:	b538      	push	{r3, r4, r5, lr}
 8004d62:	4604      	mov	r4, r0
 8004d64:	4608      	mov	r0, r1
 8004d66:	4611      	mov	r1, r2
 8004d68:	2200      	movs	r2, #0
 8004d6a:	4d05      	ldr	r5, [pc, #20]	@ (8004d80 <_read_r+0x20>)
 8004d6c:	602a      	str	r2, [r5, #0]
 8004d6e:	461a      	mov	r2, r3
 8004d70:	f7fc f902 	bl	8000f78 <_read>
 8004d74:	1c43      	adds	r3, r0, #1
 8004d76:	d102      	bne.n	8004d7e <_read_r+0x1e>
 8004d78:	682b      	ldr	r3, [r5, #0]
 8004d7a:	b103      	cbz	r3, 8004d7e <_read_r+0x1e>
 8004d7c:	6023      	str	r3, [r4, #0]
 8004d7e:	bd38      	pop	{r3, r4, r5, pc}
 8004d80:	20000320 	.word	0x20000320

08004d84 <_sbrk_r>:
 8004d84:	b538      	push	{r3, r4, r5, lr}
 8004d86:	2300      	movs	r3, #0
 8004d88:	4d05      	ldr	r5, [pc, #20]	@ (8004da0 <_sbrk_r+0x1c>)
 8004d8a:	4604      	mov	r4, r0
 8004d8c:	4608      	mov	r0, r1
 8004d8e:	602b      	str	r3, [r5, #0]
 8004d90:	f7fc f95c 	bl	800104c <_sbrk>
 8004d94:	1c43      	adds	r3, r0, #1
 8004d96:	d102      	bne.n	8004d9e <_sbrk_r+0x1a>
 8004d98:	682b      	ldr	r3, [r5, #0]
 8004d9a:	b103      	cbz	r3, 8004d9e <_sbrk_r+0x1a>
 8004d9c:	6023      	str	r3, [r4, #0]
 8004d9e:	bd38      	pop	{r3, r4, r5, pc}
 8004da0:	20000320 	.word	0x20000320

08004da4 <_write_r>:
 8004da4:	b538      	push	{r3, r4, r5, lr}
 8004da6:	4604      	mov	r4, r0
 8004da8:	4608      	mov	r0, r1
 8004daa:	4611      	mov	r1, r2
 8004dac:	2200      	movs	r2, #0
 8004dae:	4d05      	ldr	r5, [pc, #20]	@ (8004dc4 <_write_r+0x20>)
 8004db0:	602a      	str	r2, [r5, #0]
 8004db2:	461a      	mov	r2, r3
 8004db4:	f7fc f8fd 	bl	8000fb2 <_write>
 8004db8:	1c43      	adds	r3, r0, #1
 8004dba:	d102      	bne.n	8004dc2 <_write_r+0x1e>
 8004dbc:	682b      	ldr	r3, [r5, #0]
 8004dbe:	b103      	cbz	r3, 8004dc2 <_write_r+0x1e>
 8004dc0:	6023      	str	r3, [r4, #0]
 8004dc2:	bd38      	pop	{r3, r4, r5, pc}
 8004dc4:	20000320 	.word	0x20000320

08004dc8 <__errno>:
 8004dc8:	4b01      	ldr	r3, [pc, #4]	@ (8004dd0 <__errno+0x8>)
 8004dca:	6818      	ldr	r0, [r3, #0]
 8004dcc:	4770      	bx	lr
 8004dce:	bf00      	nop
 8004dd0:	20000018 	.word	0x20000018

08004dd4 <__libc_init_array>:
 8004dd4:	b570      	push	{r4, r5, r6, lr}
 8004dd6:	2600      	movs	r6, #0
 8004dd8:	4d0c      	ldr	r5, [pc, #48]	@ (8004e0c <__libc_init_array+0x38>)
 8004dda:	4c0d      	ldr	r4, [pc, #52]	@ (8004e10 <__libc_init_array+0x3c>)
 8004ddc:	1b64      	subs	r4, r4, r5
 8004dde:	10a4      	asrs	r4, r4, #2
 8004de0:	42a6      	cmp	r6, r4
 8004de2:	d109      	bne.n	8004df8 <__libc_init_array+0x24>
 8004de4:	f000 fce8 	bl	80057b8 <_init>
 8004de8:	2600      	movs	r6, #0
 8004dea:	4d0a      	ldr	r5, [pc, #40]	@ (8004e14 <__libc_init_array+0x40>)
 8004dec:	4c0a      	ldr	r4, [pc, #40]	@ (8004e18 <__libc_init_array+0x44>)
 8004dee:	1b64      	subs	r4, r4, r5
 8004df0:	10a4      	asrs	r4, r4, #2
 8004df2:	42a6      	cmp	r6, r4
 8004df4:	d105      	bne.n	8004e02 <__libc_init_array+0x2e>
 8004df6:	bd70      	pop	{r4, r5, r6, pc}
 8004df8:	f855 3b04 	ldr.w	r3, [r5], #4
 8004dfc:	4798      	blx	r3
 8004dfe:	3601      	adds	r6, #1
 8004e00:	e7ee      	b.n	8004de0 <__libc_init_array+0xc>
 8004e02:	f855 3b04 	ldr.w	r3, [r5], #4
 8004e06:	4798      	blx	r3
 8004e08:	3601      	adds	r6, #1
 8004e0a:	e7f2      	b.n	8004df2 <__libc_init_array+0x1e>
 8004e0c:	0800592c 	.word	0x0800592c
 8004e10:	0800592c 	.word	0x0800592c
 8004e14:	0800592c 	.word	0x0800592c
 8004e18:	08005930 	.word	0x08005930

08004e1c <__retarget_lock_init_recursive>:
 8004e1c:	4770      	bx	lr

08004e1e <__retarget_lock_acquire_recursive>:
 8004e1e:	4770      	bx	lr

08004e20 <__retarget_lock_release_recursive>:
 8004e20:	4770      	bx	lr

08004e22 <memcpy>:
 8004e22:	440a      	add	r2, r1
 8004e24:	4291      	cmp	r1, r2
 8004e26:	f100 33ff 	add.w	r3, r0, #4294967295
 8004e2a:	d100      	bne.n	8004e2e <memcpy+0xc>
 8004e2c:	4770      	bx	lr
 8004e2e:	b510      	push	{r4, lr}
 8004e30:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004e34:	4291      	cmp	r1, r2
 8004e36:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004e3a:	d1f9      	bne.n	8004e30 <memcpy+0xe>
 8004e3c:	bd10      	pop	{r4, pc}
	...

08004e40 <_free_r>:
 8004e40:	b538      	push	{r3, r4, r5, lr}
 8004e42:	4605      	mov	r5, r0
 8004e44:	2900      	cmp	r1, #0
 8004e46:	d040      	beq.n	8004eca <_free_r+0x8a>
 8004e48:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004e4c:	1f0c      	subs	r4, r1, #4
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	bfb8      	it	lt
 8004e52:	18e4      	addlt	r4, r4, r3
 8004e54:	f7ff fd22 	bl	800489c <__malloc_lock>
 8004e58:	4a1c      	ldr	r2, [pc, #112]	@ (8004ecc <_free_r+0x8c>)
 8004e5a:	6813      	ldr	r3, [r2, #0]
 8004e5c:	b933      	cbnz	r3, 8004e6c <_free_r+0x2c>
 8004e5e:	6063      	str	r3, [r4, #4]
 8004e60:	6014      	str	r4, [r2, #0]
 8004e62:	4628      	mov	r0, r5
 8004e64:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004e68:	f7ff bd1e 	b.w	80048a8 <__malloc_unlock>
 8004e6c:	42a3      	cmp	r3, r4
 8004e6e:	d908      	bls.n	8004e82 <_free_r+0x42>
 8004e70:	6820      	ldr	r0, [r4, #0]
 8004e72:	1821      	adds	r1, r4, r0
 8004e74:	428b      	cmp	r3, r1
 8004e76:	bf01      	itttt	eq
 8004e78:	6819      	ldreq	r1, [r3, #0]
 8004e7a:	685b      	ldreq	r3, [r3, #4]
 8004e7c:	1809      	addeq	r1, r1, r0
 8004e7e:	6021      	streq	r1, [r4, #0]
 8004e80:	e7ed      	b.n	8004e5e <_free_r+0x1e>
 8004e82:	461a      	mov	r2, r3
 8004e84:	685b      	ldr	r3, [r3, #4]
 8004e86:	b10b      	cbz	r3, 8004e8c <_free_r+0x4c>
 8004e88:	42a3      	cmp	r3, r4
 8004e8a:	d9fa      	bls.n	8004e82 <_free_r+0x42>
 8004e8c:	6811      	ldr	r1, [r2, #0]
 8004e8e:	1850      	adds	r0, r2, r1
 8004e90:	42a0      	cmp	r0, r4
 8004e92:	d10b      	bne.n	8004eac <_free_r+0x6c>
 8004e94:	6820      	ldr	r0, [r4, #0]
 8004e96:	4401      	add	r1, r0
 8004e98:	1850      	adds	r0, r2, r1
 8004e9a:	4283      	cmp	r3, r0
 8004e9c:	6011      	str	r1, [r2, #0]
 8004e9e:	d1e0      	bne.n	8004e62 <_free_r+0x22>
 8004ea0:	6818      	ldr	r0, [r3, #0]
 8004ea2:	685b      	ldr	r3, [r3, #4]
 8004ea4:	4408      	add	r0, r1
 8004ea6:	6010      	str	r0, [r2, #0]
 8004ea8:	6053      	str	r3, [r2, #4]
 8004eaa:	e7da      	b.n	8004e62 <_free_r+0x22>
 8004eac:	d902      	bls.n	8004eb4 <_free_r+0x74>
 8004eae:	230c      	movs	r3, #12
 8004eb0:	602b      	str	r3, [r5, #0]
 8004eb2:	e7d6      	b.n	8004e62 <_free_r+0x22>
 8004eb4:	6820      	ldr	r0, [r4, #0]
 8004eb6:	1821      	adds	r1, r4, r0
 8004eb8:	428b      	cmp	r3, r1
 8004eba:	bf01      	itttt	eq
 8004ebc:	6819      	ldreq	r1, [r3, #0]
 8004ebe:	685b      	ldreq	r3, [r3, #4]
 8004ec0:	1809      	addeq	r1, r1, r0
 8004ec2:	6021      	streq	r1, [r4, #0]
 8004ec4:	6063      	str	r3, [r4, #4]
 8004ec6:	6054      	str	r4, [r2, #4]
 8004ec8:	e7cb      	b.n	8004e62 <_free_r+0x22>
 8004eca:	bd38      	pop	{r3, r4, r5, pc}
 8004ecc:	200001e0 	.word	0x200001e0

08004ed0 <__ssputs_r>:
 8004ed0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004ed4:	461f      	mov	r7, r3
 8004ed6:	688e      	ldr	r6, [r1, #8]
 8004ed8:	4682      	mov	sl, r0
 8004eda:	42be      	cmp	r6, r7
 8004edc:	460c      	mov	r4, r1
 8004ede:	4690      	mov	r8, r2
 8004ee0:	680b      	ldr	r3, [r1, #0]
 8004ee2:	d82d      	bhi.n	8004f40 <__ssputs_r+0x70>
 8004ee4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004ee8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8004eec:	d026      	beq.n	8004f3c <__ssputs_r+0x6c>
 8004eee:	6965      	ldr	r5, [r4, #20]
 8004ef0:	6909      	ldr	r1, [r1, #16]
 8004ef2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004ef6:	eba3 0901 	sub.w	r9, r3, r1
 8004efa:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004efe:	1c7b      	adds	r3, r7, #1
 8004f00:	444b      	add	r3, r9
 8004f02:	106d      	asrs	r5, r5, #1
 8004f04:	429d      	cmp	r5, r3
 8004f06:	bf38      	it	cc
 8004f08:	461d      	movcc	r5, r3
 8004f0a:	0553      	lsls	r3, r2, #21
 8004f0c:	d527      	bpl.n	8004f5e <__ssputs_r+0x8e>
 8004f0e:	4629      	mov	r1, r5
 8004f10:	f7ff fc44 	bl	800479c <_malloc_r>
 8004f14:	4606      	mov	r6, r0
 8004f16:	b360      	cbz	r0, 8004f72 <__ssputs_r+0xa2>
 8004f18:	464a      	mov	r2, r9
 8004f1a:	6921      	ldr	r1, [r4, #16]
 8004f1c:	f7ff ff81 	bl	8004e22 <memcpy>
 8004f20:	89a3      	ldrh	r3, [r4, #12]
 8004f22:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8004f26:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004f2a:	81a3      	strh	r3, [r4, #12]
 8004f2c:	6126      	str	r6, [r4, #16]
 8004f2e:	444e      	add	r6, r9
 8004f30:	6026      	str	r6, [r4, #0]
 8004f32:	463e      	mov	r6, r7
 8004f34:	6165      	str	r5, [r4, #20]
 8004f36:	eba5 0509 	sub.w	r5, r5, r9
 8004f3a:	60a5      	str	r5, [r4, #8]
 8004f3c:	42be      	cmp	r6, r7
 8004f3e:	d900      	bls.n	8004f42 <__ssputs_r+0x72>
 8004f40:	463e      	mov	r6, r7
 8004f42:	4632      	mov	r2, r6
 8004f44:	4641      	mov	r1, r8
 8004f46:	6820      	ldr	r0, [r4, #0]
 8004f48:	f000 fbb5 	bl	80056b6 <memmove>
 8004f4c:	2000      	movs	r0, #0
 8004f4e:	68a3      	ldr	r3, [r4, #8]
 8004f50:	1b9b      	subs	r3, r3, r6
 8004f52:	60a3      	str	r3, [r4, #8]
 8004f54:	6823      	ldr	r3, [r4, #0]
 8004f56:	4433      	add	r3, r6
 8004f58:	6023      	str	r3, [r4, #0]
 8004f5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f5e:	462a      	mov	r2, r5
 8004f60:	f000 fbf4 	bl	800574c <_realloc_r>
 8004f64:	4606      	mov	r6, r0
 8004f66:	2800      	cmp	r0, #0
 8004f68:	d1e0      	bne.n	8004f2c <__ssputs_r+0x5c>
 8004f6a:	4650      	mov	r0, sl
 8004f6c:	6921      	ldr	r1, [r4, #16]
 8004f6e:	f7ff ff67 	bl	8004e40 <_free_r>
 8004f72:	230c      	movs	r3, #12
 8004f74:	f8ca 3000 	str.w	r3, [sl]
 8004f78:	89a3      	ldrh	r3, [r4, #12]
 8004f7a:	f04f 30ff 	mov.w	r0, #4294967295
 8004f7e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004f82:	81a3      	strh	r3, [r4, #12]
 8004f84:	e7e9      	b.n	8004f5a <__ssputs_r+0x8a>
	...

08004f88 <_svfiprintf_r>:
 8004f88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f8c:	4698      	mov	r8, r3
 8004f8e:	898b      	ldrh	r3, [r1, #12]
 8004f90:	4607      	mov	r7, r0
 8004f92:	061b      	lsls	r3, r3, #24
 8004f94:	460d      	mov	r5, r1
 8004f96:	4614      	mov	r4, r2
 8004f98:	b09d      	sub	sp, #116	@ 0x74
 8004f9a:	d510      	bpl.n	8004fbe <_svfiprintf_r+0x36>
 8004f9c:	690b      	ldr	r3, [r1, #16]
 8004f9e:	b973      	cbnz	r3, 8004fbe <_svfiprintf_r+0x36>
 8004fa0:	2140      	movs	r1, #64	@ 0x40
 8004fa2:	f7ff fbfb 	bl	800479c <_malloc_r>
 8004fa6:	6028      	str	r0, [r5, #0]
 8004fa8:	6128      	str	r0, [r5, #16]
 8004faa:	b930      	cbnz	r0, 8004fba <_svfiprintf_r+0x32>
 8004fac:	230c      	movs	r3, #12
 8004fae:	603b      	str	r3, [r7, #0]
 8004fb0:	f04f 30ff 	mov.w	r0, #4294967295
 8004fb4:	b01d      	add	sp, #116	@ 0x74
 8004fb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004fba:	2340      	movs	r3, #64	@ 0x40
 8004fbc:	616b      	str	r3, [r5, #20]
 8004fbe:	2300      	movs	r3, #0
 8004fc0:	9309      	str	r3, [sp, #36]	@ 0x24
 8004fc2:	2320      	movs	r3, #32
 8004fc4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004fc8:	2330      	movs	r3, #48	@ 0x30
 8004fca:	f04f 0901 	mov.w	r9, #1
 8004fce:	f8cd 800c 	str.w	r8, [sp, #12]
 8004fd2:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800516c <_svfiprintf_r+0x1e4>
 8004fd6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004fda:	4623      	mov	r3, r4
 8004fdc:	469a      	mov	sl, r3
 8004fde:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004fe2:	b10a      	cbz	r2, 8004fe8 <_svfiprintf_r+0x60>
 8004fe4:	2a25      	cmp	r2, #37	@ 0x25
 8004fe6:	d1f9      	bne.n	8004fdc <_svfiprintf_r+0x54>
 8004fe8:	ebba 0b04 	subs.w	fp, sl, r4
 8004fec:	d00b      	beq.n	8005006 <_svfiprintf_r+0x7e>
 8004fee:	465b      	mov	r3, fp
 8004ff0:	4622      	mov	r2, r4
 8004ff2:	4629      	mov	r1, r5
 8004ff4:	4638      	mov	r0, r7
 8004ff6:	f7ff ff6b 	bl	8004ed0 <__ssputs_r>
 8004ffa:	3001      	adds	r0, #1
 8004ffc:	f000 80a7 	beq.w	800514e <_svfiprintf_r+0x1c6>
 8005000:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005002:	445a      	add	r2, fp
 8005004:	9209      	str	r2, [sp, #36]	@ 0x24
 8005006:	f89a 3000 	ldrb.w	r3, [sl]
 800500a:	2b00      	cmp	r3, #0
 800500c:	f000 809f 	beq.w	800514e <_svfiprintf_r+0x1c6>
 8005010:	2300      	movs	r3, #0
 8005012:	f04f 32ff 	mov.w	r2, #4294967295
 8005016:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800501a:	f10a 0a01 	add.w	sl, sl, #1
 800501e:	9304      	str	r3, [sp, #16]
 8005020:	9307      	str	r3, [sp, #28]
 8005022:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005026:	931a      	str	r3, [sp, #104]	@ 0x68
 8005028:	4654      	mov	r4, sl
 800502a:	2205      	movs	r2, #5
 800502c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005030:	484e      	ldr	r0, [pc, #312]	@ (800516c <_svfiprintf_r+0x1e4>)
 8005032:	f000 fb7d 	bl	8005730 <memchr>
 8005036:	9a04      	ldr	r2, [sp, #16]
 8005038:	b9d8      	cbnz	r0, 8005072 <_svfiprintf_r+0xea>
 800503a:	06d0      	lsls	r0, r2, #27
 800503c:	bf44      	itt	mi
 800503e:	2320      	movmi	r3, #32
 8005040:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005044:	0711      	lsls	r1, r2, #28
 8005046:	bf44      	itt	mi
 8005048:	232b      	movmi	r3, #43	@ 0x2b
 800504a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800504e:	f89a 3000 	ldrb.w	r3, [sl]
 8005052:	2b2a      	cmp	r3, #42	@ 0x2a
 8005054:	d015      	beq.n	8005082 <_svfiprintf_r+0xfa>
 8005056:	4654      	mov	r4, sl
 8005058:	2000      	movs	r0, #0
 800505a:	f04f 0c0a 	mov.w	ip, #10
 800505e:	9a07      	ldr	r2, [sp, #28]
 8005060:	4621      	mov	r1, r4
 8005062:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005066:	3b30      	subs	r3, #48	@ 0x30
 8005068:	2b09      	cmp	r3, #9
 800506a:	d94b      	bls.n	8005104 <_svfiprintf_r+0x17c>
 800506c:	b1b0      	cbz	r0, 800509c <_svfiprintf_r+0x114>
 800506e:	9207      	str	r2, [sp, #28]
 8005070:	e014      	b.n	800509c <_svfiprintf_r+0x114>
 8005072:	eba0 0308 	sub.w	r3, r0, r8
 8005076:	fa09 f303 	lsl.w	r3, r9, r3
 800507a:	4313      	orrs	r3, r2
 800507c:	46a2      	mov	sl, r4
 800507e:	9304      	str	r3, [sp, #16]
 8005080:	e7d2      	b.n	8005028 <_svfiprintf_r+0xa0>
 8005082:	9b03      	ldr	r3, [sp, #12]
 8005084:	1d19      	adds	r1, r3, #4
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	9103      	str	r1, [sp, #12]
 800508a:	2b00      	cmp	r3, #0
 800508c:	bfbb      	ittet	lt
 800508e:	425b      	neglt	r3, r3
 8005090:	f042 0202 	orrlt.w	r2, r2, #2
 8005094:	9307      	strge	r3, [sp, #28]
 8005096:	9307      	strlt	r3, [sp, #28]
 8005098:	bfb8      	it	lt
 800509a:	9204      	strlt	r2, [sp, #16]
 800509c:	7823      	ldrb	r3, [r4, #0]
 800509e:	2b2e      	cmp	r3, #46	@ 0x2e
 80050a0:	d10a      	bne.n	80050b8 <_svfiprintf_r+0x130>
 80050a2:	7863      	ldrb	r3, [r4, #1]
 80050a4:	2b2a      	cmp	r3, #42	@ 0x2a
 80050a6:	d132      	bne.n	800510e <_svfiprintf_r+0x186>
 80050a8:	9b03      	ldr	r3, [sp, #12]
 80050aa:	3402      	adds	r4, #2
 80050ac:	1d1a      	adds	r2, r3, #4
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	9203      	str	r2, [sp, #12]
 80050b2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80050b6:	9305      	str	r3, [sp, #20]
 80050b8:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8005170 <_svfiprintf_r+0x1e8>
 80050bc:	2203      	movs	r2, #3
 80050be:	4650      	mov	r0, sl
 80050c0:	7821      	ldrb	r1, [r4, #0]
 80050c2:	f000 fb35 	bl	8005730 <memchr>
 80050c6:	b138      	cbz	r0, 80050d8 <_svfiprintf_r+0x150>
 80050c8:	2240      	movs	r2, #64	@ 0x40
 80050ca:	9b04      	ldr	r3, [sp, #16]
 80050cc:	eba0 000a 	sub.w	r0, r0, sl
 80050d0:	4082      	lsls	r2, r0
 80050d2:	4313      	orrs	r3, r2
 80050d4:	3401      	adds	r4, #1
 80050d6:	9304      	str	r3, [sp, #16]
 80050d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80050dc:	2206      	movs	r2, #6
 80050de:	4825      	ldr	r0, [pc, #148]	@ (8005174 <_svfiprintf_r+0x1ec>)
 80050e0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80050e4:	f000 fb24 	bl	8005730 <memchr>
 80050e8:	2800      	cmp	r0, #0
 80050ea:	d036      	beq.n	800515a <_svfiprintf_r+0x1d2>
 80050ec:	4b22      	ldr	r3, [pc, #136]	@ (8005178 <_svfiprintf_r+0x1f0>)
 80050ee:	bb1b      	cbnz	r3, 8005138 <_svfiprintf_r+0x1b0>
 80050f0:	9b03      	ldr	r3, [sp, #12]
 80050f2:	3307      	adds	r3, #7
 80050f4:	f023 0307 	bic.w	r3, r3, #7
 80050f8:	3308      	adds	r3, #8
 80050fa:	9303      	str	r3, [sp, #12]
 80050fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80050fe:	4433      	add	r3, r6
 8005100:	9309      	str	r3, [sp, #36]	@ 0x24
 8005102:	e76a      	b.n	8004fda <_svfiprintf_r+0x52>
 8005104:	460c      	mov	r4, r1
 8005106:	2001      	movs	r0, #1
 8005108:	fb0c 3202 	mla	r2, ip, r2, r3
 800510c:	e7a8      	b.n	8005060 <_svfiprintf_r+0xd8>
 800510e:	2300      	movs	r3, #0
 8005110:	f04f 0c0a 	mov.w	ip, #10
 8005114:	4619      	mov	r1, r3
 8005116:	3401      	adds	r4, #1
 8005118:	9305      	str	r3, [sp, #20]
 800511a:	4620      	mov	r0, r4
 800511c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005120:	3a30      	subs	r2, #48	@ 0x30
 8005122:	2a09      	cmp	r2, #9
 8005124:	d903      	bls.n	800512e <_svfiprintf_r+0x1a6>
 8005126:	2b00      	cmp	r3, #0
 8005128:	d0c6      	beq.n	80050b8 <_svfiprintf_r+0x130>
 800512a:	9105      	str	r1, [sp, #20]
 800512c:	e7c4      	b.n	80050b8 <_svfiprintf_r+0x130>
 800512e:	4604      	mov	r4, r0
 8005130:	2301      	movs	r3, #1
 8005132:	fb0c 2101 	mla	r1, ip, r1, r2
 8005136:	e7f0      	b.n	800511a <_svfiprintf_r+0x192>
 8005138:	ab03      	add	r3, sp, #12
 800513a:	9300      	str	r3, [sp, #0]
 800513c:	462a      	mov	r2, r5
 800513e:	4638      	mov	r0, r7
 8005140:	4b0e      	ldr	r3, [pc, #56]	@ (800517c <_svfiprintf_r+0x1f4>)
 8005142:	a904      	add	r1, sp, #16
 8005144:	f3af 8000 	nop.w
 8005148:	1c42      	adds	r2, r0, #1
 800514a:	4606      	mov	r6, r0
 800514c:	d1d6      	bne.n	80050fc <_svfiprintf_r+0x174>
 800514e:	89ab      	ldrh	r3, [r5, #12]
 8005150:	065b      	lsls	r3, r3, #25
 8005152:	f53f af2d 	bmi.w	8004fb0 <_svfiprintf_r+0x28>
 8005156:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005158:	e72c      	b.n	8004fb4 <_svfiprintf_r+0x2c>
 800515a:	ab03      	add	r3, sp, #12
 800515c:	9300      	str	r3, [sp, #0]
 800515e:	462a      	mov	r2, r5
 8005160:	4638      	mov	r0, r7
 8005162:	4b06      	ldr	r3, [pc, #24]	@ (800517c <_svfiprintf_r+0x1f4>)
 8005164:	a904      	add	r1, sp, #16
 8005166:	f000 f87d 	bl	8005264 <_printf_i>
 800516a:	e7ed      	b.n	8005148 <_svfiprintf_r+0x1c0>
 800516c:	080058ee 	.word	0x080058ee
 8005170:	080058f4 	.word	0x080058f4
 8005174:	080058f8 	.word	0x080058f8
 8005178:	00000000 	.word	0x00000000
 800517c:	08004ed1 	.word	0x08004ed1

08005180 <_printf_common>:
 8005180:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005184:	4616      	mov	r6, r2
 8005186:	4698      	mov	r8, r3
 8005188:	688a      	ldr	r2, [r1, #8]
 800518a:	690b      	ldr	r3, [r1, #16]
 800518c:	4607      	mov	r7, r0
 800518e:	4293      	cmp	r3, r2
 8005190:	bfb8      	it	lt
 8005192:	4613      	movlt	r3, r2
 8005194:	6033      	str	r3, [r6, #0]
 8005196:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800519a:	460c      	mov	r4, r1
 800519c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80051a0:	b10a      	cbz	r2, 80051a6 <_printf_common+0x26>
 80051a2:	3301      	adds	r3, #1
 80051a4:	6033      	str	r3, [r6, #0]
 80051a6:	6823      	ldr	r3, [r4, #0]
 80051a8:	0699      	lsls	r1, r3, #26
 80051aa:	bf42      	ittt	mi
 80051ac:	6833      	ldrmi	r3, [r6, #0]
 80051ae:	3302      	addmi	r3, #2
 80051b0:	6033      	strmi	r3, [r6, #0]
 80051b2:	6825      	ldr	r5, [r4, #0]
 80051b4:	f015 0506 	ands.w	r5, r5, #6
 80051b8:	d106      	bne.n	80051c8 <_printf_common+0x48>
 80051ba:	f104 0a19 	add.w	sl, r4, #25
 80051be:	68e3      	ldr	r3, [r4, #12]
 80051c0:	6832      	ldr	r2, [r6, #0]
 80051c2:	1a9b      	subs	r3, r3, r2
 80051c4:	42ab      	cmp	r3, r5
 80051c6:	dc2b      	bgt.n	8005220 <_printf_common+0xa0>
 80051c8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80051cc:	6822      	ldr	r2, [r4, #0]
 80051ce:	3b00      	subs	r3, #0
 80051d0:	bf18      	it	ne
 80051d2:	2301      	movne	r3, #1
 80051d4:	0692      	lsls	r2, r2, #26
 80051d6:	d430      	bmi.n	800523a <_printf_common+0xba>
 80051d8:	4641      	mov	r1, r8
 80051da:	4638      	mov	r0, r7
 80051dc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80051e0:	47c8      	blx	r9
 80051e2:	3001      	adds	r0, #1
 80051e4:	d023      	beq.n	800522e <_printf_common+0xae>
 80051e6:	6823      	ldr	r3, [r4, #0]
 80051e8:	6922      	ldr	r2, [r4, #16]
 80051ea:	f003 0306 	and.w	r3, r3, #6
 80051ee:	2b04      	cmp	r3, #4
 80051f0:	bf14      	ite	ne
 80051f2:	2500      	movne	r5, #0
 80051f4:	6833      	ldreq	r3, [r6, #0]
 80051f6:	f04f 0600 	mov.w	r6, #0
 80051fa:	bf08      	it	eq
 80051fc:	68e5      	ldreq	r5, [r4, #12]
 80051fe:	f104 041a 	add.w	r4, r4, #26
 8005202:	bf08      	it	eq
 8005204:	1aed      	subeq	r5, r5, r3
 8005206:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800520a:	bf08      	it	eq
 800520c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005210:	4293      	cmp	r3, r2
 8005212:	bfc4      	itt	gt
 8005214:	1a9b      	subgt	r3, r3, r2
 8005216:	18ed      	addgt	r5, r5, r3
 8005218:	42b5      	cmp	r5, r6
 800521a:	d11a      	bne.n	8005252 <_printf_common+0xd2>
 800521c:	2000      	movs	r0, #0
 800521e:	e008      	b.n	8005232 <_printf_common+0xb2>
 8005220:	2301      	movs	r3, #1
 8005222:	4652      	mov	r2, sl
 8005224:	4641      	mov	r1, r8
 8005226:	4638      	mov	r0, r7
 8005228:	47c8      	blx	r9
 800522a:	3001      	adds	r0, #1
 800522c:	d103      	bne.n	8005236 <_printf_common+0xb6>
 800522e:	f04f 30ff 	mov.w	r0, #4294967295
 8005232:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005236:	3501      	adds	r5, #1
 8005238:	e7c1      	b.n	80051be <_printf_common+0x3e>
 800523a:	2030      	movs	r0, #48	@ 0x30
 800523c:	18e1      	adds	r1, r4, r3
 800523e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005242:	1c5a      	adds	r2, r3, #1
 8005244:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005248:	4422      	add	r2, r4
 800524a:	3302      	adds	r3, #2
 800524c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005250:	e7c2      	b.n	80051d8 <_printf_common+0x58>
 8005252:	2301      	movs	r3, #1
 8005254:	4622      	mov	r2, r4
 8005256:	4641      	mov	r1, r8
 8005258:	4638      	mov	r0, r7
 800525a:	47c8      	blx	r9
 800525c:	3001      	adds	r0, #1
 800525e:	d0e6      	beq.n	800522e <_printf_common+0xae>
 8005260:	3601      	adds	r6, #1
 8005262:	e7d9      	b.n	8005218 <_printf_common+0x98>

08005264 <_printf_i>:
 8005264:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005268:	7e0f      	ldrb	r7, [r1, #24]
 800526a:	4691      	mov	r9, r2
 800526c:	2f78      	cmp	r7, #120	@ 0x78
 800526e:	4680      	mov	r8, r0
 8005270:	460c      	mov	r4, r1
 8005272:	469a      	mov	sl, r3
 8005274:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005276:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800527a:	d807      	bhi.n	800528c <_printf_i+0x28>
 800527c:	2f62      	cmp	r7, #98	@ 0x62
 800527e:	d80a      	bhi.n	8005296 <_printf_i+0x32>
 8005280:	2f00      	cmp	r7, #0
 8005282:	f000 80d3 	beq.w	800542c <_printf_i+0x1c8>
 8005286:	2f58      	cmp	r7, #88	@ 0x58
 8005288:	f000 80ba 	beq.w	8005400 <_printf_i+0x19c>
 800528c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005290:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005294:	e03a      	b.n	800530c <_printf_i+0xa8>
 8005296:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800529a:	2b15      	cmp	r3, #21
 800529c:	d8f6      	bhi.n	800528c <_printf_i+0x28>
 800529e:	a101      	add	r1, pc, #4	@ (adr r1, 80052a4 <_printf_i+0x40>)
 80052a0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80052a4:	080052fd 	.word	0x080052fd
 80052a8:	08005311 	.word	0x08005311
 80052ac:	0800528d 	.word	0x0800528d
 80052b0:	0800528d 	.word	0x0800528d
 80052b4:	0800528d 	.word	0x0800528d
 80052b8:	0800528d 	.word	0x0800528d
 80052bc:	08005311 	.word	0x08005311
 80052c0:	0800528d 	.word	0x0800528d
 80052c4:	0800528d 	.word	0x0800528d
 80052c8:	0800528d 	.word	0x0800528d
 80052cc:	0800528d 	.word	0x0800528d
 80052d0:	08005413 	.word	0x08005413
 80052d4:	0800533b 	.word	0x0800533b
 80052d8:	080053cd 	.word	0x080053cd
 80052dc:	0800528d 	.word	0x0800528d
 80052e0:	0800528d 	.word	0x0800528d
 80052e4:	08005435 	.word	0x08005435
 80052e8:	0800528d 	.word	0x0800528d
 80052ec:	0800533b 	.word	0x0800533b
 80052f0:	0800528d 	.word	0x0800528d
 80052f4:	0800528d 	.word	0x0800528d
 80052f8:	080053d5 	.word	0x080053d5
 80052fc:	6833      	ldr	r3, [r6, #0]
 80052fe:	1d1a      	adds	r2, r3, #4
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	6032      	str	r2, [r6, #0]
 8005304:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005308:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800530c:	2301      	movs	r3, #1
 800530e:	e09e      	b.n	800544e <_printf_i+0x1ea>
 8005310:	6833      	ldr	r3, [r6, #0]
 8005312:	6820      	ldr	r0, [r4, #0]
 8005314:	1d19      	adds	r1, r3, #4
 8005316:	6031      	str	r1, [r6, #0]
 8005318:	0606      	lsls	r6, r0, #24
 800531a:	d501      	bpl.n	8005320 <_printf_i+0xbc>
 800531c:	681d      	ldr	r5, [r3, #0]
 800531e:	e003      	b.n	8005328 <_printf_i+0xc4>
 8005320:	0645      	lsls	r5, r0, #25
 8005322:	d5fb      	bpl.n	800531c <_printf_i+0xb8>
 8005324:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005328:	2d00      	cmp	r5, #0
 800532a:	da03      	bge.n	8005334 <_printf_i+0xd0>
 800532c:	232d      	movs	r3, #45	@ 0x2d
 800532e:	426d      	negs	r5, r5
 8005330:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005334:	230a      	movs	r3, #10
 8005336:	4859      	ldr	r0, [pc, #356]	@ (800549c <_printf_i+0x238>)
 8005338:	e011      	b.n	800535e <_printf_i+0xfa>
 800533a:	6821      	ldr	r1, [r4, #0]
 800533c:	6833      	ldr	r3, [r6, #0]
 800533e:	0608      	lsls	r0, r1, #24
 8005340:	f853 5b04 	ldr.w	r5, [r3], #4
 8005344:	d402      	bmi.n	800534c <_printf_i+0xe8>
 8005346:	0649      	lsls	r1, r1, #25
 8005348:	bf48      	it	mi
 800534a:	b2ad      	uxthmi	r5, r5
 800534c:	2f6f      	cmp	r7, #111	@ 0x6f
 800534e:	6033      	str	r3, [r6, #0]
 8005350:	bf14      	ite	ne
 8005352:	230a      	movne	r3, #10
 8005354:	2308      	moveq	r3, #8
 8005356:	4851      	ldr	r0, [pc, #324]	@ (800549c <_printf_i+0x238>)
 8005358:	2100      	movs	r1, #0
 800535a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800535e:	6866      	ldr	r6, [r4, #4]
 8005360:	2e00      	cmp	r6, #0
 8005362:	bfa8      	it	ge
 8005364:	6821      	ldrge	r1, [r4, #0]
 8005366:	60a6      	str	r6, [r4, #8]
 8005368:	bfa4      	itt	ge
 800536a:	f021 0104 	bicge.w	r1, r1, #4
 800536e:	6021      	strge	r1, [r4, #0]
 8005370:	b90d      	cbnz	r5, 8005376 <_printf_i+0x112>
 8005372:	2e00      	cmp	r6, #0
 8005374:	d04b      	beq.n	800540e <_printf_i+0x1aa>
 8005376:	4616      	mov	r6, r2
 8005378:	fbb5 f1f3 	udiv	r1, r5, r3
 800537c:	fb03 5711 	mls	r7, r3, r1, r5
 8005380:	5dc7      	ldrb	r7, [r0, r7]
 8005382:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005386:	462f      	mov	r7, r5
 8005388:	42bb      	cmp	r3, r7
 800538a:	460d      	mov	r5, r1
 800538c:	d9f4      	bls.n	8005378 <_printf_i+0x114>
 800538e:	2b08      	cmp	r3, #8
 8005390:	d10b      	bne.n	80053aa <_printf_i+0x146>
 8005392:	6823      	ldr	r3, [r4, #0]
 8005394:	07df      	lsls	r7, r3, #31
 8005396:	d508      	bpl.n	80053aa <_printf_i+0x146>
 8005398:	6923      	ldr	r3, [r4, #16]
 800539a:	6861      	ldr	r1, [r4, #4]
 800539c:	4299      	cmp	r1, r3
 800539e:	bfde      	ittt	le
 80053a0:	2330      	movle	r3, #48	@ 0x30
 80053a2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80053a6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80053aa:	1b92      	subs	r2, r2, r6
 80053ac:	6122      	str	r2, [r4, #16]
 80053ae:	464b      	mov	r3, r9
 80053b0:	4621      	mov	r1, r4
 80053b2:	4640      	mov	r0, r8
 80053b4:	f8cd a000 	str.w	sl, [sp]
 80053b8:	aa03      	add	r2, sp, #12
 80053ba:	f7ff fee1 	bl	8005180 <_printf_common>
 80053be:	3001      	adds	r0, #1
 80053c0:	d14a      	bne.n	8005458 <_printf_i+0x1f4>
 80053c2:	f04f 30ff 	mov.w	r0, #4294967295
 80053c6:	b004      	add	sp, #16
 80053c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80053cc:	6823      	ldr	r3, [r4, #0]
 80053ce:	f043 0320 	orr.w	r3, r3, #32
 80053d2:	6023      	str	r3, [r4, #0]
 80053d4:	2778      	movs	r7, #120	@ 0x78
 80053d6:	4832      	ldr	r0, [pc, #200]	@ (80054a0 <_printf_i+0x23c>)
 80053d8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80053dc:	6823      	ldr	r3, [r4, #0]
 80053de:	6831      	ldr	r1, [r6, #0]
 80053e0:	061f      	lsls	r7, r3, #24
 80053e2:	f851 5b04 	ldr.w	r5, [r1], #4
 80053e6:	d402      	bmi.n	80053ee <_printf_i+0x18a>
 80053e8:	065f      	lsls	r7, r3, #25
 80053ea:	bf48      	it	mi
 80053ec:	b2ad      	uxthmi	r5, r5
 80053ee:	6031      	str	r1, [r6, #0]
 80053f0:	07d9      	lsls	r1, r3, #31
 80053f2:	bf44      	itt	mi
 80053f4:	f043 0320 	orrmi.w	r3, r3, #32
 80053f8:	6023      	strmi	r3, [r4, #0]
 80053fa:	b11d      	cbz	r5, 8005404 <_printf_i+0x1a0>
 80053fc:	2310      	movs	r3, #16
 80053fe:	e7ab      	b.n	8005358 <_printf_i+0xf4>
 8005400:	4826      	ldr	r0, [pc, #152]	@ (800549c <_printf_i+0x238>)
 8005402:	e7e9      	b.n	80053d8 <_printf_i+0x174>
 8005404:	6823      	ldr	r3, [r4, #0]
 8005406:	f023 0320 	bic.w	r3, r3, #32
 800540a:	6023      	str	r3, [r4, #0]
 800540c:	e7f6      	b.n	80053fc <_printf_i+0x198>
 800540e:	4616      	mov	r6, r2
 8005410:	e7bd      	b.n	800538e <_printf_i+0x12a>
 8005412:	6833      	ldr	r3, [r6, #0]
 8005414:	6825      	ldr	r5, [r4, #0]
 8005416:	1d18      	adds	r0, r3, #4
 8005418:	6961      	ldr	r1, [r4, #20]
 800541a:	6030      	str	r0, [r6, #0]
 800541c:	062e      	lsls	r6, r5, #24
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	d501      	bpl.n	8005426 <_printf_i+0x1c2>
 8005422:	6019      	str	r1, [r3, #0]
 8005424:	e002      	b.n	800542c <_printf_i+0x1c8>
 8005426:	0668      	lsls	r0, r5, #25
 8005428:	d5fb      	bpl.n	8005422 <_printf_i+0x1be>
 800542a:	8019      	strh	r1, [r3, #0]
 800542c:	2300      	movs	r3, #0
 800542e:	4616      	mov	r6, r2
 8005430:	6123      	str	r3, [r4, #16]
 8005432:	e7bc      	b.n	80053ae <_printf_i+0x14a>
 8005434:	6833      	ldr	r3, [r6, #0]
 8005436:	2100      	movs	r1, #0
 8005438:	1d1a      	adds	r2, r3, #4
 800543a:	6032      	str	r2, [r6, #0]
 800543c:	681e      	ldr	r6, [r3, #0]
 800543e:	6862      	ldr	r2, [r4, #4]
 8005440:	4630      	mov	r0, r6
 8005442:	f000 f975 	bl	8005730 <memchr>
 8005446:	b108      	cbz	r0, 800544c <_printf_i+0x1e8>
 8005448:	1b80      	subs	r0, r0, r6
 800544a:	6060      	str	r0, [r4, #4]
 800544c:	6863      	ldr	r3, [r4, #4]
 800544e:	6123      	str	r3, [r4, #16]
 8005450:	2300      	movs	r3, #0
 8005452:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005456:	e7aa      	b.n	80053ae <_printf_i+0x14a>
 8005458:	4632      	mov	r2, r6
 800545a:	4649      	mov	r1, r9
 800545c:	4640      	mov	r0, r8
 800545e:	6923      	ldr	r3, [r4, #16]
 8005460:	47d0      	blx	sl
 8005462:	3001      	adds	r0, #1
 8005464:	d0ad      	beq.n	80053c2 <_printf_i+0x15e>
 8005466:	6823      	ldr	r3, [r4, #0]
 8005468:	079b      	lsls	r3, r3, #30
 800546a:	d413      	bmi.n	8005494 <_printf_i+0x230>
 800546c:	68e0      	ldr	r0, [r4, #12]
 800546e:	9b03      	ldr	r3, [sp, #12]
 8005470:	4298      	cmp	r0, r3
 8005472:	bfb8      	it	lt
 8005474:	4618      	movlt	r0, r3
 8005476:	e7a6      	b.n	80053c6 <_printf_i+0x162>
 8005478:	2301      	movs	r3, #1
 800547a:	4632      	mov	r2, r6
 800547c:	4649      	mov	r1, r9
 800547e:	4640      	mov	r0, r8
 8005480:	47d0      	blx	sl
 8005482:	3001      	adds	r0, #1
 8005484:	d09d      	beq.n	80053c2 <_printf_i+0x15e>
 8005486:	3501      	adds	r5, #1
 8005488:	68e3      	ldr	r3, [r4, #12]
 800548a:	9903      	ldr	r1, [sp, #12]
 800548c:	1a5b      	subs	r3, r3, r1
 800548e:	42ab      	cmp	r3, r5
 8005490:	dcf2      	bgt.n	8005478 <_printf_i+0x214>
 8005492:	e7eb      	b.n	800546c <_printf_i+0x208>
 8005494:	2500      	movs	r5, #0
 8005496:	f104 0619 	add.w	r6, r4, #25
 800549a:	e7f5      	b.n	8005488 <_printf_i+0x224>
 800549c:	080058ff 	.word	0x080058ff
 80054a0:	08005910 	.word	0x08005910

080054a4 <__sflush_r>:
 80054a4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80054a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80054aa:	0716      	lsls	r6, r2, #28
 80054ac:	4605      	mov	r5, r0
 80054ae:	460c      	mov	r4, r1
 80054b0:	d454      	bmi.n	800555c <__sflush_r+0xb8>
 80054b2:	684b      	ldr	r3, [r1, #4]
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	dc02      	bgt.n	80054be <__sflush_r+0x1a>
 80054b8:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	dd48      	ble.n	8005550 <__sflush_r+0xac>
 80054be:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80054c0:	2e00      	cmp	r6, #0
 80054c2:	d045      	beq.n	8005550 <__sflush_r+0xac>
 80054c4:	2300      	movs	r3, #0
 80054c6:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80054ca:	682f      	ldr	r7, [r5, #0]
 80054cc:	6a21      	ldr	r1, [r4, #32]
 80054ce:	602b      	str	r3, [r5, #0]
 80054d0:	d030      	beq.n	8005534 <__sflush_r+0x90>
 80054d2:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80054d4:	89a3      	ldrh	r3, [r4, #12]
 80054d6:	0759      	lsls	r1, r3, #29
 80054d8:	d505      	bpl.n	80054e6 <__sflush_r+0x42>
 80054da:	6863      	ldr	r3, [r4, #4]
 80054dc:	1ad2      	subs	r2, r2, r3
 80054de:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80054e0:	b10b      	cbz	r3, 80054e6 <__sflush_r+0x42>
 80054e2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80054e4:	1ad2      	subs	r2, r2, r3
 80054e6:	2300      	movs	r3, #0
 80054e8:	4628      	mov	r0, r5
 80054ea:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80054ec:	6a21      	ldr	r1, [r4, #32]
 80054ee:	47b0      	blx	r6
 80054f0:	1c43      	adds	r3, r0, #1
 80054f2:	89a3      	ldrh	r3, [r4, #12]
 80054f4:	d106      	bne.n	8005504 <__sflush_r+0x60>
 80054f6:	6829      	ldr	r1, [r5, #0]
 80054f8:	291d      	cmp	r1, #29
 80054fa:	d82b      	bhi.n	8005554 <__sflush_r+0xb0>
 80054fc:	4a28      	ldr	r2, [pc, #160]	@ (80055a0 <__sflush_r+0xfc>)
 80054fe:	410a      	asrs	r2, r1
 8005500:	07d6      	lsls	r6, r2, #31
 8005502:	d427      	bmi.n	8005554 <__sflush_r+0xb0>
 8005504:	2200      	movs	r2, #0
 8005506:	6062      	str	r2, [r4, #4]
 8005508:	6922      	ldr	r2, [r4, #16]
 800550a:	04d9      	lsls	r1, r3, #19
 800550c:	6022      	str	r2, [r4, #0]
 800550e:	d504      	bpl.n	800551a <__sflush_r+0x76>
 8005510:	1c42      	adds	r2, r0, #1
 8005512:	d101      	bne.n	8005518 <__sflush_r+0x74>
 8005514:	682b      	ldr	r3, [r5, #0]
 8005516:	b903      	cbnz	r3, 800551a <__sflush_r+0x76>
 8005518:	6560      	str	r0, [r4, #84]	@ 0x54
 800551a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800551c:	602f      	str	r7, [r5, #0]
 800551e:	b1b9      	cbz	r1, 8005550 <__sflush_r+0xac>
 8005520:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005524:	4299      	cmp	r1, r3
 8005526:	d002      	beq.n	800552e <__sflush_r+0x8a>
 8005528:	4628      	mov	r0, r5
 800552a:	f7ff fc89 	bl	8004e40 <_free_r>
 800552e:	2300      	movs	r3, #0
 8005530:	6363      	str	r3, [r4, #52]	@ 0x34
 8005532:	e00d      	b.n	8005550 <__sflush_r+0xac>
 8005534:	2301      	movs	r3, #1
 8005536:	4628      	mov	r0, r5
 8005538:	47b0      	blx	r6
 800553a:	4602      	mov	r2, r0
 800553c:	1c50      	adds	r0, r2, #1
 800553e:	d1c9      	bne.n	80054d4 <__sflush_r+0x30>
 8005540:	682b      	ldr	r3, [r5, #0]
 8005542:	2b00      	cmp	r3, #0
 8005544:	d0c6      	beq.n	80054d4 <__sflush_r+0x30>
 8005546:	2b1d      	cmp	r3, #29
 8005548:	d001      	beq.n	800554e <__sflush_r+0xaa>
 800554a:	2b16      	cmp	r3, #22
 800554c:	d11d      	bne.n	800558a <__sflush_r+0xe6>
 800554e:	602f      	str	r7, [r5, #0]
 8005550:	2000      	movs	r0, #0
 8005552:	e021      	b.n	8005598 <__sflush_r+0xf4>
 8005554:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005558:	b21b      	sxth	r3, r3
 800555a:	e01a      	b.n	8005592 <__sflush_r+0xee>
 800555c:	690f      	ldr	r7, [r1, #16]
 800555e:	2f00      	cmp	r7, #0
 8005560:	d0f6      	beq.n	8005550 <__sflush_r+0xac>
 8005562:	0793      	lsls	r3, r2, #30
 8005564:	bf18      	it	ne
 8005566:	2300      	movne	r3, #0
 8005568:	680e      	ldr	r6, [r1, #0]
 800556a:	bf08      	it	eq
 800556c:	694b      	ldreq	r3, [r1, #20]
 800556e:	1bf6      	subs	r6, r6, r7
 8005570:	600f      	str	r7, [r1, #0]
 8005572:	608b      	str	r3, [r1, #8]
 8005574:	2e00      	cmp	r6, #0
 8005576:	ddeb      	ble.n	8005550 <__sflush_r+0xac>
 8005578:	4633      	mov	r3, r6
 800557a:	463a      	mov	r2, r7
 800557c:	4628      	mov	r0, r5
 800557e:	6a21      	ldr	r1, [r4, #32]
 8005580:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8005584:	47e0      	blx	ip
 8005586:	2800      	cmp	r0, #0
 8005588:	dc07      	bgt.n	800559a <__sflush_r+0xf6>
 800558a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800558e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005592:	f04f 30ff 	mov.w	r0, #4294967295
 8005596:	81a3      	strh	r3, [r4, #12]
 8005598:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800559a:	4407      	add	r7, r0
 800559c:	1a36      	subs	r6, r6, r0
 800559e:	e7e9      	b.n	8005574 <__sflush_r+0xd0>
 80055a0:	dfbffffe 	.word	0xdfbffffe

080055a4 <_fflush_r>:
 80055a4:	b538      	push	{r3, r4, r5, lr}
 80055a6:	690b      	ldr	r3, [r1, #16]
 80055a8:	4605      	mov	r5, r0
 80055aa:	460c      	mov	r4, r1
 80055ac:	b913      	cbnz	r3, 80055b4 <_fflush_r+0x10>
 80055ae:	2500      	movs	r5, #0
 80055b0:	4628      	mov	r0, r5
 80055b2:	bd38      	pop	{r3, r4, r5, pc}
 80055b4:	b118      	cbz	r0, 80055be <_fflush_r+0x1a>
 80055b6:	6a03      	ldr	r3, [r0, #32]
 80055b8:	b90b      	cbnz	r3, 80055be <_fflush_r+0x1a>
 80055ba:	f7ff fa07 	bl	80049cc <__sinit>
 80055be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d0f3      	beq.n	80055ae <_fflush_r+0xa>
 80055c6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80055c8:	07d0      	lsls	r0, r2, #31
 80055ca:	d404      	bmi.n	80055d6 <_fflush_r+0x32>
 80055cc:	0599      	lsls	r1, r3, #22
 80055ce:	d402      	bmi.n	80055d6 <_fflush_r+0x32>
 80055d0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80055d2:	f7ff fc24 	bl	8004e1e <__retarget_lock_acquire_recursive>
 80055d6:	4628      	mov	r0, r5
 80055d8:	4621      	mov	r1, r4
 80055da:	f7ff ff63 	bl	80054a4 <__sflush_r>
 80055de:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80055e0:	4605      	mov	r5, r0
 80055e2:	07da      	lsls	r2, r3, #31
 80055e4:	d4e4      	bmi.n	80055b0 <_fflush_r+0xc>
 80055e6:	89a3      	ldrh	r3, [r4, #12]
 80055e8:	059b      	lsls	r3, r3, #22
 80055ea:	d4e1      	bmi.n	80055b0 <_fflush_r+0xc>
 80055ec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80055ee:	f7ff fc17 	bl	8004e20 <__retarget_lock_release_recursive>
 80055f2:	e7dd      	b.n	80055b0 <_fflush_r+0xc>

080055f4 <__swhatbuf_r>:
 80055f4:	b570      	push	{r4, r5, r6, lr}
 80055f6:	460c      	mov	r4, r1
 80055f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80055fc:	4615      	mov	r5, r2
 80055fe:	2900      	cmp	r1, #0
 8005600:	461e      	mov	r6, r3
 8005602:	b096      	sub	sp, #88	@ 0x58
 8005604:	da0c      	bge.n	8005620 <__swhatbuf_r+0x2c>
 8005606:	89a3      	ldrh	r3, [r4, #12]
 8005608:	2100      	movs	r1, #0
 800560a:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800560e:	bf14      	ite	ne
 8005610:	2340      	movne	r3, #64	@ 0x40
 8005612:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005616:	2000      	movs	r0, #0
 8005618:	6031      	str	r1, [r6, #0]
 800561a:	602b      	str	r3, [r5, #0]
 800561c:	b016      	add	sp, #88	@ 0x58
 800561e:	bd70      	pop	{r4, r5, r6, pc}
 8005620:	466a      	mov	r2, sp
 8005622:	f000 f863 	bl	80056ec <_fstat_r>
 8005626:	2800      	cmp	r0, #0
 8005628:	dbed      	blt.n	8005606 <__swhatbuf_r+0x12>
 800562a:	9901      	ldr	r1, [sp, #4]
 800562c:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8005630:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005634:	4259      	negs	r1, r3
 8005636:	4159      	adcs	r1, r3
 8005638:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800563c:	e7eb      	b.n	8005616 <__swhatbuf_r+0x22>

0800563e <__smakebuf_r>:
 800563e:	898b      	ldrh	r3, [r1, #12]
 8005640:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005642:	079d      	lsls	r5, r3, #30
 8005644:	4606      	mov	r6, r0
 8005646:	460c      	mov	r4, r1
 8005648:	d507      	bpl.n	800565a <__smakebuf_r+0x1c>
 800564a:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800564e:	6023      	str	r3, [r4, #0]
 8005650:	6123      	str	r3, [r4, #16]
 8005652:	2301      	movs	r3, #1
 8005654:	6163      	str	r3, [r4, #20]
 8005656:	b003      	add	sp, #12
 8005658:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800565a:	466a      	mov	r2, sp
 800565c:	ab01      	add	r3, sp, #4
 800565e:	f7ff ffc9 	bl	80055f4 <__swhatbuf_r>
 8005662:	9f00      	ldr	r7, [sp, #0]
 8005664:	4605      	mov	r5, r0
 8005666:	4639      	mov	r1, r7
 8005668:	4630      	mov	r0, r6
 800566a:	f7ff f897 	bl	800479c <_malloc_r>
 800566e:	b948      	cbnz	r0, 8005684 <__smakebuf_r+0x46>
 8005670:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005674:	059a      	lsls	r2, r3, #22
 8005676:	d4ee      	bmi.n	8005656 <__smakebuf_r+0x18>
 8005678:	f023 0303 	bic.w	r3, r3, #3
 800567c:	f043 0302 	orr.w	r3, r3, #2
 8005680:	81a3      	strh	r3, [r4, #12]
 8005682:	e7e2      	b.n	800564a <__smakebuf_r+0xc>
 8005684:	89a3      	ldrh	r3, [r4, #12]
 8005686:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800568a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800568e:	81a3      	strh	r3, [r4, #12]
 8005690:	9b01      	ldr	r3, [sp, #4]
 8005692:	6020      	str	r0, [r4, #0]
 8005694:	b15b      	cbz	r3, 80056ae <__smakebuf_r+0x70>
 8005696:	4630      	mov	r0, r6
 8005698:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800569c:	f000 f838 	bl	8005710 <_isatty_r>
 80056a0:	b128      	cbz	r0, 80056ae <__smakebuf_r+0x70>
 80056a2:	89a3      	ldrh	r3, [r4, #12]
 80056a4:	f023 0303 	bic.w	r3, r3, #3
 80056a8:	f043 0301 	orr.w	r3, r3, #1
 80056ac:	81a3      	strh	r3, [r4, #12]
 80056ae:	89a3      	ldrh	r3, [r4, #12]
 80056b0:	431d      	orrs	r5, r3
 80056b2:	81a5      	strh	r5, [r4, #12]
 80056b4:	e7cf      	b.n	8005656 <__smakebuf_r+0x18>

080056b6 <memmove>:
 80056b6:	4288      	cmp	r0, r1
 80056b8:	b510      	push	{r4, lr}
 80056ba:	eb01 0402 	add.w	r4, r1, r2
 80056be:	d902      	bls.n	80056c6 <memmove+0x10>
 80056c0:	4284      	cmp	r4, r0
 80056c2:	4623      	mov	r3, r4
 80056c4:	d807      	bhi.n	80056d6 <memmove+0x20>
 80056c6:	1e43      	subs	r3, r0, #1
 80056c8:	42a1      	cmp	r1, r4
 80056ca:	d008      	beq.n	80056de <memmove+0x28>
 80056cc:	f811 2b01 	ldrb.w	r2, [r1], #1
 80056d0:	f803 2f01 	strb.w	r2, [r3, #1]!
 80056d4:	e7f8      	b.n	80056c8 <memmove+0x12>
 80056d6:	4601      	mov	r1, r0
 80056d8:	4402      	add	r2, r0
 80056da:	428a      	cmp	r2, r1
 80056dc:	d100      	bne.n	80056e0 <memmove+0x2a>
 80056de:	bd10      	pop	{r4, pc}
 80056e0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80056e4:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80056e8:	e7f7      	b.n	80056da <memmove+0x24>
	...

080056ec <_fstat_r>:
 80056ec:	b538      	push	{r3, r4, r5, lr}
 80056ee:	2300      	movs	r3, #0
 80056f0:	4d06      	ldr	r5, [pc, #24]	@ (800570c <_fstat_r+0x20>)
 80056f2:	4604      	mov	r4, r0
 80056f4:	4608      	mov	r0, r1
 80056f6:	4611      	mov	r1, r2
 80056f8:	602b      	str	r3, [r5, #0]
 80056fa:	f7fb fc81 	bl	8001000 <_fstat>
 80056fe:	1c43      	adds	r3, r0, #1
 8005700:	d102      	bne.n	8005708 <_fstat_r+0x1c>
 8005702:	682b      	ldr	r3, [r5, #0]
 8005704:	b103      	cbz	r3, 8005708 <_fstat_r+0x1c>
 8005706:	6023      	str	r3, [r4, #0]
 8005708:	bd38      	pop	{r3, r4, r5, pc}
 800570a:	bf00      	nop
 800570c:	20000320 	.word	0x20000320

08005710 <_isatty_r>:
 8005710:	b538      	push	{r3, r4, r5, lr}
 8005712:	2300      	movs	r3, #0
 8005714:	4d05      	ldr	r5, [pc, #20]	@ (800572c <_isatty_r+0x1c>)
 8005716:	4604      	mov	r4, r0
 8005718:	4608      	mov	r0, r1
 800571a:	602b      	str	r3, [r5, #0]
 800571c:	f7fb fc7f 	bl	800101e <_isatty>
 8005720:	1c43      	adds	r3, r0, #1
 8005722:	d102      	bne.n	800572a <_isatty_r+0x1a>
 8005724:	682b      	ldr	r3, [r5, #0]
 8005726:	b103      	cbz	r3, 800572a <_isatty_r+0x1a>
 8005728:	6023      	str	r3, [r4, #0]
 800572a:	bd38      	pop	{r3, r4, r5, pc}
 800572c:	20000320 	.word	0x20000320

08005730 <memchr>:
 8005730:	4603      	mov	r3, r0
 8005732:	b510      	push	{r4, lr}
 8005734:	b2c9      	uxtb	r1, r1
 8005736:	4402      	add	r2, r0
 8005738:	4293      	cmp	r3, r2
 800573a:	4618      	mov	r0, r3
 800573c:	d101      	bne.n	8005742 <memchr+0x12>
 800573e:	2000      	movs	r0, #0
 8005740:	e003      	b.n	800574a <memchr+0x1a>
 8005742:	7804      	ldrb	r4, [r0, #0]
 8005744:	3301      	adds	r3, #1
 8005746:	428c      	cmp	r4, r1
 8005748:	d1f6      	bne.n	8005738 <memchr+0x8>
 800574a:	bd10      	pop	{r4, pc}

0800574c <_realloc_r>:
 800574c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005750:	4680      	mov	r8, r0
 8005752:	4615      	mov	r5, r2
 8005754:	460c      	mov	r4, r1
 8005756:	b921      	cbnz	r1, 8005762 <_realloc_r+0x16>
 8005758:	4611      	mov	r1, r2
 800575a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800575e:	f7ff b81d 	b.w	800479c <_malloc_r>
 8005762:	b92a      	cbnz	r2, 8005770 <_realloc_r+0x24>
 8005764:	f7ff fb6c 	bl	8004e40 <_free_r>
 8005768:	2400      	movs	r4, #0
 800576a:	4620      	mov	r0, r4
 800576c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005770:	f000 f81a 	bl	80057a8 <_malloc_usable_size_r>
 8005774:	4285      	cmp	r5, r0
 8005776:	4606      	mov	r6, r0
 8005778:	d802      	bhi.n	8005780 <_realloc_r+0x34>
 800577a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800577e:	d8f4      	bhi.n	800576a <_realloc_r+0x1e>
 8005780:	4629      	mov	r1, r5
 8005782:	4640      	mov	r0, r8
 8005784:	f7ff f80a 	bl	800479c <_malloc_r>
 8005788:	4607      	mov	r7, r0
 800578a:	2800      	cmp	r0, #0
 800578c:	d0ec      	beq.n	8005768 <_realloc_r+0x1c>
 800578e:	42b5      	cmp	r5, r6
 8005790:	462a      	mov	r2, r5
 8005792:	4621      	mov	r1, r4
 8005794:	bf28      	it	cs
 8005796:	4632      	movcs	r2, r6
 8005798:	f7ff fb43 	bl	8004e22 <memcpy>
 800579c:	4621      	mov	r1, r4
 800579e:	4640      	mov	r0, r8
 80057a0:	f7ff fb4e 	bl	8004e40 <_free_r>
 80057a4:	463c      	mov	r4, r7
 80057a6:	e7e0      	b.n	800576a <_realloc_r+0x1e>

080057a8 <_malloc_usable_size_r>:
 80057a8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80057ac:	1f18      	subs	r0, r3, #4
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	bfbc      	itt	lt
 80057b2:	580b      	ldrlt	r3, [r1, r0]
 80057b4:	18c0      	addlt	r0, r0, r3
 80057b6:	4770      	bx	lr

080057b8 <_init>:
 80057b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80057ba:	bf00      	nop
 80057bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80057be:	bc08      	pop	{r3}
 80057c0:	469e      	mov	lr, r3
 80057c2:	4770      	bx	lr

080057c4 <_fini>:
 80057c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80057c6:	bf00      	nop
 80057c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80057ca:	bc08      	pop	{r3}
 80057cc:	469e      	mov	lr, r3
 80057ce:	4770      	bx	lr
