Classic Timing Analyzer report for ALU8_with_Microinstruction
Fri Mar 25 21:45:34 2022
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'CP'
  6. Clock Setup: 'I6'
  7. Clock Setup: 'DFF'
  8. Clock Setup: 'I5'
  9. Clock Setup: 'CLRN'
 10. Clock Setup: 'I0'
 11. Clock Setup: 'I1'
 12. Clock Setup: 'I2'
 13. Clock Setup: 'I3'
 14. Clock Setup: 'I4'
 15. Clock Hold: 'CP'
 16. Clock Hold: 'DFF'
 17. Clock Hold: 'CLRN'
 18. tsu
 19. tco
 20. tpd
 21. th
 22. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                         ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                                    ; From                                                                  ; To                                                                    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 5.197 ns                                       ; DFF                                                                   ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated  ; --         ; I6       ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 30.489 ns                                      ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated  ; O7                                                                    ; CP         ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 18.078 ns                                      ; S0                                                                    ; C8                                                                    ; --         ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 17.224 ns                                      ; I6                                                                    ; counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated  ; --         ; CP       ; 0            ;
; Clock Setup: 'DFF'           ; N/A                                      ; None          ; 52.53 MHz ( period = 19.037 ns )               ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated  ; DFF        ; DFF      ; 0            ;
; Clock Setup: 'CLRN'          ; N/A                                      ; None          ; 53.14 MHz ( period = 18.818 ns )               ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated  ; CLRN       ; CLRN     ; 0            ;
; Clock Setup: 'I0'            ; N/A                                      ; None          ; 183.28 MHz ( period = 5.456 ns )               ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated ; I0         ; I0       ; 0            ;
; Clock Setup: 'CP'            ; N/A                                      ; None          ; 183.28 MHz ( period = 5.456 ns )               ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated ; CP         ; CP       ; 0            ;
; Clock Setup: 'I4'            ; N/A                                      ; None          ; 320.20 MHz ( period = 3.123 ns )               ; counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated  ; I4         ; I4       ; 0            ;
; Clock Setup: 'I3'            ; N/A                                      ; None          ; 320.20 MHz ( period = 3.123 ns )               ; counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated  ; I3         ; I3       ; 0            ;
; Clock Setup: 'I2'            ; N/A                                      ; None          ; 320.20 MHz ( period = 3.123 ns )               ; counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated  ; I2         ; I2       ; 0            ;
; Clock Setup: 'I1'            ; N/A                                      ; None          ; 320.20 MHz ( period = 3.123 ns )               ; counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated  ; I1         ; I1       ; 0            ;
; Clock Setup: 'I5'            ; N/A                                      ; None          ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated  ; I5         ; I5       ; 0            ;
; Clock Setup: 'I6'            ; N/A                                      ; None          ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated  ; I6         ; I6       ; 0            ;
; Clock Hold: 'DFF'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated  ; DFF        ; DFF      ; 6            ;
; Clock Hold: 'CLRN'           ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated  ; CLRN       ; CLRN     ; 6            ;
; Clock Hold: 'CP'             ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; ALU8_with_register:inst|register-8:inst1|register-4:inst|inst2        ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst2        ; CP         ; CP       ; 72           ;
; Total number of failed paths ;                                          ;               ;                                                ;                                                                       ;                                                                       ;            ;          ; 84           ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C8Q208C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CPC             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; CP              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; CPB             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; CPA             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; I6              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; DFF             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; I5              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; CLRN            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; I0              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; I1              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; I2              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; I3              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; I4              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CP'                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                  ; To                                                                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 183.28 MHz ( period = 5.456 ns )               ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated ; CP         ; CP       ; None                        ; None                      ; 5.192 ns                ;
; N/A   ; 320.20 MHz ( period = 3.123 ns )               ; counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated  ; CP         ; CP       ; None                        ; None                      ; 2.859 ns                ;
; N/A   ; 338.18 MHz ( period = 2.957 ns )               ; counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated   ; counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated   ; CP         ; CP       ; None                        ; None                      ; 2.693 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated ; CP         ; CP       ; None                        ; None                      ; 1.996 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated ; CP         ; CP       ; None                        ; None                      ; 1.937 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated  ; CP         ; CP       ; None                        ; None                      ; 1.502 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst~_emulated  ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst~_emulated  ; CP         ; CP       ; None                        ; None                      ; 1.328 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated  ; CP         ; CP       ; None                        ; None                      ; 1.327 ns                ;
+-------+------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'I6'                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                 ; To                                                                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated ; I6         ; I6       ; None                        ; None                      ; 1.327 ns                ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'DFF'                                                                                                                                                                                                                                                                                   ;
+-------+----------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                                                                  ; To                                                                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 52.53 MHz ( period = 19.037 ns ) ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated  ; DFF        ; DFF      ; None                        ; None                      ; 1.327 ns                ;
; N/A   ; 58.51 MHz ( period = 17.090 ns ) ; counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated  ; DFF        ; DFF      ; None                        ; None                      ; 1.502 ns                ;
; N/A   ; 70.20 MHz ( period = 14.244 ns ) ; counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated  ; DFF        ; DFF      ; None                        ; None                      ; 2.859 ns                ;
; N/A   ; 86.11 MHz ( period = 11.613 ns ) ; counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated   ; counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated   ; DFF        ; DFF      ; None                        ; None                      ; 2.693 ns                ;
; N/A   ; 116.23 MHz ( period = 8.604 ns ) ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated ; DFF        ; DFF      ; None                        ; None                      ; 1.996 ns                ;
; N/A   ; 166.97 MHz ( period = 5.989 ns ) ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated ; DFF        ; DFF      ; None                        ; None                      ; 1.937 ns                ;
; N/A   ; 183.28 MHz ( period = 5.456 ns ) ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated ; DFF        ; DFF      ; None                        ; None                      ; 5.192 ns                ;
+-------+----------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'I5'                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                 ; To                                                                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated ; counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated ; I5         ; I5       ; None                        ; None                      ; 1.502 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated ; I5         ; I5       ; None                        ; None                      ; 1.327 ns                ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLRN'                                                                                                                                                                                                                                                                                  ;
+-------+----------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                                                                  ; To                                                                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 53.14 MHz ( period = 18.818 ns ) ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated  ; CLRN       ; CLRN     ; None                        ; None                      ; 1.327 ns                ;
; N/A   ; 59.28 MHz ( period = 16.869 ns ) ; counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated  ; CLRN       ; CLRN     ; None                        ; None                      ; 1.502 ns                ;
; N/A   ; 67.74 MHz ( period = 14.762 ns ) ; counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated  ; CLRN       ; CLRN     ; None                        ; None                      ; 2.859 ns                ;
; N/A   ; 82.02 MHz ( period = 12.192 ns ) ; counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated   ; counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated   ; CLRN       ; CLRN     ; None                        ; None                      ; 2.693 ns                ;
; N/A   ; 114.88 MHz ( period = 8.705 ns ) ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated ; CLRN       ; CLRN     ; None                        ; None                      ; 1.996 ns                ;
; N/A   ; 155.09 MHz ( period = 6.448 ns ) ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated ; CLRN       ; CLRN     ; None                        ; None                      ; 1.937 ns                ;
; N/A   ; 183.28 MHz ( period = 5.456 ns ) ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated ; CLRN       ; CLRN     ; None                        ; None                      ; 5.192 ns                ;
+-------+----------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'I0'                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                  ; To                                                                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 183.28 MHz ( period = 5.456 ns )               ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated ; I0         ; I0       ; None                        ; None                      ; 5.192 ns                ;
; N/A   ; 320.20 MHz ( period = 3.123 ns )               ; counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated  ; I0         ; I0       ; None                        ; None                      ; 2.859 ns                ;
; N/A   ; 338.18 MHz ( period = 2.957 ns )               ; counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated   ; counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated   ; I0         ; I0       ; None                        ; None                      ; 2.693 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated ; I0         ; I0       ; None                        ; None                      ; 1.996 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated ; I0         ; I0       ; None                        ; None                      ; 1.937 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated  ; I0         ; I0       ; None                        ; None                      ; 1.502 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated  ; I0         ; I0       ; None                        ; None                      ; 1.327 ns                ;
+-------+------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'I1'                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                  ; To                                                                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 320.20 MHz ( period = 3.123 ns )               ; counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated  ; I1         ; I1       ; None                        ; None                      ; 2.859 ns                ;
; N/A   ; 338.18 MHz ( period = 2.957 ns )               ; counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated   ; counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated   ; I1         ; I1       ; None                        ; None                      ; 2.693 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated ; I1         ; I1       ; None                        ; None                      ; 1.996 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated ; I1         ; I1       ; None                        ; None                      ; 1.937 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated  ; I1         ; I1       ; None                        ; None                      ; 1.502 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated  ; I1         ; I1       ; None                        ; None                      ; 1.327 ns                ;
+-------+------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'I2'                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                  ; To                                                                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 320.20 MHz ( period = 3.123 ns )               ; counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated  ; I2         ; I2       ; None                        ; None                      ; 2.859 ns                ;
; N/A   ; 338.18 MHz ( period = 2.957 ns )               ; counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated   ; counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated   ; I2         ; I2       ; None                        ; None                      ; 2.693 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated ; I2         ; I2       ; None                        ; None                      ; 1.996 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated  ; I2         ; I2       ; None                        ; None                      ; 1.502 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated  ; I2         ; I2       ; None                        ; None                      ; 1.327 ns                ;
+-------+------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'I3'                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                 ; To                                                                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 320.20 MHz ( period = 3.123 ns )               ; counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated ; counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated ; I3         ; I3       ; None                        ; None                      ; 2.859 ns                ;
; N/A   ; 338.18 MHz ( period = 2.957 ns )               ; counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated  ; I3         ; I3       ; None                        ; None                      ; 2.693 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated ; counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated ; I3         ; I3       ; None                        ; None                      ; 1.502 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated ; I3         ; I3       ; None                        ; None                      ; 1.327 ns                ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'I4'                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                 ; To                                                                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 320.20 MHz ( period = 3.123 ns )               ; counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated ; counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated ; I4         ; I4       ; None                        ; None                      ; 2.859 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated ; counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated ; I4         ; I4       ; None                        ; None                      ; 1.502 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated ; I4         ; I4       ; None                        ; None                      ; 1.327 ns                ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CP'                                                                                                                                                                                                                                                                          ;
+------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                            ; To                                                              ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; ALU8_with_register:inst|register-8:inst1|register-4:inst|inst2  ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst2  ; CP         ; CP       ; None                       ; None                       ; 1.588 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU8_with_register:inst|register-8:inst2|register-4:inst1|inst2 ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst2 ; CP         ; CP       ; None                       ; None                       ; 1.824 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU8_with_register:inst|register-8:inst2|register-4:inst|inst2  ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst2  ; CP         ; CP       ; None                       ; None                       ; 1.824 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU8_with_register:inst|register-8:inst2|register-4:inst|inst1  ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst1  ; CP         ; CP       ; None                       ; None                       ; 1.830 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU8_with_register:inst|register-8:inst2|register-4:inst|inst3  ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst3  ; CP         ; CP       ; None                       ; None                       ; 1.884 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU8_with_register:inst|register-8:inst1|register-4:inst|inst   ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst   ; CP         ; CP       ; None                       ; None                       ; 1.754 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU8_with_register:inst|register-8:inst1|register-4:inst|inst1  ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst1  ; CP         ; CP       ; None                       ; None                       ; 1.899 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU8_with_register:inst|register-8:inst2|register-4:inst1|inst  ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst3  ; CP         ; CP       ; None                       ; None                       ; 2.165 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU8_with_register:inst|register-8:inst2|register-4:inst|inst   ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst   ; CP         ; CP       ; None                       ; None                       ; 2.184 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU8_with_register:inst|register-8:inst1|register-4:inst|inst3  ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst3  ; CP         ; CP       ; None                       ; None                       ; 2.129 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU8_with_register:inst|register-8:inst2|register-4:inst1|inst  ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst  ; CP         ; CP       ; None                       ; None                       ; 2.292 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU8_with_register:inst|register-8:inst1|register-4:inst|inst2  ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst1  ; CP         ; CP       ; None                       ; None                       ; 2.169 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU8_with_register:inst|register-8:inst2|register-4:inst|inst1  ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst   ; CP         ; CP       ; None                       ; None                       ; 2.336 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU8_with_register:inst|register-8:inst2|register-4:inst1|inst3 ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst3 ; CP         ; CP       ; None                       ; None                       ; 2.375 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU8_with_register:inst|register-8:inst1|register-4:inst1|inst2 ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst2 ; CP         ; CP       ; None                       ; None                       ; 2.210 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU8_with_register:inst|register-8:inst2|register-4:inst|inst2  ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst1  ; CP         ; CP       ; None                       ; None                       ; 2.405 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU8_with_register:inst|register-8:inst2|register-4:inst1|inst1 ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst3  ; CP         ; CP       ; None                       ; None                       ; 2.413 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU8_with_register:inst|register-8:inst2|register-4:inst|inst3  ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst2  ; CP         ; CP       ; None                       ; None                       ; 2.448 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU8_with_register:inst|register-8:inst2|register-4:inst1|inst1 ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst1 ; CP         ; CP       ; None                       ; None                       ; 2.539 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU8_with_register:inst|register-8:inst1|register-4:inst1|inst  ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst3  ; CP         ; CP       ; None                       ; None                       ; 2.410 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU8_with_register:inst|register-8:inst1|register-4:inst1|inst1 ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst1 ; CP         ; CP       ; None                       ; None                       ; 2.446 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU8_with_register:inst|register-8:inst2|register-4:inst1|inst3 ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst2 ; CP         ; CP       ; None                       ; None                       ; 2.661 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU8_with_register:inst|register-8:inst2|register-4:inst1|inst2 ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst3  ; CP         ; CP       ; None                       ; None                       ; 2.673 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU8_with_register:inst|register-8:inst1|register-4:inst1|inst  ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst  ; CP         ; CP       ; None                       ; None                       ; 2.537 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU8_with_register:inst|register-8:inst2|register-4:inst1|inst  ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst2  ; CP         ; CP       ; None                       ; None                       ; 2.733 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU8_with_register:inst|register-8:inst2|register-4:inst1|inst  ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst1  ; CP         ; CP       ; None                       ; None                       ; 2.746 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU8_with_register:inst|register-8:inst1|register-4:inst1|inst1 ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst3  ; CP         ; CP       ; None                       ; None                       ; 2.604 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU8_with_register:inst|register-8:inst1|register-4:inst|inst1  ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst   ; CP         ; CP       ; None                       ; None                       ; 2.655 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU8_with_register:inst|register-8:inst1|register-4:inst|inst3  ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst2  ; CP         ; CP       ; None                       ; None                       ; 2.693 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU8_with_register:inst|register-8:inst2|register-4:inst1|inst2 ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst1 ; CP         ; CP       ; None                       ; None                       ; 2.901 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU8_with_register:inst|register-8:inst1|register-4:inst|inst3  ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst1  ; CP         ; CP       ; None                       ; None                       ; 2.757 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU8_with_register:inst|register-8:inst2|register-4:inst1|inst1 ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst2  ; CP         ; CP       ; None                       ; None                       ; 2.981 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU8_with_register:inst|register-8:inst2|register-4:inst1|inst3 ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst3  ; CP         ; CP       ; None                       ; None                       ; 2.990 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU8_with_register:inst|register-8:inst2|register-4:inst1|inst1 ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst1  ; CP         ; CP       ; None                       ; None                       ; 2.994 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU8_with_register:inst|register-8:inst1|register-4:inst|inst2  ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst   ; CP         ; CP       ; None                       ; None                       ; 2.927 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU8_with_register:inst|register-8:inst1|register-4:inst1|inst3 ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst3 ; CP         ; CP       ; None                       ; None                       ; 2.957 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU8_with_register:inst|register-8:inst1|register-4:inst1|inst  ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst2  ; CP         ; CP       ; None                       ; None                       ; 2.978 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU8_with_register:inst|register-8:inst1|register-4:inst1|inst  ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst1  ; CP         ; CP       ; None                       ; None                       ; 2.991 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU8_with_register:inst|register-8:inst2|register-4:inst1|inst3 ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst1 ; CP         ; CP       ; None                       ; None                       ; 3.149 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU8_with_register:inst|register-8:inst2|register-4:inst|inst2  ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst   ; CP         ; CP       ; None                       ; None                       ; 3.163 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU8_with_register:inst|register-8:inst2|register-4:inst1|inst2 ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst2  ; CP         ; CP       ; None                       ; None                       ; 3.241 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU8_with_register:inst|register-8:inst2|register-4:inst1|inst2 ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst1  ; CP         ; CP       ; None                       ; None                       ; 3.254 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU8_with_register:inst|register-8:inst1|register-4:inst1|inst1 ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst  ; CP         ; CP       ; None                       ; None                       ; 3.145 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU8_with_register:inst|register-8:inst1|register-4:inst1|inst1 ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst2  ; CP         ; CP       ; None                       ; None                       ; 3.172 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU8_with_register:inst|register-8:inst1|register-4:inst1|inst1 ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst1  ; CP         ; CP       ; None                       ; None                       ; 3.185 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU8_with_register:inst|register-8:inst1|register-4:inst1|inst2 ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst3  ; CP         ; CP       ; None                       ; None                       ; 3.227 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU8_with_register:inst|register-8:inst2|register-4:inst1|inst1 ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst  ; CP         ; CP       ; None                       ; None                       ; 3.388 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU8_with_register:inst|register-8:inst1|register-4:inst1|inst3 ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst2 ; CP         ; CP       ; None                       ; None                       ; 3.243 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU8_with_register:inst|register-8:inst2|register-4:inst|inst3  ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst1  ; CP         ; CP       ; None                       ; None                       ; 3.431 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU8_with_register:inst|register-8:inst2|register-4:inst1|inst2 ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst  ; CP         ; CP       ; None                       ; None                       ; 3.493 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU8_with_register:inst|register-8:inst2|register-4:inst1|inst  ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst   ; CP         ; CP       ; None                       ; None                       ; 3.504 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU8_with_register:inst|register-8:inst2|register-4:inst1|inst3 ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst2  ; CP         ; CP       ; None                       ; None                       ; 3.558 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU8_with_register:inst|register-8:inst2|register-4:inst1|inst3 ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst1  ; CP         ; CP       ; None                       ; None                       ; 3.571 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU8_with_register:inst|register-8:inst1|register-4:inst1|inst2 ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst1 ; CP         ; CP       ; None                       ; None                       ; 3.455 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU8_with_register:inst|register-8:inst1|register-4:inst|inst3  ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst   ; CP         ; CP       ; None                       ; None                       ; 3.515 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU8_with_register:inst|register-8:inst1|register-4:inst1|inst3 ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst3  ; CP         ; CP       ; None                       ; None                       ; 3.572 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU8_with_register:inst|register-8:inst2|register-4:inst1|inst3 ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst  ; CP         ; CP       ; None                       ; None                       ; 3.741 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU8_with_register:inst|register-8:inst2|register-4:inst1|inst1 ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst   ; CP         ; CP       ; None                       ; None                       ; 3.752 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU8_with_register:inst|register-8:inst1|register-4:inst1|inst3 ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst1 ; CP         ; CP       ; None                       ; None                       ; 3.731 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU8_with_register:inst|register-8:inst1|register-4:inst1|inst  ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst   ; CP         ; CP       ; None                       ; None                       ; 3.749 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU8_with_register:inst|register-8:inst1|register-4:inst1|inst2 ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst2  ; CP         ; CP       ; None                       ; None                       ; 3.795 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU8_with_register:inst|register-8:inst1|register-4:inst1|inst2 ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst1  ; CP         ; CP       ; None                       ; None                       ; 3.808 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU8_with_register:inst|register-8:inst2|register-4:inst1|inst2 ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst   ; CP         ; CP       ; None                       ; None                       ; 4.012 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU8_with_register:inst|register-8:inst1|register-4:inst1|inst1 ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst   ; CP         ; CP       ; None                       ; None                       ; 3.943 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU8_with_register:inst|register-8:inst2|register-4:inst|inst3  ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst   ; CP         ; CP       ; None                       ; None                       ; 4.189 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU8_with_register:inst|register-8:inst1|register-4:inst1|inst2 ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst  ; CP         ; CP       ; None                       ; None                       ; 4.047 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU8_with_register:inst|register-8:inst1|register-4:inst1|inst3 ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst2  ; CP         ; CP       ; None                       ; None                       ; 4.140 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU8_with_register:inst|register-8:inst1|register-4:inst1|inst3 ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst1  ; CP         ; CP       ; None                       ; None                       ; 4.153 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU8_with_register:inst|register-8:inst2|register-4:inst1|inst3 ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst   ; CP         ; CP       ; None                       ; None                       ; 4.329 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU8_with_register:inst|register-8:inst1|register-4:inst1|inst3 ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst  ; CP         ; CP       ; None                       ; None                       ; 4.323 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU8_with_register:inst|register-8:inst1|register-4:inst1|inst2 ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst   ; CP         ; CP       ; None                       ; None                       ; 4.566 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU8_with_register:inst|register-8:inst1|register-4:inst1|inst3 ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst   ; CP         ; CP       ; None                       ; None                       ; 4.911 ns                 ;
+------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'DFF'                                                                                                                                                                                                                                                                                     ;
+------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                  ; To                                                                    ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated  ; DFF        ; DFF      ; None                       ; None                       ; 1.327 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated  ; DFF        ; DFF      ; None                       ; None                       ; 1.502 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated  ; DFF        ; DFF      ; None                       ; None                       ; 2.859 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated   ; counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated   ; DFF        ; DFF      ; None                       ; None                       ; 2.693 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated ; DFF        ; DFF      ; None                       ; None                       ; 1.996 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated ; DFF        ; DFF      ; None                       ; None                       ; 1.937 ns                 ;
+------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLRN'                                                                                                                                                                                                                                                                                    ;
+------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                  ; To                                                                    ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated  ; CLRN       ; CLRN     ; None                       ; None                       ; 1.327 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated  ; CLRN       ; CLRN     ; None                       ; None                       ; 1.502 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated  ; CLRN       ; CLRN     ; None                       ; None                       ; 2.859 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated   ; counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated   ; CLRN       ; CLRN     ; None                       ; None                       ; 2.693 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated ; CLRN       ; CLRN     ; None                       ; None                       ; 1.996 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated ; CLRN       ; CLRN     ; None                       ; None                       ; 1.937 ns                 ;
+------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+------------+------+-----------------------------------------------------------------------+----------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From ; To                                                                    ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------+-----------------------------------------------------------------------+----------+
; N/A                                     ; None                                                ; 5.197 ns   ; DFF  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated  ; I6       ;
; N/A                                     ; None                                                ; 4.910 ns   ; DFF  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated  ; CLRN     ;
; N/A                                     ; None                                                ; 4.702 ns   ; CLRN ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated  ; I6       ;
; N/A                                     ; None                                                ; 4.673 ns   ; I7   ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated  ; I6       ;
; N/A                                     ; None                                                ; 4.578 ns   ; DFF  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated  ; DFF      ;
; N/A                                     ; None                                                ; 4.415 ns   ; CLRN ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated  ; CLRN     ;
; N/A                                     ; None                                                ; 4.386 ns   ; I7   ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated  ; CLRN     ;
; N/A                                     ; None                                                ; 4.083 ns   ; CLRN ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated  ; DFF      ;
; N/A                                     ; None                                                ; 4.054 ns   ; I7   ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated  ; DFF      ;
; N/A                                     ; None                                                ; 3.941 ns   ; S0   ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst         ; CPC      ;
; N/A                                     ; None                                                ; 3.878 ns   ; S3   ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst         ; CPC      ;
; N/A                                     ; None                                                ; 3.617 ns   ; S3   ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst        ; CPC      ;
; N/A                                     ; None                                                ; 3.604 ns   ; S1   ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst         ; CPC      ;
; N/A                                     ; None                                                ; 3.595 ns   ; S2   ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst         ; CPC      ;
; N/A                                     ; None                                                ; 3.363 ns   ; S0   ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst        ; CPC      ;
; N/A                                     ; None                                                ; 3.334 ns   ; S2   ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst        ; CPC      ;
; N/A                                     ; None                                                ; 3.183 ns   ; S0   ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst1        ; CPC      ;
; N/A                                     ; None                                                ; 3.170 ns   ; S0   ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst2        ; CPC      ;
; N/A                                     ; None                                                ; 3.126 ns   ; CN   ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst         ; CPC      ;
; N/A                                     ; None                                                ; 3.120 ns   ; S3   ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst1        ; CPC      ;
; N/A                                     ; None                                                ; 3.107 ns   ; S3   ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst2        ; CPC      ;
; N/A                                     ; None                                                ; 3.083 ns   ; DFF  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated  ; I5       ;
; N/A                                     ; None                                                ; 3.026 ns   ; S1   ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst        ; CPC      ;
; N/A                                     ; None                                                ; 3.025 ns   ; S3   ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst1       ; CPC      ;
; N/A                                     ; None                                                ; 2.846 ns   ; S1   ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst1        ; CPC      ;
; N/A                                     ; None                                                ; 2.837 ns   ; S2   ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst1        ; CPC      ;
; N/A                                     ; None                                                ; 2.833 ns   ; S1   ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst2        ; CPC      ;
; N/A                                     ; None                                                ; 2.824 ns   ; S2   ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst2        ; CPC      ;
; N/A                                     ; None                                                ; 2.771 ns   ; S0   ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst1       ; CPC      ;
; N/A                                     ; None                                                ; 2.742 ns   ; S2   ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst1       ; CPC      ;
; N/A                                     ; None                                                ; 2.648 ns   ; CN   ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst        ; CPC      ;
; N/A                                     ; None                                                ; 2.602 ns   ; S0   ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst3        ; CPC      ;
; N/A                                     ; None                                                ; 2.588 ns   ; CLRN ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated  ; I5       ;
; N/A                                     ; None                                                ; 2.559 ns   ; I7   ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated  ; I5       ;
; N/A                                     ; None                                                ; 2.539 ns   ; S3   ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst3        ; CPC      ;
; N/A                                     ; None                                                ; 2.434 ns   ; S1   ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst1       ; CPC      ;
; N/A                                     ; None                                                ; 2.368 ns   ; CN   ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst1        ; CPC      ;
; N/A                                     ; None                                                ; 2.355 ns   ; CN   ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst2        ; CPC      ;
; N/A                                     ; None                                                ; 2.273 ns   ; S0   ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst2       ; CPC      ;
; N/A                                     ; None                                                ; 2.265 ns   ; S1   ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst3        ; CPC      ;
; N/A                                     ; None                                                ; 2.256 ns   ; S2   ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst3        ; CPC      ;
; N/A                                     ; None                                                ; 2.219 ns   ; DFF  ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated ; CLRN     ;
; N/A                                     ; None                                                ; 2.056 ns   ; CN   ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst1       ; CPC      ;
; N/A                                     ; None                                                ; 1.988 ns   ; S0   ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst3       ; CPC      ;
; N/A                                     ; None                                                ; 1.981 ns   ; I1   ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated ; CLRN     ;
; N/A                                     ; None                                                ; 1.970 ns   ; S3   ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst2       ; CPC      ;
; N/A                                     ; None                                                ; 1.936 ns   ; S1   ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst2       ; CPC      ;
; N/A                                     ; None                                                ; 1.787 ns   ; CN   ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst3        ; CPC      ;
; N/A                                     ; None                                                ; 1.780 ns   ; DFF  ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated ; I0       ;
; N/A                                     ; None                                                ; 1.716 ns   ; I4   ; counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated   ; CLRN     ;
; N/A                                     ; None                                                ; 1.687 ns   ; S3   ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst3       ; CPC      ;
; N/A                                     ; None                                                ; 1.687 ns   ; S2   ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst2       ; CPC      ;
; N/A                                     ; None                                                ; 1.668 ns   ; DFF  ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated ; DFF      ;
; N/A                                     ; None                                                ; 1.651 ns   ; S1   ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst3       ; CPC      ;
; N/A                                     ; None                                                ; 1.622 ns   ; DFF  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated   ; CLRN     ;
; N/A                                     ; None                                                ; 1.542 ns   ; I1   ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated ; I0       ;
; N/A                                     ; None                                                ; 1.458 ns   ; CN   ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst2       ; CPC      ;
; N/A                                     ; None                                                ; 1.430 ns   ; I1   ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated ; DFF      ;
; N/A                                     ; None                                                ; 1.404 ns   ; S2   ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst3       ; CPC      ;
; N/A                                     ; None                                                ; 1.347 ns   ; I4   ; counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated   ; I3       ;
; N/A                                     ; None                                                ; 1.253 ns   ; DFF  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated   ; I3       ;
; N/A                                     ; None                                                ; 1.209 ns   ; CLRN ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated ; CLRN     ;
; N/A                                     ; None                                                ; 1.025 ns   ; M    ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst        ; CPC      ;
; N/A                                     ; None                                                ; 1.009 ns   ; DFF  ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated ; CP       ;
; N/A                                     ; None                                                ; 0.933 ns   ; DFF  ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst~_emulated  ; CP       ;
; N/A                                     ; None                                                ; 0.821 ns   ; I0   ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst~_emulated  ; CP       ;
; N/A                                     ; None                                                ; 0.771 ns   ; I1   ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated ; CP       ;
; N/A                                     ; None                                                ; 0.770 ns   ; CLRN ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated ; I0       ;
; N/A                                     ; None                                                ; 0.742 ns   ; DFF  ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated ; I2       ;
; N/A                                     ; None                                                ; 0.658 ns   ; CLRN ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated ; DFF      ;
; N/A                                     ; None                                                ; 0.657 ns   ; A0   ; ALU8_with_register:inst|register-8:inst2|register-4:inst1|inst3       ; CPA      ;
; N/A                                     ; None                                                ; 0.655 ns   ; DFF  ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated ; CLRN     ;
; N/A                                     ; None                                                ; 0.600 ns   ; DFF  ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated ; CLRN     ;
; N/A                                     ; None                                                ; 0.586 ns   ; I4   ; counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated   ; DFF      ;
; N/A                                     ; None                                                ; 0.553 ns   ; CLRN ; counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated   ; CLRN     ;
; N/A                                     ; None                                                ; 0.529 ns   ; A0   ; ALU8_with_register:inst|register-8:inst2|register-4:inst1|inst3       ; CP       ;
; N/A                                     ; None                                                ; 0.492 ns   ; DFF  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated   ; DFF      ;
; N/A                                     ; None                                                ; 0.382 ns   ; CLRN ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst~_emulated  ; CP       ;
; N/A                                     ; None                                                ; 0.361 ns   ; A2   ; ALU8_with_register:inst|register-8:inst2|register-4:inst1|inst1       ; CPA      ;
; N/A                                     ; None                                                ; 0.348 ns   ; A4   ; ALU8_with_register:inst|register-8:inst2|register-4:inst|inst3        ; CPA      ;
; N/A                                     ; None                                                ; 0.345 ns   ; A3   ; ALU8_with_register:inst|register-8:inst2|register-4:inst1|inst        ; CPA      ;
; N/A                                     ; None                                                ; 0.334 ns   ; A1   ; ALU8_with_register:inst|register-8:inst2|register-4:inst1|inst2       ; CPA      ;
; N/A                                     ; None                                                ; 0.334 ns   ; A5   ; ALU8_with_register:inst|register-8:inst2|register-4:inst|inst2        ; CPA      ;
; N/A                                     ; None                                                ; 0.318 ns   ; A7   ; ALU8_with_register:inst|register-8:inst2|register-4:inst|inst         ; CPA      ;
; N/A                                     ; None                                                ; 0.271 ns   ; DFF  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated  ; I5       ;
; N/A                                     ; None                                                ; 0.233 ns   ; A2   ; ALU8_with_register:inst|register-8:inst2|register-4:inst1|inst1       ; CP       ;
; N/A                                     ; None                                                ; 0.220 ns   ; A4   ; ALU8_with_register:inst|register-8:inst2|register-4:inst|inst3        ; CP       ;
; N/A                                     ; None                                                ; 0.217 ns   ; A3   ; ALU8_with_register:inst|register-8:inst2|register-4:inst1|inst        ; CP       ;
; N/A                                     ; None                                                ; 0.206 ns   ; A1   ; ALU8_with_register:inst|register-8:inst2|register-4:inst1|inst2       ; CP       ;
; N/A                                     ; None                                                ; 0.206 ns   ; A5   ; ALU8_with_register:inst|register-8:inst2|register-4:inst|inst2        ; CP       ;
; N/A                                     ; None                                                ; 0.190 ns   ; A7   ; ALU8_with_register:inst|register-8:inst2|register-4:inst|inst         ; CP       ;
; N/A                                     ; None                                                ; 0.185 ns   ; A2   ; ALU8_with_register:inst|register-8:inst1|register-4:inst1|inst1       ; CPB      ;
; N/A                                     ; None                                                ; 0.184 ns   ; CLRN ; counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated   ; I3       ;
; N/A                                     ; None                                                ; 0.173 ns   ; A3   ; ALU8_with_register:inst|register-8:inst1|register-4:inst1|inst        ; CPB      ;
; N/A                                     ; None                                                ; 0.171 ns   ; A4   ; ALU8_with_register:inst|register-8:inst1|register-4:inst|inst3        ; CPB      ;
; N/A                                     ; None                                                ; 0.157 ns   ; A5   ; ALU8_with_register:inst|register-8:inst1|register-4:inst|inst2        ; CPB      ;
; N/A                                     ; None                                                ; 0.156 ns   ; A1   ; ALU8_with_register:inst|register-8:inst1|register-4:inst1|inst2       ; CPB      ;
; N/A                                     ; None                                                ; 0.155 ns   ; A0   ; ALU8_with_register:inst|register-8:inst1|register-4:inst1|inst3       ; CPB      ;
; N/A                                     ; None                                                ; 0.144 ns   ; A7   ; ALU8_with_register:inst|register-8:inst1|register-4:inst|inst         ; CPB      ;
; N/A                                     ; None                                                ; 0.066 ns   ; A2   ; ALU8_with_register:inst|register-8:inst1|register-4:inst1|inst1       ; CP       ;
; N/A                                     ; None                                                ; 0.054 ns   ; A3   ; ALU8_with_register:inst|register-8:inst1|register-4:inst1|inst        ; CP       ;
; N/A                                     ; None                                                ; 0.052 ns   ; A4   ; ALU8_with_register:inst|register-8:inst1|register-4:inst|inst3        ; CP       ;
; N/A                                     ; None                                                ; 0.038 ns   ; A5   ; ALU8_with_register:inst|register-8:inst1|register-4:inst|inst2        ; CP       ;
; N/A                                     ; None                                                ; 0.037 ns   ; A1   ; ALU8_with_register:inst|register-8:inst1|register-4:inst1|inst2       ; CP       ;
; N/A                                     ; None                                                ; 0.036 ns   ; A0   ; ALU8_with_register:inst|register-8:inst1|register-4:inst1|inst3       ; CP       ;
; N/A                                     ; None                                                ; 0.025 ns   ; A7   ; ALU8_with_register:inst|register-8:inst1|register-4:inst|inst         ; CP       ;
; N/A                                     ; None                                                ; 0.003 ns   ; CLRN ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated ; CLRN     ;
; N/A                                     ; None                                                ; -0.001 ns  ; CLRN ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated ; CP       ;
; N/A                                     ; None                                                ; -0.011 ns  ; DFF  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated  ; CLRN     ;
; N/A                                     ; None                                                ; -0.011 ns  ; M    ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst1       ; CPC      ;
; N/A                                     ; None                                                ; -0.019 ns  ; I3   ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated ; I2       ;
; N/A                                     ; None                                                ; -0.026 ns  ; DFF  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated  ; CLRN     ;
; N/A                                     ; None                                                ; -0.052 ns  ; DFF  ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated ; DFF      ;
; N/A                                     ; None                                                ; -0.061 ns  ; CLRN ; counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated  ; I5       ;
; N/A                                     ; None                                                ; -0.080 ns  ; M    ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst2        ; CPC      ;
; N/A                                     ; None                                                ; -0.082 ns  ; A6   ; ALU8_with_register:inst|register-8:inst2|register-4:inst|inst1        ; CPA      ;
; N/A                                     ; None                                                ; -0.083 ns  ; M    ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst         ; CPC      ;
; N/A                                     ; None                                                ; -0.117 ns  ; DFF  ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated ; I1       ;
; N/A                                     ; None                                                ; -0.139 ns  ; I2   ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated ; CLRN     ;
; N/A                                     ; None                                                ; -0.161 ns  ; I3   ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated ; CLRN     ;
; N/A                                     ; None                                                ; -0.210 ns  ; A6   ; ALU8_with_register:inst|register-8:inst2|register-4:inst|inst1        ; CP       ;
; N/A                                     ; None                                                ; -0.223 ns  ; M    ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst3       ; CPC      ;
; N/A                                     ; None                                                ; -0.257 ns  ; A6   ; ALU8_with_register:inst|register-8:inst1|register-4:inst|inst1        ; CPB      ;
; N/A                                     ; None                                                ; -0.341 ns  ; CLRN ; counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated  ; CLRN     ;
; N/A                                     ; None                                                ; -0.348 ns  ; I6   ; counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated  ; I5       ;
; N/A                                     ; None                                                ; -0.355 ns  ; DFF  ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated ; DFF      ;
; N/A                                     ; None                                                ; -0.356 ns  ; DFF  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated  ; DFF      ;
; N/A                                     ; None                                                ; -0.358 ns  ; CLRN ; counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated  ; CLRN     ;
; N/A                                     ; None                                                ; -0.376 ns  ; A6   ; ALU8_with_register:inst|register-8:inst1|register-4:inst|inst1        ; CP       ;
; N/A                                     ; None                                                ; -0.388 ns  ; CLRN ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated ; I2       ;
; N/A                                     ; None                                                ; -0.530 ns  ; CLRN ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated ; CLRN     ;
; N/A                                     ; None                                                ; -0.568 ns  ; CN   ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst3       ; CPC      ;
; N/A                                     ; None                                                ; -0.577 ns  ; CLRN ; counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated   ; DFF      ;
; N/A                                     ; None                                                ; -0.638 ns  ; I5   ; counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated  ; CLRN     ;
; N/A                                     ; None                                                ; -0.645 ns  ; I6   ; counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated  ; CLRN     ;
; N/A                                     ; None                                                ; -0.652 ns  ; M    ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst1        ; CPC      ;
; N/A                                     ; None                                                ; -0.653 ns  ; M    ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst3        ; CPC      ;
; N/A                                     ; None                                                ; -0.688 ns  ; CLRN ; counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated  ; DFF      ;
; N/A                                     ; None                                                ; -0.769 ns  ; CLRN ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated ; I1       ;
; N/A                                     ; None                                                ; -0.813 ns  ; I3   ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated ; DFF      ;
; N/A                                     ; None                                                ; -0.911 ns  ; I2   ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated ; I1       ;
; N/A                                     ; None                                                ; -0.932 ns  ; I4   ; counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated   ; I2       ;
; N/A                                     ; None                                                ; -0.975 ns  ; I6   ; counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated  ; DFF      ;
; N/A                                     ; None                                                ; -0.988 ns  ; M    ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst2       ; CPC      ;
; N/A                                     ; None                                                ; -1.007 ns  ; CLRN ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated ; DFF      ;
; N/A                                     ; None                                                ; -1.026 ns  ; DFF  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated   ; I2       ;
; N/A                                     ; None                                                ; -1.080 ns  ; DFF  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated  ; DFF      ;
; N/A                                     ; None                                                ; -1.149 ns  ; I2   ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated ; DFF      ;
; N/A                                     ; None                                                ; -1.174 ns  ; DFF  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated  ; I4       ;
; N/A                                     ; None                                                ; -1.182 ns  ; CLRN ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated ; DFF      ;
; N/A                                     ; None                                                ; -1.410 ns  ; CLRN ; counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated  ; DFF      ;
; N/A                                     ; None                                                ; -1.504 ns  ; CLRN ; counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated  ; I4       ;
; N/A                                     ; None                                                ; -1.707 ns  ; I5   ; counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated  ; DFF      ;
; N/A                                     ; None                                                ; -1.801 ns  ; I5   ; counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated  ; I4       ;
; N/A                                     ; None                                                ; -1.841 ns  ; DFF  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated  ; I4       ;
; N/A                                     ; None                                                ; -2.095 ns  ; CLRN ; counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated   ; I2       ;
; N/A                                     ; None                                                ; -2.336 ns  ; CLRN ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated  ; I4       ;
; N/A                                     ; None                                                ; -2.365 ns  ; I7   ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated  ; I4       ;
; N/A                                     ; None                                                ; -2.370 ns  ; DFF  ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated ; I1       ;
; N/A                                     ; None                                                ; -2.784 ns  ; DFF  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated  ; I3       ;
; N/A                                     ; None                                                ; -3.114 ns  ; CLRN ; counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated  ; I3       ;
; N/A                                     ; None                                                ; -3.131 ns  ; I3   ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated ; I1       ;
; N/A                                     ; None                                                ; -3.411 ns  ; I5   ; counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated  ; I3       ;
; N/A                                     ; None                                                ; -3.451 ns  ; DFF  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated  ; I3       ;
; N/A                                     ; None                                                ; -3.500 ns  ; CLRN ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated ; I1       ;
; N/A                                     ; None                                                ; -3.946 ns  ; CLRN ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated  ; I3       ;
; N/A                                     ; None                                                ; -3.975 ns  ; I7   ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated  ; I3       ;
; N/A                                     ; None                                                ; -4.031 ns  ; DFF  ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated ; I0       ;
; N/A                                     ; None                                                ; -4.044 ns  ; I4   ; counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated   ; I1       ;
; N/A                                     ; None                                                ; -4.138 ns  ; DFF  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated   ; I1       ;
; N/A                                     ; None                                                ; -4.653 ns  ; DFF  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated  ; I4       ;
; N/A                                     ; None                                                ; -4.683 ns  ; CLRN ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated ; I0       ;
; N/A                                     ; None                                                ; -4.802 ns  ; DFF  ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated ; CP       ;
; N/A                                     ; None                                                ; -4.825 ns  ; I2   ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated ; I0       ;
; N/A                                     ; None                                                ; -4.985 ns  ; CLRN ; counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated  ; I4       ;
; N/A                                     ; None                                                ; -5.063 ns  ; DFF  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated  ; I2       ;
; N/A                                     ; None                                                ; -5.207 ns  ; CLRN ; counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated   ; I1       ;
; N/A                                     ; None                                                ; -5.272 ns  ; I6   ; counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated  ; I4       ;
; N/A                                     ; None                                                ; -5.393 ns  ; CLRN ; counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated  ; I2       ;
; N/A                                     ; None                                                ; -5.454 ns  ; CLRN ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated ; CP       ;
; N/A                                     ; None                                                ; -5.596 ns  ; I2   ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated ; CP       ;
; N/A                                     ; None                                                ; -5.690 ns  ; I5   ; counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated  ; I2       ;
; N/A                                     ; None                                                ; -5.730 ns  ; DFF  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated  ; I2       ;
; N/A                                     ; None                                                ; -6.225 ns  ; CLRN ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated  ; I2       ;
; N/A                                     ; None                                                ; -6.254 ns  ; I7   ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated  ; I2       ;
; N/A                                     ; None                                                ; -6.263 ns  ; DFF  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated  ; I3       ;
; N/A                                     ; None                                                ; -6.284 ns  ; DFF  ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated ; I0       ;
; N/A                                     ; None                                                ; -6.595 ns  ; CLRN ; counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated  ; I3       ;
; N/A                                     ; None                                                ; -6.882 ns  ; I6   ; counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated  ; I3       ;
; N/A                                     ; None                                                ; -7.045 ns  ; I3   ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated ; I0       ;
; N/A                                     ; None                                                ; -7.055 ns  ; DFF  ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated ; CP       ;
; N/A                                     ; None                                                ; -7.204 ns  ; S0   ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst         ; CP       ;
; N/A                                     ; None                                                ; -7.267 ns  ; S3   ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst         ; CP       ;
; N/A                                     ; None                                                ; -7.414 ns  ; CLRN ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated ; I0       ;
; N/A                                     ; None                                                ; -7.528 ns  ; S3   ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst        ; CP       ;
; N/A                                     ; None                                                ; -7.541 ns  ; S1   ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst         ; CP       ;
; N/A                                     ; None                                                ; -7.550 ns  ; S2   ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst         ; CP       ;
; N/A                                     ; None                                                ; -7.782 ns  ; S0   ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst        ; CP       ;
; N/A                                     ; None                                                ; -7.811 ns  ; S2   ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst        ; CP       ;
; N/A                                     ; None                                                ; -7.816 ns  ; I3   ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated ; CP       ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;      ;                                                                       ;          ;
+-----------------------------------------+-----------------------------------------------------+------------+------+-----------------------------------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                         ;
+-------+--------------+------------+-----------------------------------------------------------------------+----+------------+
; Slack ; Required tco ; Actual tco ; From                                                                  ; To ; From Clock ;
+-------+--------------+------------+-----------------------------------------------------------------------+----+------------+
; N/A   ; None         ; 30.489 ns  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated  ; O7 ; CP         ;
; N/A   ; None         ; 29.830 ns  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated  ; O7 ; DFF        ;
; N/A   ; None         ; 29.718 ns  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated  ; O7 ; I0         ;
; N/A   ; None         ; 29.279 ns  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated  ; O7 ; CLRN       ;
; N/A   ; None         ; 28.931 ns  ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst3        ; C5 ; CP         ;
; N/A   ; None         ; 28.928 ns  ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst3        ; C4 ; CP         ;
; N/A   ; None         ; 28.675 ns  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated  ; O6 ; CP         ;
; N/A   ; None         ; 28.460 ns  ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst2        ; C6 ; CP         ;
; N/A   ; None         ; 28.403 ns  ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst3       ; C1 ; CP         ;
; N/A   ; None         ; 28.016 ns  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated  ; O6 ; DFF        ;
; N/A   ; None         ; 28.010 ns  ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst1        ; C6 ; CP         ;
; N/A   ; None         ; 27.955 ns  ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst3        ; C3 ; CP         ;
; N/A   ; None         ; 27.934 ns  ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst2        ; C5 ; CP         ;
; N/A   ; None         ; 27.932 ns  ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst2       ; C1 ; CP         ;
; N/A   ; None         ; 27.904 ns  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated  ; O6 ; I0         ;
; N/A   ; None         ; 27.483 ns  ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst2       ; C2 ; CP         ;
; N/A   ; None         ; 27.467 ns  ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst1        ; C7 ; CP         ;
; N/A   ; None         ; 27.465 ns  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated  ; O6 ; CLRN       ;
; N/A   ; None         ; 27.358 ns  ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst1       ; C3 ; CP         ;
; N/A   ; None         ; 27.316 ns  ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst        ; C3 ; CP         ;
; N/A   ; None         ; 27.296 ns  ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst        ; C4 ; CP         ;
; N/A   ; None         ; 27.127 ns  ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst         ; C7 ; CP         ;
; N/A   ; None         ; 26.971 ns  ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst         ; C6 ; CP         ;
; N/A   ; None         ; 26.968 ns  ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst1        ; C5 ; CP         ;
; N/A   ; None         ; 26.962 ns  ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst3       ; C0 ; CP         ;
; N/A   ; None         ; 26.925 ns  ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst2        ; C4 ; CP         ;
; N/A   ; None         ; 26.881 ns  ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst1       ; C2 ; CP         ;
; N/A   ; None         ; 26.498 ns  ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst2       ; C0 ; CP         ;
; N/A   ; None         ; 26.352 ns  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated  ; O5 ; CP         ;
; N/A   ; None         ; 26.339 ns  ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst1       ; C1 ; CP         ;
; N/A   ; None         ; 26.262 ns  ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst        ; C2 ; CP         ;
; N/A   ; None         ; 25.804 ns  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated  ; O7 ; I1         ;
; N/A   ; None         ; 25.693 ns  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated  ; O5 ; DFF        ;
; N/A   ; None         ; 25.581 ns  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated  ; O5 ; I0         ;
; N/A   ; None         ; 25.142 ns  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated  ; O5 ; CLRN       ;
; N/A   ; None         ; 23.990 ns  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated  ; O6 ; I1         ;
; N/A   ; None         ; 22.845 ns  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated   ; O4 ; CP         ;
; N/A   ; None         ; 22.692 ns  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated  ; O7 ; I2         ;
; N/A   ; None         ; 22.186 ns  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated   ; O4 ; DFF        ;
; N/A   ; None         ; 22.074 ns  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated   ; O4 ; I0         ;
; N/A   ; None         ; 21.667 ns  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated  ; O5 ; I1         ;
; N/A   ; None         ; 21.635 ns  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated   ; O4 ; CLRN       ;
; N/A   ; None         ; 20.878 ns  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated  ; O6 ; I2         ;
; N/A   ; None         ; 20.413 ns  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated  ; O7 ; I3         ;
; N/A   ; None         ; 19.895 ns  ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated ; O3 ; CP         ;
; N/A   ; None         ; 19.236 ns  ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated ; O3 ; DFF        ;
; N/A   ; None         ; 19.124 ns  ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated ; O3 ; I0         ;
; N/A   ; None         ; 18.803 ns  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated  ; O7 ; I4         ;
; N/A   ; None         ; 18.721 ns  ; ALU8_with_register:inst|register-8:inst2|register-4:inst1|inst2       ; C8 ; CP         ;
; N/A   ; None         ; 18.685 ns  ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated ; O3 ; CLRN       ;
; N/A   ; None         ; 18.652 ns  ; ALU8_with_register:inst|register-8:inst1|register-4:inst|inst1        ; C8 ; CP         ;
; N/A   ; None         ; 18.599 ns  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated  ; O6 ; I3         ;
; N/A   ; None         ; 18.593 ns  ; ALU8_with_register:inst|register-8:inst2|register-4:inst1|inst2       ; C8 ; CPA        ;
; N/A   ; None         ; 18.555 ns  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated  ; O5 ; I2         ;
; N/A   ; None         ; 18.533 ns  ; ALU8_with_register:inst|register-8:inst1|register-4:inst|inst1        ; C8 ; CPB        ;
; N/A   ; None         ; 18.465 ns  ; ALU8_with_register:inst|register-8:inst1|register-4:inst1|inst3       ; C8 ; CP         ;
; N/A   ; None         ; 18.346 ns  ; ALU8_with_register:inst|register-8:inst1|register-4:inst1|inst3       ; C8 ; CPB        ;
; N/A   ; None         ; 18.160 ns  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated   ; O4 ; I1         ;
; N/A   ; None         ; 18.028 ns  ; ALU8_with_register:inst|register-8:inst2|register-4:inst1|inst3       ; C8 ; CP         ;
; N/A   ; None         ; 17.983 ns  ; ALU8_with_register:inst|register-8:inst1|register-4:inst1|inst2       ; C8 ; CP         ;
; N/A   ; None         ; 17.931 ns  ; ALU8_with_register:inst|register-8:inst2|register-4:inst|inst3        ; C8 ; CP         ;
; N/A   ; None         ; 17.911 ns  ; ALU8_with_register:inst|register-8:inst2|register-4:inst1|inst        ; C8 ; CP         ;
; N/A   ; None         ; 17.900 ns  ; ALU8_with_register:inst|register-8:inst2|register-4:inst1|inst3       ; C8 ; CPA        ;
; N/A   ; None         ; 17.864 ns  ; ALU8_with_register:inst|register-8:inst1|register-4:inst1|inst2       ; C8 ; CPB        ;
; N/A   ; None         ; 17.803 ns  ; ALU8_with_register:inst|register-8:inst2|register-4:inst|inst3        ; C8 ; CPA        ;
; N/A   ; None         ; 17.801 ns  ; ALU8_with_register:inst|register-8:inst1|register-4:inst|inst3        ; C8 ; CP         ;
; N/A   ; None         ; 17.793 ns  ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated ; O2 ; CP         ;
; N/A   ; None         ; 17.786 ns  ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst3        ; C5 ; CPC        ;
; N/A   ; None         ; 17.783 ns  ; ALU8_with_register:inst|register-8:inst2|register-4:inst1|inst        ; C8 ; CPA        ;
; N/A   ; None         ; 17.783 ns  ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst3        ; C4 ; CPC        ;
; N/A   ; None         ; 17.705 ns  ; ALU8_with_register:inst|register-8:inst1|register-4:inst1|inst1       ; C8 ; CP         ;
; N/A   ; None         ; 17.682 ns  ; ALU8_with_register:inst|register-8:inst1|register-4:inst|inst3        ; C8 ; CPB        ;
; N/A   ; None         ; 17.616 ns  ; ALU8_with_register:inst|register-8:inst1|register-4:inst|inst         ; C8 ; CP         ;
; N/A   ; None         ; 17.586 ns  ; ALU8_with_register:inst|register-8:inst1|register-4:inst1|inst1       ; C8 ; CPB        ;
; N/A   ; None         ; 17.581 ns  ; ALU8_with_register:inst|register-8:inst2|register-4:inst|inst2        ; C8 ; CP         ;
; N/A   ; None         ; 17.553 ns  ; ALU8_with_register:inst|register-8:inst2|register-4:inst|inst1        ; C8 ; CP         ;
; N/A   ; None         ; 17.511 ns  ; ALU8_with_register:inst|register-8:inst1|register-4:inst|inst2        ; C8 ; CP         ;
; N/A   ; None         ; 17.497 ns  ; ALU8_with_register:inst|register-8:inst1|register-4:inst|inst         ; C8 ; CPB        ;
; N/A   ; None         ; 17.453 ns  ; ALU8_with_register:inst|register-8:inst2|register-4:inst|inst2        ; C8 ; CPA        ;
; N/A   ; None         ; 17.425 ns  ; ALU8_with_register:inst|register-8:inst2|register-4:inst|inst1        ; C8 ; CPA        ;
; N/A   ; None         ; 17.404 ns  ; ALU8_with_register:inst|register-8:inst1|register-4:inst1|inst        ; C8 ; CP         ;
; N/A   ; None         ; 17.392 ns  ; ALU8_with_register:inst|register-8:inst1|register-4:inst|inst2        ; C8 ; CPB        ;
; N/A   ; None         ; 17.315 ns  ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst2        ; C6 ; CPC        ;
; N/A   ; None         ; 17.301 ns  ; ALU8_with_register:inst|register-8:inst2|register-4:inst1|inst1       ; C8 ; CP         ;
; N/A   ; None         ; 17.285 ns  ; ALU8_with_register:inst|register-8:inst1|register-4:inst1|inst        ; C8 ; CPB        ;
; N/A   ; None         ; 17.258 ns  ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst3       ; C1 ; CPC        ;
; N/A   ; None         ; 17.173 ns  ; ALU8_with_register:inst|register-8:inst2|register-4:inst1|inst1       ; C8 ; CPA        ;
; N/A   ; None         ; 17.134 ns  ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated ; O2 ; DFF        ;
; N/A   ; None         ; 17.022 ns  ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated ; O2 ; I0         ;
; N/A   ; None         ; 16.989 ns  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated  ; O6 ; I4         ;
; N/A   ; None         ; 16.865 ns  ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst1        ; C6 ; CPC        ;
; N/A   ; None         ; 16.818 ns  ; ALU8_with_register:inst|register-8:inst2|register-4:inst|inst         ; C8 ; CP         ;
; N/A   ; None         ; 16.810 ns  ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst3        ; C3 ; CPC        ;
; N/A   ; None         ; 16.789 ns  ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst2        ; C5 ; CPC        ;
; N/A   ; None         ; 16.787 ns  ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst2       ; C1 ; CPC        ;
; N/A   ; None         ; 16.690 ns  ; ALU8_with_register:inst|register-8:inst2|register-4:inst|inst         ; C8 ; CPA        ;
; N/A   ; None         ; 16.583 ns  ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated ; O2 ; CLRN       ;
; N/A   ; None         ; 16.338 ns  ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst2       ; C2 ; CPC        ;
; N/A   ; None         ; 16.322 ns  ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst1        ; C7 ; CPC        ;
; N/A   ; None         ; 16.276 ns  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated  ; O5 ; I3         ;
; N/A   ; None         ; 16.213 ns  ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst1       ; C3 ; CPC        ;
; N/A   ; None         ; 16.171 ns  ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst        ; C3 ; CPC        ;
; N/A   ; None         ; 16.151 ns  ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst        ; C4 ; CPC        ;
; N/A   ; None         ; 15.982 ns  ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst         ; C7 ; CPC        ;
; N/A   ; None         ; 15.826 ns  ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst         ; C6 ; CPC        ;
; N/A   ; None         ; 15.823 ns  ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst1        ; C5 ; CPC        ;
; N/A   ; None         ; 15.817 ns  ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst3       ; C0 ; CPC        ;
; N/A   ; None         ; 15.780 ns  ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst2        ; C4 ; CPC        ;
; N/A   ; None         ; 15.736 ns  ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst1       ; C2 ; CPC        ;
; N/A   ; None         ; 15.515 ns  ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated ; O1 ; CP         ;
; N/A   ; None         ; 15.353 ns  ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst2       ; C0 ; CPC        ;
; N/A   ; None         ; 15.210 ns  ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated ; O3 ; I1         ;
; N/A   ; None         ; 15.194 ns  ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst1       ; C1 ; CPC        ;
; N/A   ; None         ; 15.117 ns  ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst        ; C2 ; CPC        ;
; N/A   ; None         ; 15.048 ns  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated   ; O4 ; I2         ;
; N/A   ; None         ; 14.856 ns  ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated ; O1 ; DFF        ;
; N/A   ; None         ; 14.744 ns  ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated ; O1 ; I0         ;
; N/A   ; None         ; 14.666 ns  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated  ; O5 ; I4         ;
; N/A   ; None         ; 14.305 ns  ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated ; O1 ; CLRN       ;
; N/A   ; None         ; 13.879 ns  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated  ; O7 ; I5         ;
; N/A   ; None         ; 13.108 ns  ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated ; O2 ; I1         ;
; N/A   ; None         ; 12.769 ns  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated   ; O4 ; I3         ;
; N/A   ; None         ; 12.239 ns  ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst~_emulated  ; O0 ; CP         ;
; N/A   ; None         ; 12.098 ns  ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated ; O3 ; I2         ;
; N/A   ; None         ; 12.065 ns  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated  ; O6 ; I5         ;
; N/A   ; None         ; 11.765 ns  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated  ; O7 ; I6         ;
+-------+--------------+------------+-----------------------------------------------------------------------+----+------------+


+------------------------------------------------------------+
; tpd                                                        ;
+-------+-------------------+-----------------+------+-------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To    ;
+-------+-------------------+-----------------+------+-------+
; N/A   ; None              ; 18.078 ns       ; S0   ; C8    ;
; N/A   ; None              ; 18.015 ns       ; S3   ; C8    ;
; N/A   ; None              ; 17.741 ns       ; S1   ; C8    ;
; N/A   ; None              ; 17.732 ns       ; S2   ; C8    ;
; N/A   ; None              ; 17.263 ns       ; CN   ; C8    ;
; N/A   ; None              ; 15.371 ns       ; DFF  ; O7    ;
; N/A   ; None              ; 14.876 ns       ; CLRN ; O7    ;
; N/A   ; None              ; 14.847 ns       ; I7   ; O7    ;
; N/A   ; None              ; 14.189 ns       ; DM   ; C6    ;
; N/A   ; None              ; 14.139 ns       ; DM   ; C5    ;
; N/A   ; None              ; 14.130 ns       ; DM   ; C1    ;
; N/A   ; None              ; 13.874 ns       ; LM   ; C6    ;
; N/A   ; None              ; 13.838 ns       ; LM   ; C3    ;
; N/A   ; None              ; 13.826 ns       ; LM   ; C5    ;
; N/A   ; None              ; 13.822 ns       ; LM   ; C4    ;
; N/A   ; None              ; 13.817 ns       ; LM   ; C1    ;
; N/A   ; None              ; 13.730 ns       ; DM   ; C3    ;
; N/A   ; None              ; 13.711 ns       ; DM   ; C4    ;
; N/A   ; None              ; 13.679 ns       ; DM   ; C2    ;
; N/A   ; None              ; 13.360 ns       ; LM   ; C2    ;
; N/A   ; None              ; 13.106 ns       ; LM   ; C7    ;
; N/A   ; None              ; 12.929 ns       ; RM   ; C3    ;
; N/A   ; None              ; 12.919 ns       ; RM   ; C6    ;
; N/A   ; None              ; 12.906 ns       ; RM   ; C5    ;
; N/A   ; None              ; 12.901 ns       ; RM   ; C1    ;
; N/A   ; None              ; 12.898 ns       ; RM   ; C4    ;
; N/A   ; None              ; 12.863 ns       ; RM   ; C2    ;
; N/A   ; None              ; 12.746 ns       ; DM   ; C7    ;
; N/A   ; None              ; 12.693 ns       ; DM   ; C0    ;
; N/A   ; None              ; 12.457 ns       ; RM   ; C0    ;
; N/A   ; None              ; 11.580 ns       ; DFF  ; O0    ;
; N/A   ; None              ; 11.468 ns       ; I0   ; O0    ;
; N/A   ; None              ; 11.159 ns       ; I4   ; O4    ;
; N/A   ; None              ; 11.068 ns       ; DFF  ; O1    ;
; N/A   ; None              ; 11.065 ns       ; DFF  ; O4    ;
; N/A   ; None              ; 11.029 ns       ; CLRN ; O0    ;
; N/A   ; None              ; 10.830 ns       ; I1   ; O1    ;
; N/A   ; None              ; 10.790 ns       ; DFF  ; O2    ;
; N/A   ; None              ; 10.580 ns       ; DFF  ; O3    ;
; N/A   ; None              ; 10.570 ns       ; DFF  ; O6    ;
; N/A   ; None              ; 10.369 ns       ; DFF  ; O5    ;
; N/A   ; None              ; 10.238 ns       ; CLRN ; O6    ;
; N/A   ; None              ; 10.138 ns       ; CLRN ; O2    ;
; N/A   ; None              ; 10.058 ns       ; CLRN ; O1    ;
; N/A   ; None              ; 10.039 ns       ; CLRN ; O5    ;
; N/A   ; None              ; 9.996 ns        ; I2   ; O2    ;
; N/A   ; None              ; 9.996 ns        ; CLRN ; O4    ;
; N/A   ; None              ; 9.951 ns        ; I6   ; O6    ;
; N/A   ; None              ; 9.819 ns        ; I3   ; O3    ;
; N/A   ; None              ; 9.742 ns        ; I5   ; O5    ;
; N/A   ; None              ; 9.450 ns        ; CLRN ; O3    ;
; N/A   ; None              ; 6.946 ns        ; CP   ; uRD   ;
; N/A   ; None              ; 6.944 ns        ; CP   ; CPuIR ;
+-------+-------------------+-----------------+------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+-----------+------+-----------------------------------------------------------------------+----------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From ; To                                                                    ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+-----------+------+-----------------------------------------------------------------------+----------+
; N/A                                     ; None                                                ; 17.224 ns ; I6   ; counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated  ; CP       ;
; N/A                                     ; None                                                ; 16.937 ns ; CLRN ; counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated  ; CP       ;
; N/A                                     ; None                                                ; 16.605 ns ; DFF  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated  ; CP       ;
; N/A                                     ; None                                                ; 16.565 ns ; I6   ; counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated  ; DFF      ;
; N/A                                     ; None                                                ; 16.453 ns ; I6   ; counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated  ; I0       ;
; N/A                                     ; None                                                ; 16.278 ns ; CLRN ; counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated  ; DFF      ;
; N/A                                     ; None                                                ; 16.166 ns ; CLRN ; counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated  ; I0       ;
; N/A                                     ; None                                                ; 16.014 ns ; I6   ; counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated  ; CLRN     ;
; N/A                                     ; None                                                ; 15.946 ns ; DFF  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated  ; DFF      ;
; N/A                                     ; None                                                ; 15.834 ns ; DFF  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated  ; I0       ;
; N/A                                     ; None                                                ; 15.727 ns ; CLRN ; counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated  ; CLRN     ;
; N/A                                     ; None                                                ; 15.395 ns ; DFF  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated  ; CLRN     ;
; N/A                                     ; None                                                ; 14.317 ns ; I7   ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated  ; CP       ;
; N/A                                     ; None                                                ; 14.288 ns ; CLRN ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated  ; CP       ;
; N/A                                     ; None                                                ; 13.793 ns ; DFF  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated  ; CP       ;
; N/A                                     ; None                                                ; 13.753 ns ; I5   ; counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated  ; CP       ;
; N/A                                     ; None                                                ; 13.658 ns ; I7   ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated  ; DFF      ;
; N/A                                     ; None                                                ; 13.629 ns ; CLRN ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated  ; DFF      ;
; N/A                                     ; None                                                ; 13.546 ns ; I7   ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated  ; I0       ;
; N/A                                     ; None                                                ; 13.517 ns ; CLRN ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated  ; I0       ;
; N/A                                     ; None                                                ; 13.456 ns ; CLRN ; counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated  ; CP       ;
; N/A                                     ; None                                                ; 13.134 ns ; DFF  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated  ; DFF      ;
; N/A                                     ; None                                                ; 13.126 ns ; DFF  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated  ; CP       ;
; N/A                                     ; None                                                ; 13.107 ns ; I7   ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated  ; CLRN     ;
; N/A                                     ; None                                                ; 13.094 ns ; I5   ; counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated  ; DFF      ;
; N/A                                     ; None                                                ; 13.078 ns ; CLRN ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated  ; CLRN     ;
; N/A                                     ; None                                                ; 13.022 ns ; DFF  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated  ; I0       ;
; N/A                                     ; None                                                ; 12.982 ns ; I5   ; counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated  ; I0       ;
; N/A                                     ; None                                                ; 12.797 ns ; CLRN ; counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated  ; DFF      ;
; N/A                                     ; None                                                ; 12.685 ns ; CLRN ; counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated  ; I0       ;
; N/A                                     ; None                                                ; 12.583 ns ; DFF  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated  ; CLRN     ;
; N/A                                     ; None                                                ; 12.543 ns ; I5   ; counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated  ; CLRN     ;
; N/A                                     ; None                                                ; 12.539 ns ; I6   ; counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated  ; I1       ;
; N/A                                     ; None                                                ; 12.467 ns ; DFF  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated  ; DFF      ;
; N/A                                     ; None                                                ; 12.399 ns ; M    ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst2       ; CP       ;
; N/A                                     ; None                                                ; 12.355 ns ; DFF  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated  ; I0       ;
; N/A                                     ; None                                                ; 12.252 ns ; CLRN ; counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated  ; I1       ;
; N/A                                     ; None                                                ; 12.246 ns ; CLRN ; counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated  ; CLRN     ;
; N/A                                     ; None                                                ; 12.064 ns ; M    ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst3        ; CP       ;
; N/A                                     ; None                                                ; 12.063 ns ; M    ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst1        ; CP       ;
; N/A                                     ; None                                                ; 11.979 ns ; CN   ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst3       ; CP       ;
; N/A                                     ; None                                                ; 11.920 ns ; DFF  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated  ; I1       ;
; N/A                                     ; None                                                ; 11.916 ns ; DFF  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated  ; CLRN     ;
; N/A                                     ; None                                                ; 11.634 ns ; M    ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst3       ; CP       ;
; N/A                                     ; None                                                ; 11.494 ns ; M    ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst         ; CP       ;
; N/A                                     ; None                                                ; 11.491 ns ; M    ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst2        ; CP       ;
; N/A                                     ; None                                                ; 11.422 ns ; M    ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst1       ; CP       ;
; N/A                                     ; None                                                ; 11.199 ns ; S1   ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst         ; CP       ;
; N/A                                     ; None                                                ; 11.054 ns ; S1   ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst1        ; CP       ;
; N/A                                     ; None                                                ; 10.914 ns ; S0   ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst2        ; CP       ;
; N/A                                     ; None                                                ; 10.887 ns ; S1   ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst2        ; CP       ;
; N/A                                     ; None                                                ; 10.758 ns ; S0   ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst3        ; CP       ;
; N/A                                     ; None                                                ; 10.752 ns ; S0   ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst         ; CP       ;
; N/A                                     ; None                                                ; 10.656 ns ; S2   ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst2        ; CP       ;
; N/A                                     ; None                                                ; 10.655 ns ; S2   ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst1        ; CP       ;
; N/A                                     ; None                                                ; 10.605 ns ; S2   ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst3        ; CP       ;
; N/A                                     ; None                                                ; 10.602 ns ; S0   ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst1        ; CP       ;
; N/A                                     ; None                                                ; 10.440 ns ; S3   ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst         ; CP       ;
; N/A                                     ; None                                                ; 10.386 ns ; M    ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst        ; CP       ;
; N/A                                     ; None                                                ; 10.381 ns ; S0   ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst1       ; CP       ;
; N/A                                     ; None                                                ; 10.369 ns ; S3   ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst1        ; CP       ;
; N/A                                     ; None                                                ; 10.362 ns ; S3   ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst2        ; CP       ;
; N/A                                     ; None                                                ; 10.313 ns ; S3   ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst3        ; CP       ;
; N/A                                     ; None                                                ; 10.311 ns ; S1   ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst2       ; CP       ;
; N/A                                     ; None                                                ; 10.310 ns ; S1   ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst3        ; CP       ;
; N/A                                     ; None                                                ; 10.308 ns ; S2   ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst2       ; CP       ;
; N/A                                     ; None                                                ; 10.295 ns ; S2   ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst         ; CP       ;
; N/A                                     ; None                                                ; 10.200 ns ; S0   ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst        ; CP       ;
; N/A                                     ; None                                                ; 10.173 ns ; S1   ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst        ; CP       ;
; N/A                                     ; None                                                ; 10.158 ns ; CLRN ; counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated   ; CP       ;
; N/A                                     ; None                                                ; 10.065 ns ; S2   ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst1       ; CP       ;
; N/A                                     ; None                                                ; 10.064 ns ; S3   ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst        ; CP       ;
; N/A                                     ; None                                                ; 10.025 ns ; S3   ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst2       ; CP       ;
; N/A                                     ; None                                                ; 10.007 ns ; S2   ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst3       ; CP       ;
; N/A                                     ; None                                                ; 9.975 ns  ; S0   ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst2       ; CP       ;
; N/A                                     ; None                                                ; 9.953 ns  ; CN   ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst2       ; CP       ;
; N/A                                     ; None                                                ; 9.924 ns  ; S1   ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst1       ; CP       ;
; N/A                                     ; None                                                ; 9.924 ns  ; S2   ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst        ; CP       ;
; N/A                                     ; None                                                ; 9.777 ns  ; S3   ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst1       ; CP       ;
; N/A                                     ; None                                                ; 9.760 ns  ; S1   ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst3       ; CP       ;
; N/A                                     ; None                                                ; 9.724 ns  ; S3   ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst3       ; CP       ;
; N/A                                     ; None                                                ; 9.632 ns  ; I7   ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated  ; I1       ;
; N/A                                     ; None                                                ; 9.624 ns  ; CN   ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst3        ; CP       ;
; N/A                                     ; None                                                ; 9.603 ns  ; CLRN ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated  ; I1       ;
; N/A                                     ; None                                                ; 9.499 ns  ; CLRN ; counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated   ; DFF      ;
; N/A                                     ; None                                                ; 9.427 ns  ; I6   ; counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated  ; I2       ;
; N/A                                     ; None                                                ; 9.423 ns  ; S0   ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst3       ; CP       ;
; N/A                                     ; None                                                ; 9.387 ns  ; CLRN ; counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated   ; I0       ;
; N/A                                     ; None                                                ; 9.355 ns  ; CN   ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst1       ; CP       ;
; N/A                                     ; None                                                ; 9.140 ns  ; CLRN ; counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated  ; I2       ;
; N/A                                     ; None                                                ; 9.108 ns  ; DFF  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated  ; I1       ;
; N/A                                     ; None                                                ; 9.089 ns  ; DFF  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated   ; CP       ;
; N/A                                     ; None                                                ; 9.068 ns  ; I5   ; counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated  ; I1       ;
; N/A                                     ; None                                                ; 9.056 ns  ; CN   ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst2        ; CP       ;
; N/A                                     ; None                                                ; 9.043 ns  ; CN   ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst1        ; CP       ;
; N/A                                     ; None                                                ; 8.995 ns  ; I4   ; counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated   ; CP       ;
; N/A                                     ; None                                                ; 8.948 ns  ; CLRN ; counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated   ; CLRN     ;
; N/A                                     ; None                                                ; 8.808 ns  ; DFF  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated  ; I2       ;
; N/A                                     ; None                                                ; 8.771 ns  ; CLRN ; counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated  ; I1       ;
; N/A                                     ; None                                                ; 8.763 ns  ; CN   ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst        ; CP       ;
; N/A                                     ; None                                                ; 8.451 ns  ; CLRN ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated ; CP       ;
; N/A                                     ; None                                                ; 8.441 ns  ; DFF  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated  ; I1       ;
; N/A                                     ; None                                                ; 8.430 ns  ; DFF  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated   ; DFF      ;
; N/A                                     ; None                                                ; 8.336 ns  ; I4   ; counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated   ; DFF      ;
; N/A                                     ; None                                                ; 8.318 ns  ; DFF  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated   ; I0       ;
; N/A                                     ; None                                                ; 8.285 ns  ; CN   ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst         ; CP       ;
; N/A                                     ; None                                                ; 8.224 ns  ; I4   ; counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated   ; I0       ;
; N/A                                     ; None                                                ; 8.082 ns  ; I3   ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated ; CP       ;
; N/A                                     ; None                                                ; 7.879 ns  ; DFF  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated   ; CLRN     ;
; N/A                                     ; None                                                ; 7.792 ns  ; CLRN ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated ; DFF      ;
; N/A                                     ; None                                                ; 7.785 ns  ; I4   ; counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated   ; CLRN     ;
; N/A                                     ; None                                                ; 7.680 ns  ; CLRN ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated ; I0       ;
; N/A                                     ; None                                                ; 7.423 ns  ; I3   ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated ; DFF      ;
; N/A                                     ; None                                                ; 7.321 ns  ; DFF  ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated ; CP       ;
; N/A                                     ; None                                                ; 7.311 ns  ; I3   ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated ; I0       ;
; N/A                                     ; None                                                ; 7.241 ns  ; CLRN ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated ; CLRN     ;
; N/A                                     ; None                                                ; 7.148 ns  ; I6   ; counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated  ; I3       ;
; N/A                                     ; None                                                ; 6.872 ns  ; I3   ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated ; CLRN     ;
; N/A                                     ; None                                                ; 6.861 ns  ; CLRN ; counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated  ; I3       ;
; N/A                                     ; None                                                ; 6.662 ns  ; DFF  ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated ; DFF      ;
; N/A                                     ; None                                                ; 6.550 ns  ; DFF  ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated ; I0       ;
; N/A                                     ; None                                                ; 6.529 ns  ; DFF  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated  ; I3       ;
; N/A                                     ; None                                                ; 6.520 ns  ; I7   ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated  ; I2       ;
; N/A                                     ; None                                                ; 6.491 ns  ; CLRN ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated  ; I2       ;
; N/A                                     ; None                                                ; 6.111 ns  ; DFF  ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated ; CLRN     ;
; N/A                                     ; None                                                ; 5.996 ns  ; DFF  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated  ; I2       ;
; N/A                                     ; None                                                ; 5.956 ns  ; I5   ; counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated  ; I2       ;
; N/A                                     ; None                                                ; 5.862 ns  ; I2   ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated ; CP       ;
; N/A                                     ; None                                                ; 5.720 ns  ; CLRN ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated ; CP       ;
; N/A                                     ; None                                                ; 5.659 ns  ; CLRN ; counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated  ; I2       ;
; N/A                                     ; None                                                ; 5.538 ns  ; I6   ; counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated  ; I4       ;
; N/A                                     ; None                                                ; 5.473 ns  ; CLRN ; counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated   ; I1       ;
; N/A                                     ; None                                                ; 5.329 ns  ; DFF  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated  ; I2       ;
; N/A                                     ; None                                                ; 5.251 ns  ; CLRN ; counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated  ; I4       ;
; N/A                                     ; None                                                ; 5.203 ns  ; I2   ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated ; DFF      ;
; N/A                                     ; None                                                ; 5.091 ns  ; I2   ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated ; I0       ;
; N/A                                     ; None                                                ; 5.068 ns  ; DFF  ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated ; CP       ;
; N/A                                     ; None                                                ; 5.061 ns  ; CLRN ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated ; DFF      ;
; N/A                                     ; None                                                ; 4.949 ns  ; CLRN ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated ; I0       ;
; N/A                                     ; None                                                ; 4.919 ns  ; DFF  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated  ; I4       ;
; N/A                                     ; None                                                ; 4.652 ns  ; I2   ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated ; CLRN     ;
; N/A                                     ; None                                                ; 4.510 ns  ; CLRN ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated ; CLRN     ;
; N/A                                     ; None                                                ; 4.409 ns  ; DFF  ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated ; DFF      ;
; N/A                                     ; None                                                ; 4.404 ns  ; DFF  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated   ; I1       ;
; N/A                                     ; None                                                ; 4.310 ns  ; I4   ; counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated   ; I1       ;
; N/A                                     ; None                                                ; 4.297 ns  ; DFF  ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated ; I0       ;
; N/A                                     ; None                                                ; 4.241 ns  ; I7   ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated  ; I3       ;
; N/A                                     ; None                                                ; 4.212 ns  ; CLRN ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated  ; I3       ;
; N/A                                     ; None                                                ; 3.858 ns  ; DFF  ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated ; CLRN     ;
; N/A                                     ; None                                                ; 3.766 ns  ; CLRN ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated ; I1       ;
; N/A                                     ; None                                                ; 3.717 ns  ; DFF  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated  ; I3       ;
; N/A                                     ; None                                                ; 3.677 ns  ; I5   ; counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated  ; I3       ;
; N/A                                     ; None                                                ; 3.397 ns  ; I3   ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated ; I1       ;
; N/A                                     ; None                                                ; 3.380 ns  ; CLRN ; counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated  ; I3       ;
; N/A                                     ; None                                                ; 3.050 ns  ; DFF  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated  ; I3       ;
; N/A                                     ; None                                                ; 2.636 ns  ; DFF  ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated ; I1       ;
; N/A                                     ; None                                                ; 2.631 ns  ; I7   ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated  ; I4       ;
; N/A                                     ; None                                                ; 2.602 ns  ; CLRN ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated  ; I4       ;
; N/A                                     ; None                                                ; 2.361 ns  ; CLRN ; counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated   ; I2       ;
; N/A                                     ; None                                                ; 2.107 ns  ; DFF  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated  ; I4       ;
; N/A                                     ; None                                                ; 2.067 ns  ; I5   ; counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated  ; I4       ;
; N/A                                     ; None                                                ; 1.770 ns  ; CLRN ; counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated  ; I4       ;
; N/A                                     ; None                                                ; 1.440 ns  ; DFF  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated  ; I4       ;
; N/A                                     ; None                                                ; 1.292 ns  ; DFF  ; counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated   ; I2       ;
; N/A                                     ; None                                                ; 1.254 ns  ; M    ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst2       ; CPC      ;
; N/A                                     ; None                                                ; 1.198 ns  ; I4   ; counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated   ; I2       ;
; N/A                                     ; None                                                ; 1.177 ns  ; I2   ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated ; I1       ;
; N/A                                     ; None                                                ; 1.035 ns  ; CLRN ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated ; I1       ;
; N/A                                     ; None                                                ; 0.919 ns  ; M    ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst3        ; CPC      ;
; N/A                                     ; None                                                ; 0.918 ns  ; M    ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst1        ; CPC      ;
; N/A                                     ; None                                                ; 0.834 ns  ; CN   ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst3       ; CPC      ;
; N/A                                     ; None                                                ; 0.654 ns  ; CLRN ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated ; I2       ;
; N/A                                     ; None                                                ; 0.642 ns  ; A6   ; ALU8_with_register:inst|register-8:inst1|register-4:inst|inst1        ; CP       ;
; N/A                                     ; None                                                ; 0.614 ns  ; I6   ; counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated  ; I5       ;
; N/A                                     ; None                                                ; 0.523 ns  ; A6   ; ALU8_with_register:inst|register-8:inst1|register-4:inst|inst1        ; CPB      ;
; N/A                                     ; None                                                ; 0.489 ns  ; M    ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst3       ; CPC      ;
; N/A                                     ; None                                                ; 0.476 ns  ; A6   ; ALU8_with_register:inst|register-8:inst2|register-4:inst|inst1        ; CP       ;
; N/A                                     ; None                                                ; 0.383 ns  ; DFF  ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated ; I1       ;
; N/A                                     ; None                                                ; 0.349 ns  ; M    ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst         ; CPC      ;
; N/A                                     ; None                                                ; 0.348 ns  ; A6   ; ALU8_with_register:inst|register-8:inst2|register-4:inst|inst1        ; CPA      ;
; N/A                                     ; None                                                ; 0.346 ns  ; M    ; ALU8_with_register:inst|register-8:inst3|register-4:inst|inst2        ; CPC      ;
; N/A                                     ; None                                                ; 0.327 ns  ; CLRN ; counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated  ; I5       ;
; N/A                                     ; None                                                ; 0.285 ns  ; I3   ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated ; I2       ;
; N/A                                     ; None                                                ; 0.277 ns  ; M    ; ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst1       ; CPC      ;
; N/A                                     ; None                                                ; 0.267 ns  ; CLRN ; counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated ; CP       ;
; N/A                                     ; None                                                ; 0.241 ns  ; A7   ; ALU8_with_register:inst|register-8:inst1|register-4:inst|inst         ; CP       ;
; N/A                                     ; None                                                ; 0.230 ns  ; A0   ; ALU8_with_register:inst|register-8:inst1|register-4:inst1|inst3       ; CP       ;
; N/A                                     ; None                                                ; 0.229 ns  ; A1   ; ALU8_with_register:inst|register-8:inst1|register-4:inst1|inst2       ; CP       ;
; N/A                                     ; None                                                ; 0.228 ns  ; A5   ; ALU8_with_register:inst|register-8:inst1|register-4:inst|inst2        ; CP       ;
; N/A                                     ; None                                                ; 0.214 ns  ; A4   ; ALU8_with_register:inst|register-8:inst1|register-4:inst|inst3        ; CP       ;
; N/A                                     ; None                                                ; 0.212 ns  ; A3   ; ALU8_with_register:inst|register-8:inst1|register-4:inst1|inst        ; CP       ;
; N/A                                     ; None                                                ; 0.200 ns  ; A2   ; ALU8_with_register:inst|register-8:inst1|register-4:inst1|inst1       ; CP       ;
; N/A                                     ; None                                                ; 0.122 ns  ; A7   ; ALU8_with_register:inst|register-8:inst1|register-4:inst|inst         ; CPB      ;
; N/A                                     ; None                                                ; 0.111 ns  ; A0   ; ALU8_with_register:inst|register-8:inst1|register-4:inst1|inst3       ; CPB      ;
; N/A                                     ; None                                                ; 0.110 ns  ; A1   ; ALU8_with_register:inst|register-8:inst1|register-4:inst1|inst2       ; CPB      ;
; N/A                                     ; None                                                ; 0.109 ns  ; A5   ; ALU8_with_register:inst|register-8:inst1|register-4:inst|inst2        ; CPB      ;
; N/A                                     ; None                                                ; 0.095 ns  ; A4   ; ALU8_with_register:inst|register-8:inst1|register-4:inst|inst3        ; CPB      ;
; N/A                                     ; None                                                ; 0.093 ns  ; A3   ; ALU8_with_register:inst|register-8:inst1|register-4:inst1|inst        ; CPB      ;
; N/A                                     ; None                                                ; 0.082 ns  ; CLRN ; counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated   ; I3       ;
; N/A                                     ; None                                                ; 0.081 ns  ; A2   ; ALU8_with_register:inst|register-8:inst1|register-4:inst1|inst1       ; CPB      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;      ;                                                                       ;          ;
+-----------------------------------------+-----------------------------------------------------+-----------+------+-----------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Fri Mar 25 21:45:34 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ALU8_with_Microinstruction -c ALU8_with_Microinstruction --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "counter_with_set_256:inst18|counter_with_set_16:inst|inst4~latch" is a latch
    Warning: Node "counter_with_set_256:inst18|counter_with_set_16:inst|inst6~latch" is a latch
    Warning: Node "counter_with_set_256:inst18|counter_with_set_16:inst|inst2~latch" is a latch
    Warning: Node "counter_with_set_256:inst18|counter_with_set_16:inst|inst~latch" is a latch
    Warning: Node "counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~latch" is a latch
    Warning: Node "counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~latch" is a latch
    Warning: Node "counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~latch" is a latch
    Warning: Node "counter_with_set_256:inst18|counter_with_set_16:inst1|inst~latch" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CPC" is an undefined clock
    Info: Assuming node "CP" is an undefined clock
    Info: Assuming node "CPB" is an undefined clock
    Info: Assuming node "CPA" is an undefined clock
    Info: Assuming node "I6" is an undefined clock
    Info: Assuming node "DFF" is an undefined clock
    Info: Assuming node "I5" is an undefined clock
    Info: Assuming node "CLRN" is an undefined clock
    Info: Assuming node "I0" is an undefined clock
    Info: Assuming node "I1" is an undefined clock
    Info: Assuming node "I2" is an undefined clock
    Info: Assuming node "I3" is an undefined clock
    Info: Assuming node "I4" is an undefined clock
Warning: Found 31 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "counter_with_set_256:inst18|counter_with_set_16:inst1|inst~latch" as buffer
    Info: Detected ripple clock "counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~latch" as buffer
    Info: Detected ripple clock "counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~latch" as buffer
    Info: Detected ripple clock "counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~latch" as buffer
    Info: Detected ripple clock "counter_with_set_256:inst18|counter_with_set_16:inst|inst~latch" as buffer
    Info: Detected ripple clock "counter_with_set_256:inst18|counter_with_set_16:inst|inst2~latch" as buffer
    Info: Detected ripple clock "counter_with_set_256:inst18|counter_with_set_16:inst|inst4~latch" as buffer
    Info: Detected ripple clock "counter_with_set_256:inst18|counter_with_set_16:inst1|inst~_emulated" as buffer
    Info: Detected gated clock "counter_with_set_256:inst18|counter_with_set_16:inst1|inst8" as buffer
    Info: Detected gated clock "counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut" as buffer
    Info: Detected ripple clock "counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated" as buffer
    Info: Detected gated clock "counter_with_set_256:inst18|counter_with_set_16:inst1|inst13" as buffer
    Info: Detected gated clock "counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut" as buffer
    Info: Detected ripple clock "counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated" as buffer
    Info: Detected gated clock "counter_with_set_256:inst18|counter_with_set_16:inst1|inst14" as buffer
    Info: Detected gated clock "counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut" as buffer
    Info: Detected ripple clock "counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated" as buffer
    Info: Detected gated clock "counter_with_set_256:inst18|counter_with_set_16:inst1|inst15" as buffer
    Info: Detected gated clock "counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut" as buffer
    Info: Detected ripple clock "counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated" as buffer
    Info: Detected gated clock "counter_with_set_256:inst18|counter_with_set_16:inst|inst8" as buffer
    Info: Detected gated clock "counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut" as buffer
    Info: Detected gated clock "counter_with_set_256:inst18|counter_with_set_16:inst|inst13" as buffer
    Info: Detected ripple clock "counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated" as buffer
    Info: Detected gated clock "counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut" as buffer
    Info: Detected gated clock "counter_with_set_256:inst18|counter_with_set_16:inst|inst14" as buffer
    Info: Detected ripple clock "counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated" as buffer
    Info: Detected gated clock "counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut" as buffer
    Info: Detected gated clock "inst26" as buffer
    Info: Detected gated clock "inst25" as buffer
    Info: Detected gated clock "inst24" as buffer
Info: No valid register-to-register data paths exist for clock "CPC"
Info: Clock "CP" has Internal fmax of 183.28 MHz between source register "counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated" and destination register "counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated" (period= 5.456 ns)
    Info: + Longest register to register delay is 5.192 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y7_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated'
        Info: 2: + IC(2.166 ns) + CELL(0.370 ns) = 2.536 ns; Loc. = LCCOMB_X18_Y7_N16; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut'
        Info: 3: + IC(2.178 ns) + CELL(0.370 ns) = 5.084 ns; Loc. = LCCOMB_X2_Y7_N8; Fanout = 1; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~data_lut'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 5.192 ns; Loc. = LCFF_X2_Y7_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated'
        Info: Total cell delay = 0.848 ns ( 16.33 % )
        Info: Total interconnect delay = 4.344 ns ( 83.67 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "CP" to destination register is 6.413 ns
            Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'CP'
            Info: 2: + IC(2.655 ns) + CELL(0.970 ns) = 4.775 ns; Loc. = LCFF_X2_Y7_N27; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst1|inst~_emulated'
            Info: 3: + IC(0.435 ns) + CELL(0.206 ns) = 5.416 ns; Loc. = LCCOMB_X2_Y7_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut'
            Info: 4: + IC(0.331 ns) + CELL(0.666 ns) = 6.413 ns; Loc. = LCFF_X2_Y7_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated'
            Info: Total cell delay = 2.992 ns ( 46.66 % )
            Info: Total interconnect delay = 3.421 ns ( 53.34 % )
        Info: - Longest clock path from clock "CP" to source register is 6.413 ns
            Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'CP'
            Info: 2: + IC(2.655 ns) + CELL(0.970 ns) = 4.775 ns; Loc. = LCFF_X2_Y7_N27; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst1|inst~_emulated'
            Info: 3: + IC(0.435 ns) + CELL(0.206 ns) = 5.416 ns; Loc. = LCCOMB_X2_Y7_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut'
            Info: 4: + IC(0.331 ns) + CELL(0.666 ns) = 6.413 ns; Loc. = LCFF_X2_Y7_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated'
            Info: Total cell delay = 2.992 ns ( 46.66 % )
            Info: Total interconnect delay = 3.421 ns ( 53.34 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: No valid register-to-register data paths exist for clock "CPB"
Info: No valid register-to-register data paths exist for clock "CPA"
Info: Clock "I6" Internal fmax is restricted to 360.1 MHz between source register "counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated" and destination register "counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated"
    Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.327 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y7_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated'
            Info: 2: + IC(0.437 ns) + CELL(0.206 ns) = 0.643 ns; Loc. = LCCOMB_X21_Y7_N2; Fanout = 2; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut'
            Info: 3: + IC(0.370 ns) + CELL(0.206 ns) = 1.219 ns; Loc. = LCCOMB_X21_Y7_N0; Fanout = 1; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst6~data_lut'
            Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.327 ns; Loc. = LCFF_X21_Y7_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated'
            Info: Total cell delay = 0.520 ns ( 39.19 % )
            Info: Total interconnect delay = 0.807 ns ( 60.81 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "I6" to destination register is 4.930 ns
                Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_87; Fanout = 1; CLK Node = 'I6'
                Info: 2: + IC(2.163 ns) + CELL(0.206 ns) = 3.343 ns; Loc. = LCCOMB_X21_Y7_N18; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst14'
                Info: 3: + IC(0.374 ns) + CELL(0.206 ns) = 3.923 ns; Loc. = LCCOMB_X21_Y7_N30; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut'
                Info: 4: + IC(0.341 ns) + CELL(0.666 ns) = 4.930 ns; Loc. = LCFF_X21_Y7_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated'
                Info: Total cell delay = 2.052 ns ( 41.62 % )
                Info: Total interconnect delay = 2.878 ns ( 58.38 % )
            Info: - Longest clock path from clock "I6" to source register is 4.930 ns
                Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_87; Fanout = 1; CLK Node = 'I6'
                Info: 2: + IC(2.163 ns) + CELL(0.206 ns) = 3.343 ns; Loc. = LCCOMB_X21_Y7_N18; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst14'
                Info: 3: + IC(0.374 ns) + CELL(0.206 ns) = 3.923 ns; Loc. = LCCOMB_X21_Y7_N30; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut'
                Info: 4: + IC(0.341 ns) + CELL(0.666 ns) = 4.930 ns; Loc. = LCFF_X21_Y7_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated'
                Info: Total cell delay = 2.052 ns ( 41.62 % )
                Info: Total interconnect delay = 2.878 ns ( 58.38 % )
        Info: + Micro clock to output delay of source is 0.304 ns
        Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "DFF" has Internal fmax of 52.53 MHz between source register "counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated" and destination register "counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated" (period= 19.037 ns)
    Info: + Longest register to register delay is 1.327 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y7_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated'
        Info: 2: + IC(0.437 ns) + CELL(0.206 ns) = 0.643 ns; Loc. = LCCOMB_X21_Y7_N2; Fanout = 2; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut'
        Info: 3: + IC(0.370 ns) + CELL(0.206 ns) = 1.219 ns; Loc. = LCCOMB_X21_Y7_N0; Fanout = 1; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst6~data_lut'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.327 ns; Loc. = LCFF_X21_Y7_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated'
        Info: Total cell delay = 0.520 ns ( 39.19 % )
        Info: Total interconnect delay = 0.807 ns ( 60.81 % )
    Info: - Smallest clock skew is -17.446 ns
        Info: + Shortest clock path from clock "DFF" to destination register is 5.549 ns
            Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_68; Fanout = 8; CLK Node = 'DFF'
            Info: 2: + IC(2.598 ns) + CELL(0.370 ns) = 3.962 ns; Loc. = LCCOMB_X21_Y7_N18; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst14'
            Info: 3: + IC(0.374 ns) + CELL(0.206 ns) = 4.542 ns; Loc. = LCCOMB_X21_Y7_N30; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut'
            Info: 4: + IC(0.341 ns) + CELL(0.666 ns) = 5.549 ns; Loc. = LCFF_X21_Y7_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated'
            Info: Total cell delay = 2.236 ns ( 40.30 % )
            Info: Total interconnect delay = 3.313 ns ( 59.70 % )
        Info: - Longest clock path from clock "DFF" to source register is 22.995 ns
            Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_68; Fanout = 8; CLK Node = 'DFF'
            Info: 2: + IC(2.398 ns) + CELL(0.370 ns) = 3.762 ns; Loc. = LCCOMB_X2_Y7_N30; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst1|inst8'
            Info: 3: + IC(0.379 ns) + CELL(0.616 ns) = 4.757 ns; Loc. = LCCOMB_X2_Y7_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut'
            Info: 4: + IC(0.331 ns) + CELL(0.970 ns) = 6.058 ns; Loc. = LCFF_X2_Y7_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated'
            Info: 5: + IC(2.166 ns) + CELL(0.370 ns) = 8.594 ns; Loc. = LCCOMB_X18_Y7_N16; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut'
            Info: 6: + IC(0.669 ns) + CELL(0.970 ns) = 10.233 ns; Loc. = LCFF_X17_Y7_N27; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated'
            Info: 7: + IC(0.773 ns) + CELL(0.206 ns) = 11.212 ns; Loc. = LCCOMB_X18_Y7_N30; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut'
            Info: 8: + IC(0.600 ns) + CELL(0.970 ns) = 12.782 ns; Loc. = LCFF_X17_Y7_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated'
            Info: 9: + IC(0.773 ns) + CELL(0.206 ns) = 13.761 ns; Loc. = LCCOMB_X18_Y7_N20; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut'
            Info: 10: + IC(0.333 ns) + CELL(0.970 ns) = 15.064 ns; Loc. = LCFF_X18_Y7_N19; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated'
            Info: 11: + IC(1.121 ns) + CELL(0.206 ns) = 16.391 ns; Loc. = LCCOMB_X21_Y7_N10; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut'
            Info: 12: + IC(0.999 ns) + CELL(0.970 ns) = 18.360 ns; Loc. = LCFF_X18_Y7_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated'
            Info: 13: + IC(1.135 ns) + CELL(0.370 ns) = 19.865 ns; Loc. = LCCOMB_X21_Y7_N16; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut'
            Info: 14: + IC(0.348 ns) + CELL(0.970 ns) = 21.183 ns; Loc. = LCFF_X21_Y7_N5; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated'
            Info: 15: + IC(0.435 ns) + CELL(0.370 ns) = 21.988 ns; Loc. = LCCOMB_X21_Y7_N30; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut'
            Info: 16: + IC(0.341 ns) + CELL(0.666 ns) = 22.995 ns; Loc. = LCFF_X21_Y7_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated'
            Info: Total cell delay = 10.194 ns ( 44.33 % )
            Info: Total interconnect delay = 12.801 ns ( 55.67 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "I5" Internal fmax is restricted to 360.1 MHz between source register "counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated" and destination register "counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated"
    Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.502 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y7_N5; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated'
            Info: 2: + IC(0.435 ns) + CELL(0.370 ns) = 0.805 ns; Loc. = LCCOMB_X21_Y7_N30; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut'
            Info: 3: + IC(0.383 ns) + CELL(0.206 ns) = 1.394 ns; Loc. = LCCOMB_X21_Y7_N4; Fanout = 1; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst4~data_lut'
            Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.502 ns; Loc. = LCFF_X21_Y7_N5; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated'
            Info: Total cell delay = 0.684 ns ( 45.54 % )
            Info: Total interconnect delay = 0.818 ns ( 54.46 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "I5" to destination register is 4.928 ns
                Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_86; Fanout = 1; CLK Node = 'I5'
                Info: 2: + IC(2.166 ns) + CELL(0.206 ns) = 3.336 ns; Loc. = LCCOMB_X21_Y7_N22; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst13'
                Info: 3: + IC(0.372 ns) + CELL(0.206 ns) = 3.914 ns; Loc. = LCCOMB_X21_Y7_N16; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut'
                Info: 4: + IC(0.348 ns) + CELL(0.666 ns) = 4.928 ns; Loc. = LCFF_X21_Y7_N5; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated'
                Info: Total cell delay = 2.042 ns ( 41.44 % )
                Info: Total interconnect delay = 2.886 ns ( 58.56 % )
            Info: - Longest clock path from clock "I5" to source register is 4.928 ns
                Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_86; Fanout = 1; CLK Node = 'I5'
                Info: 2: + IC(2.166 ns) + CELL(0.206 ns) = 3.336 ns; Loc. = LCCOMB_X21_Y7_N22; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst13'
                Info: 3: + IC(0.372 ns) + CELL(0.206 ns) = 3.914 ns; Loc. = LCCOMB_X21_Y7_N16; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut'
                Info: 4: + IC(0.348 ns) + CELL(0.666 ns) = 4.928 ns; Loc. = LCFF_X21_Y7_N5; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated'
                Info: Total cell delay = 2.042 ns ( 41.44 % )
                Info: Total interconnect delay = 2.886 ns ( 58.56 % )
        Info: + Micro clock to output delay of source is 0.304 ns
        Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "CLRN" has Internal fmax of 53.14 MHz between source register "counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated" and destination register "counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated" (period= 18.818 ns)
    Info: + Longest register to register delay is 1.327 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y7_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated'
        Info: 2: + IC(0.437 ns) + CELL(0.206 ns) = 0.643 ns; Loc. = LCCOMB_X21_Y7_N2; Fanout = 2; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut'
        Info: 3: + IC(0.370 ns) + CELL(0.206 ns) = 1.219 ns; Loc. = LCCOMB_X21_Y7_N0; Fanout = 1; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst6~data_lut'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.327 ns; Loc. = LCFF_X21_Y7_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated'
        Info: Total cell delay = 0.520 ns ( 39.19 % )
        Info: Total interconnect delay = 0.807 ns ( 60.81 % )
    Info: - Smallest clock skew is -17.227 ns
        Info: + Shortest clock path from clock "CLRN" to destination register is 5.217 ns
            Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_67; Fanout = 24; CLK Node = 'CLRN'
            Info: 2: + IC(2.592 ns) + CELL(0.624 ns) = 4.210 ns; Loc. = LCCOMB_X21_Y7_N30; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut'
            Info: 3: + IC(0.341 ns) + CELL(0.666 ns) = 5.217 ns; Loc. = LCFF_X21_Y7_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated'
            Info: Total cell delay = 2.284 ns ( 43.78 % )
            Info: Total interconnect delay = 2.933 ns ( 56.22 % )
        Info: - Longest clock path from clock "CLRN" to source register is 22.444 ns
            Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_67; Fanout = 24; CLK Node = 'CLRN'
            Info: 2: + IC(2.565 ns) + CELL(0.647 ns) = 4.206 ns; Loc. = LCCOMB_X2_Y7_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut'
            Info: 3: + IC(0.331 ns) + CELL(0.970 ns) = 5.507 ns; Loc. = LCFF_X2_Y7_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated'
            Info: 4: + IC(2.166 ns) + CELL(0.370 ns) = 8.043 ns; Loc. = LCCOMB_X18_Y7_N16; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut'
            Info: 5: + IC(0.669 ns) + CELL(0.970 ns) = 9.682 ns; Loc. = LCFF_X17_Y7_N27; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated'
            Info: 6: + IC(0.773 ns) + CELL(0.206 ns) = 10.661 ns; Loc. = LCCOMB_X18_Y7_N30; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut'
            Info: 7: + IC(0.600 ns) + CELL(0.970 ns) = 12.231 ns; Loc. = LCFF_X17_Y7_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated'
            Info: 8: + IC(0.773 ns) + CELL(0.206 ns) = 13.210 ns; Loc. = LCCOMB_X18_Y7_N20; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut'
            Info: 9: + IC(0.333 ns) + CELL(0.970 ns) = 14.513 ns; Loc. = LCFF_X18_Y7_N19; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated'
            Info: 10: + IC(1.121 ns) + CELL(0.206 ns) = 15.840 ns; Loc. = LCCOMB_X21_Y7_N10; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut'
            Info: 11: + IC(0.999 ns) + CELL(0.970 ns) = 17.809 ns; Loc. = LCFF_X18_Y7_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated'
            Info: 12: + IC(1.135 ns) + CELL(0.370 ns) = 19.314 ns; Loc. = LCCOMB_X21_Y7_N16; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut'
            Info: 13: + IC(0.348 ns) + CELL(0.970 ns) = 20.632 ns; Loc. = LCFF_X21_Y7_N5; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated'
            Info: 14: + IC(0.435 ns) + CELL(0.370 ns) = 21.437 ns; Loc. = LCCOMB_X21_Y7_N30; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut'
            Info: 15: + IC(0.341 ns) + CELL(0.666 ns) = 22.444 ns; Loc. = LCFF_X21_Y7_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated'
            Info: Total cell delay = 9.855 ns ( 43.91 % )
            Info: Total interconnect delay = 12.589 ns ( 56.09 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "I0" has Internal fmax of 183.28 MHz between source register "counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated" and destination register "counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated" (period= 5.456 ns)
    Info: + Longest register to register delay is 5.192 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y7_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated'
        Info: 2: + IC(2.166 ns) + CELL(0.370 ns) = 2.536 ns; Loc. = LCCOMB_X18_Y7_N16; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut'
        Info: 3: + IC(2.178 ns) + CELL(0.370 ns) = 5.084 ns; Loc. = LCCOMB_X2_Y7_N8; Fanout = 1; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~data_lut'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 5.192 ns; Loc. = LCFF_X2_Y7_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated'
        Info: Total cell delay = 0.848 ns ( 16.33 % )
        Info: Total interconnect delay = 4.344 ns ( 83.67 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "I0" to destination register is 5.642 ns
            Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 1; CLK Node = 'I0'
            Info: 2: + IC(2.470 ns) + CELL(0.206 ns) = 3.650 ns; Loc. = LCCOMB_X2_Y7_N30; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst1|inst8'
            Info: 3: + IC(0.379 ns) + CELL(0.616 ns) = 4.645 ns; Loc. = LCCOMB_X2_Y7_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut'
            Info: 4: + IC(0.331 ns) + CELL(0.666 ns) = 5.642 ns; Loc. = LCFF_X2_Y7_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated'
            Info: Total cell delay = 2.462 ns ( 43.64 % )
            Info: Total interconnect delay = 3.180 ns ( 56.36 % )
        Info: - Longest clock path from clock "I0" to source register is 5.642 ns
            Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 1; CLK Node = 'I0'
            Info: 2: + IC(2.470 ns) + CELL(0.206 ns) = 3.650 ns; Loc. = LCCOMB_X2_Y7_N30; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst1|inst8'
            Info: 3: + IC(0.379 ns) + CELL(0.616 ns) = 4.645 ns; Loc. = LCCOMB_X2_Y7_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut'
            Info: 4: + IC(0.331 ns) + CELL(0.666 ns) = 5.642 ns; Loc. = LCFF_X2_Y7_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated'
            Info: Total cell delay = 2.462 ns ( 43.64 % )
            Info: Total interconnect delay = 3.180 ns ( 56.36 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "I1" has Internal fmax of 320.2 MHz between source register "counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated" and destination register "counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated" (period= 3.123 ns)
    Info: + Longest register to register delay is 2.859 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y7_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated'
        Info: 2: + IC(1.135 ns) + CELL(0.370 ns) = 1.505 ns; Loc. = LCCOMB_X21_Y7_N16; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut'
        Info: 3: + IC(1.040 ns) + CELL(0.206 ns) = 2.751 ns; Loc. = LCCOMB_X18_Y7_N24; Fanout = 1; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst2~data_lut'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.859 ns; Loc. = LCFF_X18_Y7_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated'
        Info: Total cell delay = 0.684 ns ( 23.92 % )
        Info: Total interconnect delay = 2.175 ns ( 76.08 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "I1" to destination register is 14.030 ns
            Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 1; CLK Node = 'I1'
            Info: 2: + IC(2.205 ns) + CELL(0.370 ns) = 3.559 ns; Loc. = LCCOMB_X18_Y7_N8; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst1|inst13'
            Info: 3: + IC(0.385 ns) + CELL(0.624 ns) = 4.568 ns; Loc. = LCCOMB_X18_Y7_N16; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut'
            Info: 4: + IC(0.669 ns) + CELL(0.970 ns) = 6.207 ns; Loc. = LCFF_X17_Y7_N27; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated'
            Info: 5: + IC(0.773 ns) + CELL(0.206 ns) = 7.186 ns; Loc. = LCCOMB_X18_Y7_N30; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut'
            Info: 6: + IC(0.600 ns) + CELL(0.970 ns) = 8.756 ns; Loc. = LCFF_X17_Y7_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated'
            Info: 7: + IC(0.773 ns) + CELL(0.206 ns) = 9.735 ns; Loc. = LCCOMB_X18_Y7_N20; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut'
            Info: 8: + IC(0.333 ns) + CELL(0.970 ns) = 11.038 ns; Loc. = LCFF_X18_Y7_N19; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated'
            Info: 9: + IC(1.121 ns) + CELL(0.206 ns) = 12.365 ns; Loc. = LCCOMB_X21_Y7_N10; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut'
            Info: 10: + IC(0.999 ns) + CELL(0.666 ns) = 14.030 ns; Loc. = LCFF_X18_Y7_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated'
            Info: Total cell delay = 6.172 ns ( 43.99 % )
            Info: Total interconnect delay = 7.858 ns ( 56.01 % )
        Info: - Longest clock path from clock "I1" to source register is 14.030 ns
            Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 1; CLK Node = 'I1'
            Info: 2: + IC(2.205 ns) + CELL(0.370 ns) = 3.559 ns; Loc. = LCCOMB_X18_Y7_N8; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst1|inst13'
            Info: 3: + IC(0.385 ns) + CELL(0.624 ns) = 4.568 ns; Loc. = LCCOMB_X18_Y7_N16; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut'
            Info: 4: + IC(0.669 ns) + CELL(0.970 ns) = 6.207 ns; Loc. = LCFF_X17_Y7_N27; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated'
            Info: 5: + IC(0.773 ns) + CELL(0.206 ns) = 7.186 ns; Loc. = LCCOMB_X18_Y7_N30; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut'
            Info: 6: + IC(0.600 ns) + CELL(0.970 ns) = 8.756 ns; Loc. = LCFF_X17_Y7_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated'
            Info: 7: + IC(0.773 ns) + CELL(0.206 ns) = 9.735 ns; Loc. = LCCOMB_X18_Y7_N20; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut'
            Info: 8: + IC(0.333 ns) + CELL(0.970 ns) = 11.038 ns; Loc. = LCFF_X18_Y7_N19; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated'
            Info: 9: + IC(1.121 ns) + CELL(0.206 ns) = 12.365 ns; Loc. = LCCOMB_X21_Y7_N10; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut'
            Info: 10: + IC(0.999 ns) + CELL(0.666 ns) = 14.030 ns; Loc. = LCFF_X18_Y7_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated'
            Info: Total cell delay = 6.172 ns ( 43.99 % )
            Info: Total interconnect delay = 7.858 ns ( 56.01 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "I2" has Internal fmax of 320.2 MHz between source register "counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated" and destination register "counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated" (period= 3.123 ns)
    Info: + Longest register to register delay is 2.859 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y7_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated'
        Info: 2: + IC(1.135 ns) + CELL(0.370 ns) = 1.505 ns; Loc. = LCCOMB_X21_Y7_N16; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut'
        Info: 3: + IC(1.040 ns) + CELL(0.206 ns) = 2.751 ns; Loc. = LCCOMB_X18_Y7_N24; Fanout = 1; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst2~data_lut'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.859 ns; Loc. = LCFF_X18_Y7_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated'
        Info: Total cell delay = 0.684 ns ( 23.92 % )
        Info: Total interconnect delay = 2.175 ns ( 76.08 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "I2" to destination register is 10.918 ns
            Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_81; Fanout = 1; CLK Node = 'I2'
            Info: 2: + IC(2.135 ns) + CELL(0.206 ns) = 3.315 ns; Loc. = LCCOMB_X18_Y7_N4; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst1|inst14'
            Info: 3: + IC(0.389 ns) + CELL(0.370 ns) = 4.074 ns; Loc. = LCCOMB_X18_Y7_N30; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut'
            Info: 4: + IC(0.600 ns) + CELL(0.970 ns) = 5.644 ns; Loc. = LCFF_X17_Y7_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated'
            Info: 5: + IC(0.773 ns) + CELL(0.206 ns) = 6.623 ns; Loc. = LCCOMB_X18_Y7_N20; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut'
            Info: 6: + IC(0.333 ns) + CELL(0.970 ns) = 7.926 ns; Loc. = LCFF_X18_Y7_N19; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated'
            Info: 7: + IC(1.121 ns) + CELL(0.206 ns) = 9.253 ns; Loc. = LCCOMB_X21_Y7_N10; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut'
            Info: 8: + IC(0.999 ns) + CELL(0.666 ns) = 10.918 ns; Loc. = LCFF_X18_Y7_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated'
            Info: Total cell delay = 4.568 ns ( 41.84 % )
            Info: Total interconnect delay = 6.350 ns ( 58.16 % )
        Info: - Longest clock path from clock "I2" to source register is 10.918 ns
            Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_81; Fanout = 1; CLK Node = 'I2'
            Info: 2: + IC(2.135 ns) + CELL(0.206 ns) = 3.315 ns; Loc. = LCCOMB_X18_Y7_N4; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst1|inst14'
            Info: 3: + IC(0.389 ns) + CELL(0.370 ns) = 4.074 ns; Loc. = LCCOMB_X18_Y7_N30; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut'
            Info: 4: + IC(0.600 ns) + CELL(0.970 ns) = 5.644 ns; Loc. = LCFF_X17_Y7_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated'
            Info: 5: + IC(0.773 ns) + CELL(0.206 ns) = 6.623 ns; Loc. = LCCOMB_X18_Y7_N20; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut'
            Info: 6: + IC(0.333 ns) + CELL(0.970 ns) = 7.926 ns; Loc. = LCFF_X18_Y7_N19; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated'
            Info: 7: + IC(1.121 ns) + CELL(0.206 ns) = 9.253 ns; Loc. = LCCOMB_X21_Y7_N10; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut'
            Info: 8: + IC(0.999 ns) + CELL(0.666 ns) = 10.918 ns; Loc. = LCFF_X18_Y7_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated'
            Info: Total cell delay = 4.568 ns ( 41.84 % )
            Info: Total interconnect delay = 6.350 ns ( 58.16 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "I3" has Internal fmax of 320.2 MHz between source register "counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated" and destination register "counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated" (period= 3.123 ns)
    Info: + Longest register to register delay is 2.859 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y7_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated'
        Info: 2: + IC(1.135 ns) + CELL(0.370 ns) = 1.505 ns; Loc. = LCCOMB_X21_Y7_N16; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut'
        Info: 3: + IC(1.040 ns) + CELL(0.206 ns) = 2.751 ns; Loc. = LCCOMB_X18_Y7_N24; Fanout = 1; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst2~data_lut'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.859 ns; Loc. = LCFF_X18_Y7_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated'
        Info: Total cell delay = 0.684 ns ( 23.92 % )
        Info: Total interconnect delay = 2.175 ns ( 76.08 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "I3" to destination register is 8.639 ns
            Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_82; Fanout = 1; CLK Node = 'I3'
            Info: 2: + IC(2.169 ns) + CELL(0.206 ns) = 3.349 ns; Loc. = LCCOMB_X18_Y7_N0; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst1|inst15'
            Info: 3: + IC(0.372 ns) + CELL(0.623 ns) = 4.344 ns; Loc. = LCCOMB_X18_Y7_N20; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut'
            Info: 4: + IC(0.333 ns) + CELL(0.970 ns) = 5.647 ns; Loc. = LCFF_X18_Y7_N19; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated'
            Info: 5: + IC(1.121 ns) + CELL(0.206 ns) = 6.974 ns; Loc. = LCCOMB_X21_Y7_N10; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut'
            Info: 6: + IC(0.999 ns) + CELL(0.666 ns) = 8.639 ns; Loc. = LCFF_X18_Y7_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated'
            Info: Total cell delay = 3.645 ns ( 42.19 % )
            Info: Total interconnect delay = 4.994 ns ( 57.81 % )
        Info: - Longest clock path from clock "I3" to source register is 8.639 ns
            Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_82; Fanout = 1; CLK Node = 'I3'
            Info: 2: + IC(2.169 ns) + CELL(0.206 ns) = 3.349 ns; Loc. = LCCOMB_X18_Y7_N0; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst1|inst15'
            Info: 3: + IC(0.372 ns) + CELL(0.623 ns) = 4.344 ns; Loc. = LCCOMB_X18_Y7_N20; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut'
            Info: 4: + IC(0.333 ns) + CELL(0.970 ns) = 5.647 ns; Loc. = LCFF_X18_Y7_N19; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated'
            Info: 5: + IC(1.121 ns) + CELL(0.206 ns) = 6.974 ns; Loc. = LCCOMB_X21_Y7_N10; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut'
            Info: 6: + IC(0.999 ns) + CELL(0.666 ns) = 8.639 ns; Loc. = LCFF_X18_Y7_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated'
            Info: Total cell delay = 3.645 ns ( 42.19 % )
            Info: Total interconnect delay = 4.994 ns ( 57.81 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "I4" has Internal fmax of 320.2 MHz between source register "counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated" and destination register "counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated" (period= 3.123 ns)
    Info: + Longest register to register delay is 2.859 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y7_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated'
        Info: 2: + IC(1.135 ns) + CELL(0.370 ns) = 1.505 ns; Loc. = LCCOMB_X21_Y7_N16; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut'
        Info: 3: + IC(1.040 ns) + CELL(0.206 ns) = 2.751 ns; Loc. = LCCOMB_X18_Y7_N24; Fanout = 1; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst2~data_lut'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.859 ns; Loc. = LCFF_X18_Y7_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated'
        Info: Total cell delay = 0.684 ns ( 23.92 % )
        Info: Total interconnect delay = 2.175 ns ( 76.08 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "I4" to destination register is 7.029 ns
            Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_84; Fanout = 1; CLK Node = 'I4'
            Info: 2: + IC(2.556 ns) + CELL(0.370 ns) = 3.890 ns; Loc. = LCCOMB_X18_Y7_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst8'
            Info: 3: + IC(1.104 ns) + CELL(0.370 ns) = 5.364 ns; Loc. = LCCOMB_X21_Y7_N10; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut'
            Info: 4: + IC(0.999 ns) + CELL(0.666 ns) = 7.029 ns; Loc. = LCFF_X18_Y7_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated'
            Info: Total cell delay = 2.370 ns ( 33.72 % )
            Info: Total interconnect delay = 4.659 ns ( 66.28 % )
        Info: - Longest clock path from clock "I4" to source register is 7.029 ns
            Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_84; Fanout = 1; CLK Node = 'I4'
            Info: 2: + IC(2.556 ns) + CELL(0.370 ns) = 3.890 ns; Loc. = LCCOMB_X18_Y7_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst8'
            Info: 3: + IC(1.104 ns) + CELL(0.370 ns) = 5.364 ns; Loc. = LCCOMB_X21_Y7_N10; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut'
            Info: 4: + IC(0.999 ns) + CELL(0.666 ns) = 7.029 ns; Loc. = LCFF_X18_Y7_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated'
            Info: Total cell delay = 2.370 ns ( 33.72 % )
            Info: Total interconnect delay = 4.659 ns ( 66.28 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Warning: Circuit may not operate. Detected 72 non-operational path(s) clocked by clock "CP" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "ALU8_with_register:inst|register-8:inst1|register-4:inst|inst2" and destination pin or register "ALU8_with_register:inst|register-8:inst3|register-4:inst|inst2" for clock "CP" (Hold time is 10.679 ns)
    Info: + Largest clock skew is 12.265 ns
        Info: + Longest clock path from clock "CP" to destination register is 19.687 ns
            Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'CP'
            Info: 2: + IC(13.840 ns) + CELL(0.544 ns) = 15.534 ns; Loc. = LCCOMB_X2_Y7_N22; Fanout = 1; COMB Node = 'inst24'
            Info: 3: + IC(2.578 ns) + CELL(0.000 ns) = 18.112 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'inst24~clkctrl'
            Info: 4: + IC(0.909 ns) + CELL(0.666 ns) = 19.687 ns; Loc. = LCFF_X31_Y7_N21; Fanout = 3; REG Node = 'ALU8_with_register:inst|register-8:inst3|register-4:inst|inst2'
            Info: Total cell delay = 2.360 ns ( 11.99 % )
            Info: Total interconnect delay = 17.327 ns ( 88.01 % )
        Info: - Shortest clock path from clock "CP" to source register is 7.422 ns
            Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'CP'
            Info: 2: + IC(2.705 ns) + CELL(0.544 ns) = 4.399 ns; Loc. = LCCOMB_X2_Y7_N10; Fanout = 1; COMB Node = 'inst25'
            Info: 3: + IC(1.447 ns) + CELL(0.000 ns) = 5.846 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst25~clkctrl'
            Info: 4: + IC(0.910 ns) + CELL(0.666 ns) = 7.422 ns; Loc. = LCFF_X32_Y7_N11; Fanout = 2; REG Node = 'ALU8_with_register:inst|register-8:inst1|register-4:inst|inst2'
            Info: Total cell delay = 2.360 ns ( 31.80 % )
            Info: Total interconnect delay = 5.062 ns ( 68.20 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 1.588 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y7_N11; Fanout = 2; REG Node = 'ALU8_with_register:inst|register-8:inst1|register-4:inst|inst2'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X32_Y7_N10; Fanout = 3; COMB Node = 'ALU8_with_register:inst|ALU8_with_set_model:inst|74181:inst|44~17'
        Info: 3: + IC(0.717 ns) + CELL(0.370 ns) = 1.480 ns; Loc. = LCCOMB_X31_Y7_N20; Fanout = 1; COMB Node = 'ALU8_with_register:inst|ALU8_with_set_model:inst|74181:inst|81'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.588 ns; Loc. = LCFF_X31_Y7_N21; Fanout = 3; REG Node = 'ALU8_with_register:inst|register-8:inst3|register-4:inst|inst2'
        Info: Total cell delay = 0.871 ns ( 54.85 % )
        Info: Total interconnect delay = 0.717 ns ( 45.15 % )
    Info: + Micro hold delay of destination is 0.306 ns
Warning: Circuit may not operate. Detected 6 non-operational path(s) clocked by clock "DFF" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated" and destination pin or register "counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated" for clock "DFF" (Hold time is 16.121 ns)
    Info: + Largest clock skew is 17.446 ns
        Info: + Longest clock path from clock "DFF" to destination register is 22.995 ns
            Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_68; Fanout = 8; CLK Node = 'DFF'
            Info: 2: + IC(2.398 ns) + CELL(0.370 ns) = 3.762 ns; Loc. = LCCOMB_X2_Y7_N30; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst1|inst8'
            Info: 3: + IC(0.379 ns) + CELL(0.616 ns) = 4.757 ns; Loc. = LCCOMB_X2_Y7_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut'
            Info: 4: + IC(0.331 ns) + CELL(0.970 ns) = 6.058 ns; Loc. = LCFF_X2_Y7_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated'
            Info: 5: + IC(2.166 ns) + CELL(0.370 ns) = 8.594 ns; Loc. = LCCOMB_X18_Y7_N16; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut'
            Info: 6: + IC(0.669 ns) + CELL(0.970 ns) = 10.233 ns; Loc. = LCFF_X17_Y7_N27; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated'
            Info: 7: + IC(0.773 ns) + CELL(0.206 ns) = 11.212 ns; Loc. = LCCOMB_X18_Y7_N30; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut'
            Info: 8: + IC(0.600 ns) + CELL(0.970 ns) = 12.782 ns; Loc. = LCFF_X17_Y7_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated'
            Info: 9: + IC(0.773 ns) + CELL(0.206 ns) = 13.761 ns; Loc. = LCCOMB_X18_Y7_N20; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut'
            Info: 10: + IC(0.333 ns) + CELL(0.970 ns) = 15.064 ns; Loc. = LCFF_X18_Y7_N19; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated'
            Info: 11: + IC(1.121 ns) + CELL(0.206 ns) = 16.391 ns; Loc. = LCCOMB_X21_Y7_N10; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut'
            Info: 12: + IC(0.999 ns) + CELL(0.970 ns) = 18.360 ns; Loc. = LCFF_X18_Y7_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated'
            Info: 13: + IC(1.135 ns) + CELL(0.370 ns) = 19.865 ns; Loc. = LCCOMB_X21_Y7_N16; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut'
            Info: 14: + IC(0.348 ns) + CELL(0.970 ns) = 21.183 ns; Loc. = LCFF_X21_Y7_N5; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated'
            Info: 15: + IC(0.435 ns) + CELL(0.370 ns) = 21.988 ns; Loc. = LCCOMB_X21_Y7_N30; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut'
            Info: 16: + IC(0.341 ns) + CELL(0.666 ns) = 22.995 ns; Loc. = LCFF_X21_Y7_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated'
            Info: Total cell delay = 10.194 ns ( 44.33 % )
            Info: Total interconnect delay = 12.801 ns ( 55.67 % )
        Info: - Shortest clock path from clock "DFF" to source register is 5.549 ns
            Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_68; Fanout = 8; CLK Node = 'DFF'
            Info: 2: + IC(2.598 ns) + CELL(0.370 ns) = 3.962 ns; Loc. = LCCOMB_X21_Y7_N18; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst14'
            Info: 3: + IC(0.374 ns) + CELL(0.206 ns) = 4.542 ns; Loc. = LCCOMB_X21_Y7_N30; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut'
            Info: 4: + IC(0.341 ns) + CELL(0.666 ns) = 5.549 ns; Loc. = LCFF_X21_Y7_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated'
            Info: Total cell delay = 2.236 ns ( 40.30 % )
            Info: Total interconnect delay = 3.313 ns ( 59.70 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 1.327 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y7_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated'
        Info: 2: + IC(0.437 ns) + CELL(0.206 ns) = 0.643 ns; Loc. = LCCOMB_X21_Y7_N2; Fanout = 2; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut'
        Info: 3: + IC(0.370 ns) + CELL(0.206 ns) = 1.219 ns; Loc. = LCCOMB_X21_Y7_N0; Fanout = 1; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst6~data_lut'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.327 ns; Loc. = LCFF_X21_Y7_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated'
        Info: Total cell delay = 0.520 ns ( 39.19 % )
        Info: Total interconnect delay = 0.807 ns ( 60.81 % )
    Info: + Micro hold delay of destination is 0.306 ns
Warning: Circuit may not operate. Detected 6 non-operational path(s) clocked by clock "CLRN" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated" and destination pin or register "counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated" for clock "CLRN" (Hold time is 15.902 ns)
    Info: + Largest clock skew is 17.227 ns
        Info: + Longest clock path from clock "CLRN" to destination register is 22.444 ns
            Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_67; Fanout = 24; CLK Node = 'CLRN'
            Info: 2: + IC(2.565 ns) + CELL(0.647 ns) = 4.206 ns; Loc. = LCCOMB_X2_Y7_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut'
            Info: 3: + IC(0.331 ns) + CELL(0.970 ns) = 5.507 ns; Loc. = LCFF_X2_Y7_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated'
            Info: 4: + IC(2.166 ns) + CELL(0.370 ns) = 8.043 ns; Loc. = LCCOMB_X18_Y7_N16; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut'
            Info: 5: + IC(0.669 ns) + CELL(0.970 ns) = 9.682 ns; Loc. = LCFF_X17_Y7_N27; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated'
            Info: 6: + IC(0.773 ns) + CELL(0.206 ns) = 10.661 ns; Loc. = LCCOMB_X18_Y7_N30; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut'
            Info: 7: + IC(0.600 ns) + CELL(0.970 ns) = 12.231 ns; Loc. = LCFF_X17_Y7_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated'
            Info: 8: + IC(0.773 ns) + CELL(0.206 ns) = 13.210 ns; Loc. = LCCOMB_X18_Y7_N20; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut'
            Info: 9: + IC(0.333 ns) + CELL(0.970 ns) = 14.513 ns; Loc. = LCFF_X18_Y7_N19; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated'
            Info: 10: + IC(1.121 ns) + CELL(0.206 ns) = 15.840 ns; Loc. = LCCOMB_X21_Y7_N10; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut'
            Info: 11: + IC(0.999 ns) + CELL(0.970 ns) = 17.809 ns; Loc. = LCFF_X18_Y7_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated'
            Info: 12: + IC(1.135 ns) + CELL(0.370 ns) = 19.314 ns; Loc. = LCCOMB_X21_Y7_N16; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut'
            Info: 13: + IC(0.348 ns) + CELL(0.970 ns) = 20.632 ns; Loc. = LCFF_X21_Y7_N5; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated'
            Info: 14: + IC(0.435 ns) + CELL(0.370 ns) = 21.437 ns; Loc. = LCCOMB_X21_Y7_N30; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut'
            Info: 15: + IC(0.341 ns) + CELL(0.666 ns) = 22.444 ns; Loc. = LCFF_X21_Y7_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated'
            Info: Total cell delay = 9.855 ns ( 43.91 % )
            Info: Total interconnect delay = 12.589 ns ( 56.09 % )
        Info: - Shortest clock path from clock "CLRN" to source register is 5.217 ns
            Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_67; Fanout = 24; CLK Node = 'CLRN'
            Info: 2: + IC(2.592 ns) + CELL(0.624 ns) = 4.210 ns; Loc. = LCCOMB_X21_Y7_N30; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut'
            Info: 3: + IC(0.341 ns) + CELL(0.666 ns) = 5.217 ns; Loc. = LCFF_X21_Y7_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated'
            Info: Total cell delay = 2.284 ns ( 43.78 % )
            Info: Total interconnect delay = 2.933 ns ( 56.22 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 1.327 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y7_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated'
        Info: 2: + IC(0.437 ns) + CELL(0.206 ns) = 0.643 ns; Loc. = LCCOMB_X21_Y7_N2; Fanout = 2; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut'
        Info: 3: + IC(0.370 ns) + CELL(0.206 ns) = 1.219 ns; Loc. = LCCOMB_X21_Y7_N0; Fanout = 1; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst6~data_lut'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.327 ns; Loc. = LCFF_X21_Y7_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated'
        Info: Total cell delay = 0.520 ns ( 39.19 % )
        Info: Total interconnect delay = 0.807 ns ( 60.81 % )
    Info: + Micro hold delay of destination is 0.306 ns
Info: tsu for register "counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated" (data pin = "DFF", clock pin = "I6") is 5.197 ns
    Info: + Longest pin to register delay is 10.167 ns
        Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_68; Fanout = 8; CLK Node = 'DFF'
        Info: 2: + IC(6.841 ns) + CELL(0.370 ns) = 8.205 ns; Loc. = LCCOMB_X21_Y7_N14; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst15'
        Info: 3: + IC(0.628 ns) + CELL(0.650 ns) = 9.483 ns; Loc. = LCCOMB_X21_Y7_N2; Fanout = 2; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut'
        Info: 4: + IC(0.370 ns) + CELL(0.206 ns) = 10.059 ns; Loc. = LCCOMB_X21_Y7_N0; Fanout = 1; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst6~data_lut'
        Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 10.167 ns; Loc. = LCFF_X21_Y7_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated'
        Info: Total cell delay = 2.328 ns ( 22.90 % )
        Info: Total interconnect delay = 7.839 ns ( 77.10 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "I6" to destination register is 4.930 ns
        Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_87; Fanout = 1; CLK Node = 'I6'
        Info: 2: + IC(2.163 ns) + CELL(0.206 ns) = 3.343 ns; Loc. = LCCOMB_X21_Y7_N18; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst14'
        Info: 3: + IC(0.374 ns) + CELL(0.206 ns) = 3.923 ns; Loc. = LCCOMB_X21_Y7_N30; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut'
        Info: 4: + IC(0.341 ns) + CELL(0.666 ns) = 4.930 ns; Loc. = LCFF_X21_Y7_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated'
        Info: Total cell delay = 2.052 ns ( 41.62 % )
        Info: Total interconnect delay = 2.878 ns ( 58.38 % )
Info: tco from clock "CP" to destination pin "O7" through register "counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated" is 30.489 ns
    Info: + Longest clock path from clock "CP" to source register is 23.654 ns
        Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'CP'
        Info: 2: + IC(2.655 ns) + CELL(0.970 ns) = 4.775 ns; Loc. = LCFF_X2_Y7_N27; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst1|inst~_emulated'
        Info: 3: + IC(0.435 ns) + CELL(0.206 ns) = 5.416 ns; Loc. = LCCOMB_X2_Y7_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut'
        Info: 4: + IC(0.331 ns) + CELL(0.970 ns) = 6.717 ns; Loc. = LCFF_X2_Y7_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated'
        Info: 5: + IC(2.166 ns) + CELL(0.370 ns) = 9.253 ns; Loc. = LCCOMB_X18_Y7_N16; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut'
        Info: 6: + IC(0.669 ns) + CELL(0.970 ns) = 10.892 ns; Loc. = LCFF_X17_Y7_N27; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated'
        Info: 7: + IC(0.773 ns) + CELL(0.206 ns) = 11.871 ns; Loc. = LCCOMB_X18_Y7_N30; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut'
        Info: 8: + IC(0.600 ns) + CELL(0.970 ns) = 13.441 ns; Loc. = LCFF_X17_Y7_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated'
        Info: 9: + IC(0.773 ns) + CELL(0.206 ns) = 14.420 ns; Loc. = LCCOMB_X18_Y7_N20; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut'
        Info: 10: + IC(0.333 ns) + CELL(0.970 ns) = 15.723 ns; Loc. = LCFF_X18_Y7_N19; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated'
        Info: 11: + IC(1.121 ns) + CELL(0.206 ns) = 17.050 ns; Loc. = LCCOMB_X21_Y7_N10; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut'
        Info: 12: + IC(0.999 ns) + CELL(0.970 ns) = 19.019 ns; Loc. = LCFF_X18_Y7_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated'
        Info: 13: + IC(1.135 ns) + CELL(0.370 ns) = 20.524 ns; Loc. = LCCOMB_X21_Y7_N16; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut'
        Info: 14: + IC(0.348 ns) + CELL(0.970 ns) = 21.842 ns; Loc. = LCFF_X21_Y7_N5; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated'
        Info: 15: + IC(0.435 ns) + CELL(0.370 ns) = 22.647 ns; Loc. = LCCOMB_X21_Y7_N30; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut'
        Info: 16: + IC(0.341 ns) + CELL(0.666 ns) = 23.654 ns; Loc. = LCFF_X21_Y7_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated'
        Info: Total cell delay = 10.540 ns ( 44.56 % )
        Info: Total interconnect delay = 13.114 ns ( 55.44 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 6.531 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y7_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated'
        Info: 2: + IC(0.437 ns) + CELL(0.206 ns) = 0.643 ns; Loc. = LCCOMB_X21_Y7_N2; Fanout = 2; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut'
        Info: 3: + IC(2.612 ns) + CELL(3.276 ns) = 6.531 ns; Loc. = PIN_191; Fanout = 0; PIN Node = 'O7'
        Info: Total cell delay = 3.482 ns ( 53.31 % )
        Info: Total interconnect delay = 3.049 ns ( 46.69 % )
Info: Longest tpd from source pin "S0" to destination pin "C8" is 18.078 ns
    Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_102; Fanout = 8; PIN Node = 'S0'
    Info: 2: + IC(6.959 ns) + CELL(0.624 ns) = 8.587 ns; Loc. = LCCOMB_X31_Y7_N14; Fanout = 3; COMB Node = 'ALU8_with_register:inst|ALU8_with_set_model:inst|74181:inst1|43~17'
    Info: 3: + IC(0.396 ns) + CELL(0.370 ns) = 9.353 ns; Loc. = LCCOMB_X31_Y7_N0; Fanout = 2; COMB Node = 'ALU8_with_register:inst|ALU8_with_set_model:inst|74181:inst1|79~104'
    Info: 4: + IC(0.365 ns) + CELL(0.206 ns) = 9.924 ns; Loc. = LCCOMB_X31_Y7_N18; Fanout = 1; COMB Node = 'ALU8_with_register:inst|ALU8_with_set_model:inst|74182:inst2|29~383'
    Info: 5: + IC(0.361 ns) + CELL(0.206 ns) = 10.491 ns; Loc. = LCCOMB_X31_Y7_N12; Fanout = 3; COMB Node = 'ALU8_with_register:inst|ALU8_with_set_model:inst|74182:inst2|29~384'
    Info: 6: + IC(0.378 ns) + CELL(0.206 ns) = 11.075 ns; Loc. = LCCOMB_X31_Y7_N30; Fanout = 3; COMB Node = 'ALU8_with_register:inst|ALU8_with_set_model:inst|74182:inst2|29~385'
    Info: 7: + IC(1.098 ns) + CELL(0.370 ns) = 12.543 ns; Loc. = LCCOMB_X31_Y5_N0; Fanout = 1; COMB Node = 'ALU8_with_register:inst|ALU8_with_set_model:inst|74182:inst2|29~387'
    Info: 8: + IC(2.255 ns) + CELL(3.280 ns) = 18.078 ns; Loc. = PIN_151; Fanout = 0; PIN Node = 'C8'
    Info: Total cell delay = 6.266 ns ( 34.66 % )
    Info: Total interconnect delay = 11.812 ns ( 65.34 % )
Info: th for register "counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated" (data pin = "I6", clock pin = "CP") is 17.224 ns
    Info: + Longest clock path from clock "CP" to destination register is 21.538 ns
        Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'CP'
        Info: 2: + IC(2.655 ns) + CELL(0.970 ns) = 4.775 ns; Loc. = LCFF_X2_Y7_N27; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst1|inst~_emulated'
        Info: 3: + IC(0.435 ns) + CELL(0.206 ns) = 5.416 ns; Loc. = LCCOMB_X2_Y7_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut'
        Info: 4: + IC(0.331 ns) + CELL(0.970 ns) = 6.717 ns; Loc. = LCFF_X2_Y7_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated'
        Info: 5: + IC(2.166 ns) + CELL(0.370 ns) = 9.253 ns; Loc. = LCCOMB_X18_Y7_N16; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut'
        Info: 6: + IC(0.669 ns) + CELL(0.970 ns) = 10.892 ns; Loc. = LCFF_X17_Y7_N27; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated'
        Info: 7: + IC(0.773 ns) + CELL(0.206 ns) = 11.871 ns; Loc. = LCCOMB_X18_Y7_N30; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut'
        Info: 8: + IC(0.600 ns) + CELL(0.970 ns) = 13.441 ns; Loc. = LCFF_X17_Y7_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated'
        Info: 9: + IC(0.773 ns) + CELL(0.206 ns) = 14.420 ns; Loc. = LCCOMB_X18_Y7_N20; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut'
        Info: 10: + IC(0.333 ns) + CELL(0.970 ns) = 15.723 ns; Loc. = LCFF_X18_Y7_N19; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated'
        Info: 11: + IC(1.121 ns) + CELL(0.206 ns) = 17.050 ns; Loc. = LCCOMB_X21_Y7_N10; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut'
        Info: 12: + IC(0.999 ns) + CELL(0.970 ns) = 19.019 ns; Loc. = LCFF_X18_Y7_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated'
        Info: 13: + IC(1.135 ns) + CELL(0.370 ns) = 20.524 ns; Loc. = LCCOMB_X21_Y7_N16; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut'
        Info: 14: + IC(0.348 ns) + CELL(0.666 ns) = 21.538 ns; Loc. = LCFF_X21_Y7_N5; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated'
        Info: Total cell delay = 9.200 ns ( 42.72 % )
        Info: Total interconnect delay = 12.338 ns ( 57.28 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 4.620 ns
        Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_87; Fanout = 1; CLK Node = 'I6'
        Info: 2: + IC(2.163 ns) + CELL(0.206 ns) = 3.343 ns; Loc. = LCCOMB_X21_Y7_N18; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst14'
        Info: 3: + IC(0.374 ns) + CELL(0.206 ns) = 3.923 ns; Loc. = LCCOMB_X21_Y7_N30; Fanout = 3; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut'
        Info: 4: + IC(0.383 ns) + CELL(0.206 ns) = 4.512 ns; Loc. = LCCOMB_X21_Y7_N4; Fanout = 1; COMB Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst4~data_lut'
        Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 4.620 ns; Loc. = LCFF_X21_Y7_N5; Fanout = 1; REG Node = 'counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated'
        Info: Total cell delay = 1.700 ns ( 36.80 % )
        Info: Total interconnect delay = 2.920 ns ( 63.20 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 215 megabytes
    Info: Processing ended: Fri Mar 25 21:45:34 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


