@W: MT530 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\clockdivs.vhd":57:8:57:9|Found inferred clock Toplevel|CLOCK which controls 1468 sequential elements including ClockDivs_0.cnt_800kHz[4:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\clockdivs.vhd":76:8:76:9|Found inferred clock ClockDivs|clk_800kHz_inferred_clock which controls 126 sequential elements including ClockDivs_0.cnt_1kHz[8:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\adc_reset.vhd":37:2:37:3|Found inferred clock Timing|s_time_inferred_clock[5] which controls 5 sequential elements including Science_0.ADC_RESET_0.state[0:2]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\eject_signal_debounce.vhd":51:4:51:5|Found inferred clock Timing|m_time_inferred_clock[7] which controls 37 sequential elements including Eject_Signal_Debounce_0.state[0:3]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\smartgen\fpga_buffer\fpga_buffer.vhd":2701:4:2701:23|Found inferred clock Toplevel|FMC_CLK which controls 66 sequential elements including Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_WGRYSYNC\[5\]\\. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\clockdivs.vhd":100:8:100:9|Found inferred clock ClockDivs|clk_1kHz_inferred_clock which controls 7 sequential elements including ClockDivs_0.cnt_50Hz[5:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\clockdivs.vhd":115:8:115:9|Found inferred clock ClockDivs|clk_50Hz_inferred_clock which controls 6 sequential elements including ClockDivs_0.cnt_1Hz[4:0]. This clock has no specified timing constraint which may adversely impact design performance. 
