
*** Running vivado
    with args -log au_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17668
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1185.961 ; gain = 407.793
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/Lee Le Xuan/OneDrive/Documents/SUTD Term 4/Computation Structures/FPGA/slot_machine_2/work/vivado/slot_machine_2/slot_machine_2.srcs/sources_1/imports/verilog/au_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'output_hex_converter_1' [C:/Users/Lee Le Xuan/OneDrive/Documents/SUTD Term 4/Computation Structures/FPGA/slot_machine_2/work/vivado/slot_machine_2/slot_machine_2.srcs/sources_1/imports/verilog/output_hex_converter_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'output_hex_converter_1' (0#1) [C:/Users/Lee Le Xuan/OneDrive/Documents/SUTD Term 4/Computation Structures/FPGA/slot_machine_2/work/vivado/slot_machine_2/slot_machine_2.srcs/sources_1/imports/verilog/output_hex_converter_1.v:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_2' [C:/Users/Lee Le Xuan/OneDrive/Documents/SUTD Term 4/Computation Structures/FPGA/slot_machine_2/work/vivado/slot_machine_2/slot_machine_2.srcs/sources_1/imports/verilog/reset_conditioner_2.v:11]
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_2' (0#1) [C:/Users/Lee Le Xuan/OneDrive/Documents/SUTD Term 4/Computation Structures/FPGA/slot_machine_2/work/vivado/slot_machine_2/slot_machine_2.srcs/sources_1/imports/verilog/reset_conditioner_2.v:11]
INFO: [Synth 8-6157] synthesizing module 'multi_seven_seg_3' [C:/Users/Lee Le Xuan/OneDrive/Documents/SUTD Term 4/Computation Structures/FPGA/slot_machine_2/work/vivado/slot_machine_2/slot_machine_2.srcs/sources_1/imports/verilog/multi_seven_seg_3.v:12]
INFO: [Synth 8-6157] synthesizing module 'counter_7' [C:/Users/Lee Le Xuan/OneDrive/Documents/SUTD Term 4/Computation Structures/FPGA/slot_machine_2/work/vivado/slot_machine_2/slot_machine_2.srcs/sources_1/imports/verilog/counter_7.v:14]
INFO: [Synth 8-6155] done synthesizing module 'counter_7' (0#1) [C:/Users/Lee Le Xuan/OneDrive/Documents/SUTD Term 4/Computation Structures/FPGA/slot_machine_2/work/vivado/slot_machine_2/slot_machine_2.srcs/sources_1/imports/verilog/counter_7.v:14]
INFO: [Synth 8-6157] synthesizing module 'seven_segment_8' [C:/Users/Lee Le Xuan/OneDrive/Documents/SUTD Term 4/Computation Structures/FPGA/slot_machine_2/work/vivado/slot_machine_2/slot_machine_2.srcs/sources_1/imports/verilog/seven_segment_8.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/Lee Le Xuan/OneDrive/Documents/SUTD Term 4/Computation Structures/FPGA/slot_machine_2/work/vivado/slot_machine_2/slot_machine_2.srcs/sources_1/imports/verilog/seven_segment_8.v:16]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment_8' (0#1) [C:/Users/Lee Le Xuan/OneDrive/Documents/SUTD Term 4/Computation Structures/FPGA/slot_machine_2/work/vivado/slot_machine_2/slot_machine_2.srcs/sources_1/imports/verilog/seven_segment_8.v:7]
INFO: [Synth 8-6157] synthesizing module 'decoder_9' [C:/Users/Lee Le Xuan/OneDrive/Documents/SUTD Term 4/Computation Structures/FPGA/slot_machine_2/work/vivado/slot_machine_2/slot_machine_2.srcs/sources_1/imports/verilog/decoder_9.v:11]
INFO: [Synth 8-6155] done synthesizing module 'decoder_9' (0#1) [C:/Users/Lee Le Xuan/OneDrive/Documents/SUTD Term 4/Computation Structures/FPGA/slot_machine_2/work/vivado/slot_machine_2/slot_machine_2.srcs/sources_1/imports/verilog/decoder_9.v:11]
INFO: [Synth 8-6155] done synthesizing module 'multi_seven_seg_3' (0#1) [C:/Users/Lee Le Xuan/OneDrive/Documents/SUTD Term 4/Computation Structures/FPGA/slot_machine_2/work/vivado/slot_machine_2/slot_machine_2.srcs/sources_1/imports/verilog/multi_seven_seg_3.v:12]
INFO: [Synth 8-6157] synthesizing module 'datapath_4' [C:/Users/Lee Le Xuan/OneDrive/Documents/SUTD Term 4/Computation Structures/FPGA/slot_machine_2/work/vivado/slot_machine_2/slot_machine_2.srcs/sources_1/imports/verilog/datapath_4.v:7]
INFO: [Synth 8-6157] synthesizing module 'registers_10' [C:/Users/Lee Le Xuan/OneDrive/Documents/SUTD Term 4/Computation Structures/FPGA/slot_machine_2/work/vivado/slot_machine_2/slot_machine_2.srcs/sources_1/imports/verilog/registers_10.v:7]
INFO: [Synth 8-6157] synthesizing module 'counter_20' [C:/Users/Lee Le Xuan/OneDrive/Documents/SUTD Term 4/Computation Structures/FPGA/slot_machine_2/work/vivado/slot_machine_2/slot_machine_2.srcs/sources_1/imports/verilog/counter_20.v:14]
INFO: [Synth 8-6155] done synthesizing module 'counter_20' (0#1) [C:/Users/Lee Le Xuan/OneDrive/Documents/SUTD Term 4/Computation Structures/FPGA/slot_machine_2/work/vivado/slot_machine_2/slot_machine_2.srcs/sources_1/imports/verilog/counter_20.v:14]
INFO: [Synth 8-6157] synthesizing module 'counter_21' [C:/Users/Lee Le Xuan/OneDrive/Documents/SUTD Term 4/Computation Structures/FPGA/slot_machine_2/work/vivado/slot_machine_2/slot_machine_2.srcs/sources_1/imports/verilog/counter_21.v:14]
INFO: [Synth 8-6155] done synthesizing module 'counter_21' (0#1) [C:/Users/Lee Le Xuan/OneDrive/Documents/SUTD Term 4/Computation Structures/FPGA/slot_machine_2/work/vivado/slot_machine_2/slot_machine_2.srcs/sources_1/imports/verilog/counter_21.v:14]
INFO: [Synth 8-6157] synthesizing module 'counter_22' [C:/Users/Lee Le Xuan/OneDrive/Documents/SUTD Term 4/Computation Structures/FPGA/slot_machine_2/work/vivado/slot_machine_2/slot_machine_2.srcs/sources_1/imports/verilog/counter_22.v:14]
INFO: [Synth 8-6155] done synthesizing module 'counter_22' (0#1) [C:/Users/Lee Le Xuan/OneDrive/Documents/SUTD Term 4/Computation Structures/FPGA/slot_machine_2/work/vivado/slot_machine_2/slot_machine_2.srcs/sources_1/imports/verilog/counter_22.v:14]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Lee Le Xuan/OneDrive/Documents/SUTD Term 4/Computation Structures/FPGA/slot_machine_2/work/vivado/slot_machine_2/slot_machine_2.srcs/sources_1/imports/verilog/registers_10.v:118]
INFO: [Synth 8-6155] done synthesizing module 'registers_10' (0#1) [C:/Users/Lee Le Xuan/OneDrive/Documents/SUTD Term 4/Computation Structures/FPGA/slot_machine_2/work/vivado/slot_machine_2/slot_machine_2.srcs/sources_1/imports/verilog/registers_10.v:7]
INFO: [Synth 8-6157] synthesizing module 'led_looper_a_11' [C:/Users/Lee Le Xuan/OneDrive/Documents/SUTD Term 4/Computation Structures/FPGA/slot_machine_2/work/vivado/slot_machine_2/slot_machine_2.srcs/sources_1/imports/verilog/led_looper_a_11.v:7]
INFO: [Synth 8-6157] synthesizing module 'counter_23' [C:/Users/Lee Le Xuan/OneDrive/Documents/SUTD Term 4/Computation Structures/FPGA/slot_machine_2/work/vivado/slot_machine_2/slot_machine_2.srcs/sources_1/imports/verilog/counter_23.v:14]
INFO: [Synth 8-6155] done synthesizing module 'counter_23' (0#1) [C:/Users/Lee Le Xuan/OneDrive/Documents/SUTD Term 4/Computation Structures/FPGA/slot_machine_2/work/vivado/slot_machine_2/slot_machine_2.srcs/sources_1/imports/verilog/counter_23.v:14]
INFO: [Synth 8-6157] synthesizing module 'modulus_24' [C:/Users/Lee Le Xuan/OneDrive/Documents/SUTD Term 4/Computation Structures/FPGA/slot_machine_2/work/vivado/slot_machine_2/slot_machine_2.srcs/sources_1/imports/verilog/modulus_24.v:7]
INFO: [Synth 8-6155] done synthesizing module 'modulus_24' (0#1) [C:/Users/Lee Le Xuan/OneDrive/Documents/SUTD Term 4/Computation Structures/FPGA/slot_machine_2/work/vivado/slot_machine_2/slot_machine_2.srcs/sources_1/imports/verilog/modulus_24.v:7]
INFO: [Synth 8-6155] done synthesizing module 'led_looper_a_11' (0#1) [C:/Users/Lee Le Xuan/OneDrive/Documents/SUTD Term 4/Computation Structures/FPGA/slot_machine_2/work/vivado/slot_machine_2/slot_machine_2.srcs/sources_1/imports/verilog/led_looper_a_11.v:7]
INFO: [Synth 8-6157] synthesizing module 'control_unit_12' [C:/Users/Lee Le Xuan/OneDrive/Documents/SUTD Term 4/Computation Structures/FPGA/slot_machine_2/work/vivado/slot_machine_2/slot_machine_2.srcs/sources_1/imports/verilog/control_unit_12.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Lee Le Xuan/OneDrive/Documents/SUTD Term 4/Computation Structures/FPGA/slot_machine_2/work/vivado/slot_machine_2/slot_machine_2.srcs/sources_1/imports/verilog/control_unit_12.v:79]
INFO: [Synth 8-6155] done synthesizing module 'control_unit_12' (0#1) [C:/Users/Lee Le Xuan/OneDrive/Documents/SUTD Term 4/Computation Structures/FPGA/slot_machine_2/work/vivado/slot_machine_2/slot_machine_2.srcs/sources_1/imports/verilog/control_unit_12.v:7]
INFO: [Synth 8-6157] synthesizing module 'matrix_led_driver_13' [C:/Users/Lee Le Xuan/OneDrive/Documents/SUTD Term 4/Computation Structures/FPGA/slot_machine_2/work/vivado/slot_machine_2/slot_machine_2.srcs/sources_1/imports/verilog/matrix_led_driver_13.v:12]
INFO: [Synth 8-6157] synthesizing module 'counter_25' [C:/Users/Lee Le Xuan/OneDrive/Documents/SUTD Term 4/Computation Structures/FPGA/slot_machine_2/work/vivado/slot_machine_2/slot_machine_2.srcs/sources_1/imports/verilog/counter_25.v:14]
INFO: [Synth 8-6155] done synthesizing module 'counter_25' (0#1) [C:/Users/Lee Le Xuan/OneDrive/Documents/SUTD Term 4/Computation Structures/FPGA/slot_machine_2/work/vivado/slot_machine_2/slot_machine_2.srcs/sources_1/imports/verilog/counter_25.v:14]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_5' [C:/Users/Lee Le Xuan/OneDrive/Documents/SUTD Term 4/Computation Structures/FPGA/slot_machine_2/work/vivado/slot_machine_2/slot_machine_2.srcs/sources_1/imports/verilog/edge_detector_5.v:12]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_5' (0#1) [C:/Users/Lee Le Xuan/OneDrive/Documents/SUTD Term 4/Computation Structures/FPGA/slot_machine_2/work/vivado/slot_machine_2/slot_machine_2.srcs/sources_1/imports/verilog/edge_detector_5.v:12]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Lee Le Xuan/OneDrive/Documents/SUTD Term 4/Computation Structures/FPGA/slot_machine_2/work/vivado/slot_machine_2/slot_machine_2.srcs/sources_1/imports/verilog/matrix_led_driver_13.v:108]
INFO: [Synth 8-6155] done synthesizing module 'matrix_led_driver_13' (0#1) [C:/Users/Lee Le Xuan/OneDrive/Documents/SUTD Term 4/Computation Structures/FPGA/slot_machine_2/work/vivado/slot_machine_2/slot_machine_2.srcs/sources_1/imports/verilog/matrix_led_driver_13.v:12]
INFO: [Synth 8-6157] synthesizing module 'random_number_start_14' [C:/Users/Lee Le Xuan/OneDrive/Documents/SUTD Term 4/Computation Structures/FPGA/slot_machine_2/work/vivado/slot_machine_2/slot_machine_2.srcs/sources_1/imports/verilog/random_number_start_14.v:11]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_26' [C:/Users/Lee Le Xuan/OneDrive/Documents/SUTD Term 4/Computation Structures/FPGA/slot_machine_2/work/vivado/slot_machine_2/slot_machine_2.srcs/sources_1/imports/verilog/edge_detector_26.v:12]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_26' (0#1) [C:/Users/Lee Le Xuan/OneDrive/Documents/SUTD Term 4/Computation Structures/FPGA/slot_machine_2/work/vivado/slot_machine_2/slot_machine_2.srcs/sources_1/imports/verilog/edge_detector_26.v:12]
INFO: [Synth 8-6157] synthesizing module 'counter_27' [C:/Users/Lee Le Xuan/OneDrive/Documents/SUTD Term 4/Computation Structures/FPGA/slot_machine_2/work/vivado/slot_machine_2/slot_machine_2.srcs/sources_1/imports/verilog/counter_27.v:14]
INFO: [Synth 8-6155] done synthesizing module 'counter_27' (0#1) [C:/Users/Lee Le Xuan/OneDrive/Documents/SUTD Term 4/Computation Structures/FPGA/slot_machine_2/work/vivado/slot_machine_2/slot_machine_2.srcs/sources_1/imports/verilog/counter_27.v:14]
INFO: [Synth 8-6157] synthesizing module 'counter_28' [C:/Users/Lee Le Xuan/OneDrive/Documents/SUTD Term 4/Computation Structures/FPGA/slot_machine_2/work/vivado/slot_machine_2/slot_machine_2.srcs/sources_1/imports/verilog/counter_28.v:14]
INFO: [Synth 8-6155] done synthesizing module 'counter_28' (0#1) [C:/Users/Lee Le Xuan/OneDrive/Documents/SUTD Term 4/Computation Structures/FPGA/slot_machine_2/work/vivado/slot_machine_2/slot_machine_2.srcs/sources_1/imports/verilog/counter_28.v:14]
INFO: [Synth 8-6157] synthesizing module 'pn_gen_29' [C:/Users/Lee Le Xuan/OneDrive/Documents/SUTD Term 4/Computation Structures/FPGA/slot_machine_2/work/vivado/slot_machine_2/slot_machine_2.srcs/sources_1/imports/verilog/pn_gen_29.v:11]
INFO: [Synth 8-6155] done synthesizing module 'pn_gen_29' (0#1) [C:/Users/Lee Le Xuan/OneDrive/Documents/SUTD Term 4/Computation Structures/FPGA/slot_machine_2/work/vivado/slot_machine_2/slot_machine_2.srcs/sources_1/imports/verilog/pn_gen_29.v:11]
INFO: [Synth 8-226] default block is never used [C:/Users/Lee Le Xuan/OneDrive/Documents/SUTD Term 4/Computation Structures/FPGA/slot_machine_2/work/vivado/slot_machine_2/slot_machine_2.srcs/sources_1/imports/verilog/random_number_start_14.v:81]
INFO: [Synth 8-6155] done synthesizing module 'random_number_start_14' (0#1) [C:/Users/Lee Le Xuan/OneDrive/Documents/SUTD Term 4/Computation Structures/FPGA/slot_machine_2/work/vivado/slot_machine_2/slot_machine_2.srcs/sources_1/imports/verilog/random_number_start_14.v:11]
INFO: [Synth 8-6157] synthesizing module 'rom_15' [C:/Users/Lee Le Xuan/OneDrive/Documents/SUTD Term 4/Computation Structures/FPGA/slot_machine_2/work/vivado/slot_machine_2/slot_machine_2.srcs/sources_1/imports/verilog/rom_15.v:7]
INFO: [Synth 8-6155] done synthesizing module 'rom_15' (0#1) [C:/Users/Lee Le Xuan/OneDrive/Documents/SUTD Term 4/Computation Structures/FPGA/slot_machine_2/work/vivado/slot_machine_2/slot_machine_2.srcs/sources_1/imports/verilog/rom_15.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_16' [C:/Users/Lee Le Xuan/OneDrive/Documents/SUTD Term 4/Computation Structures/FPGA/slot_machine_2/work/vivado/slot_machine_2/slot_machine_2.srcs/sources_1/imports/verilog/alu_16.v:7]
INFO: [Synth 8-6157] synthesizing module 'adder_30' [C:/Users/Lee Le Xuan/OneDrive/Documents/SUTD Term 4/Computation Structures/FPGA/slot_machine_2/work/vivado/slot_machine_2/slot_machine_2.srcs/sources_1/imports/verilog/adder_30.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/Lee Le Xuan/OneDrive/Documents/SUTD Term 4/Computation Structures/FPGA/slot_machine_2/work/vivado/slot_machine_2/slot_machine_2.srcs/sources_1/imports/verilog/adder_30.v:22]
INFO: [Synth 8-6155] done synthesizing module 'adder_30' (0#1) [C:/Users/Lee Le Xuan/OneDrive/Documents/SUTD Term 4/Computation Structures/FPGA/slot_machine_2/work/vivado/slot_machine_2/slot_machine_2.srcs/sources_1/imports/verilog/adder_30.v:7]
INFO: [Synth 8-6157] synthesizing module 'boolean_31' [C:/Users/Lee Le Xuan/OneDrive/Documents/SUTD Term 4/Computation Structures/FPGA/slot_machine_2/work/vivado/slot_machine_2/slot_machine_2.srcs/sources_1/imports/verilog/boolean_31.v:7]
INFO: [Synth 8-6155] done synthesizing module 'boolean_31' (0#1) [C:/Users/Lee Le Xuan/OneDrive/Documents/SUTD Term 4/Computation Structures/FPGA/slot_machine_2/work/vivado/slot_machine_2/slot_machine_2.srcs/sources_1/imports/verilog/boolean_31.v:7]
INFO: [Synth 8-6157] synthesizing module 'shifter_32' [C:/Users/Lee Le Xuan/OneDrive/Documents/SUTD Term 4/Computation Structures/FPGA/slot_machine_2/work/vivado/slot_machine_2/slot_machine_2.srcs/sources_1/imports/verilog/shifter_32.v:7]
INFO: [Synth 8-6155] done synthesizing module 'shifter_32' (0#1) [C:/Users/Lee Le Xuan/OneDrive/Documents/SUTD Term 4/Computation Structures/FPGA/slot_machine_2/work/vivado/slot_machine_2/slot_machine_2.srcs/sources_1/imports/verilog/shifter_32.v:7]
INFO: [Synth 8-6157] synthesizing module 'comparator_33' [C:/Users/Lee Le Xuan/OneDrive/Documents/SUTD Term 4/Computation Structures/FPGA/slot_machine_2/work/vivado/slot_machine_2/slot_machine_2.srcs/sources_1/imports/verilog/comparator_33.v:7]
INFO: [Synth 8-6155] done synthesizing module 'comparator_33' (0#1) [C:/Users/Lee Le Xuan/OneDrive/Documents/SUTD Term 4/Computation Structures/FPGA/slot_machine_2/work/vivado/slot_machine_2/slot_machine_2.srcs/sources_1/imports/verilog/comparator_33.v:7]
INFO: [Synth 8-6157] synthesizing module 'multiplier_34' [C:/Users/Lee Le Xuan/OneDrive/Documents/SUTD Term 4/Computation Structures/FPGA/slot_machine_2/work/vivado/slot_machine_2/slot_machine_2.srcs/sources_1/imports/verilog/multiplier_34.v:7]
INFO: [Synth 8-6155] done synthesizing module 'multiplier_34' (0#1) [C:/Users/Lee Le Xuan/OneDrive/Documents/SUTD Term 4/Computation Structures/FPGA/slot_machine_2/work/vivado/slot_machine_2/slot_machine_2.srcs/sources_1/imports/verilog/multiplier_34.v:7]
INFO: [Synth 8-6157] synthesizing module 'floor_division_35' [C:/Users/Lee Le Xuan/OneDrive/Documents/SUTD Term 4/Computation Structures/FPGA/slot_machine_2/work/vivado/slot_machine_2/slot_machine_2.srcs/sources_1/imports/verilog/floor_division_35.v:7]
INFO: [Synth 8-6155] done synthesizing module 'floor_division_35' (0#1) [C:/Users/Lee Le Xuan/OneDrive/Documents/SUTD Term 4/Computation Structures/FPGA/slot_machine_2/work/vivado/slot_machine_2/slot_machine_2.srcs/sources_1/imports/verilog/floor_division_35.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/Lee Le Xuan/OneDrive/Documents/SUTD Term 4/Computation Structures/FPGA/slot_machine_2/work/vivado/slot_machine_2/slot_machine_2.srcs/sources_1/imports/verilog/alu_16.v:113]
INFO: [Synth 8-6155] done synthesizing module 'alu_16' (0#1) [C:/Users/Lee Le Xuan/OneDrive/Documents/SUTD Term 4/Computation Structures/FPGA/slot_machine_2/work/vivado/slot_machine_2/slot_machine_2.srcs/sources_1/imports/verilog/alu_16.v:7]
INFO: [Synth 8-6157] synthesizing module 'final_outputs_17' [C:/Users/Lee Le Xuan/OneDrive/Documents/SUTD Term 4/Computation Structures/FPGA/slot_machine_2/work/vivado/slot_machine_2/slot_machine_2.srcs/sources_1/imports/verilog/final_outputs_17.v:7]
INFO: [Synth 8-6155] done synthesizing module 'final_outputs_17' (0#1) [C:/Users/Lee Le Xuan/OneDrive/Documents/SUTD Term 4/Computation Structures/FPGA/slot_machine_2/work/vivado/slot_machine_2/slot_machine_2.srcs/sources_1/imports/verilog/final_outputs_17.v:7]
INFO: [Synth 8-6157] synthesizing module 'score_calculation_18' [C:/Users/Lee Le Xuan/OneDrive/Documents/SUTD Term 4/Computation Structures/FPGA/slot_machine_2/work/vivado/slot_machine_2/slot_machine_2.srcs/sources_1/imports/verilog/score_calculation_18.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/Lee Le Xuan/OneDrive/Documents/SUTD Term 4/Computation Structures/FPGA/slot_machine_2/work/vivado/slot_machine_2/slot_machine_2.srcs/sources_1/imports/verilog/score_calculation_18.v:41]
INFO: [Synth 8-6155] done synthesizing module 'score_calculation_18' (0#1) [C:/Users/Lee Le Xuan/OneDrive/Documents/SUTD Term 4/Computation Structures/FPGA/slot_machine_2/work/vivado/slot_machine_2/slot_machine_2.srcs/sources_1/imports/verilog/score_calculation_18.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/Lee Le Xuan/OneDrive/Documents/SUTD Term 4/Computation Structures/FPGA/slot_machine_2/work/vivado/slot_machine_2/slot_machine_2.srcs/sources_1/imports/verilog/datapath_4.v:294]
INFO: [Synth 8-226] default block is never used [C:/Users/Lee Le Xuan/OneDrive/Documents/SUTD Term 4/Computation Structures/FPGA/slot_machine_2/work/vivado/slot_machine_2/slot_machine_2.srcs/sources_1/imports/verilog/datapath_4.v:312]
INFO: [Synth 8-226] default block is never used [C:/Users/Lee Le Xuan/OneDrive/Documents/SUTD Term 4/Computation Structures/FPGA/slot_machine_2/work/vivado/slot_machine_2/slot_machine_2.srcs/sources_1/imports/verilog/datapath_4.v:333]
INFO: [Synth 8-6155] done synthesizing module 'datapath_4' (0#1) [C:/Users/Lee Le Xuan/OneDrive/Documents/SUTD Term 4/Computation Structures/FPGA/slot_machine_2/work/vivado/slot_machine_2/slot_machine_2.srcs/sources_1/imports/verilog/datapath_4.v:7]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_6' [C:/Users/Lee Le Xuan/OneDrive/Documents/SUTD Term 4/Computation Structures/FPGA/slot_machine_2/work/vivado/slot_machine_2/slot_machine_2.srcs/sources_1/imports/verilog/button_conditioner_6.v:13]
INFO: [Synth 8-6157] synthesizing module 'pipeline_19' [C:/Users/Lee Le Xuan/OneDrive/Documents/SUTD Term 4/Computation Structures/FPGA/slot_machine_2/work/vivado/slot_machine_2/slot_machine_2.srcs/sources_1/imports/verilog/pipeline_19.v:11]
INFO: [Synth 8-6155] done synthesizing module 'pipeline_19' (0#1) [C:/Users/Lee Le Xuan/OneDrive/Documents/SUTD Term 4/Computation Structures/FPGA/slot_machine_2/work/vivado/slot_machine_2/slot_machine_2.srcs/sources_1/imports/verilog/pipeline_19.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_6' (0#1) [C:/Users/Lee Le Xuan/OneDrive/Documents/SUTD Term 4/Computation Structures/FPGA/slot_machine_2/work/vivado/slot_machine_2/slot_machine_2.srcs/sources_1/imports/verilog/button_conditioner_6.v:13]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (0#1) [C:/Users/Lee Le Xuan/OneDrive/Documents/SUTD Term 4/Computation Structures/FPGA/slot_machine_2/work/vivado/slot_machine_2/slot_machine_2.srcs/sources_1/imports/verilog/au_top_0.v:7]
WARNING: [Synth 8-3917] design au_top_0 has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[0] driven by constant 0
WARNING: [Synth 8-7129] Port alufn_signal[5] in module shifter_32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[4] in module shifter_32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[3] in module shifter_32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[2] in module shifter_32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[5] in module boolean_31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[4] in module boolean_31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[5] in module adder_30 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[4] in module adder_30 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[3] in module adder_30 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[2] in module adder_30 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[1] in module adder_30 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_button[4] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_button[3] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_button[2] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_button[1] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[23] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[22] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[21] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[20] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[19] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[18] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[17] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[16] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[15] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[14] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[13] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[12] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[11] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[10] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[9] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[8] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[7] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[6] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[5] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[4] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[3] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[2] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[1] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[0] in module au_top_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1285.680 ; gain = 507.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1285.680 ; gain = 507.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1285.680 ; gain = 507.512
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1285.680 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Lee Le Xuan/OneDrive/Documents/SUTD Term 4/Computation Structures/FPGA/slot_machine_2/work/constraint/custom.xdc]
Finished Parsing XDC File [C:/Users/Lee Le Xuan/OneDrive/Documents/SUTD Term 4/Computation Structures/FPGA/slot_machine_2/work/constraint/custom.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Lee Le Xuan/OneDrive/Documents/SUTD Term 4/Computation Structures/FPGA/slot_machine_2/work/constraint/custom.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Lee Le Xuan/OneDrive/Documents/SUTD Term 4/Computation Structures/FPGA/slot_machine_2/constraint/filename.xdc]
Finished Parsing XDC File [C:/Users/Lee Le Xuan/OneDrive/Documents/SUTD Term 4/Computation Structures/FPGA/slot_machine_2/constraint/filename.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Lee Le Xuan/OneDrive/Documents/SUTD Term 4/Computation Structures/FPGA/slot_machine_2/constraint/filename.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1356.070 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1356.070 ; gain = 0.000
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1356.070 ; gain = 577.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1356.070 ; gain = 577.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1356.070 ; gain = 577.902
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'M_machine_state_q_reg' in module 'control_unit_12'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'matrix_led_driver_13'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
START_SET_A_machine_state |                           000000 |                           000000
START_SET_B_machine_state |                           000001 |                           000001
START_SET_C_machine_state |                           000010 |                           000010
   START_A_machine_state |                           000011 |                           000011
   START_B_machine_state |                           000100 |                           000100
   START_C_machine_state |                           000101 |                           000101
CHECK_COIN_machine_state |                           000110 |                           000110
CHECK_LEVER_machine_state |                           000111 |                           000111
DISPLAY_TIMER_machine_state |                           001000 |                           001000
CHECK_TIMER_machine_state |                           001001 |                           001001
    ROLL_A_machine_state |                           001010 |                           001010
    ROLL_B_machine_state |                           001011 |                           001011
    ROLL_C_machine_state |                           001100 |                           001100
DISPLAY_STOPPED_A_machine_state |                           001101 |                           011100
      STOP_machine_state |                           001110 |                           001101
SECOND_ROLL_B_1_machine_state |                           001111 |                           010111
SECOND_ROLL_C_1_machine_state |                           010000 |                           011000
DISPLAY_TIMER_2_machine_state |                           010001 |                           010101
CHECK_TIMER_2_machine_state |                           010010 |                           010110
STORE_STOP_B_machine_state |                           010011 |                           001110
STORE_STOP_C_machine_state |                           010100 |                           001111
CHECK_STOP_B_machine_state |                           010101 |                           010000
DISPLAY_STOPPED_B_machine_state |                           010110 |                           011101
LAST_ROLL_C_1_machine_state |                           010111 |                           011011
DISPLAY_TIMER_3_machine_state |                           011000 |                           011001
CHECK_TIMER_3_machine_state |                           011001 |                           011010
CHECK_STOP_C_machine_state |                           011010 |                           010011
DISPLAY_STOPPED_C_machine_state |                           011011 |                           011110
DISPLAY_SCORE_1_machine_state |                           011100 |                           011111
DISPLAY_SCORE_2_machine_state |                           011101 |                           100000
       END_machine_state |                           011110 |                           100001
RESET_TIMER_machine_state |                           011111 |                           100010
RESET_SCORE_1_machine_state |                           100000 |                           100011
RESET_SCORE_2_machine_state |                           100001 |                           100100
LAST_ROLL_C_0_machine_state |                           100010 |                           010100
SECOND_ROLL_B_0_machine_state |                           100011 |                           010001
SECOND_ROLL_C_0_machine_state |                           100100 |                           010010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_machine_state_q_reg' using encoding 'sequential' in module 'control_unit_12'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              IDLE_state |                              000 |                              100
              LOAD_state |                              001 |                              000
          TRANSFER_state |                              010 |                              001
             LATCH_state |                              011 |                              010
             RESET_state |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'matrix_led_driver_13'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1356.070 ; gain = 577.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   30 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 6     
	   3 Input   16 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
	   3 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   4 Input     32 Bit         XORs := 1     
	   2 Input     16 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 22    
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   30 Bit        Muxes := 1     
	   5 Input   16 Bit        Muxes := 6     
	   2 Input   16 Bit        Muxes := 2     
	   6 Input   16 Bit        Muxes := 1     
	   4 Input   16 Bit        Muxes := 5     
	   3 Input   16 Bit        Muxes := 1     
	  37 Input    6 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 18    
	   4 Input    6 Bit        Muxes := 1     
	  37 Input    5 Bit        Muxes := 3     
	   4 Input    4 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 3     
	   6 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	  37 Input    2 Bit        Muxes := 2     
	   5 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	  12 Input    1 Bit        Muxes := 11    
	  37 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 5     
	   5 Input    1 Bit        Muxes := 13    
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP modulus/out0, operation Mode is: C-A*B.
DSP Report: operator modulus/out0 is absorbed into DSP modulus/out0.
DSP Report: operator modulus/out1 is absorbed into DSP modulus/out0.
WARNING: [Synth 8-3917] design au_top_0 has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[0] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[7] driven by constant 1
WARNING: [Synth 8-7129] Port address_a[7] in module rom_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port address_a[6] in module rom_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port address_a[5] in module rom_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port timer[7] in module rom_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scoreboard1[7] in module rom_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scoreboard2[7] in module rom_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataout[3] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_n in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_button[4] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_button[3] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_button[2] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_button[1] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[23] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[22] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[21] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[20] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[19] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[18] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[17] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[16] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[15] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[14] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[13] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[12] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[11] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[10] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[9] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[8] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[7] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[6] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[5] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[4] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[3] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[2] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[1] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[0] in module au_top_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1356.070 ; gain = 577.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|modulus_24  | C-A*B       | 16     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1356.070 ; gain = 577.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1379.824 ; gain = 601.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1397.891 ; gain = 619.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1397.891 ; gain = 619.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1397.891 ; gain = 619.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1397.891 ; gain = 619.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1397.891 ; gain = 619.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1397.891 ; gain = 619.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1397.891 ; gain = 619.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    93|
|3     |LUT1   |    51|
|4     |LUT2   |    48|
|5     |LUT3   |    40|
|6     |LUT4   |   172|
|7     |LUT5   |    94|
|8     |LUT6   |   257|
|9     |MUXF7  |    16|
|10    |FDRE   |   682|
|11    |FDSE   |    47|
|12    |IBUF   |     7|
|13    |OBUF   |    53|
|14    |OBUFT  |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1397.891 ; gain = 619.723
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 46 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 1397.891 ; gain = 549.332
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1397.891 ; gain = 619.723
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1400.742 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 109 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1404.430 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 6e011b67
INFO: [Common 17-83] Releasing license: Synthesis
105 Infos, 93 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 1404.430 ; gain = 1026.344
INFO: [Common 17-1381] The checkpoint 'C:/Users/Lee Le Xuan/OneDrive/Documents/SUTD Term 4/Computation Structures/FPGA/slot_machine_2/work/vivado/slot_machine_2/slot_machine_2.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Apr 14 04:55:32 2023...
