xpm_cdc.sv,systemverilog,xpm,C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_memory.sv,systemverilog,xpm,C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_VCOMP.vhd,
fifo_generator_vlog_beh.v,verilog,fifo_generator_v13_2_9,../simulation/fifo_generator_vlog_beh.v,
fifo_generator_v13_2_rfs.vhd,vhdl,fifo_generator_v13_2_9,../hdl/fifo_generator_v13_2_rfs.vhd,
fifo_generator_v13_2_rfs.v,verilog,fifo_generator_v13_2_9,../hdl/fifo_generator_v13_2_rfs.v,
fifo_generator_0.v,verilog,xil_defaultlib,../../Sound Processor/Sound Processor.gen/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v,
Sound_Output.sv,systemverilog,xil_defaultlib,../../Sound Processor/Sound Processor.srcs/sources_1/new/Sound_Output.sv,
dsm_module.sv,systemverilog,xil_defaultlib,../../Sound Processor/Sound Processor.srcs/sources_1/new/dsm_module.sv,
verilog_shift_register_test_PISO.sv,systemverilog,xil_defaultlib,../../Sound Processor/Sound Processor.srcs/sources_1/new/verilog_shift_register_test_PISO.sv,
I2S_Mic_Wrapper.sv,systemverilog,xil_defaultlib,../../Sound Processor/Sound Processor.srcs/sources_1/new/I2S_Mic_Wrapper.sv,
glbl.v,Verilog,xil_defaultlib,glbl.v
