#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fbbedf626a0 .scope module, "testbench" "testbench" 2 5;
 .timescale 0 0;
P_0x7fbbedf64d00 .param/l "num_cycles" 0 2 21, +C4<00000000000000000000000011001000>;
v0x7fbbedf89ac0_0 .var "Clk", 0 0;
v0x7fbbedf89b60_0 .var "Reset", 0 0;
v0x7fbbedf89c00_0 .var "Start", 0 0;
v0x7fbbedf89cd0_0 .var "address", 26 0;
v0x7fbbedf89d60_0 .var/i "counter", 31 0;
v0x7fbbedf89e30_0 .net "cpu_mem_addr", 31 0, L_0x7fbbedf8a840;  1 drivers
v0x7fbbedf89f00_0 .net "cpu_mem_data", 255 0, L_0x7fbbedf8aa00;  1 drivers
v0x7fbbedf89fd0_0 .net "cpu_mem_enable", 0 0, L_0x7fbbedf8a140;  1 drivers
v0x7fbbedf8a0a0_0 .net "cpu_mem_write", 0 0, L_0x7fbbedf8a950;  1 drivers
v0x7fbbedf8a1b0_0 .var "flag", 0 0;
v0x7fbbedf8a240_0 .var/i "i", 31 0;
v0x7fbbedf8a2d0_0 .var "index", 3 0;
v0x7fbbedf8a360_0 .var/i "j", 31 0;
v0x7fbbedf8a3f0_0 .net "mem_cpu_ack", 0 0, L_0x7fbbedf8fb30;  1 drivers
v0x7fbbedf8a4c0_0 .net "mem_cpu_data", 255 0, v0x7fbbedf89440_0;  1 drivers
v0x7fbbedf8a590_0 .var/i "outfile", 31 0;
v0x7fbbedf8a620_0 .var/i "outfile2", 31 0;
v0x7fbbedf8a7b0_0 .var "tag", 23 0;
S_0x7fbbedf4cc90 .scope module, "CPU" "CPU" 2 25, 3 28 0, S_0x7fbbedf626a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /INPUT 256 "mem_data_i";
    .port_info 4 /INPUT 1 "mem_ack_i";
    .port_info 5 /OUTPUT 256 "mem_data_o";
    .port_info 6 /OUTPUT 32 "mem_addr_o";
    .port_info 7 /OUTPUT 1 "mem_enable_o";
    .port_info 8 /OUTPUT 1 "mem_write_o";
L_0x7fbbedf8a840 .functor BUFZ 32, L_0x7fbbedf8f3c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fbbedf8a140 .functor BUFZ 1, v0x7fbbedf84680_0, C4<0>, C4<0>, C4<0>;
L_0x7fbbedf8a950 .functor BUFZ 1, v0x7fbbedf847c0_0, C4<0>, C4<0>, C4<0>;
L_0x7fbbedf8aa00 .functor BUFZ 256, L_0x7fbbedf8f4c0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x7fbbedf8aab0 .functor BUFZ 256, v0x7fbbedf89440_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x7fbbedf8ab90 .functor BUFZ 1, L_0x7fbbedf8fb30, C4<0>, C4<0>, C4<0>;
L_0x7fbbedf8adc0 .functor AND 1, L_0x7fbbedf8ad20, v0x7fbbedf764a0_0, C4<1>, C4<1>;
v0x7fbbedf852a0_0 .net "ALUCtrlSig", 2 0, v0x7fbbedf75230_0;  1 drivers
v0x7fbbedf85390_0 .net "ALUOp", 1 0, v0x7fbbedf76340_0;  1 drivers
v0x7fbbedf85420_0 .net "ALUSrc", 0 0, v0x7fbbedf76400_0;  1 drivers
v0x7fbbedf854f0_0 .net/s "ALUoperand1", 31 0, v0x7fbbedf7d080_0;  1 drivers
v0x7fbbedf855c0_0 .net/s "ALUoperand2", 31 0, L_0x7fbbedf8e240;  1 drivers
v0x7fbbedf856d0_0 .net "BranchTarget", 31 0, v0x7fbbedf75ee0_0;  1 drivers
v0x7fbbedf857a0_0 .net "ForwardA", 1 0, v0x7fbbedf77d90_0;  1 drivers
v0x7fbbedf85870_0 .net "ForwardB", 1 0, v0x7fbbedf77e50_0;  1 drivers
v0x7fbbedf85940_0 .net "IFpcvalue", 31 0, v0x7fbbedf7b440_0;  1 drivers
v0x7fbbedf85a50_0 .net "MemRead", 0 0, v0x7fbbedf76530_0;  1 drivers
v0x7fbbedf85b20_0 .net "MemWrite", 0 0, v0x7fbbedf765d0_0;  1 drivers
v0x7fbbedf85bf0_0 .net "MemtoReg", 0 0, v0x7fbbedf766b0_0;  1 drivers
v0x7fbbedf85cc0_0 .net "NoOp", 0 0, L_0x7fbbedf8d3d0;  1 drivers
v0x7fbbedf85d90_0 .net "PCMUXvalue", 31 0, L_0x7fbbedf8aef0;  1 drivers
v0x7fbbedf85e20_0 .net "PCWrite", 0 0, L_0x7fbbedf8d180;  1 drivers
v0x7fbbedf85ef0_0 .net "RegWrite", 0 0, v0x7fbbedf768a0_0;  1 drivers
v0x7fbbedf85fc0_0 .net "Sext_immed", 31 0, L_0x7fbbedf8db60;  1 drivers
v0x7fbbedf86190_0 .net "Stall", 0 0, L_0x7fbbedf8d720;  1 drivers
v0x7fbbedf86220_0 .net *"_ivl_14", 0 0, L_0x7fbbedf8ad20;  1 drivers
v0x7fbbedf862b0_0 .net *"_ivl_29", 6 0, L_0x7fbbedf8dd30;  1 drivers
v0x7fbbedf86340_0 .net *"_ivl_31", 2 0, L_0x7fbbedf8ddd0;  1 drivers
v0x7fbbedf863d0_0 .net "addr", 31 0, v0x7fbbedf7ecf0_0;  1 drivers
v0x7fbbedf86460_0 .net "clk_i", 0 0, v0x7fbbedf89ac0_0;  1 drivers
L_0x7fbbede73008 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fbbedf865f0_0 .net "const4", 31 0, L_0x7fbbede73008;  1 drivers
v0x7fbbedf79720_0 .net/s "data1", 31 0, L_0x7fbbedf8bc30;  1 drivers
v0x7fbbedf86680_0 .net/s "data2", 31 0, L_0x7fbbedf8c540;  1 drivers
v0x7fbbedf86750_0 .net "dcache_to_mem_addr", 31 0, L_0x7fbbedf8f3c0;  1 drivers
v0x7fbbedf867e0_0 .net "dcache_to_mem_data", 255 0, L_0x7fbbedf8f4c0;  1 drivers
v0x7fbbedf86870_0 .net "dcache_to_mem_enable", 0 0, v0x7fbbedf84680_0;  1 drivers
v0x7fbbedf86900_0 .net "dcache_to_mem_write", 0 0, v0x7fbbedf847c0_0;  1 drivers
v0x7fbbedf86990_0 .net "exALUOp", 1 0, v0x7fbbedf79bd0_0;  1 drivers
v0x7fbbedf86a60_0 .net/s "exALUResult", 31 0, v0x7fbbedf749b0_0;  1 drivers
v0x7fbbedf86b30_0 .net "exALUSrc", 0 0, v0x7fbbedf79c60_0;  1 drivers
v0x7fbbedf86090_0 .net/s "exImm", 31 0, v0x7fbbedf79cf0_0;  1 drivers
v0x7fbbedf86e00_0 .net "exMemRead", 0 0, v0x7fbbedf79d80_0;  1 drivers
v0x7fbbedf86e90_0 .net "exMemWrite", 0 0, v0x7fbbedf79e90_0;  1 drivers
v0x7fbbedf86f60_0 .net "exMemtoreg", 0 0, v0x7fbbedf79f20_0;  1 drivers
v0x7fbbedf87030_0 .net "exRd", 4 0, v0x7fbbedf79fb0_0;  1 drivers
v0x7fbbedf870c0_0 .net "exRegWrite", 0 0, v0x7fbbedf7a080_0;  1 drivers
v0x7fbbedf87190_0 .net/s "exdata1", 31 0, v0x7fbbedf7a190_0;  1 drivers
v0x7fbbedf87220_0 .net/s "exdata2", 31 0, v0x7fbbedf7a220_0;  1 drivers
v0x7fbbedf872f0_0 .net "exfunc10", 9 0, v0x7fbbedf7a2b0_0;  1 drivers
v0x7fbbedf873c0_0 .net/s "expreALUd2", 31 0, v0x7fbbedf7d710_0;  1 drivers
v0x7fbbedf87450_0 .net "exrs1", 4 0, v0x7fbbedf7a340_0;  1 drivers
v0x7fbbedf87520_0 .net "exrs2", 4 0, v0x7fbbedf7a3d0_0;  1 drivers
v0x7fbbedf875f0_0 .net "ext_immed", 31 0, L_0x7fbbedf8cd20;  1 drivers
v0x7fbbedf87680_0 .net "instr", 31 0, L_0x7fbbedf8b2f0;  1 drivers
v0x7fbbedf87710_0 .net "instr_2", 31 0, v0x7fbbedf7b730_0;  1 drivers
v0x7fbbedf877e0_0 .net "isBranch", 0 0, v0x7fbbedf764a0_0;  1 drivers
v0x7fbbedf87870_0 .net/s "memALUResult", 31 0, v0x7fbbedf77390_0;  1 drivers
v0x7fbbedf87900_0 .net/s "memDCdata", 31 0, L_0x7fbbedf8e820;  1 drivers
v0x7fbbedf879d0_0 .net "memMemRead", 0 0, v0x7fbbedf774a0_0;  1 drivers
v0x7fbbedf87aa0_0 .net "memMemWrite", 0 0, v0x7fbbedf77540_0;  1 drivers
v0x7fbbedf87b70_0 .net "memMemtoReg", 0 0, v0x7fbbedf775e0_0;  1 drivers
v0x7fbbedf87c40_0 .net "memRd", 4 0, v0x7fbbedf77680_0;  1 drivers
v0x7fbbedf87cd0_0 .net "memRegWrite", 0 0, v0x7fbbedf77730_0;  1 drivers
v0x7fbbedf87d60_0 .net "memStall", 0 0, L_0x7fbbedf8e730;  1 drivers
v0x7fbbedf87df0_0 .net "mem_ack_i", 0 0, L_0x7fbbedf8fb30;  alias, 1 drivers
v0x7fbbedf87e80_0 .net "mem_addr_o", 31 0, L_0x7fbbedf8a840;  alias, 1 drivers
v0x7fbbedf87f10_0 .net "mem_data_i", 255 0, v0x7fbbedf89440_0;  alias, 1 drivers
v0x7fbbedf87fa0_0 .net "mem_data_o", 255 0, L_0x7fbbedf8aa00;  alias, 1 drivers
v0x7fbbedf88030_0 .net "mem_enable_o", 0 0, L_0x7fbbedf8a140;  alias, 1 drivers
v0x7fbbedf880c0_0 .net "mem_to_dcache_ack", 0 0, L_0x7fbbedf8ab90;  1 drivers
v0x7fbbedf88150_0 .net "mem_to_dcache_data", 255 0, L_0x7fbbedf8aab0;  1 drivers
v0x7fbbedf881e0_0 .net "mem_write_o", 0 0, L_0x7fbbedf8a950;  alias, 1 drivers
v0x7fbbedf86bc0_0 .net/s "mempreALUd2", 31 0, v0x7fbbedf77870_0;  1 drivers
v0x7fbbedf86c90_0 .net "rst_i", 0 0, v0x7fbbedf89b60_0;  1 drivers
v0x7fbbedf86d20_0 .net "start_i", 0 0, v0x7fbbedf89c00_0;  1 drivers
v0x7fbbedf88270_0 .net "toFlush", 0 0, L_0x7fbbedf8adc0;  1 drivers
v0x7fbbedf88340_0 .net "update_addr", 31 0, v0x7fbbedf75950_0;  1 drivers
v0x7fbbedf88410_0 .net/s "wbALUResult", 31 0, v0x7fbbedf7c960_0;  1 drivers
v0x7fbbedf884e0_0 .net/s "wbDMdata", 31 0, v0x7fbbedf7c9f0_0;  1 drivers
v0x7fbbedf885b0_0 .net "wbMemtoReg", 0 0, v0x7fbbedf7cb00_0;  1 drivers
v0x7fbbedf88680_0 .net "wbRd", 4 0, v0x7fbbedf7cb90_0;  1 drivers
v0x7fbbedf88710_0 .net "wbRegWrite", 0 0, v0x7fbbedf7cc40_0;  1 drivers
v0x7fbbedf887a0_0 .net/s "wbWriteData", 31 0, L_0x7fbbedf8f910;  1 drivers
L_0x7fbbedf8ad20 .cmp/eq 32, L_0x7fbbedf8bc30, L_0x7fbbedf8c540;
L_0x7fbbedf8b3a0 .part v0x7fbbedf7b730_0, 0, 7;
L_0x7fbbedf8c660 .part v0x7fbbedf7b730_0, 15, 5;
L_0x7fbbedf8c800 .part v0x7fbbedf7b730_0, 20, 5;
L_0x7fbbedf8d880 .part v0x7fbbedf7b730_0, 15, 5;
L_0x7fbbedf8da20 .part v0x7fbbedf7b730_0, 20, 5;
L_0x7fbbedf8dd30 .part v0x7fbbedf7b730_0, 25, 7;
L_0x7fbbedf8ddd0 .part v0x7fbbedf7b730_0, 12, 3;
L_0x7fbbedf8de70 .concat [ 3 7 0 0], L_0x7fbbedf8ddd0, L_0x7fbbedf8dd30;
L_0x7fbbedf8e000 .part v0x7fbbedf7b730_0, 15, 5;
L_0x7fbbedf8e0a0 .part v0x7fbbedf7b730_0, 20, 5;
L_0x7fbbedf8e1a0 .part v0x7fbbedf7b730_0, 7, 5;
S_0x7fbbedf2f890 .scope module, "ALU" "ALU" 3 274, 4 13 0, S_0x7fbbedf4cc90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 3 "ALUCtrl_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x7fbbedf0ba10_0 .net "ALUCtrl_i", 2 0, v0x7fbbedf75230_0;  alias, 1 drivers
v0x7fbbedf74840_0 .net/s "data1_i", 31 0, v0x7fbbedf7d080_0;  alias, 1 drivers
v0x7fbbedf748f0_0 .net/s "data2_i", 31 0, L_0x7fbbedf8e240;  alias, 1 drivers
v0x7fbbedf749b0_0 .var/s "data_o", 31 0;
E_0x7fbbedf64ee0 .event edge, v0x7fbbedf0ba10_0, v0x7fbbedf74840_0, v0x7fbbedf748f0_0;
S_0x7fbbedf74ac0 .scope module, "ALU_Control" "ALU_Control" 3 265, 5 2 0, S_0x7fbbedf4cc90;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "funct_i";
    .port_info 1 /INPUT 2 "ALUOp_i";
    .port_info 2 /OUTPUT 3 "ALUCtrl_o";
P_0x7fbbedf74c90 .param/l "ADD" 0 5 12, C4<011>;
P_0x7fbbedf74cd0 .param/l "AND" 0 5 9, C4<000>;
P_0x7fbbedf74d10 .param/l "LS" 0 5 18, C4<011>;
P_0x7fbbedf74d50 .param/l "MUL" 0 5 14, C4<101>;
P_0x7fbbedf74d90 .param/l "NoOp" 0 5 19, C4<110>;
P_0x7fbbedf74dd0 .param/l "SLL" 0 5 11, C4<010>;
P_0x7fbbedf74e10 .param/l "SRAI" 0 5 15, C4<111>;
P_0x7fbbedf74e50 .param/l "SUB" 0 5 13, C4<100>;
P_0x7fbbedf74e90 .param/l "XOR" 0 5 10, C4<001>;
v0x7fbbedf75230_0 .var "ALUCtrl_o", 2 0;
v0x7fbbedf75300_0 .net "ALUOp_i", 1 0, v0x7fbbedf79bd0_0;  alias, 1 drivers
v0x7fbbedf753a0_0 .net "funct_i", 9 0, v0x7fbbedf7a2b0_0;  alias, 1 drivers
E_0x7fbbedf751f0 .event edge, v0x7fbbedf75300_0, v0x7fbbedf753a0_0;
S_0x7fbbedf754b0 .scope module, "Add_PC" "Adder" 3 129, 6 3 0, S_0x7fbbedf4cc90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /OUTPUT 32 "data_o";
v0x7fbbedf75720_0 .net "data1_i", 31 0, v0x7fbbedf7ecf0_0;  alias, 1 drivers
v0x7fbbedf757e0_0 .net "data2_i", 31 0, L_0x7fbbede73008;  alias, 1 drivers
v0x7fbbedf75890_0 .net "data_o", 31 0, v0x7fbbedf75950_0;  alias, 1 drivers
v0x7fbbedf75950_0 .var "data_o_reg", 31 0;
E_0x7fbbedf756e0 .event edge, v0x7fbbedf75720_0, v0x7fbbedf757e0_0;
S_0x7fbbedf75a50 .scope module, "Bh_Adder" "Adder" 3 200, 6 3 0, S_0x7fbbedf4cc90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /OUTPUT 32 "data_o";
v0x7fbbedf75cb0_0 .net "data1_i", 31 0, v0x7fbbedf7b440_0;  alias, 1 drivers
v0x7fbbedf75d70_0 .net "data2_i", 31 0, L_0x7fbbedf8db60;  alias, 1 drivers
v0x7fbbedf75e20_0 .net "data_o", 31 0, v0x7fbbedf75ee0_0;  alias, 1 drivers
v0x7fbbedf75ee0_0 .var "data_o_reg", 31 0;
E_0x7fbbedf75c60 .event edge, v0x7fbbedf75cb0_0, v0x7fbbedf75d70_0;
S_0x7fbbedf75fe0 .scope module, "Control" "Control" 3 159, 7 2 0, S_0x7fbbedf4cc90;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "Op_i";
    .port_info 1 /INPUT 1 "NoOp_i";
    .port_info 2 /OUTPUT 1 "RegWrite_o";
    .port_info 3 /OUTPUT 1 "MemtoReg_o";
    .port_info 4 /OUTPUT 1 "MemRead_o";
    .port_info 5 /OUTPUT 1 "MemWrite_o";
    .port_info 6 /OUTPUT 2 "ALUOp_o";
    .port_info 7 /OUTPUT 1 "ALUSrc_o";
    .port_info 8 /OUTPUT 1 "Branch_o";
v0x7fbbedf76340_0 .var "ALUOp_o", 1 0;
v0x7fbbedf76400_0 .var "ALUSrc_o", 0 0;
v0x7fbbedf764a0_0 .var "Branch_o", 0 0;
v0x7fbbedf76530_0 .var "MemRead_o", 0 0;
v0x7fbbedf765d0_0 .var "MemWrite_o", 0 0;
v0x7fbbedf766b0_0 .var "MemtoReg_o", 0 0;
v0x7fbbedf76750_0 .net "NoOp_i", 0 0, L_0x7fbbedf8d3d0;  alias, 1 drivers
v0x7fbbedf767f0_0 .net "Op_i", 6 0, L_0x7fbbedf8b3a0;  1 drivers
v0x7fbbedf768a0_0 .var "RegWrite_o", 0 0;
E_0x7fbbedf76310 .event edge, v0x7fbbedf767f0_0, v0x7fbbedf76750_0;
S_0x7fbbedf76a80 .scope module, "EXMEM" "EXMEM" 3 282, 8 1 0, S_0x7fbbedf4cc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "memStall_i";
    .port_info 2 /INPUT 1 "exRegWrite";
    .port_info 3 /INPUT 1 "exMemtoReg";
    .port_info 4 /INPUT 1 "exMemRead";
    .port_info 5 /INPUT 1 "exMemWrite";
    .port_info 6 /INPUT 32 "exALUresult";
    .port_info 7 /INPUT 32 "expreALUd2";
    .port_info 8 /INPUT 5 "exRd";
    .port_info 9 /OUTPUT 1 "memRegWrite";
    .port_info 10 /OUTPUT 1 "memMemtoReg";
    .port_info 11 /OUTPUT 1 "memMemRead";
    .port_info 12 /OUTPUT 1 "memMemWrite";
    .port_info 13 /OUTPUT 32 "memALUresult";
    .port_info 14 /OUTPUT 32 "mempreALUd2";
    .port_info 15 /OUTPUT 5 "memRd";
v0x7fbbedf76e00_0 .net "clk_i", 0 0, v0x7fbbedf89ac0_0;  alias, 1 drivers
v0x7fbbedf76eb0_0 .net "exALUresult", 31 0, v0x7fbbedf749b0_0;  alias, 1 drivers
v0x7fbbedf76f70_0 .net "exMemRead", 0 0, v0x7fbbedf79d80_0;  alias, 1 drivers
v0x7fbbedf77020_0 .net "exMemWrite", 0 0, v0x7fbbedf79e90_0;  alias, 1 drivers
v0x7fbbedf770b0_0 .net "exMemtoReg", 0 0, v0x7fbbedf79f20_0;  alias, 1 drivers
v0x7fbbedf77190_0 .net "exRd", 4 0, v0x7fbbedf79fb0_0;  alias, 1 drivers
v0x7fbbedf77240_0 .net "exRegWrite", 0 0, v0x7fbbedf7a080_0;  alias, 1 drivers
v0x7fbbedf772e0_0 .net "expreALUd2", 31 0, v0x7fbbedf7d710_0;  alias, 1 drivers
v0x7fbbedf77390_0 .var "memALUresult", 31 0;
v0x7fbbedf774a0_0 .var "memMemRead", 0 0;
v0x7fbbedf77540_0 .var "memMemWrite", 0 0;
v0x7fbbedf775e0_0 .var "memMemtoReg", 0 0;
v0x7fbbedf77680_0 .var "memRd", 4 0;
v0x7fbbedf77730_0 .var "memRegWrite", 0 0;
v0x7fbbedf777d0_0 .net "memStall_i", 0 0, L_0x7fbbedf8e730;  alias, 1 drivers
v0x7fbbedf77870_0 .var "mempreALUd2", 31 0;
E_0x7fbbedf76660 .event posedge, v0x7fbbedf76e00_0;
S_0x7fbbedf77aa0 .scope module, "FW" "FWUnit" 3 351, 9 1 0, S_0x7fbbedf4cc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "memRegWrite_i";
    .port_info 1 /INPUT 5 "memRd_i";
    .port_info 2 /INPUT 1 "wbRegWrite_i";
    .port_info 3 /INPUT 5 "wbRd_i";
    .port_info 4 /INPUT 5 "exRs1_i";
    .port_info 5 /INPUT 5 "exRs2_i";
    .port_info 6 /OUTPUT 2 "ForwardA_o";
    .port_info 7 /OUTPUT 2 "ForwardB_o";
v0x7fbbedf77d90_0 .var "ForwardA_o", 1 0;
v0x7fbbedf77e50_0 .var "ForwardB_o", 1 0;
v0x7fbbedf77ef0_0 .net "exRs1_i", 4 0, v0x7fbbedf7a340_0;  alias, 1 drivers
v0x7fbbedf77f80_0 .net "exRs2_i", 4 0, v0x7fbbedf7a3d0_0;  alias, 1 drivers
v0x7fbbedf78010_0 .net "memRd_i", 4 0, v0x7fbbedf77680_0;  alias, 1 drivers
v0x7fbbedf780e0_0 .net "memRegWrite_i", 0 0, v0x7fbbedf77730_0;  alias, 1 drivers
v0x7fbbedf78190_0 .net "wbRd_i", 4 0, v0x7fbbedf7cb90_0;  alias, 1 drivers
v0x7fbbedf78220_0 .net "wbRegWrite_i", 0 0, v0x7fbbedf7cc40_0;  alias, 1 drivers
E_0x7fbbedf77d20/0 .event edge, v0x7fbbedf77730_0, v0x7fbbedf77680_0, v0x7fbbedf77ef0_0, v0x7fbbedf78220_0;
E_0x7fbbedf77d20/1 .event edge, v0x7fbbedf78190_0, v0x7fbbedf77f80_0;
E_0x7fbbedf77d20 .event/or E_0x7fbbedf77d20/0, E_0x7fbbedf77d20/1;
S_0x7fbbedf78370 .scope module, "HzDetectionUnit" "HzDetectionUnit" 3 185, 10 2 0, S_0x7fbbedf4cc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "EXMemRead_i";
    .port_info 1 /INPUT 5 "EXRd_i";
    .port_info 2 /INPUT 5 "IDRs1_i";
    .port_info 3 /INPUT 5 "IDRs2_i";
    .port_info 4 /OUTPUT 1 "NoOp_o";
    .port_info 5 /OUTPUT 1 "Stall_o";
    .port_info 6 /OUTPUT 1 "PCWrite_o";
L_0x7fbbede73290 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fbbedf8d0b0 .functor XNOR 1, v0x7fbbedf79460_0, L_0x7fbbede73290, C4<0>, C4<0>;
L_0x7fbbede73368 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fbbedf8d2e0 .functor XNOR 1, v0x7fbbedf79460_0, L_0x7fbbede73368, C4<0>, C4<0>;
L_0x7fbbede73440 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fbbedf8d530 .functor XNOR 1, v0x7fbbedf79460_0, L_0x7fbbede73440, C4<0>, C4<0>;
v0x7fbbedf78640_0 .net "EXMemRead_i", 0 0, v0x7fbbedf79d80_0;  alias, 1 drivers
v0x7fbbedf78700_0 .net "EXRd_i", 4 0, v0x7fbbedf79fb0_0;  alias, 1 drivers
v0x7fbbedf787b0_0 .net "IDRs1_i", 4 0, L_0x7fbbedf8d880;  1 drivers
v0x7fbbedf78860_0 .net "IDRs2_i", 4 0, L_0x7fbbedf8da20;  1 drivers
v0x7fbbedf78910_0 .net "NoOp_o", 0 0, L_0x7fbbedf8d3d0;  alias, 1 drivers
v0x7fbbedf789e0_0 .net "PCWrite_o", 0 0, L_0x7fbbedf8d180;  alias, 1 drivers
v0x7fbbedf78a70_0 .net "Stall_o", 0 0, L_0x7fbbedf8d720;  alias, 1 drivers
v0x7fbbedf78b10_0 .net/2u *"_ivl_0", 0 0, L_0x7fbbede73290;  1 drivers
v0x7fbbedf78bc0_0 .net/2u *"_ivl_10", 0 0, L_0x7fbbede73368;  1 drivers
v0x7fbbedf78cf0_0 .net *"_ivl_12", 0 0, L_0x7fbbedf8d2e0;  1 drivers
L_0x7fbbede733b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fbbedf78d90_0 .net/2u *"_ivl_14", 0 0, L_0x7fbbede733b0;  1 drivers
L_0x7fbbede733f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fbbedf78e40_0 .net/2u *"_ivl_16", 0 0, L_0x7fbbede733f8;  1 drivers
v0x7fbbedf78ef0_0 .net *"_ivl_2", 0 0, L_0x7fbbedf8d0b0;  1 drivers
v0x7fbbedf78f90_0 .net/2u *"_ivl_20", 0 0, L_0x7fbbede73440;  1 drivers
v0x7fbbedf79040_0 .net *"_ivl_22", 0 0, L_0x7fbbedf8d530;  1 drivers
L_0x7fbbede73488 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fbbedf790e0_0 .net/2u *"_ivl_24", 0 0, L_0x7fbbede73488;  1 drivers
L_0x7fbbede734d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fbbedf79190_0 .net/2u *"_ivl_26", 0 0, L_0x7fbbede734d0;  1 drivers
L_0x7fbbede732d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fbbedf79320_0 .net/2u *"_ivl_4", 0 0, L_0x7fbbede732d8;  1 drivers
L_0x7fbbede73320 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fbbedf793b0_0 .net/2u *"_ivl_6", 0 0, L_0x7fbbede73320;  1 drivers
v0x7fbbedf79460_0 .var "flag", 0 0;
E_0x7fbbedf785e0 .event edge, v0x7fbbedf76f70_0, v0x7fbbedf787b0_0, v0x7fbbedf77190_0, v0x7fbbedf78860_0;
L_0x7fbbedf8d180 .functor MUXZ 1, L_0x7fbbede73320, L_0x7fbbede732d8, L_0x7fbbedf8d0b0, C4<>;
L_0x7fbbedf8d3d0 .functor MUXZ 1, L_0x7fbbede733f8, L_0x7fbbede733b0, L_0x7fbbedf8d2e0, C4<>;
L_0x7fbbedf8d720 .functor MUXZ 1, L_0x7fbbede734d0, L_0x7fbbede73488, L_0x7fbbedf8d530, C4<>;
S_0x7fbbedf795b0 .scope module, "IDEX" "IDEX" 3 206, 11 2 0, S_0x7fbbedf4cc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "idRegWrite_i";
    .port_info 2 /INPUT 1 "idMemtoReg_i";
    .port_info 3 /INPUT 1 "idMemRead_i";
    .port_info 4 /INPUT 1 "idMemWrite_i";
    .port_info 5 /INPUT 2 "idALUOp_i";
    .port_info 6 /INPUT 1 "idALUSrc_i";
    .port_info 7 /INPUT 32 "iddata1_i";
    .port_info 8 /INPUT 32 "iddata2_i";
    .port_info 9 /INPUT 32 "idImm_i";
    .port_info 10 /INPUT 10 "idfunc10_i";
    .port_info 11 /INPUT 5 "idrs1_i";
    .port_info 12 /INPUT 5 "idrs2_i";
    .port_info 13 /INPUT 5 "idRd_i";
    .port_info 14 /INPUT 1 "memStall_i";
    .port_info 15 /OUTPUT 1 "exRegWrite_o";
    .port_info 16 /OUTPUT 1 "exMemtoReg_o";
    .port_info 17 /OUTPUT 1 "exMemRead_o";
    .port_info 18 /OUTPUT 1 "exMemWrite_o";
    .port_info 19 /OUTPUT 2 "exALUOp_o";
    .port_info 20 /OUTPUT 1 "exALUSrc_o";
    .port_info 21 /OUTPUT 32 "exdata1_o";
    .port_info 22 /OUTPUT 32 "exdata2_o";
    .port_info 23 /OUTPUT 32 "exImm_o";
    .port_info 24 /OUTPUT 10 "exfunc10_o";
    .port_info 25 /OUTPUT 5 "exrs1_o";
    .port_info 26 /OUTPUT 5 "exrs2_o";
    .port_info 27 /OUTPUT 5 "exRd_o";
    .port_info 28 /NODIR 0 "";
v0x7fbbedf79b40_0 .net "clk_i", 0 0, v0x7fbbedf89ac0_0;  alias, 1 drivers
v0x7fbbedf79bd0_0 .var "exALUOp_o", 1 0;
v0x7fbbedf79c60_0 .var "exALUSrc_o", 0 0;
v0x7fbbedf79cf0_0 .var "exImm_o", 31 0;
v0x7fbbedf79d80_0 .var "exMemRead_o", 0 0;
v0x7fbbedf79e90_0 .var "exMemWrite_o", 0 0;
v0x7fbbedf79f20_0 .var "exMemtoReg_o", 0 0;
v0x7fbbedf79fb0_0 .var "exRd_o", 4 0;
v0x7fbbedf7a080_0 .var "exRegWrite_o", 0 0;
v0x7fbbedf7a190_0 .var "exdata1_o", 31 0;
v0x7fbbedf7a220_0 .var "exdata2_o", 31 0;
v0x7fbbedf7a2b0_0 .var "exfunc10_o", 9 0;
v0x7fbbedf7a340_0 .var "exrs1_o", 4 0;
v0x7fbbedf7a3d0_0 .var "exrs2_o", 4 0;
v0x7fbbedf7a480_0 .net "idALUOp_i", 1 0, v0x7fbbedf76340_0;  alias, 1 drivers
v0x7fbbedf7a530_0 .net "idALUSrc_i", 0 0, v0x7fbbedf76400_0;  alias, 1 drivers
v0x7fbbedf7a5e0_0 .net "idImm_i", 31 0, L_0x7fbbedf8cd20;  alias, 1 drivers
v0x7fbbedf7a770_0 .net "idMemRead_i", 0 0, v0x7fbbedf76530_0;  alias, 1 drivers
v0x7fbbedf7a820_0 .net "idMemWrite_i", 0 0, v0x7fbbedf765d0_0;  alias, 1 drivers
v0x7fbbedf7a8b0_0 .net "idMemtoReg_i", 0 0, v0x7fbbedf766b0_0;  alias, 1 drivers
v0x7fbbedf7a940_0 .net "idRd_i", 4 0, L_0x7fbbedf8e1a0;  1 drivers
v0x7fbbedf7a9d0_0 .net "idRegWrite_i", 0 0, v0x7fbbedf768a0_0;  alias, 1 drivers
v0x7fbbedf7aa60_0 .net "iddata1_i", 31 0, L_0x7fbbedf8bc30;  alias, 1 drivers
v0x7fbbedf7aaf0_0 .net "iddata2_i", 31 0, L_0x7fbbedf8c540;  alias, 1 drivers
v0x7fbbedf7ab80_0 .net "idfunc10_i", 9 0, L_0x7fbbedf8de70;  1 drivers
v0x7fbbedf7ac30_0 .net "idrs1_i", 4 0, L_0x7fbbedf8e000;  1 drivers
v0x7fbbedf7ace0_0 .net "idrs2_i", 4 0, L_0x7fbbedf8e0a0;  1 drivers
v0x7fbbedf7ad90_0 .net "memStall_i", 0 0, L_0x7fbbedf8e730;  alias, 1 drivers
S_0x7fbbedf7b0d0 .scope module, "IFID" "IFID" 3 147, 12 1 0, S_0x7fbbedf4cc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "Flush_i";
    .port_info 2 /INPUT 1 "Stall_i";
    .port_info 3 /INPUT 1 "memStall_i";
    .port_info 4 /INPUT 32 "instr_i";
    .port_info 5 /INPUT 32 "nowPC_i";
    .port_info 6 /OUTPUT 32 "instr_o";
    .port_info 7 /OUTPUT 32 "PCval_o";
v0x7fbbedf7b390_0 .net "Flush_i", 0 0, L_0x7fbbedf8adc0;  alias, 1 drivers
v0x7fbbedf7b440_0 .var "PCval_o", 31 0;
v0x7fbbedf797c0_0 .net "Stall_i", 0 0, L_0x7fbbedf8d720;  alias, 1 drivers
v0x7fbbedf7b500_0 .net "clk_i", 0 0, v0x7fbbedf89ac0_0;  alias, 1 drivers
L_0x7fbbede73098 .functor BUFT 1, C4<00000000000000000001000000110011>, C4<0>, C4<0>, C4<0>;
v0x7fbbedf7b5d0_0 .net "harmless_op", 31 0, L_0x7fbbede73098;  1 drivers
v0x7fbbedf7b6a0_0 .net "instr_i", 31 0, L_0x7fbbedf8b2f0;  alias, 1 drivers
v0x7fbbedf7b730_0 .var "instr_o", 31 0;
v0x7fbbedf7b7c0_0 .net "memStall_i", 0 0, L_0x7fbbedf8e730;  alias, 1 drivers
v0x7fbbedf7b890_0 .net "nowPC_i", 31 0, v0x7fbbedf7ecf0_0;  alias, 1 drivers
S_0x7fbbedf7ba00 .scope module, "Instruction_Memory" "Instruction_Memory" 3 142, 13 1 0, S_0x7fbbedf4cc90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
L_0x7fbbedf8b2f0 .functor BUFZ 32, L_0x7fbbedf8b090, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fbbedf7bc00_0 .net *"_ivl_0", 31 0, L_0x7fbbedf8b090;  1 drivers
v0x7fbbedf7bcc0_0 .net *"_ivl_2", 31 0, L_0x7fbbedf8b1d0;  1 drivers
v0x7fbbedf7bd60_0 .net *"_ivl_4", 29 0, L_0x7fbbedf8b130;  1 drivers
L_0x7fbbede73050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fbbedf7bdf0_0 .net *"_ivl_6", 1 0, L_0x7fbbede73050;  1 drivers
v0x7fbbedf7bea0_0 .net "addr_i", 31 0, v0x7fbbedf7ecf0_0;  alias, 1 drivers
v0x7fbbedf7bfc0_0 .net "instr_o", 31 0, L_0x7fbbedf8b2f0;  alias, 1 drivers
v0x7fbbedf7c050 .array "memory", 255 0, 31 0;
L_0x7fbbedf8b090 .array/port v0x7fbbedf7c050, L_0x7fbbedf8b1d0;
L_0x7fbbedf8b130 .part v0x7fbbedf7ecf0_0, 2, 30;
L_0x7fbbedf8b1d0 .concat [ 30 2 0 0], L_0x7fbbedf8b130, L_0x7fbbede73050;
S_0x7fbbedf7c100 .scope module, "MEMWB" "MEMWB" 3 326, 14 1 0, S_0x7fbbedf4cc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "memStall_i";
    .port_info 2 /INPUT 1 "memRegWrite";
    .port_info 3 /INPUT 1 "memMemtoReg";
    .port_info 4 /INPUT 32 "memALUResult";
    .port_info 5 /INPUT 32 "memDMdata";
    .port_info 6 /INPUT 5 "memRd";
    .port_info 7 /OUTPUT 1 "wbRegWrite";
    .port_info 8 /OUTPUT 1 "wbMemtoReg";
    .port_info 9 /OUTPUT 32 "wbALUResult";
    .port_info 10 /OUTPUT 5 "wbRd";
    .port_info 11 /OUTPUT 32 "wbDMdata";
v0x7fbbedf7c440_0 .net "clk_i", 0 0, v0x7fbbedf89ac0_0;  alias, 1 drivers
v0x7fbbedf7c4d0_0 .net "memALUResult", 31 0, v0x7fbbedf77390_0;  alias, 1 drivers
v0x7fbbedf7c590_0 .net "memDMdata", 31 0, L_0x7fbbedf8e820;  alias, 1 drivers
v0x7fbbedf7c640_0 .net "memMemtoReg", 0 0, v0x7fbbedf775e0_0;  alias, 1 drivers
v0x7fbbedf7c6f0_0 .net "memRd", 4 0, v0x7fbbedf77680_0;  alias, 1 drivers
v0x7fbbedf7c800_0 .net "memRegWrite", 0 0, v0x7fbbedf77730_0;  alias, 1 drivers
v0x7fbbedf7c8d0_0 .net "memStall_i", 0 0, L_0x7fbbedf8e730;  alias, 1 drivers
v0x7fbbedf7c960_0 .var "wbALUResult", 31 0;
v0x7fbbedf7c9f0_0 .var "wbDMdata", 31 0;
v0x7fbbedf7cb00_0 .var "wbMemtoReg", 0 0;
v0x7fbbedf7cb90_0 .var "wbRd", 4 0;
v0x7fbbedf7cc40_0 .var "wbRegWrite", 0 0;
S_0x7fbbedf7cdb0 .scope module, "MUX_ALU1" "MUX4" 3 243, 15 1 0, S_0x7fbbedf4cc90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "exdata_i";
    .port_info 1 /INPUT 32 "wbWriteData_i";
    .port_info 2 /INPUT 32 "memALUResult_i";
    .port_info 3 /INPUT 2 "select_i";
    .port_info 4 /OUTPUT 32 "data_o";
v0x7fbbedf7d080_0 .var "data_o", 31 0;
v0x7fbbedf7d150_0 .net "exdata_i", 31 0, v0x7fbbedf7a190_0;  alias, 1 drivers
v0x7fbbedf7d1e0_0 .net "memALUResult_i", 31 0, v0x7fbbedf77390_0;  alias, 1 drivers
v0x7fbbedf7d2b0_0 .net "select_i", 1 0, v0x7fbbedf77d90_0;  alias, 1 drivers
v0x7fbbedf7d340_0 .net "wbWriteData_i", 31 0, L_0x7fbbedf8f910;  alias, 1 drivers
E_0x7fbbedf7d020 .event edge, v0x7fbbedf77d90_0, v0x7fbbedf7a190_0, v0x7fbbedf7d340_0, v0x7fbbedf77390_0;
S_0x7fbbedf7d480 .scope module, "MUX_ALU2" "MUX4" 3 250, 15 1 0, S_0x7fbbedf4cc90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "exdata_i";
    .port_info 1 /INPUT 32 "wbWriteData_i";
    .port_info 2 /INPUT 32 "memALUResult_i";
    .port_info 3 /INPUT 2 "select_i";
    .port_info 4 /OUTPUT 32 "data_o";
v0x7fbbedf7d710_0 .var "data_o", 31 0;
v0x7fbbedf7d7d0_0 .net "exdata_i", 31 0, v0x7fbbedf7a220_0;  alias, 1 drivers
v0x7fbbedf7d880_0 .net "memALUResult_i", 31 0, v0x7fbbedf77390_0;  alias, 1 drivers
v0x7fbbedf7d930_0 .net "select_i", 1 0, v0x7fbbedf77e50_0;  alias, 1 drivers
v0x7fbbedf7d9e0_0 .net "wbWriteData_i", 31 0, L_0x7fbbedf8f910;  alias, 1 drivers
E_0x7fbbedf7d6c0 .event edge, v0x7fbbedf77e50_0, v0x7fbbedf7a220_0, v0x7fbbedf7d340_0, v0x7fbbedf77390_0;
S_0x7fbbedf7db20 .scope module, "MUX_ALUSrc" "MUX32" 3 258, 16 1 0, S_0x7fbbedf4cc90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x7fbbedf7dd60_0 .net "data1_i", 31 0, v0x7fbbedf7d710_0;  alias, 1 drivers
v0x7fbbedf7de50_0 .net "data2_i", 31 0, v0x7fbbedf79cf0_0;  alias, 1 drivers
v0x7fbbedf7dee0_0 .net "data_o", 31 0, L_0x7fbbedf8e240;  alias, 1 drivers
v0x7fbbedf7df90_0 .net "select_i", 0 0, v0x7fbbedf79c60_0;  alias, 1 drivers
L_0x7fbbedf8e240 .functor MUXZ 32, v0x7fbbedf7d710_0, v0x7fbbedf79cf0_0, v0x7fbbedf79c60_0, C4<>;
S_0x7fbbedf7e070 .scope module, "MUX_MemtoReg" "MUX32" 3 343, 16 1 0, S_0x7fbbedf4cc90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x7fbbedf7e290_0 .net "data1_i", 31 0, v0x7fbbedf7c960_0;  alias, 1 drivers
v0x7fbbedf7e360_0 .net "data2_i", 31 0, v0x7fbbedf7c9f0_0;  alias, 1 drivers
v0x7fbbedf7e410_0 .net "data_o", 31 0, L_0x7fbbedf8f910;  alias, 1 drivers
v0x7fbbedf7e500_0 .net "select_i", 0 0, v0x7fbbedf7cb00_0;  alias, 1 drivers
L_0x7fbbedf8f910 .functor MUXZ 32, v0x7fbbedf7c960_0, v0x7fbbedf7c9f0_0, v0x7fbbedf7cb00_0, C4<>;
S_0x7fbbedf7e5d0 .scope module, "PC" "PC" 3 117, 17 1 0, S_0x7fbbedf4cc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /INPUT 1 "stall_i";
    .port_info 4 /INPUT 1 "memStall_i";
    .port_info 5 /INPUT 1 "PCWrite_i";
    .port_info 6 /INPUT 32 "pc_i";
    .port_info 7 /OUTPUT 32 "pc_o";
    .port_info 8 /NODIR 0 "";
v0x7fbbedf7e9e0_0 .net "PCWrite_i", 0 0, L_0x7fbbedf8d180;  alias, 1 drivers
v0x7fbbedf7eaa0_0 .net "clk_i", 0 0, v0x7fbbedf89ac0_0;  alias, 1 drivers
v0x7fbbedf7eb30_0 .net "memStall_i", 0 0, L_0x7fbbedf8e730;  alias, 1 drivers
v0x7fbbedf7ec60_0 .net "pc_i", 31 0, L_0x7fbbedf8aef0;  alias, 1 drivers
v0x7fbbedf7ecf0_0 .var "pc_o", 31 0;
v0x7fbbedf7ed80_0 .net "rst_i", 0 0, v0x7fbbedf89b60_0;  alias, 1 drivers
v0x7fbbedf7ee10_0 .net "stall_i", 0 0, L_0x7fbbedf8d720;  alias, 1 drivers
v0x7fbbedf7eee0_0 .net "start_i", 0 0, v0x7fbbedf89c00_0;  alias, 1 drivers
E_0x7fbbedf7e9b0 .event posedge, v0x7fbbedf7ed80_0, v0x7fbbedf76e00_0;
S_0x7fbbedf7f000 .scope module, "PCMUX" "MUX32" 3 136, 16 1 0, S_0x7fbbedf4cc90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x7fbbedf7f220_0 .net "data1_i", 31 0, v0x7fbbedf75950_0;  alias, 1 drivers
v0x7fbbedf7f2f0_0 .net "data2_i", 31 0, v0x7fbbedf75ee0_0;  alias, 1 drivers
v0x7fbbedf7f380_0 .net "data_o", 31 0, L_0x7fbbedf8aef0;  alias, 1 drivers
v0x7fbbedf7f430_0 .net "select_i", 0 0, L_0x7fbbedf8adc0;  alias, 1 drivers
L_0x7fbbedf8aef0 .functor MUXZ 32, v0x7fbbedf75950_0, v0x7fbbedf75ee0_0, L_0x7fbbedf8adc0, C4<>;
S_0x7fbbedf7f510 .scope module, "Registers" "Registers" 3 170, 18 1 0, S_0x7fbbedf4cc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 5 "RS1addr_i";
    .port_info 2 /INPUT 5 "RS2addr_i";
    .port_info 3 /INPUT 5 "RDaddr_i";
    .port_info 4 /INPUT 32 "RDdata_i";
    .port_info 5 /INPUT 1 "RegWrite_i";
    .port_info 6 /OUTPUT 32 "RS1data_o";
    .port_info 7 /OUTPUT 32 "RS2data_o";
L_0x7fbbedf8b5a0 .functor AND 1, L_0x7fbbedf8b440, v0x7fbbedf7cc40_0, C4<1>, C4<1>;
L_0x7fbbedf8b930 .functor AND 1, L_0x7fbbedf8b5a0, L_0x7fbbedf8b810, C4<1>, C4<1>;
L_0x7fbbedf8be70 .functor AND 1, L_0x7fbbedf8bd90, v0x7fbbedf7cc40_0, C4<1>, C4<1>;
L_0x7fbbedf8c1d0 .functor AND 1, L_0x7fbbedf8be70, L_0x7fbbedf8c060, C4<1>, C4<1>;
v0x7fbbedf7f7d0_0 .net "RDaddr_i", 4 0, v0x7fbbedf7cb90_0;  alias, 1 drivers
v0x7fbbedf7f8c0_0 .net "RDdata_i", 31 0, L_0x7fbbedf8f910;  alias, 1 drivers
v0x7fbbedf7f950_0 .net "RS1addr_i", 4 0, L_0x7fbbedf8c660;  1 drivers
v0x7fbbedf7f9e0_0 .net "RS1data_o", 31 0, L_0x7fbbedf8bc30;  alias, 1 drivers
v0x7fbbedf7faa0_0 .net "RS2addr_i", 4 0, L_0x7fbbedf8c800;  1 drivers
v0x7fbbedf7fb80_0 .net "RS2data_o", 31 0, L_0x7fbbedf8c540;  alias, 1 drivers
v0x7fbbedf7fc20_0 .net "RegWrite_i", 0 0, v0x7fbbedf7cc40_0;  alias, 1 drivers
v0x7fbbedf7fcf0_0 .net *"_ivl_0", 0 0, L_0x7fbbedf8b440;  1 drivers
v0x7fbbedf7fd80_0 .net *"_ivl_10", 0 0, L_0x7fbbedf8b810;  1 drivers
v0x7fbbedf7fe90_0 .net *"_ivl_13", 0 0, L_0x7fbbedf8b930;  1 drivers
v0x7fbbedf7ff20_0 .net *"_ivl_14", 31 0, L_0x7fbbedf8ba40;  1 drivers
v0x7fbbedf7ffd0_0 .net *"_ivl_16", 6 0, L_0x7fbbedf8bae0;  1 drivers
L_0x7fbbede73170 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fbbedf80080_0 .net *"_ivl_19", 1 0, L_0x7fbbede73170;  1 drivers
v0x7fbbedf80130_0 .net *"_ivl_22", 0 0, L_0x7fbbedf8bd90;  1 drivers
v0x7fbbedf801d0_0 .net *"_ivl_25", 0 0, L_0x7fbbedf8be70;  1 drivers
v0x7fbbedf80270_0 .net *"_ivl_26", 31 0, L_0x7fbbedf8bf20;  1 drivers
L_0x7fbbede731b8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbbedf80320_0 .net *"_ivl_29", 26 0, L_0x7fbbede731b8;  1 drivers
v0x7fbbedf804b0_0 .net *"_ivl_3", 0 0, L_0x7fbbedf8b5a0;  1 drivers
L_0x7fbbede73200 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbbedf80540_0 .net/2u *"_ivl_30", 31 0, L_0x7fbbede73200;  1 drivers
v0x7fbbedf805e0_0 .net *"_ivl_32", 0 0, L_0x7fbbedf8c060;  1 drivers
v0x7fbbedf80680_0 .net *"_ivl_35", 0 0, L_0x7fbbedf8c1d0;  1 drivers
v0x7fbbedf80720_0 .net *"_ivl_36", 31 0, L_0x7fbbedf8c280;  1 drivers
v0x7fbbedf807d0_0 .net *"_ivl_38", 6 0, L_0x7fbbedf8c320;  1 drivers
v0x7fbbedf80880_0 .net *"_ivl_4", 31 0, L_0x7fbbedf8b6d0;  1 drivers
L_0x7fbbede73248 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fbbedf80930_0 .net *"_ivl_41", 1 0, L_0x7fbbede73248;  1 drivers
L_0x7fbbede730e0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbbedf809e0_0 .net *"_ivl_7", 26 0, L_0x7fbbede730e0;  1 drivers
L_0x7fbbede73128 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbbedf80a90_0 .net/2u *"_ivl_8", 31 0, L_0x7fbbede73128;  1 drivers
v0x7fbbedf80b40_0 .net "clk_i", 0 0, v0x7fbbedf89ac0_0;  alias, 1 drivers
v0x7fbbedf80bd0 .array/s "register", 31 0, 31 0;
L_0x7fbbedf8b440 .cmp/eq 5, L_0x7fbbedf8c660, v0x7fbbedf7cb90_0;
L_0x7fbbedf8b6d0 .concat [ 5 27 0 0], L_0x7fbbedf8c660, L_0x7fbbede730e0;
L_0x7fbbedf8b810 .cmp/ne 32, L_0x7fbbedf8b6d0, L_0x7fbbede73128;
L_0x7fbbedf8ba40 .array/port v0x7fbbedf80bd0, L_0x7fbbedf8bae0;
L_0x7fbbedf8bae0 .concat [ 5 2 0 0], L_0x7fbbedf8c660, L_0x7fbbede73170;
L_0x7fbbedf8bc30 .functor MUXZ 32, L_0x7fbbedf8ba40, L_0x7fbbedf8f910, L_0x7fbbedf8b930, C4<>;
L_0x7fbbedf8bd90 .cmp/eq 5, L_0x7fbbedf8c800, v0x7fbbedf7cb90_0;
L_0x7fbbedf8bf20 .concat [ 5 27 0 0], L_0x7fbbedf8c800, L_0x7fbbede731b8;
L_0x7fbbedf8c060 .cmp/ne 32, L_0x7fbbedf8bf20, L_0x7fbbede73200;
L_0x7fbbedf8c280 .array/port v0x7fbbedf80bd0, L_0x7fbbedf8c320;
L_0x7fbbedf8c320 .concat [ 5 2 0 0], L_0x7fbbedf8c800, L_0x7fbbede73248;
L_0x7fbbedf8c540 .functor MUXZ 32, L_0x7fbbedf8c280, L_0x7fbbedf8f910, L_0x7fbbedf8c1d0, C4<>;
S_0x7fbbedf80d30 .scope module, "Shifter" "Shifter" 3 195, 19 14 0, S_0x7fbbedf4cc90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v0x7fbbedf80ed0_0 .net *"_ivl_2", 30 0, L_0x7fbbedf8dac0;  1 drivers
L_0x7fbbede73518 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fbbedf80f70_0 .net *"_ivl_4", 0 0, L_0x7fbbede73518;  1 drivers
v0x7fbbedf81010_0 .net "data_i", 31 0, L_0x7fbbedf8cd20;  alias, 1 drivers
v0x7fbbedf810c0_0 .net "data_o", 31 0, L_0x7fbbedf8db60;  alias, 1 drivers
L_0x7fbbedf8dac0 .part L_0x7fbbedf8cd20, 0, 31;
L_0x7fbbedf8db60 .concat [ 1 31 0 0], L_0x7fbbede73518, L_0x7fbbedf8dac0;
S_0x7fbbedf81180 .scope module, "Sign_Extend" "Sign_Extend" 3 181, 20 1 0, S_0x7fbbedf4cc90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v0x7fbbedf813c0_0 .net *"_ivl_1", 6 0, L_0x7fbbedf8c920;  1 drivers
v0x7fbbedf81480_0 .net *"_ivl_3", 2 0, L_0x7fbbedf8c9c0;  1 drivers
v0x7fbbedf81530_0 .net *"_ivl_7", 0 0, L_0x7fbbedf8cb00;  1 drivers
v0x7fbbedf815f0_0 .net *"_ivl_8", 19 0, L_0x7fbbedf8cba0;  1 drivers
v0x7fbbedf816a0_0 .net "data_i", 31 0, v0x7fbbedf7b730_0;  alias, 1 drivers
v0x7fbbedf81780_0 .net "data_o", 31 0, L_0x7fbbedf8cd20;  alias, 1 drivers
v0x7fbbedf81850_0 .var/s "imm", 11 0;
v0x7fbbedf81900_0 .net "opfunc3", 9 0, L_0x7fbbedf8ca60;  1 drivers
E_0x7fbbedf81370 .event edge, v0x7fbbedf81900_0, v0x7fbbedf7b730_0;
L_0x7fbbedf8c920 .part v0x7fbbedf7b730_0, 0, 7;
L_0x7fbbedf8c9c0 .part v0x7fbbedf7b730_0, 12, 3;
L_0x7fbbedf8ca60 .concat [ 3 7 0 0], L_0x7fbbedf8c9c0, L_0x7fbbedf8c920;
L_0x7fbbedf8cb00 .part v0x7fbbedf81850_0, 11, 1;
LS_0x7fbbedf8cba0_0_0 .concat [ 1 1 1 1], L_0x7fbbedf8cb00, L_0x7fbbedf8cb00, L_0x7fbbedf8cb00, L_0x7fbbedf8cb00;
LS_0x7fbbedf8cba0_0_4 .concat [ 1 1 1 1], L_0x7fbbedf8cb00, L_0x7fbbedf8cb00, L_0x7fbbedf8cb00, L_0x7fbbedf8cb00;
LS_0x7fbbedf8cba0_0_8 .concat [ 1 1 1 1], L_0x7fbbedf8cb00, L_0x7fbbedf8cb00, L_0x7fbbedf8cb00, L_0x7fbbedf8cb00;
LS_0x7fbbedf8cba0_0_12 .concat [ 1 1 1 1], L_0x7fbbedf8cb00, L_0x7fbbedf8cb00, L_0x7fbbedf8cb00, L_0x7fbbedf8cb00;
LS_0x7fbbedf8cba0_0_16 .concat [ 1 1 1 1], L_0x7fbbedf8cb00, L_0x7fbbedf8cb00, L_0x7fbbedf8cb00, L_0x7fbbedf8cb00;
LS_0x7fbbedf8cba0_1_0 .concat [ 4 4 4 4], LS_0x7fbbedf8cba0_0_0, LS_0x7fbbedf8cba0_0_4, LS_0x7fbbedf8cba0_0_8, LS_0x7fbbedf8cba0_0_12;
LS_0x7fbbedf8cba0_1_4 .concat [ 4 0 0 0], LS_0x7fbbedf8cba0_0_16;
L_0x7fbbedf8cba0 .concat [ 16 4 0 0], LS_0x7fbbedf8cba0_1_0, LS_0x7fbbedf8cba0_1_4;
L_0x7fbbedf8cd20 .concat [ 12 20 0 0], v0x7fbbedf81850_0, L_0x7fbbedf8cba0;
S_0x7fbbedf819e0 .scope module, "dcache" "dcache_controller" 3 303, 21 3 0, S_0x7fbbedf4cc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 256 "mem_data_i";
    .port_info 3 /INPUT 1 "mem_ack_i";
    .port_info 4 /OUTPUT 256 "mem_data_o";
    .port_info 5 /OUTPUT 32 "mem_addr_o";
    .port_info 6 /OUTPUT 1 "mem_enable_o";
    .port_info 7 /OUTPUT 1 "mem_write_o";
    .port_info 8 /INPUT 32 "cpu_data_i";
    .port_info 9 /INPUT 32 "cpu_addr_i";
    .port_info 10 /INPUT 1 "cpu_MemRead_i";
    .port_info 11 /INPUT 1 "cpu_MemWrite_i";
    .port_info 12 /OUTPUT 32 "cpu_data_o";
    .port_info 13 /OUTPUT 1 "cpu_stall_o";
P_0x7fbbedf81ba0 .param/l "STATE_IDLE" 0 21 68, C4<000>;
P_0x7fbbedf81be0 .param/l "STATE_MISS" 0 21 72, C4<100>;
P_0x7fbbedf81c20 .param/l "STATE_READMISS" 0 21 69, C4<001>;
P_0x7fbbedf81c60 .param/l "STATE_READMISSOK" 0 21 70, C4<010>;
P_0x7fbbedf81ca0 .param/l "STATE_WRITEBACK" 0 21 71, C4<011>;
L_0x7fbbedf8e360 .functor OR 1, v0x7fbbedf774a0_0, v0x7fbbedf77540_0, C4<0>, C4<0>;
L_0x7fbbedf837d0 .functor NOT 1, v0x7fbbedf82930_0, C4<0>, C4<0>, C4<0>;
L_0x7fbbedf8e730 .functor AND 1, L_0x7fbbedf837d0, L_0x7fbbedf8e360, C4<1>, C4<1>;
L_0x7fbbedf8e820 .functor BUFZ 32, v0x7fbbedf83e50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fbbedf8eb80 .functor BUFZ 4, L_0x7fbbedf8e470, C4<0000>, C4<0000>, C4<0000>;
L_0x7fbbedf8ec60 .functor BUFZ 1, L_0x7fbbedf8e360, C4<0>, C4<0>, C4<0>;
L_0x7fbbedf8ed10 .functor OR 1, v0x7fbbedf83a40_0, L_0x7fbbedf8f5f0, C4<0>, C4<0>;
L_0x7fbbedf8f4c0 .functor BUFZ 256, v0x7fbbedf82660_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x7fbbedf8f5f0 .functor AND 1, v0x7fbbedf82930_0, v0x7fbbedf77540_0, C4<1>, C4<1>;
L_0x7fbbedf8f7c0 .functor BUFZ 1, L_0x7fbbedf8f5f0, C4<0>, C4<0>, C4<0>;
L_0x7fbbedf8f830 .functor BUFZ 256, v0x7fbbedf82660_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x7fbbede73560 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fbbedf83250_0 .net/2u *"_ivl_26", 0 0, L_0x7fbbede73560;  1 drivers
L_0x7fbbede735a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fbbedf832e0_0 .net/2u *"_ivl_34", 4 0, L_0x7fbbede735a8;  1 drivers
v0x7fbbedf83370_0 .net *"_ivl_36", 31 0, L_0x7fbbedf8f0f0;  1 drivers
L_0x7fbbede735f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fbbedf83400_0 .net/2u *"_ivl_38", 4 0, L_0x7fbbede735f0;  1 drivers
v0x7fbbedf83490_0 .net *"_ivl_40", 31 0, L_0x7fbbedf8f260;  1 drivers
v0x7fbbedf83560_0 .net *"_ivl_8", 0 0, L_0x7fbbedf837d0;  1 drivers
v0x7fbbedf83600_0 .net "cache_dirty", 0 0, L_0x7fbbedf8f7c0;  1 drivers
v0x7fbbedf836a0_0 .net "cache_sram_data", 255 0, L_0x7fbbedf8efa0;  1 drivers
v0x7fbbedf83740_0 .net "cache_sram_enable", 0 0, L_0x7fbbedf8ec60;  1 drivers
v0x7fbbedf83870_0 .net "cache_sram_index", 3 0, L_0x7fbbedf8eb80;  1 drivers
v0x7fbbedf83900_0 .net "cache_sram_tag", 24 0, L_0x7fbbedf8ee00;  1 drivers
v0x7fbbedf83990_0 .net "cache_sram_write", 0 0, L_0x7fbbedf8ed10;  1 drivers
v0x7fbbedf83a40_0 .var "cache_write", 0 0;
v0x7fbbedf83ad0_0 .net "clk_i", 0 0, v0x7fbbedf89ac0_0;  alias, 1 drivers
v0x7fbbedf83b60_0 .net "cpu_MemRead_i", 0 0, v0x7fbbedf774a0_0;  alias, 1 drivers
v0x7fbbedf83c10_0 .net "cpu_MemWrite_i", 0 0, v0x7fbbedf77540_0;  alias, 1 drivers
v0x7fbbedf83cc0_0 .net "cpu_addr_i", 31 0, v0x7fbbedf77390_0;  alias, 1 drivers
v0x7fbbedf83e50_0 .var "cpu_data", 31 0;
v0x7fbbedf83ee0_0 .net "cpu_data_i", 31 0, v0x7fbbedf77870_0;  alias, 1 drivers
v0x7fbbedf83f90_0 .net "cpu_data_o", 31 0, L_0x7fbbedf8e820;  alias, 1 drivers
v0x7fbbedf84020_0 .net "cpu_index", 3 0, L_0x7fbbedf8e470;  1 drivers
v0x7fbbedf840b0_0 .net "cpu_offset", 4 0, L_0x7fbbedf8e510;  1 drivers
v0x7fbbedf84150_0 .net "cpu_req", 0 0, L_0x7fbbedf8e360;  1 drivers
v0x7fbbedf841f0_0 .net "cpu_stall_o", 0 0, L_0x7fbbedf8e730;  alias, 1 drivers
v0x7fbbedf84280_0 .net "cpu_tag", 22 0, L_0x7fbbedf8e3d0;  1 drivers
v0x7fbbedf84330_0 .net "hit", 0 0, v0x7fbbedf82930_0;  1 drivers
v0x7fbbedf843e0_0 .net "mem_ack_i", 0 0, L_0x7fbbedf8ab90;  alias, 1 drivers
v0x7fbbedf84470_0 .net "mem_addr_o", 31 0, L_0x7fbbedf8f3c0;  alias, 1 drivers
v0x7fbbedf84520_0 .net "mem_data_i", 255 0, L_0x7fbbedf8aab0;  alias, 1 drivers
v0x7fbbedf845d0_0 .net "mem_data_o", 255 0, L_0x7fbbedf8f4c0;  alias, 1 drivers
v0x7fbbedf84680_0 .var "mem_enable", 0 0;
v0x7fbbedf84720_0 .net "mem_enable_o", 0 0, v0x7fbbedf84680_0;  alias, 1 drivers
v0x7fbbedf847c0_0 .var "mem_write", 0 0;
v0x7fbbedf83d60_0 .net "mem_write_o", 0 0, v0x7fbbedf847c0_0;  alias, 1 drivers
v0x7fbbedf84a50_0 .net "r_hit_data", 255 0, L_0x7fbbedf8f830;  1 drivers
v0x7fbbedf84ae0_0 .net "rst_i", 0 0, v0x7fbbedf89b60_0;  alias, 1 drivers
v0x7fbbedf84bb0_0 .net "sram_cache_data", 255 0, v0x7fbbedf82660_0;  1 drivers
v0x7fbbedf84c40_0 .net "sram_cache_tag", 24 0, v0x7fbbedf82df0_0;  1 drivers
v0x7fbbedf84cd0_0 .net "sram_dirty", 0 0, L_0x7fbbedf8e990;  1 drivers
v0x7fbbedf84d60_0 .net "sram_tag", 22 0, L_0x7fbbedf8ea60;  1 drivers
v0x7fbbedf84e10_0 .net "sram_valid", 0 0, L_0x7fbbedf8e890;  1 drivers
v0x7fbbedf84eb0_0 .var "state", 2 0;
v0x7fbbedf84f60_0 .var "w_hit_data", 255 0;
v0x7fbbedf85010_0 .var "write_back", 0 0;
v0x7fbbedf850b0_0 .net "write_hit", 0 0, L_0x7fbbedf8f5f0;  1 drivers
E_0x7fbbedf82010 .event edge, v0x7fbbedf77870_0, v0x7fbbedf84a50_0, v0x7fbbedf840b0_0;
E_0x7fbbedf82060 .event edge, v0x7fbbedf84a50_0, v0x7fbbedf840b0_0;
L_0x7fbbedf8e3d0 .part v0x7fbbedf77390_0, 9, 23;
L_0x7fbbedf8e470 .part v0x7fbbedf77390_0, 5, 4;
L_0x7fbbedf8e510 .part v0x7fbbedf77390_0, 0, 5;
L_0x7fbbedf8e890 .part v0x7fbbedf82df0_0, 24, 1;
L_0x7fbbedf8e990 .part v0x7fbbedf82df0_0, 23, 1;
L_0x7fbbedf8ea60 .part v0x7fbbedf82df0_0, 0, 23;
L_0x7fbbedf8ee00 .concat [ 23 1 1 0], L_0x7fbbedf8e3d0, L_0x7fbbedf8f7c0, L_0x7fbbede73560;
L_0x7fbbedf8efa0 .functor MUXZ 256, L_0x7fbbedf8aab0, v0x7fbbedf84f60_0, v0x7fbbedf82930_0, C4<>;
L_0x7fbbedf8f0f0 .concat [ 5 4 23 0], L_0x7fbbede735a8, L_0x7fbbedf8e470, L_0x7fbbedf8ea60;
L_0x7fbbedf8f260 .concat [ 5 4 23 0], L_0x7fbbede735f0, L_0x7fbbedf8e470, L_0x7fbbedf8e3d0;
L_0x7fbbedf8f3c0 .functor MUXZ 32, L_0x7fbbedf8f260, L_0x7fbbedf8f0f0, v0x7fbbedf85010_0, C4<>;
S_0x7fbbedf820a0 .scope module, "dcache_sram" "dcache_sram" 21 231, 22 1 0, S_0x7fbbedf819e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 4 "addr_i";
    .port_info 3 /INPUT 25 "tag_i";
    .port_info 4 /INPUT 256 "data_i";
    .port_info 5 /INPUT 1 "enable_i";
    .port_info 6 /INPUT 1 "write_i";
    .port_info 7 /OUTPUT 25 "tag_o";
    .port_info 8 /OUTPUT 256 "data_o";
    .port_info 9 /OUTPUT 1 "hit_o";
v0x7fbbedf823b0_0 .net "addr_i", 3 0, L_0x7fbbedf8eb80;  alias, 1 drivers
v0x7fbbedf82470_0 .net "clk_i", 0 0, v0x7fbbedf89ac0_0;  alias, 1 drivers
v0x7fbbedf82510 .array "data", 31 0, 255 0;
v0x7fbbedf825c0_0 .net "data_i", 255 0, L_0x7fbbedf8efa0;  alias, 1 drivers
v0x7fbbedf82660_0 .var "data_o", 255 0;
v0x7fbbedf82750_0 .net "enable_i", 0 0, L_0x7fbbedf8ec60;  alias, 1 drivers
v0x7fbbedf827f0_0 .var "hasReadHit", 0 0;
v0x7fbbedf82890_0 .var "hasWritten", 0 0;
v0x7fbbedf82930_0 .var "hit_o", 0 0;
v0x7fbbedf82a40_0 .var/i "i", 31 0;
v0x7fbbedf82ae0_0 .var/i "j", 31 0;
v0x7fbbedf82b90 .array "ref", 0 15, 0 0;
v0x7fbbedf82c20_0 .net "rst_i", 0 0, v0x7fbbedf89b60_0;  alias, 1 drivers
v0x7fbbedf82cd0 .array "tag", 31 0, 24 0;
v0x7fbbedf82d60_0 .net "tag_i", 24 0, L_0x7fbbedf8ee00;  alias, 1 drivers
v0x7fbbedf82df0_0 .var "tag_o", 24 0;
v0x7fbbedf82e80_0 .var "to_evict", 0 0;
v0x7fbbedf83020_0 .var "valid", 0 0;
v0x7fbbedf830c0_0 .net "write_i", 0 0, L_0x7fbbedf8ed10;  alias, 1 drivers
S_0x7fbbedf88900 .scope module, "Data_Memory" "Data_Memory" 2 38, 23 1 0, S_0x7fbbedf626a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 32 "addr_i";
    .port_info 3 /INPUT 256 "data_i";
    .port_info 4 /INPUT 1 "enable_i";
    .port_info 5 /INPUT 1 "write_i";
    .port_info 6 /OUTPUT 1 "ack_o";
    .port_info 7 /OUTPUT 256 "data_o";
P_0x7fbbedf88a70 .param/l "STATE_IDLE" 0 23 31, C4<0>;
P_0x7fbbedf88ab0 .param/l "STATE_WAIT" 0 23 32, C4<1>;
L_0x7fbbedf8fb30 .functor AND 1, L_0x7fbbedf8f9b0, L_0x7fbbedf8fa50, C4<1>, C4<1>;
L_0x7fbbede73638 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fbbedf88c30_0 .net/2u *"_ivl_0", 1 0, L_0x7fbbede73638;  1 drivers
v0x7fbbedf88cc0_0 .net *"_ivl_10", 31 0, L_0x7fbbedf8fd80;  1 drivers
v0x7fbbedf88d50_0 .net *"_ivl_12", 26 0, L_0x7fbbedf8fc60;  1 drivers
L_0x7fbbede736c8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fbbedf88de0_0 .net *"_ivl_14", 4 0, L_0x7fbbede736c8;  1 drivers
v0x7fbbedf88e80_0 .net *"_ivl_2", 0 0, L_0x7fbbedf8f9b0;  1 drivers
L_0x7fbbede73680 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x7fbbedf88f60_0 .net/2u *"_ivl_4", 3 0, L_0x7fbbede73680;  1 drivers
v0x7fbbedf89010_0 .net *"_ivl_6", 0 0, L_0x7fbbedf8fa50;  1 drivers
v0x7fbbedf890b0_0 .net "ack_o", 0 0, L_0x7fbbedf8fb30;  alias, 1 drivers
v0x7fbbedf89140_0 .net "addr", 26 0, L_0x7fbbedf8fea0;  1 drivers
v0x7fbbedf89260_0 .net "addr_i", 31 0, L_0x7fbbedf8a840;  alias, 1 drivers
v0x7fbbedf89320_0 .net "clk_i", 0 0, v0x7fbbedf89ac0_0;  alias, 1 drivers
v0x7fbbedf893b0_0 .var "count", 3 0;
v0x7fbbedf89440_0 .var "data", 255 0;
v0x7fbbedf894d0_0 .net "data_i", 255 0, L_0x7fbbedf8aa00;  alias, 1 drivers
v0x7fbbedf89580_0 .net "data_o", 255 0, v0x7fbbedf89440_0;  alias, 1 drivers
v0x7fbbedf89630_0 .net "enable_i", 0 0, L_0x7fbbedf8a140;  alias, 1 drivers
v0x7fbbedf896e0 .array "memory", 511 0, 255 0;
v0x7fbbedf89870_0 .net "rst_i", 0 0, v0x7fbbedf89b60_0;  alias, 1 drivers
v0x7fbbedf89900_0 .var "state", 1 0;
v0x7fbbedf899a0_0 .net "write_i", 0 0, L_0x7fbbedf8a950;  alias, 1 drivers
L_0x7fbbedf8f9b0 .cmp/eq 2, v0x7fbbedf89900_0, L_0x7fbbede73638;
L_0x7fbbedf8fa50 .cmp/eq 4, v0x7fbbedf893b0_0, L_0x7fbbede73680;
L_0x7fbbedf8fc60 .part L_0x7fbbedf8a840, 5, 27;
L_0x7fbbedf8fd80 .concat [ 27 5 0 0], L_0x7fbbedf8fc60, L_0x7fbbede736c8;
L_0x7fbbedf8fea0 .part L_0x7fbbedf8fd80, 0, 27;
    .scope S_0x7fbbedf7e5d0;
T_0 ;
    %wait E_0x7fbbedf7e9b0;
    %load/vec4 v0x7fbbedf7ed80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fbbedf7ecf0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fbbedf7ee10_0;
    %inv;
    %load/vec4 v0x7fbbedf7eb30_0;
    %inv;
    %and;
    %load/vec4 v0x7fbbedf7e9e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x7fbbedf7eee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x7fbbedf7ec60_0;
    %assign/vec4 v0x7fbbedf7ecf0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fbbedf7ecf0_0, 0;
T_0.5 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fbbedf754b0;
T_1 ;
    %wait E_0x7fbbedf756e0;
    %load/vec4 v0x7fbbedf75720_0;
    %load/vec4 v0x7fbbedf757e0_0;
    %add;
    %store/vec4 v0x7fbbedf75950_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fbbedf7b0d0;
T_2 ;
    %wait E_0x7fbbedf76660;
    %load/vec4 v0x7fbbedf7b390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x7fbbedf7b5d0_0;
    %assign/vec4 v0x7fbbedf7b730_0, 0;
    %load/vec4 v0x7fbbedf7b890_0;
    %assign/vec4 v0x7fbbedf7b440_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fbbedf797c0_0;
    %inv;
    %load/vec4 v0x7fbbedf7b7c0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x7fbbedf7b6a0_0;
    %assign/vec4 v0x7fbbedf7b730_0, 0;
    %load/vec4 v0x7fbbedf7b890_0;
    %assign/vec4 v0x7fbbedf7b440_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fbbedf75fe0;
T_3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fbbedf76340_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbbedf76400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbbedf768a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbbedf766b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbbedf76530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbbedf765d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbbedf764a0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x7fbbedf75fe0;
T_4 ;
    %wait E_0x7fbbedf76310;
    %load/vec4 v0x7fbbedf767f0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbbedf76400_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fbbedf76340_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbbedf768a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbbedf766b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbbedf76530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbbedf765d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbbedf764a0_0, 0, 1;
    %jmp T_4.6;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbbedf76400_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fbbedf76340_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbbedf768a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbbedf766b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbbedf76530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbbedf765d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbbedf764a0_0, 0, 1;
    %jmp T_4.6;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbbedf76400_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fbbedf76340_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbbedf768a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbbedf766b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbbedf76530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbbedf765d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbbedf764a0_0, 0, 1;
    %jmp T_4.6;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbbedf76400_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fbbedf76340_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbbedf768a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbbedf766b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbbedf76530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbbedf765d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbbedf764a0_0, 0, 1;
    %jmp T_4.6;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbbedf76400_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fbbedf76340_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbbedf768a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbbedf766b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbbedf76530_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbbedf765d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbbedf764a0_0, 0, 1;
    %jmp T_4.6;
T_4.4 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x7fbbedf76400_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fbbedf76340_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbbedf768a0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x7fbbedf766b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbbedf76530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbbedf765d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbbedf764a0_0, 0, 1;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %load/vec4 v0x7fbbedf76750_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.7, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbbedf76400_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fbbedf76340_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbbedf768a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbbedf766b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbbedf76530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbbedf765d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbbedf764a0_0, 0, 1;
T_4.7 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fbbedf7f510;
T_5 ;
    %wait E_0x7fbbedf76660;
    %load/vec4 v0x7fbbedf7fc20_0;
    %load/vec4 v0x7fbbedf7f7d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x7fbbedf7f8c0_0;
    %load/vec4 v0x7fbbedf7f7d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbbedf80bd0, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fbbedf81180;
T_6 ;
    %wait E_0x7fbbedf81370;
    %load/vec4 v0x7fbbedf81900_0;
    %dup/vec4;
    %pushi/vec4 152, 0, 10;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 157, 0, 10;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 10;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 282, 0, 10;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 792, 0, 10;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %load/vec4 v0x7fbbedf816a0_0;
    %parti/s 12, 20, 6;
    %store/vec4 v0x7fbbedf81850_0, 0, 12;
    %jmp T_6.6;
T_6.0 ;
    %load/vec4 v0x7fbbedf816a0_0;
    %parti/s 12, 20, 6;
    %store/vec4 v0x7fbbedf81850_0, 0, 12;
    %jmp T_6.6;
T_6.1 ;
    %load/vec4 v0x7fbbedf816a0_0;
    %parti/s 5, 20, 6;
    %pad/u 12;
    %store/vec4 v0x7fbbedf81850_0, 0, 12;
    %jmp T_6.6;
T_6.2 ;
    %load/vec4 v0x7fbbedf816a0_0;
    %parti/s 12, 20, 6;
    %store/vec4 v0x7fbbedf81850_0, 0, 12;
    %jmp T_6.6;
T_6.3 ;
    %load/vec4 v0x7fbbedf816a0_0;
    %parti/s 7, 25, 6;
    %load/vec4 v0x7fbbedf816a0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fbbedf81850_0, 0, 12;
    %jmp T_6.6;
T_6.4 ;
    %load/vec4 v0x7fbbedf816a0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x7fbbedf816a0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbbedf816a0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbbedf816a0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fbbedf81850_0, 0, 12;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fbbedf78370;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbbedf79460_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x7fbbedf78370;
T_8 ;
    %wait E_0x7fbbedf785e0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbbedf79460_0, 0, 1;
    %load/vec4 v0x7fbbedf78640_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x7fbbedf787b0_0;
    %load/vec4 v0x7fbbedf78700_0;
    %cmp/e;
    %jmp/0xz  T_8.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbbedf79460_0, 0, 1;
T_8.2 ;
    %load/vec4 v0x7fbbedf78860_0;
    %load/vec4 v0x7fbbedf78700_0;
    %cmp/e;
    %jmp/0xz  T_8.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbbedf79460_0, 0, 1;
T_8.4 ;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fbbedf75a50;
T_9 ;
    %wait E_0x7fbbedf75c60;
    %load/vec4 v0x7fbbedf75cb0_0;
    %load/vec4 v0x7fbbedf75d70_0;
    %add;
    %store/vec4 v0x7fbbedf75ee0_0, 0, 32;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fbbedf795b0;
T_10 ;
    %wait E_0x7fbbedf76660;
    %load/vec4 v0x7fbbedf7ad90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x7fbbedf7a9d0_0;
    %assign/vec4 v0x7fbbedf7a080_0, 0;
    %load/vec4 v0x7fbbedf7a8b0_0;
    %assign/vec4 v0x7fbbedf79f20_0, 0;
    %load/vec4 v0x7fbbedf7a770_0;
    %assign/vec4 v0x7fbbedf79d80_0, 0;
    %load/vec4 v0x7fbbedf7a820_0;
    %assign/vec4 v0x7fbbedf79e90_0, 0;
    %load/vec4 v0x7fbbedf7a480_0;
    %assign/vec4 v0x7fbbedf79bd0_0, 0;
    %load/vec4 v0x7fbbedf7a530_0;
    %assign/vec4 v0x7fbbedf79c60_0, 0;
    %load/vec4 v0x7fbbedf7aa60_0;
    %assign/vec4 v0x7fbbedf7a190_0, 0;
    %load/vec4 v0x7fbbedf7aaf0_0;
    %assign/vec4 v0x7fbbedf7a220_0, 0;
    %load/vec4 v0x7fbbedf7a5e0_0;
    %assign/vec4 v0x7fbbedf79cf0_0, 0;
    %load/vec4 v0x7fbbedf7ab80_0;
    %assign/vec4 v0x7fbbedf7a2b0_0, 0;
    %load/vec4 v0x7fbbedf7ac30_0;
    %assign/vec4 v0x7fbbedf7a340_0, 0;
    %load/vec4 v0x7fbbedf7ace0_0;
    %assign/vec4 v0x7fbbedf7a3d0_0, 0;
    %load/vec4 v0x7fbbedf7a940_0;
    %assign/vec4 v0x7fbbedf79fb0_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fbbedf7cdb0;
T_11 ;
    %wait E_0x7fbbedf7d020;
    %load/vec4 v0x7fbbedf7d2b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %load/vec4 v0x7fbbedf7d150_0;
    %store/vec4 v0x7fbbedf7d080_0, 0, 32;
    %jmp T_11.4;
T_11.0 ;
    %load/vec4 v0x7fbbedf7d150_0;
    %store/vec4 v0x7fbbedf7d080_0, 0, 32;
    %jmp T_11.4;
T_11.1 ;
    %load/vec4 v0x7fbbedf7d340_0;
    %store/vec4 v0x7fbbedf7d080_0, 0, 32;
    %jmp T_11.4;
T_11.2 ;
    %load/vec4 v0x7fbbedf7d1e0_0;
    %store/vec4 v0x7fbbedf7d080_0, 0, 32;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7fbbedf7d480;
T_12 ;
    %wait E_0x7fbbedf7d6c0;
    %load/vec4 v0x7fbbedf7d930_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %load/vec4 v0x7fbbedf7d7d0_0;
    %store/vec4 v0x7fbbedf7d710_0, 0, 32;
    %jmp T_12.4;
T_12.0 ;
    %load/vec4 v0x7fbbedf7d7d0_0;
    %store/vec4 v0x7fbbedf7d710_0, 0, 32;
    %jmp T_12.4;
T_12.1 ;
    %load/vec4 v0x7fbbedf7d9e0_0;
    %store/vec4 v0x7fbbedf7d710_0, 0, 32;
    %jmp T_12.4;
T_12.2 ;
    %load/vec4 v0x7fbbedf7d880_0;
    %store/vec4 v0x7fbbedf7d710_0, 0, 32;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7fbbedf74ac0;
T_13 ;
    %wait E_0x7fbbedf751f0;
    %load/vec4 v0x7fbbedf75300_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x7fbbedf753a0_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fbbedf75230_0, 0, 3;
    %jmp T_13.9;
T_13.2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fbbedf75230_0, 0, 3;
    %jmp T_13.9;
T_13.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fbbedf75230_0, 0, 3;
    %jmp T_13.9;
T_13.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fbbedf75230_0, 0, 3;
    %jmp T_13.9;
T_13.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fbbedf75230_0, 0, 3;
    %jmp T_13.9;
T_13.6 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fbbedf75230_0, 0, 3;
    %jmp T_13.9;
T_13.7 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x7fbbedf75230_0, 0, 3;
    %jmp T_13.9;
T_13.9 ;
    %pop/vec4 1;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x7fbbedf75300_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_13.10, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fbbedf75230_0, 0, 3;
    %jmp T_13.11;
T_13.10 ;
    %load/vec4 v0x7fbbedf75300_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_13.12, 4;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7fbbedf75230_0, 0, 3;
    %jmp T_13.13;
T_13.12 ;
    %load/vec4 v0x7fbbedf75300_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_13.14, 4;
    %load/vec4 v0x7fbbedf753a0_0;
    %dup/vec4;
    %pushi/vec4 261, 0, 10;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fbbedf75230_0, 0, 3;
    %jmp T_13.18;
T_13.16 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7fbbedf75230_0, 0, 3;
    %jmp T_13.18;
T_13.18 ;
    %pop/vec4 1;
    %jmp T_13.15;
T_13.14 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fbbedf75230_0, 0, 3;
T_13.15 ;
T_13.13 ;
T_13.11 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7fbbedf2f890;
T_14 ;
    %wait E_0x7fbbedf64ee0;
    %load/vec4 v0x7fbbedf0ba10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %load/vec4 v0x7fbbedf74840_0;
    %load/vec4 v0x7fbbedf748f0_0;
    %add;
    %store/vec4 v0x7fbbedf749b0_0, 0, 32;
    %jmp T_14.9;
T_14.0 ;
    %load/vec4 v0x7fbbedf74840_0;
    %load/vec4 v0x7fbbedf748f0_0;
    %and;
    %store/vec4 v0x7fbbedf749b0_0, 0, 32;
    %jmp T_14.9;
T_14.1 ;
    %load/vec4 v0x7fbbedf74840_0;
    %load/vec4 v0x7fbbedf748f0_0;
    %xor;
    %store/vec4 v0x7fbbedf749b0_0, 0, 32;
    %jmp T_14.9;
T_14.2 ;
    %load/vec4 v0x7fbbedf74840_0;
    %load/vec4 v0x7fbbedf748f0_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7fbbedf749b0_0, 0, 32;
    %jmp T_14.9;
T_14.3 ;
    %load/vec4 v0x7fbbedf74840_0;
    %load/vec4 v0x7fbbedf748f0_0;
    %add;
    %store/vec4 v0x7fbbedf749b0_0, 0, 32;
    %jmp T_14.9;
T_14.4 ;
    %load/vec4 v0x7fbbedf74840_0;
    %load/vec4 v0x7fbbedf748f0_0;
    %sub;
    %store/vec4 v0x7fbbedf749b0_0, 0, 32;
    %jmp T_14.9;
T_14.5 ;
    %load/vec4 v0x7fbbedf74840_0;
    %load/vec4 v0x7fbbedf748f0_0;
    %mul;
    %store/vec4 v0x7fbbedf749b0_0, 0, 32;
    %jmp T_14.9;
T_14.6 ;
    %load/vec4 v0x7fbbedf74840_0;
    %load/vec4 v0x7fbbedf748f0_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x7fbbedf749b0_0, 0, 32;
    %jmp T_14.9;
T_14.7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbbedf749b0_0, 0, 32;
    %jmp T_14.9;
T_14.9 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7fbbedf76a80;
T_15 ;
    %wait E_0x7fbbedf76660;
    %load/vec4 v0x7fbbedf777d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x7fbbedf77240_0;
    %assign/vec4 v0x7fbbedf77730_0, 0;
    %load/vec4 v0x7fbbedf770b0_0;
    %assign/vec4 v0x7fbbedf775e0_0, 0;
    %load/vec4 v0x7fbbedf76f70_0;
    %assign/vec4 v0x7fbbedf774a0_0, 0;
    %load/vec4 v0x7fbbedf77020_0;
    %assign/vec4 v0x7fbbedf77540_0, 0;
    %load/vec4 v0x7fbbedf76eb0_0;
    %assign/vec4 v0x7fbbedf77390_0, 0;
    %load/vec4 v0x7fbbedf772e0_0;
    %assign/vec4 v0x7fbbedf77870_0, 0;
    %load/vec4 v0x7fbbedf77190_0;
    %assign/vec4 v0x7fbbedf77680_0, 0;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7fbbedf820a0;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbbedf82930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbbedf82890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbbedf827f0_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x7fbbedf820a0;
T_17 ;
    %wait E_0x7fbbedf7e9b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbbedf82890_0, 0, 1;
    %load/vec4 v0x7fbbedf82c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbbedf82a40_0, 0, 32;
T_17.2 ;
    %load/vec4 v0x7fbbedf82a40_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_17.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x7fbbedf82a40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbbedf82b90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbbedf82ae0_0, 0, 32;
T_17.4 ;
    %load/vec4 v0x7fbbedf82ae0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_17.5, 5;
    %pushi/vec4 0, 0, 25;
    %load/vec4 v0x7fbbedf82a40_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x7fbbedf82ae0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbbedf82cd0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7fbbedf82a40_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x7fbbedf82ae0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbbedf82510, 0, 4;
    %load/vec4 v0x7fbbedf82ae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fbbedf82ae0_0, 0, 32;
    %jmp T_17.4;
T_17.5 ;
    %load/vec4 v0x7fbbedf82a40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fbbedf82a40_0, 0, 32;
    %jmp T_17.2;
T_17.3 ;
T_17.0 ;
    %load/vec4 v0x7fbbedf82750_0;
    %load/vec4 v0x7fbbedf830c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbbedf82ae0_0, 0, 32;
T_17.8 ;
    %load/vec4 v0x7fbbedf82ae0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_17.9, 5;
    %load/vec4 v0x7fbbedf823b0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %load/vec4 v0x7fbbedf82ae0_0;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fbbedf82cd0, 4;
    %parti/s 1, 24, 6;
    %assign/vec4 v0x7fbbedf83020_0, 0;
    %load/vec4 v0x7fbbedf823b0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %load/vec4 v0x7fbbedf82ae0_0;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fbbedf82cd0, 4;
    %parti/s 23, 0, 2;
    %load/vec4 v0x7fbbedf82d60_0;
    %parti/s 23, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fbbedf83020_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbbedf82890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbbedf82930_0, 0;
    %load/vec4 v0x7fbbedf823b0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %load/vec4 v0x7fbbedf82ae0_0;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fbbedf82cd0, 4;
    %assign/vec4 v0x7fbbedf82df0_0, 0;
    %load/vec4 v0x7fbbedf823b0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %load/vec4 v0x7fbbedf82ae0_0;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fbbedf82510, 4;
    %assign/vec4 v0x7fbbedf82660_0, 0;
    %load/vec4 v0x7fbbedf82d60_0;
    %load/vec4 v0x7fbbedf823b0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %load/vec4 v0x7fbbedf82ae0_0;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbbedf82cd0, 0, 4;
    %load/vec4 v0x7fbbedf825c0_0;
    %load/vec4 v0x7fbbedf823b0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %load/vec4 v0x7fbbedf82ae0_0;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbbedf82510, 0, 4;
    %load/vec4 v0x7fbbedf82ae0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.12, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fbbedf823b0_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x7fbbedf82b90, 4, 0;
    %jmp T_17.13;
T_17.12 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7fbbedf823b0_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x7fbbedf82b90, 4, 0;
T_17.13 ;
T_17.10 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x7fbbedf82ae0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fbbedf82ae0_0, 0, 32;
    %jmp T_17.8;
T_17.9 ;
    %load/vec4 v0x7fbbedf82890_0;
    %inv;
    %load/vec4 v0x7fbbedf823b0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 4;
    %load/vec4a v0x7fbbedf82cd0, 4;
    %parti/s 1, 24, 6;
    %and;
    %load/vec4 v0x7fbbedf823b0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fbbedf82cd0, 4;
    %parti/s 1, 24, 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.14, 8;
    %load/vec4 v0x7fbbedf823b0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x7fbbedf82b90, 4;
    %assign/vec4 v0x7fbbedf82e80_0, 0;
    %load/vec4 v0x7fbbedf823b0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %load/vec4 v0x7fbbedf82e80_0;
    %pad/u 3;
    %pad/u 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fbbedf82cd0, 4;
    %assign/vec4 v0x7fbbedf82df0_0, 0;
    %load/vec4 v0x7fbbedf823b0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %load/vec4 v0x7fbbedf82e80_0;
    %pad/u 3;
    %pad/u 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fbbedf82510, 4;
    %assign/vec4 v0x7fbbedf82660_0, 0;
    %load/vec4 v0x7fbbedf82d60_0;
    %load/vec4 v0x7fbbedf823b0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %load/vec4 v0x7fbbedf82ae0_0;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbbedf82cd0, 0, 4;
    %load/vec4 v0x7fbbedf825c0_0;
    %load/vec4 v0x7fbbedf823b0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %load/vec4 v0x7fbbedf82ae0_0;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbbedf82510, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbbedf82890_0, 0;
    %load/vec4 v0x7fbbedf82e80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.16, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fbbedf823b0_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x7fbbedf82b90, 4, 0;
    %jmp T_17.17;
T_17.16 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7fbbedf823b0_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x7fbbedf82b90, 4, 0;
T_17.17 ;
T_17.14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbbedf82ae0_0, 0, 32;
T_17.18 ;
    %load/vec4 v0x7fbbedf82ae0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_17.19, 5;
    %load/vec4 v0x7fbbedf82890_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.20, 8;
    %load/vec4 v0x7fbbedf823b0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %load/vec4 v0x7fbbedf82ae0_0;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fbbedf82cd0, 4;
    %parti/s 1, 24, 6;
    %assign/vec4 v0x7fbbedf83020_0, 0;
    %load/vec4 v0x7fbbedf83020_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.22, 8;
    %load/vec4 v0x7fbbedf823b0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %load/vec4 v0x7fbbedf82ae0_0;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fbbedf82cd0, 4;
    %assign/vec4 v0x7fbbedf82df0_0, 0;
    %load/vec4 v0x7fbbedf823b0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %load/vec4 v0x7fbbedf82ae0_0;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fbbedf82510, 4;
    %assign/vec4 v0x7fbbedf82660_0, 0;
    %load/vec4 v0x7fbbedf825c0_0;
    %load/vec4 v0x7fbbedf823b0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %load/vec4 v0x7fbbedf82ae0_0;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbbedf82510, 0, 4;
    %load/vec4 v0x7fbbedf82d60_0;
    %load/vec4 v0x7fbbedf823b0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %load/vec4 v0x7fbbedf82ae0_0;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbbedf82cd0, 0, 4;
    %load/vec4 v0x7fbbedf82ae0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.24, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fbbedf823b0_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x7fbbedf82b90, 4, 0;
    %jmp T_17.25;
T_17.24 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7fbbedf823b0_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x7fbbedf82b90, 4, 0;
T_17.25 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbbedf82890_0, 0;
T_17.22 ;
T_17.20 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x7fbbedf82ae0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fbbedf82ae0_0, 0, 32;
    %jmp T_17.18;
T_17.19 ;
T_17.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbbedf827f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbbedf82930_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbbedf82ae0_0, 0, 32;
T_17.26 ;
    %load/vec4 v0x7fbbedf82ae0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_17.27, 5;
    %load/vec4 v0x7fbbedf823b0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %load/vec4 v0x7fbbedf82ae0_0;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fbbedf82cd0, 4;
    %parti/s 1, 24, 6;
    %store/vec4 v0x7fbbedf83020_0, 0, 1;
    %load/vec4 v0x7fbbedf823b0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %load/vec4 v0x7fbbedf82ae0_0;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fbbedf82cd0, 4;
    %parti/s 23, 0, 2;
    %load/vec4 v0x7fbbedf82d60_0;
    %parti/s 23, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fbbedf83020_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.28, 8;
    %load/vec4 v0x7fbbedf823b0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %load/vec4 v0x7fbbedf82ae0_0;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fbbedf82cd0, 4;
    %store/vec4 v0x7fbbedf82df0_0, 0, 25;
    %load/vec4 v0x7fbbedf823b0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %load/vec4 v0x7fbbedf82ae0_0;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fbbedf82510, 4;
    %store/vec4 v0x7fbbedf82660_0, 0, 256;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbbedf82930_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbbedf827f0_0, 0, 1;
    %load/vec4 v0x7fbbedf82ae0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.30, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fbbedf823b0_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x7fbbedf82b90, 4, 0;
    %jmp T_17.31;
T_17.30 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7fbbedf823b0_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x7fbbedf82b90, 4, 0;
T_17.31 ;
T_17.28 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x7fbbedf82ae0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fbbedf82ae0_0, 0, 32;
    %jmp T_17.26;
T_17.27 ;
    %load/vec4 v0x7fbbedf827f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.32, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbbedf82930_0, 0, 1;
T_17.32 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7fbbedf819e0;
T_18 ;
    %wait E_0x7fbbedf82060;
    %load/vec4 v0x7fbbedf84a50_0;
    %load/vec4 v0x7fbbedf840b0_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %part/u 32;
    %store/vec4 v0x7fbbedf83e50_0, 0, 32;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x7fbbedf819e0;
T_19 ;
    %wait E_0x7fbbedf82010;
    %load/vec4 v0x7fbbedf84a50_0;
    %store/vec4 v0x7fbbedf84f60_0, 0, 256;
    %load/vec4 v0x7fbbedf83ee0_0;
    %load/vec4 v0x7fbbedf840b0_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x7fbbedf84f60_0, 4, 32;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x7fbbedf819e0;
T_20 ;
    %wait E_0x7fbbedf7e9b0;
    %load/vec4 v0x7fbbedf84ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fbbedf84eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbbedf84680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbbedf847c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbbedf83a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbbedf85010_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x7fbbedf84eb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_20.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_20.6, 6;
    %jmp T_20.7;
T_20.2 ;
    %load/vec4 v0x7fbbedf84150_0;
    %load/vec4 v0x7fbbedf84330_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.8, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fbbedf84eb0_0, 0;
    %jmp T_20.9;
T_20.8 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fbbedf84eb0_0, 0;
T_20.9 ;
    %jmp T_20.7;
T_20.3 ;
    %load/vec4 v0x7fbbedf84cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbbedf84680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbbedf847c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbbedf83a40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbbedf85010_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fbbedf84eb0_0, 0;
    %jmp T_20.11;
T_20.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbbedf84680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbbedf847c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbbedf83a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbbedf85010_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fbbedf84eb0_0, 0;
T_20.11 ;
    %jmp T_20.7;
T_20.4 ;
    %load/vec4 v0x7fbbedf843e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbbedf84680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbbedf847c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbbedf83a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbbedf85010_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fbbedf84eb0_0, 0;
    %jmp T_20.13;
T_20.12 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fbbedf84eb0_0, 0;
T_20.13 ;
    %jmp T_20.7;
T_20.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbbedf84680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbbedf847c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbbedf83a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbbedf85010_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fbbedf84eb0_0, 0;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v0x7fbbedf843e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.14, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbbedf84680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbbedf847c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbbedf83a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbbedf85010_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fbbedf84eb0_0, 0;
    %jmp T_20.15;
T_20.14 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fbbedf84eb0_0, 0;
T_20.15 ;
    %jmp T_20.7;
T_20.7 ;
    %pop/vec4 1;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x7fbbedf7c100;
T_21 ;
    %wait E_0x7fbbedf76660;
    %load/vec4 v0x7fbbedf7c8d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x7fbbedf7c800_0;
    %assign/vec4 v0x7fbbedf7cc40_0, 0;
    %load/vec4 v0x7fbbedf7c640_0;
    %assign/vec4 v0x7fbbedf7cb00_0, 0;
    %load/vec4 v0x7fbbedf7c4d0_0;
    %assign/vec4 v0x7fbbedf7c960_0, 0;
    %load/vec4 v0x7fbbedf7c590_0;
    %assign/vec4 v0x7fbbedf7c9f0_0, 0;
    %load/vec4 v0x7fbbedf7c6f0_0;
    %assign/vec4 v0x7fbbedf7cb90_0, 0;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x7fbbedf77aa0;
T_22 ;
    %wait E_0x7fbbedf77d20;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fbbedf77d90_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fbbedf77e50_0, 0, 2;
    %load/vec4 v0x7fbbedf780e0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fbbedf78010_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fbbedf78010_0;
    %load/vec4 v0x7fbbedf77ef0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fbbedf77d90_0, 0, 2;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x7fbbedf78220_0;
    %load/vec4 v0x7fbbedf78190_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fbbedf780e0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fbbedf78010_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fbbedf78010_0;
    %load/vec4 v0x7fbbedf77ef0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %and;
    %load/vec4 v0x7fbbedf78190_0;
    %load/vec4 v0x7fbbedf77ef0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fbbedf77d90_0, 0, 2;
T_22.2 ;
T_22.1 ;
    %load/vec4 v0x7fbbedf780e0_0;
    %load/vec4 v0x7fbbedf78010_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fbbedf78010_0;
    %load/vec4 v0x7fbbedf77f80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fbbedf77e50_0, 0, 2;
    %jmp T_22.5;
T_22.4 ;
    %load/vec4 v0x7fbbedf78220_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fbbedf78190_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fbbedf780e0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fbbedf78010_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fbbedf78010_0;
    %load/vec4 v0x7fbbedf77f80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %and;
    %load/vec4 v0x7fbbedf78190_0;
    %load/vec4 v0x7fbbedf77f80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fbbedf77e50_0, 0, 2;
T_22.6 ;
T_22.5 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x7fbbedf88900;
T_23 ;
    %wait E_0x7fbbedf7e9b0;
    %load/vec4 v0x7fbbedf89870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fbbedf89900_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fbbedf893b0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x7fbbedf89900_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %jmp T_23.4;
T_23.2 ;
    %load/vec4 v0x7fbbedf89630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.5, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fbbedf89900_0, 0;
    %load/vec4 v0x7fbbedf893b0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fbbedf893b0_0, 0;
T_23.5 ;
    %jmp T_23.4;
T_23.3 ;
    %load/vec4 v0x7fbbedf893b0_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_23.7, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fbbedf89900_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fbbedf893b0_0, 0;
    %jmp T_23.8;
T_23.7 ;
    %load/vec4 v0x7fbbedf893b0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fbbedf893b0_0, 0;
T_23.8 ;
    %jmp T_23.4;
T_23.4 ;
    %pop/vec4 1;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x7fbbedf88900;
T_24 ;
    %wait E_0x7fbbedf76660;
    %load/vec4 v0x7fbbedf890b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x7fbbedf899a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x7fbbedf894d0_0;
    %ix/getv 3, v0x7fbbedf89140_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbbedf896e0, 0, 4;
    %load/vec4 v0x7fbbedf894d0_0;
    %assign/vec4 v0x7fbbedf89440_0, 0;
    %jmp T_24.3;
T_24.2 ;
    %ix/getv 4, v0x7fbbedf89140_0;
    %load/vec4a v0x7fbbedf896e0, 4;
    %store/vec4 v0x7fbbedf89440_0, 0, 256;
T_24.3 ;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x7fbbedf626a0;
T_25 ;
    %delay 25, 0;
    %load/vec4 v0x7fbbedf89ac0_0;
    %inv;
    %store/vec4 v0x7fbbedf89ac0_0, 0, 1;
    %jmp T_25;
    .thread T_25;
    .scope S_0x7fbbedf626a0;
T_26 ;
    %vpi_call 2 51 "$dumpfile", "CPU.vcd" {0 0 0};
    %vpi_call 2 52 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbbedf89d60_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbbedf89ac0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbbedf89b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbbedf89c00_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbbedf89b60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbbedf89c00_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbbedf8a240_0, 0, 32;
T_26.0 ;
    %load/vec4 v0x7fbbedf8a240_0;
    %cmpi/s 255, 0, 32;
    %jmp/0xz T_26.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fbbedf8a240_0;
    %store/vec4a v0x7fbbedf7c050, 4, 0;
    %load/vec4 v0x7fbbedf8a240_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fbbedf8a240_0, 0, 32;
    %jmp T_26.0;
T_26.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbbedf8a360_0, 0, 32;
T_26.2 ;
    %load/vec4 v0x7fbbedf8a360_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbbedf8a240_0, 0, 32;
T_26.4 ;
    %load/vec4 v0x7fbbedf8a240_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_26.5, 5;
    %pushi/vec4 0, 0, 25;
    %load/vec4 v0x7fbbedf8a240_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x7fbbedf8a360_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x7fbbedf82cd0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7fbbedf8a240_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x7fbbedf8a360_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x7fbbedf82510, 4, 0;
    %load/vec4 v0x7fbbedf8a240_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fbbedf8a240_0, 0, 32;
    %jmp T_26.4;
T_26.5 ;
    %load/vec4 v0x7fbbedf8a360_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fbbedf8a360_0, 0, 32;
    %jmp T_26.2;
T_26.3 ;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x7fbbedf84f60_0, 0, 256;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbbedf83e50_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbbedf84680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbbedf847c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbbedf83a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbbedf85010_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbbedf8a240_0, 0, 32;
T_26.6 ;
    %load/vec4 v0x7fbbedf8a240_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_26.7, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fbbedf8a240_0;
    %store/vec4a v0x7fbbedf80bd0, 4, 0;
    %load/vec4 v0x7fbbedf8a240_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fbbedf8a240_0, 0, 32;
    %jmp T_26.6;
T_26.7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbbedf7b440_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbbedf7b730_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbbedf7a080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbbedf79f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbbedf79d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbbedf79e90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fbbedf79bd0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbbedf79c60_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbbedf7a190_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbbedf7a220_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbbedf79cf0_0, 0, 32;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x7fbbedf7a2b0_0, 0, 10;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fbbedf7a340_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fbbedf7a3d0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fbbedf79fb0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbbedf77730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbbedf775e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbbedf774a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbbedf77540_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbbedf77390_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbbedf77870_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fbbedf77680_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbbedf7cc40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbbedf7cb00_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbbedf7c960_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbbedf7c9f0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fbbedf7cb90_0, 0, 5;
    %vpi_call 2 124 "$readmemb", "./testdata/instruction_1.txt", v0x7fbbedf7c050 {0 0 0};
    %vpi_func 2 128 "$fopen" 32, "./testdata/output1.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x7fbbedf8a590_0, 0, 32;
    %vpi_func 2 130 "$fopen" 32, "./testdata/cache1.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x7fbbedf8a620_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbbedf8a240_0, 0, 32;
T_26.8 ;
    %load/vec4 v0x7fbbedf8a240_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_26.9, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x7fbbedf8a240_0;
    %store/vec4a v0x7fbbedf896e0, 4, 0;
    %load/vec4 v0x7fbbedf8a240_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fbbedf8a240_0, 0, 32;
    %jmp T_26.8;
T_26.9 ;
    %pushi/vec4 2290684177, 0, 51;
    %concati/vec4 2577015330, 0, 32;
    %concati/vec4 2863346483, 0, 32;
    %concati/vec4 3149677636, 0, 32;
    %concati/vec4 3436008789, 0, 32;
    %concati/vec4 3722339942, 0, 32;
    %concati/vec4 4008671095, 0, 32;
    %concati/vec4 8191, 0, 13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fbbedf896e0, 4, 0;
    %pushi/vec4 2290653593, 0, 32;
    %concati/vec4 2863315899, 0, 32;
    %concati/vec4 3435978205, 0, 32;
    %concati/vec4 4008640511, 0, 32;
    %concati/vec4 4008627404, 0, 33;
    %concati/vec4 2863302792, 0, 32;
    %concati/vec4 3435956360, 0, 33;
    %concati/vec4 286326784, 0, 30;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fbbedf896e0, 4, 0;
    %pushi/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fbbedf896e0, 4, 0;
    %pushi/vec4 2443359172, 0, 39;
    %concati/vec4 3588683775, 0, 32;
    %concati/vec4 3703216246, 0, 33;
    %concati/vec4 2825134082, 0, 33;
    %concati/vec4 2367004198, 0, 33;
    %concati/vec4 2939666427, 0, 32;
    %concati/vec4 3855926194, 0, 33;
    %concati/vec4 1323536, 0, 21;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fbbedf896e0, 4, 0;
    %pushi/vec4 2148073489, 0, 51;
    %concati/vec4 2149187618, 0, 32;
    %concati/vec4 2150301747, 0, 32;
    %concati/vec4 2151415876, 0, 32;
    %concati/vec4 2152530005, 0, 32;
    %concati/vec4 2153644134, 0, 32;
    %concati/vec4 2154758263, 0, 32;
    %concati/vec4 4111, 0, 13;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fbbedf896e0, 4, 0;
    %end;
    .thread T_26;
    .scope S_0x7fbbedf626a0;
T_27 ;
    %wait E_0x7fbbedf76660;
    %load/vec4 v0x7fbbedf89d60_0;
    %cmpi/e 200, 0, 32;
    %jmp/0xz  T_27.0, 4;
    %vpi_call 2 148 "$fdisplay", v0x7fbbedf8a590_0, "Flush Cache! \012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbbedf8a360_0, 0, 32;
T_27.2 ;
    %load/vec4 v0x7fbbedf8a360_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_27.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbbedf8a240_0, 0, 32;
T_27.4 ;
    %load/vec4 v0x7fbbedf8a240_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_27.5, 5;
    %load/vec4 v0x7fbbedf8a240_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x7fbbedf8a360_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x7fbbedf82cd0, 4;
    %pad/u 24;
    %store/vec4 v0x7fbbedf8a7b0_0, 0, 24;
    %load/vec4 v0x7fbbedf8a240_0;
    %pad/s 4;
    %store/vec4 v0x7fbbedf8a2d0_0, 0, 4;
    %load/vec4 v0x7fbbedf8a7b0_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0x7fbbedf8a2d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fbbedf89cd0_0, 0, 27;
    %load/vec4 v0x7fbbedf8a240_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x7fbbedf8a360_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x7fbbedf82510, 4;
    %ix/getv 4, v0x7fbbedf89cd0_0;
    %store/vec4a v0x7fbbedf896e0, 4, 0;
    %load/vec4 v0x7fbbedf8a240_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fbbedf8a240_0, 0, 32;
    %jmp T_27.4;
T_27.5 ;
    %load/vec4 v0x7fbbedf8a360_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fbbedf8a360_0, 0, 32;
    %jmp T_27.2;
T_27.3 ;
T_27.0 ;
    %load/vec4 v0x7fbbedf89d60_0;
    %cmpi/s 200, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_27.6, 5;
    %vpi_call 2 159 "$finish" {0 0 0};
T_27.6 ;
    %vpi_call 2 163 "$fdisplay", v0x7fbbedf8a590_0, "cycle = %0d, Start = %b\012PC = %d", v0x7fbbedf89d60_0, v0x7fbbedf89c00_0, v0x7fbbedf7ecf0_0 {0 0 0};
    %vpi_call 2 167 "$fdisplay", v0x7fbbedf8a590_0, "Registers" {0 0 0};
    %vpi_call 2 168 "$fdisplay", v0x7fbbedf8a590_0, "x0 = %h, x8  = %h, x16 = %h, x24 = %h", &A<v0x7fbbedf80bd0, 0>, &A<v0x7fbbedf80bd0, 8>, &A<v0x7fbbedf80bd0, 16>, &A<v0x7fbbedf80bd0, 24> {0 0 0};
    %vpi_call 2 169 "$fdisplay", v0x7fbbedf8a590_0, "x1 = %h, x9  = %h, x17 = %h, x25 = %h", &A<v0x7fbbedf80bd0, 1>, &A<v0x7fbbedf80bd0, 9>, &A<v0x7fbbedf80bd0, 17>, &A<v0x7fbbedf80bd0, 25> {0 0 0};
    %vpi_call 2 170 "$fdisplay", v0x7fbbedf8a590_0, "x2 = %h, x10 = %h, x18 = %h, x26 = %h", &A<v0x7fbbedf80bd0, 2>, &A<v0x7fbbedf80bd0, 10>, &A<v0x7fbbedf80bd0, 18>, &A<v0x7fbbedf80bd0, 26> {0 0 0};
    %vpi_call 2 171 "$fdisplay", v0x7fbbedf8a590_0, "x3 = %h, x11 = %h, x19 = %h, x27 = %h", &A<v0x7fbbedf80bd0, 3>, &A<v0x7fbbedf80bd0, 11>, &A<v0x7fbbedf80bd0, 19>, &A<v0x7fbbedf80bd0, 27> {0 0 0};
    %vpi_call 2 172 "$fdisplay", v0x7fbbedf8a590_0, "x4 = %h, x12 = %h, x20 = %h, x28 = %h", &A<v0x7fbbedf80bd0, 4>, &A<v0x7fbbedf80bd0, 12>, &A<v0x7fbbedf80bd0, 20>, &A<v0x7fbbedf80bd0, 28> {0 0 0};
    %vpi_call 2 173 "$fdisplay", v0x7fbbedf8a590_0, "x5 = %h, x13 = %h, x21 = %h, x29 = %h", &A<v0x7fbbedf80bd0, 5>, &A<v0x7fbbedf80bd0, 13>, &A<v0x7fbbedf80bd0, 21>, &A<v0x7fbbedf80bd0, 29> {0 0 0};
    %vpi_call 2 174 "$fdisplay", v0x7fbbedf8a590_0, "x6 = %h, x14 = %h, x22 = %h, x30 = %h", &A<v0x7fbbedf80bd0, 6>, &A<v0x7fbbedf80bd0, 14>, &A<v0x7fbbedf80bd0, 22>, &A<v0x7fbbedf80bd0, 30> {0 0 0};
    %vpi_call 2 175 "$fdisplay", v0x7fbbedf8a590_0, "x7 = %h, x15 = %h, x23 = %h, x31 = %h", &A<v0x7fbbedf80bd0, 7>, &A<v0x7fbbedf80bd0, 15>, &A<v0x7fbbedf80bd0, 23>, &A<v0x7fbbedf80bd0, 31> {0 0 0};
    %vpi_call 2 179 "$fdisplay", v0x7fbbedf8a590_0, "Data Memory: 0x0000 = %h", &A<v0x7fbbedf896e0, 0> {0 0 0};
    %vpi_call 2 180 "$fdisplay", v0x7fbbedf8a590_0, "Data Memory: 0x0020 = %h", &A<v0x7fbbedf896e0, 1> {0 0 0};
    %vpi_call 2 181 "$fdisplay", v0x7fbbedf8a590_0, "Data Memory: 0x0040 = %h", &A<v0x7fbbedf896e0, 2> {0 0 0};
    %vpi_call 2 182 "$fdisplay", v0x7fbbedf8a590_0, "Data Memory: 0x0200 = %h", &A<v0x7fbbedf896e0, 16> {0 0 0};
    %vpi_call 2 183 "$fdisplay", v0x7fbbedf8a590_0, "Data Memory: 0x0220 = %h", &A<v0x7fbbedf896e0, 17> {0 0 0};
    %vpi_call 2 184 "$fdisplay", v0x7fbbedf8a590_0, "Data Memory: 0x0240 = %h", &A<v0x7fbbedf896e0, 18> {0 0 0};
    %vpi_call 2 185 "$fdisplay", v0x7fbbedf8a590_0, "Data Memory: 0x0400 = %h", &A<v0x7fbbedf896e0, 32> {0 0 0};
    %vpi_call 2 186 "$fdisplay", v0x7fbbedf8a590_0, "Data Memory: 0x0420 = %h", &A<v0x7fbbedf896e0, 33> {0 0 0};
    %vpi_call 2 187 "$fdisplay", v0x7fbbedf8a590_0, "Data Memory: 0x0440 = %h", &A<v0x7fbbedf896e0, 34> {0 0 0};
    %vpi_call 2 189 "$fdisplay", v0x7fbbedf8a590_0, "\012" {0 0 0};
    %load/vec4 v0x7fbbedf841f0_0;
    %load/vec4 v0x7fbbedf84eb0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.8, 8;
    %load/vec4 v0x7fbbedf84cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.10, 8;
    %load/vec4 v0x7fbbedf83c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.12, 8;
    %vpi_call 2 196 "$fdisplay", v0x7fbbedf8a620_0, "Cycle: %d, Write Miss, Address: %h, Write Data: %h (Write Back!)", v0x7fbbedf89d60_0, v0x7fbbedf83cc0_0, v0x7fbbedf83ee0_0 {0 0 0};
    %jmp T_27.13;
T_27.12 ;
    %load/vec4 v0x7fbbedf83b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.14, 8;
    %vpi_call 2 198 "$fdisplay", v0x7fbbedf8a620_0, "Cycle: %d, Read Miss , Address: %h, Read Data : %h (Write Back!)", v0x7fbbedf89d60_0, v0x7fbbedf83cc0_0, v0x7fbbedf83f90_0 {0 0 0};
T_27.14 ;
T_27.13 ;
    %jmp T_27.11;
T_27.10 ;
    %load/vec4 v0x7fbbedf83c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.16, 8;
    %vpi_call 2 203 "$fdisplay", v0x7fbbedf8a620_0, "Cycle: %d, Write Miss, Address: %h, Write Data: %h", v0x7fbbedf89d60_0, v0x7fbbedf83cc0_0, v0x7fbbedf83ee0_0 {0 0 0};
    %jmp T_27.17;
T_27.16 ;
    %load/vec4 v0x7fbbedf83b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.18, 8;
    %vpi_call 2 205 "$fdisplay", v0x7fbbedf8a620_0, "CPU request addr tag: %h", v0x7fbbedf84280_0 {0 0 0};
T_27.18 ;
T_27.17 ;
    %vpi_call 2 206 "$fdisplay", v0x7fbbedf8a620_0, "Cycle: %d, Read Miss , Address: %h, Read Data : %h", v0x7fbbedf89d60_0, v0x7fbbedf83cc0_0, v0x7fbbedf83f90_0 {0 0 0};
T_27.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbbedf8a1b0_0, 0, 1;
    %jmp T_27.9;
T_27.8 ;
    %load/vec4 v0x7fbbedf841f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.20, 8;
    %load/vec4 v0x7fbbedf8a1b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.22, 8;
    %load/vec4 v0x7fbbedf83c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.24, 8;
    %vpi_call 2 215 "$fdisplay", v0x7fbbedf8a620_0, "Cycle: %d, Write Hit , Address: %h, Write Data: %h", v0x7fbbedf89d60_0, v0x7fbbedf83cc0_0, v0x7fbbedf83ee0_0 {0 0 0};
    %jmp T_27.25;
T_27.24 ;
    %load/vec4 v0x7fbbedf83b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.26, 8;
    %vpi_call 2 217 "$fdisplay", v0x7fbbedf8a620_0, "CPU request addr index: %h", v0x7fbbedf84020_0 {0 0 0};
T_27.26 ;
T_27.25 ;
    %vpi_call 2 218 "$fdisplay", v0x7fbbedf8a620_0, "Cycle: %d, Read Hit  , Address: %h, Read Data : %h", v0x7fbbedf89d60_0, v0x7fbbedf83cc0_0, v0x7fbbedf83f90_0 {0 0 0};
T_27.22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbbedf8a1b0_0, 0, 1;
T_27.20 ;
T_27.9 ;
    %load/vec4 v0x7fbbedf89d60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fbbedf89d60_0, 0, 32;
    %jmp T_27;
    .thread T_27;
# The file index is used to find the file name in the following table.
:file_names 24;
    "N/A";
    "<interactive>";
    "./CPU/testbench.v";
    "././CPU/CPU.v";
    "././CPU/ALU.v";
    "././CPU/ALU_Control.v";
    "././CPU/Adder.v";
    "././CPU/Control.v";
    "././CPU/EXMEM.v";
    "././CPU/ForwardingUnit.v";
    "././CPU/HzDetectionUnit.v";
    "././CPU/IDEX.v";
    "././CPU/IFID.v";
    "././TA_modules/Instruction_Memory.v";
    "././CPU/MEMWB.v";
    "././CPU/MUX4.v";
    "././CPU/MUX32.v";
    "././TA_modules/PC.v";
    "././TA_modules/Registers.v";
    "././CPU/Utils.v";
    "././CPU/Sign_Extend.v";
    "././dcache_controller.v";
    "././dcache_sram.v";
    "././TA_modules/Data_memory.v";
