<stg><name>top_kernel_Outline_VITIS_LOOP_117_4</name>


<trans_list>

<trans id="83" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1665" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="5" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="24" op_0_bw="64">
<![CDATA[
newFuncRoot:1 %p_loc11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_loc11"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="24" op_0_bw="64">
<![CDATA[
newFuncRoot:2 %p_loc7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_loc7"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="24" op_0_bw="64">
<![CDATA[
newFuncRoot:3 %p_loc3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_loc3"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="24" op_0_bw="64">
<![CDATA[
newFuncRoot:4 %p_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_loc"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:5 %store_ln117 = store i9 0, i9 %i_1

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %VITIS_LOOP_121_5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
VITIS_LOOP_121_5:0 %i = load i9 %i_1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
VITIS_LOOP_121_5:1 %tmp_1665 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %i, i32 8

]]></Node>
<StgValue><ssdm name="tmp_1665"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_121_5:2 %br_ln117 = br i1 %tmp_1665, void %VITIS_LOOP_121_5.split, void %for.body72.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1665" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="9">
<![CDATA[
VITIS_LOOP_121_5.split:0 %trunc_ln117 = trunc i9 %i

]]></Node>
<StgValue><ssdm name="trunc_ln117"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1665" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="24" op_10_bw="24" op_11_bw="24" op_12_bw="24" op_13_bw="24" op_14_bw="24" op_15_bw="24" op_16_bw="24" op_17_bw="24" op_18_bw="24" op_19_bw="24" op_20_bw="24" op_21_bw="24" op_22_bw="24" op_23_bw="24" op_24_bw="24" op_25_bw="24" op_26_bw="24" op_27_bw="24" op_28_bw="24" op_29_bw="24" op_30_bw="24" op_31_bw="24" op_32_bw="24" op_33_bw="24" op_34_bw="24">
<![CDATA[
VITIS_LOOP_121_5.split:3 %call_ln117 = call void @top_kernel_Pipeline_VITIS_LOOP_121_5, i8 %trunc_ln117, i24 %A_1, i24 %A_2, i24 %A_3, i24 %A_4, i24 %A_5, i24 %A_6, i24 %A_7, i24 %A_8, i24 %A_9, i24 %A_10, i24 %A_11, i24 %A_12, i24 %A_13, i24 %A_14, i24 %A_15, i24 %A_16, i24 %A_17, i24 %A_18, i24 %A_19, i24 %A_20, i24 %A_21, i24 %A_22, i24 %A_23, i24 %A_24, i24 %A_25, i24 %A_26, i24 %A_27, i24 %A_28, i24 %A_29, i24 %A_30, i24 %A_31, i24 %A_32, i24 %p_loc

]]></Node>
<StgValue><ssdm name="call_ln117"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1665" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="24" op_10_bw="24" op_11_bw="24" op_12_bw="24" op_13_bw="24" op_14_bw="24" op_15_bw="24" op_16_bw="24" op_17_bw="24" op_18_bw="24" op_19_bw="24" op_20_bw="24" op_21_bw="24" op_22_bw="24" op_23_bw="24" op_24_bw="24" op_25_bw="24" op_26_bw="24" op_27_bw="24" op_28_bw="24" op_29_bw="24" op_30_bw="24" op_31_bw="24" op_32_bw="24" op_33_bw="24" op_34_bw="24">
<![CDATA[
VITIS_LOOP_121_5.split:16 %call_ln117 = call void @top_kernel_Pipeline_VITIS_LOOP_121_51, i8 %trunc_ln117, i24 %A_33, i24 %A_34, i24 %A_35, i24 %A_36, i24 %A_37, i24 %A_38, i24 %A_39, i24 %A_40, i24 %A_41, i24 %A_42, i24 %A_43, i24 %A_44, i24 %A_45, i24 %A_46, i24 %A_47, i24 %A_48, i24 %A_49, i24 %A_50, i24 %A_51, i24 %A_52, i24 %A_53, i24 %A_54, i24 %A_55, i24 %A_56, i24 %A_57, i24 %A_58, i24 %A_59, i24 %A_60, i24 %A_61, i24 %A_62, i24 %A_63, i24 %A_64, i24 %p_loc3

]]></Node>
<StgValue><ssdm name="call_ln117"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1665" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="24" op_10_bw="24" op_11_bw="24" op_12_bw="24" op_13_bw="24" op_14_bw="24" op_15_bw="24" op_16_bw="24" op_17_bw="24" op_18_bw="24" op_19_bw="24" op_20_bw="24" op_21_bw="24" op_22_bw="24" op_23_bw="24" op_24_bw="24" op_25_bw="24" op_26_bw="24" op_27_bw="24" op_28_bw="24" op_29_bw="24" op_30_bw="24" op_31_bw="24" op_32_bw="24" op_33_bw="24" op_34_bw="24">
<![CDATA[
VITIS_LOOP_121_5.split:29 %call_ln117 = call void @top_kernel_Pipeline_VITIS_LOOP_121_53, i8 %trunc_ln117, i24 %A_65, i24 %A_66, i24 %A_67, i24 %A_68, i24 %A_69, i24 %A_70, i24 %A_71, i24 %A_72, i24 %A_73, i24 %A_74, i24 %A_75, i24 %A_76, i24 %A_77, i24 %A_78, i24 %A_79, i24 %A_80, i24 %A_81, i24 %A_82, i24 %A_83, i24 %A_84, i24 %A_85, i24 %A_86, i24 %A_87, i24 %A_88, i24 %A_89, i24 %A_90, i24 %A_91, i24 %A_92, i24 %A_93, i24 %A_94, i24 %A_95, i24 %A_96, i24 %p_loc7

]]></Node>
<StgValue><ssdm name="call_ln117"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1665" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="24" op_10_bw="24" op_11_bw="24" op_12_bw="24" op_13_bw="24" op_14_bw="24" op_15_bw="24" op_16_bw="24" op_17_bw="24" op_18_bw="24" op_19_bw="24" op_20_bw="24" op_21_bw="24" op_22_bw="24" op_23_bw="24" op_24_bw="24" op_25_bw="24" op_26_bw="24" op_27_bw="24" op_28_bw="24" op_29_bw="24" op_30_bw="24" op_31_bw="24" op_32_bw="24" op_33_bw="24" op_34_bw="24">
<![CDATA[
VITIS_LOOP_121_5.split:42 %call_ln117 = call void @top_kernel_Pipeline_VITIS_LOOP_121_55, i8 %trunc_ln117, i24 %A_97, i24 %A_98, i24 %A_99, i24 %A_100, i24 %A_101, i24 %A_102, i24 %A_103, i24 %A_104, i24 %A_105, i24 %A_106, i24 %A_107, i24 %A_108, i24 %A_109, i24 %A_110, i24 %A_111, i24 %A_112, i24 %A_113, i24 %A_114, i24 %A_115, i24 %A_116, i24 %A_117, i24 %A_118, i24 %A_119, i24 %A_120, i24 %A_121, i24 %A_122, i24 %A_123, i24 %A_124, i24 %A_125, i24 %A_126, i24 %A_127, i24 %A_128, i24 %p_loc11

]]></Node>
<StgValue><ssdm name="call_ln117"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1665" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_121_5.split:55 %add_ln117 = add i9 %i, i9 4

]]></Node>
<StgValue><ssdm name="add_ln117"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1665" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_121_5.split:56 %store_ln117 = store i9 %add_ln117, i9 %i_1

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1665" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0">
<![CDATA[
for.body72.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="24" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="24" op_10_bw="24" op_11_bw="24" op_12_bw="24" op_13_bw="24" op_14_bw="24" op_15_bw="24" op_16_bw="24" op_17_bw="24" op_18_bw="24" op_19_bw="24" op_20_bw="24" op_21_bw="24" op_22_bw="24" op_23_bw="24" op_24_bw="24" op_25_bw="24" op_26_bw="24" op_27_bw="24" op_28_bw="24" op_29_bw="24" op_30_bw="24" op_31_bw="24" op_32_bw="24" op_33_bw="24" op_34_bw="24">
<![CDATA[
VITIS_LOOP_121_5.split:3 %call_ln117 = call void @top_kernel_Pipeline_VITIS_LOOP_121_5, i8 %trunc_ln117, i24 %A_1, i24 %A_2, i24 %A_3, i24 %A_4, i24 %A_5, i24 %A_6, i24 %A_7, i24 %A_8, i24 %A_9, i24 %A_10, i24 %A_11, i24 %A_12, i24 %A_13, i24 %A_14, i24 %A_15, i24 %A_16, i24 %A_17, i24 %A_18, i24 %A_19, i24 %A_20, i24 %A_21, i24 %A_22, i24 %A_23, i24 %A_24, i24 %A_25, i24 %A_26, i24 %A_27, i24 %A_28, i24 %A_29, i24 %A_30, i24 %A_31, i24 %A_32, i24 %p_loc

]]></Node>
<StgValue><ssdm name="call_ln117"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="24" op_10_bw="24" op_11_bw="24" op_12_bw="24" op_13_bw="24" op_14_bw="24" op_15_bw="24" op_16_bw="24" op_17_bw="24" op_18_bw="24" op_19_bw="24" op_20_bw="24" op_21_bw="24" op_22_bw="24" op_23_bw="24" op_24_bw="24" op_25_bw="24" op_26_bw="24" op_27_bw="24" op_28_bw="24" op_29_bw="24" op_30_bw="24" op_31_bw="24" op_32_bw="24" op_33_bw="24" op_34_bw="24">
<![CDATA[
VITIS_LOOP_121_5.split:16 %call_ln117 = call void @top_kernel_Pipeline_VITIS_LOOP_121_51, i8 %trunc_ln117, i24 %A_33, i24 %A_34, i24 %A_35, i24 %A_36, i24 %A_37, i24 %A_38, i24 %A_39, i24 %A_40, i24 %A_41, i24 %A_42, i24 %A_43, i24 %A_44, i24 %A_45, i24 %A_46, i24 %A_47, i24 %A_48, i24 %A_49, i24 %A_50, i24 %A_51, i24 %A_52, i24 %A_53, i24 %A_54, i24 %A_55, i24 %A_56, i24 %A_57, i24 %A_58, i24 %A_59, i24 %A_60, i24 %A_61, i24 %A_62, i24 %A_63, i24 %A_64, i24 %p_loc3

]]></Node>
<StgValue><ssdm name="call_ln117"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="24" op_10_bw="24" op_11_bw="24" op_12_bw="24" op_13_bw="24" op_14_bw="24" op_15_bw="24" op_16_bw="24" op_17_bw="24" op_18_bw="24" op_19_bw="24" op_20_bw="24" op_21_bw="24" op_22_bw="24" op_23_bw="24" op_24_bw="24" op_25_bw="24" op_26_bw="24" op_27_bw="24" op_28_bw="24" op_29_bw="24" op_30_bw="24" op_31_bw="24" op_32_bw="24" op_33_bw="24" op_34_bw="24">
<![CDATA[
VITIS_LOOP_121_5.split:29 %call_ln117 = call void @top_kernel_Pipeline_VITIS_LOOP_121_53, i8 %trunc_ln117, i24 %A_65, i24 %A_66, i24 %A_67, i24 %A_68, i24 %A_69, i24 %A_70, i24 %A_71, i24 %A_72, i24 %A_73, i24 %A_74, i24 %A_75, i24 %A_76, i24 %A_77, i24 %A_78, i24 %A_79, i24 %A_80, i24 %A_81, i24 %A_82, i24 %A_83, i24 %A_84, i24 %A_85, i24 %A_86, i24 %A_87, i24 %A_88, i24 %A_89, i24 %A_90, i24 %A_91, i24 %A_92, i24 %A_93, i24 %A_94, i24 %A_95, i24 %A_96, i24 %p_loc7

]]></Node>
<StgValue><ssdm name="call_ln117"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="24" op_10_bw="24" op_11_bw="24" op_12_bw="24" op_13_bw="24" op_14_bw="24" op_15_bw="24" op_16_bw="24" op_17_bw="24" op_18_bw="24" op_19_bw="24" op_20_bw="24" op_21_bw="24" op_22_bw="24" op_23_bw="24" op_24_bw="24" op_25_bw="24" op_26_bw="24" op_27_bw="24" op_28_bw="24" op_29_bw="24" op_30_bw="24" op_31_bw="24" op_32_bw="24" op_33_bw="24" op_34_bw="24">
<![CDATA[
VITIS_LOOP_121_5.split:42 %call_ln117 = call void @top_kernel_Pipeline_VITIS_LOOP_121_55, i8 %trunc_ln117, i24 %A_97, i24 %A_98, i24 %A_99, i24 %A_100, i24 %A_101, i24 %A_102, i24 %A_103, i24 %A_104, i24 %A_105, i24 %A_106, i24 %A_107, i24 %A_108, i24 %A_109, i24 %A_110, i24 %A_111, i24 %A_112, i24 %A_113, i24 %A_114, i24 %A_115, i24 %A_116, i24 %A_117, i24 %A_118, i24 %A_119, i24 %A_120, i24 %A_121, i24 %A_122, i24 %A_123, i24 %A_124, i24 %A_125, i24 %A_126, i24 %A_127, i24 %A_128, i24 %p_loc11

]]></Node>
<StgValue><ssdm name="call_ln117"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="28" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
VITIS_LOOP_121_5.split:4 %p_loc_load = load i24 %p_loc

]]></Node>
<StgValue><ssdm name="p_loc_load"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="25" op_0_bw="24">
<![CDATA[
VITIS_LOOP_121_5.split:5 %sext_ln127 = sext i24 %p_loc_load

]]></Node>
<StgValue><ssdm name="sext_ln127"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_121_5.split:6 %add_ln127 = add i25 %sext_ln127, i25 16384

]]></Node>
<StgValue><ssdm name="add_ln127"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
VITIS_LOOP_121_5.split:7 %tmp_1666 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln127, i32 24

]]></Node>
<StgValue><ssdm name="tmp_1666"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="24" op_0_bw="25">
<![CDATA[
VITIS_LOOP_121_5.split:8 %denom = trunc i25 %add_ln127

]]></Node>
<StgValue><ssdm name="denom"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
VITIS_LOOP_121_5.split:9 %tmp_1667 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln127, i32 23

]]></Node>
<StgValue><ssdm name="tmp_1667"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_121_5.split:10 %xor_ln127 = xor i1 %tmp_1666, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln127"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_121_5.split:11 %and_ln127 = and i1 %tmp_1667, i1 %xor_ln127

]]></Node>
<StgValue><ssdm name="and_ln127"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_121_5.split:12 %xor_ln127_1 = xor i1 %tmp_1666, i1 %tmp_1667

]]></Node>
<StgValue><ssdm name="xor_ln127_1"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_121_5.split:13 %select_ln127 = select i1 %and_ln127, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln127"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_121_5.split:14 %denom_1 = select i1 %xor_ln127_1, i24 %select_ln127, i24 %denom

]]></Node>
<StgValue><ssdm name="denom_1"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="24" op_10_bw="24" op_11_bw="24" op_12_bw="24" op_13_bw="24" op_14_bw="24" op_15_bw="24" op_16_bw="24" op_17_bw="24" op_18_bw="24" op_19_bw="24" op_20_bw="24" op_21_bw="24" op_22_bw="24" op_23_bw="24" op_24_bw="24" op_25_bw="24" op_26_bw="24" op_27_bw="24" op_28_bw="24" op_29_bw="24" op_30_bw="24" op_31_bw="24" op_32_bw="24" op_33_bw="24" op_34_bw="24" op_35_bw="24" op_36_bw="24" op_37_bw="24" op_38_bw="24" op_39_bw="24" op_40_bw="24" op_41_bw="24" op_42_bw="24" op_43_bw="24" op_44_bw="24" op_45_bw="24" op_46_bw="24" op_47_bw="24" op_48_bw="24" op_49_bw="24" op_50_bw="24" op_51_bw="24" op_52_bw="24" op_53_bw="24" op_54_bw="24" op_55_bw="24" op_56_bw="24" op_57_bw="24" op_58_bw="24" op_59_bw="24" op_60_bw="24" op_61_bw="24" op_62_bw="24" op_63_bw="24" op_64_bw="24" op_65_bw="24" op_66_bw="24" op_67_bw="0" op_68_bw="0">
<![CDATA[
VITIS_LOOP_121_5.split:15 %call_ln117 = call void @top_kernel_Pipeline_VITIS_LOOP_129_6, i8 %trunc_ln117, i24 %A_1, i24 %A_2, i24 %A_3, i24 %A_4, i24 %A_5, i24 %A_6, i24 %A_7, i24 %A_8, i24 %A_9, i24 %A_10, i24 %A_11, i24 %A_12, i24 %A_13, i24 %A_14, i24 %A_15, i24 %A_16, i24 %A_17, i24 %A_18, i24 %A_19, i24 %A_20, i24 %A_21, i24 %A_22, i24 %A_23, i24 %A_24, i24 %A_25, i24 %A_26, i24 %A_27, i24 %A_28, i24 %A_29, i24 %A_30, i24 %A_31, i24 %A_32, i24 %tmp, i24 %tmp_1, i24 %tmp_2, i24 %tmp_3, i24 %tmp_4, i24 %tmp_5, i24 %tmp_6, i24 %tmp_7, i24 %tmp_8, i24 %tmp_9, i24 %tmp_10, i24 %tmp_11, i24 %tmp_12, i24 %tmp_13, i24 %tmp_14, i24 %tmp_15, i24 %tmp_16, i24 %tmp_17, i24 %tmp_18, i24 %tmp_19, i24 %tmp_20, i24 %tmp_21, i24 %tmp_22, i24 %tmp_23, i24 %tmp_24, i24 %tmp_25, i24 %tmp_26, i24 %tmp_27, i24 %tmp_28, i24 %tmp_29, i24 %tmp_30, i24 %tmp_31, i24 %denom_1

]]></Node>
<StgValue><ssdm name="call_ln117"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
VITIS_LOOP_121_5.split:17 %p_loc3_load = load i24 %p_loc3

]]></Node>
<StgValue><ssdm name="p_loc3_load"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="25" op_0_bw="24">
<![CDATA[
VITIS_LOOP_121_5.split:18 %sext_ln127_1 = sext i24 %p_loc3_load

]]></Node>
<StgValue><ssdm name="sext_ln127_1"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_121_5.split:19 %add_ln127_1 = add i25 %sext_ln127_1, i25 16384

]]></Node>
<StgValue><ssdm name="add_ln127_1"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
VITIS_LOOP_121_5.split:20 %tmp_1668 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln127_1, i32 24

]]></Node>
<StgValue><ssdm name="tmp_1668"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="24" op_0_bw="25">
<![CDATA[
VITIS_LOOP_121_5.split:21 %denom_2 = trunc i25 %add_ln127_1

]]></Node>
<StgValue><ssdm name="denom_2"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
VITIS_LOOP_121_5.split:22 %tmp_1669 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln127_1, i32 23

]]></Node>
<StgValue><ssdm name="tmp_1669"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_121_5.split:23 %xor_ln127_2 = xor i1 %tmp_1668, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln127_2"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_121_5.split:24 %and_ln127_1 = and i1 %tmp_1669, i1 %xor_ln127_2

]]></Node>
<StgValue><ssdm name="and_ln127_1"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_121_5.split:25 %xor_ln127_3 = xor i1 %tmp_1668, i1 %tmp_1669

]]></Node>
<StgValue><ssdm name="xor_ln127_3"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_121_5.split:26 %select_ln127_2 = select i1 %and_ln127_1, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln127_2"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_121_5.split:27 %denom_3 = select i1 %xor_ln127_3, i24 %select_ln127_2, i24 %denom_2

]]></Node>
<StgValue><ssdm name="denom_3"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="24" op_10_bw="24" op_11_bw="24" op_12_bw="24" op_13_bw="24" op_14_bw="24" op_15_bw="24" op_16_bw="24" op_17_bw="24" op_18_bw="24" op_19_bw="24" op_20_bw="24" op_21_bw="24" op_22_bw="24" op_23_bw="24" op_24_bw="24" op_25_bw="24" op_26_bw="24" op_27_bw="24" op_28_bw="24" op_29_bw="24" op_30_bw="24" op_31_bw="24" op_32_bw="24" op_33_bw="24" op_34_bw="24" op_35_bw="24" op_36_bw="24" op_37_bw="24" op_38_bw="24" op_39_bw="24" op_40_bw="24" op_41_bw="24" op_42_bw="24" op_43_bw="24" op_44_bw="24" op_45_bw="24" op_46_bw="24" op_47_bw="24" op_48_bw="24" op_49_bw="24" op_50_bw="24" op_51_bw="24" op_52_bw="24" op_53_bw="24" op_54_bw="24" op_55_bw="24" op_56_bw="24" op_57_bw="24" op_58_bw="24" op_59_bw="24" op_60_bw="24" op_61_bw="24" op_62_bw="24" op_63_bw="24" op_64_bw="24" op_65_bw="24" op_66_bw="24" op_67_bw="0">
<![CDATA[
VITIS_LOOP_121_5.split:28 %call_ln117 = call void @top_kernel_Pipeline_VITIS_LOOP_129_62, i8 %trunc_ln117, i24 %A_33, i24 %A_34, i24 %A_35, i24 %A_36, i24 %A_37, i24 %A_38, i24 %A_39, i24 %A_40, i24 %A_41, i24 %A_42, i24 %A_43, i24 %A_44, i24 %A_45, i24 %A_46, i24 %A_47, i24 %A_48, i24 %A_49, i24 %A_50, i24 %A_51, i24 %A_52, i24 %A_53, i24 %A_54, i24 %A_55, i24 %A_56, i24 %A_57, i24 %A_58, i24 %A_59, i24 %A_60, i24 %A_61, i24 %A_62, i24 %A_63, i24 %A_64, i24 %tmp_32, i24 %tmp_33, i24 %tmp_34, i24 %tmp_35, i24 %tmp_36, i24 %tmp_37, i24 %tmp_38, i24 %tmp_39, i24 %tmp_40, i24 %tmp_41, i24 %tmp_42, i24 %tmp_43, i24 %tmp_44, i24 %tmp_45, i24 %tmp_46, i24 %tmp_47, i24 %tmp_48, i24 %tmp_49, i24 %tmp_50, i24 %tmp_51, i24 %tmp_52, i24 %tmp_53, i24 %tmp_54, i24 %tmp_55, i24 %tmp_56, i24 %tmp_57, i24 %tmp_58, i24 %tmp_59, i24 %tmp_60, i24 %tmp_61, i24 %tmp_62, i24 %tmp_63, i24 %denom_3

]]></Node>
<StgValue><ssdm name="call_ln117"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
VITIS_LOOP_121_5.split:30 %p_loc7_load = load i24 %p_loc7

]]></Node>
<StgValue><ssdm name="p_loc7_load"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="25" op_0_bw="24">
<![CDATA[
VITIS_LOOP_121_5.split:31 %sext_ln127_2 = sext i24 %p_loc7_load

]]></Node>
<StgValue><ssdm name="sext_ln127_2"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_121_5.split:32 %add_ln127_2 = add i25 %sext_ln127_2, i25 16384

]]></Node>
<StgValue><ssdm name="add_ln127_2"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
VITIS_LOOP_121_5.split:33 %tmp_1670 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln127_2, i32 24

]]></Node>
<StgValue><ssdm name="tmp_1670"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="24" op_0_bw="25">
<![CDATA[
VITIS_LOOP_121_5.split:34 %denom_4 = trunc i25 %add_ln127_2

]]></Node>
<StgValue><ssdm name="denom_4"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
VITIS_LOOP_121_5.split:35 %tmp_1671 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln127_2, i32 23

]]></Node>
<StgValue><ssdm name="tmp_1671"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_121_5.split:36 %xor_ln127_4 = xor i1 %tmp_1670, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln127_4"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_121_5.split:37 %and_ln127_2 = and i1 %tmp_1671, i1 %xor_ln127_4

]]></Node>
<StgValue><ssdm name="and_ln127_2"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_121_5.split:38 %xor_ln127_5 = xor i1 %tmp_1670, i1 %tmp_1671

]]></Node>
<StgValue><ssdm name="xor_ln127_5"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_121_5.split:39 %select_ln127_4 = select i1 %and_ln127_2, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln127_4"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_121_5.split:40 %denom_5 = select i1 %xor_ln127_5, i24 %select_ln127_4, i24 %denom_4

]]></Node>
<StgValue><ssdm name="denom_5"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="24" op_10_bw="24" op_11_bw="24" op_12_bw="24" op_13_bw="24" op_14_bw="24" op_15_bw="24" op_16_bw="24" op_17_bw="24" op_18_bw="24" op_19_bw="24" op_20_bw="24" op_21_bw="24" op_22_bw="24" op_23_bw="24" op_24_bw="24" op_25_bw="24" op_26_bw="24" op_27_bw="24" op_28_bw="24" op_29_bw="24" op_30_bw="24" op_31_bw="24" op_32_bw="24" op_33_bw="24" op_34_bw="24" op_35_bw="24" op_36_bw="24" op_37_bw="24" op_38_bw="24" op_39_bw="24" op_40_bw="24" op_41_bw="24" op_42_bw="24" op_43_bw="24" op_44_bw="24" op_45_bw="24" op_46_bw="24" op_47_bw="24" op_48_bw="24" op_49_bw="24" op_50_bw="24" op_51_bw="24" op_52_bw="24" op_53_bw="24" op_54_bw="24" op_55_bw="24" op_56_bw="24" op_57_bw="24" op_58_bw="24" op_59_bw="24" op_60_bw="24" op_61_bw="24" op_62_bw="24" op_63_bw="24" op_64_bw="24" op_65_bw="24" op_66_bw="24" op_67_bw="0">
<![CDATA[
VITIS_LOOP_121_5.split:41 %call_ln117 = call void @top_kernel_Pipeline_VITIS_LOOP_129_64, i8 %trunc_ln117, i24 %A_65, i24 %A_66, i24 %A_67, i24 %A_68, i24 %A_69, i24 %A_70, i24 %A_71, i24 %A_72, i24 %A_73, i24 %A_74, i24 %A_75, i24 %A_76, i24 %A_77, i24 %A_78, i24 %A_79, i24 %A_80, i24 %A_81, i24 %A_82, i24 %A_83, i24 %A_84, i24 %A_85, i24 %A_86, i24 %A_87, i24 %A_88, i24 %A_89, i24 %A_90, i24 %A_91, i24 %A_92, i24 %A_93, i24 %A_94, i24 %A_95, i24 %A_96, i24 %tmp_64, i24 %tmp_65, i24 %tmp_66, i24 %tmp_67, i24 %tmp_68, i24 %tmp_69, i24 %tmp_70, i24 %tmp_71, i24 %tmp_72, i24 %tmp_73, i24 %tmp_74, i24 %tmp_75, i24 %tmp_76, i24 %tmp_77, i24 %tmp_78, i24 %tmp_79, i24 %tmp_80, i24 %tmp_81, i24 %tmp_82, i24 %tmp_83, i24 %tmp_84, i24 %tmp_85, i24 %tmp_86, i24 %tmp_87, i24 %tmp_88, i24 %tmp_89, i24 %tmp_90, i24 %tmp_91, i24 %tmp_92, i24 %tmp_93, i24 %tmp_94, i24 %tmp_95, i24 %denom_5

]]></Node>
<StgValue><ssdm name="call_ln117"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
VITIS_LOOP_121_5.split:43 %p_loc11_load = load i24 %p_loc11

]]></Node>
<StgValue><ssdm name="p_loc11_load"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="25" op_0_bw="24">
<![CDATA[
VITIS_LOOP_121_5.split:44 %sext_ln127_3 = sext i24 %p_loc11_load

]]></Node>
<StgValue><ssdm name="sext_ln127_3"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_121_5.split:45 %add_ln127_3 = add i25 %sext_ln127_3, i25 16384

]]></Node>
<StgValue><ssdm name="add_ln127_3"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
VITIS_LOOP_121_5.split:46 %tmp_1672 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln127_3, i32 24

]]></Node>
<StgValue><ssdm name="tmp_1672"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="24" op_0_bw="25">
<![CDATA[
VITIS_LOOP_121_5.split:47 %denom_6 = trunc i25 %add_ln127_3

]]></Node>
<StgValue><ssdm name="denom_6"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
VITIS_LOOP_121_5.split:48 %tmp_1673 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln127_3, i32 23

]]></Node>
<StgValue><ssdm name="tmp_1673"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_121_5.split:49 %xor_ln127_6 = xor i1 %tmp_1672, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln127_6"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_121_5.split:50 %and_ln127_3 = and i1 %tmp_1673, i1 %xor_ln127_6

]]></Node>
<StgValue><ssdm name="and_ln127_3"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_121_5.split:51 %xor_ln127_7 = xor i1 %tmp_1672, i1 %tmp_1673

]]></Node>
<StgValue><ssdm name="xor_ln127_7"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_121_5.split:52 %select_ln127_6 = select i1 %and_ln127_3, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln127_6"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_121_5.split:53 %denom_7 = select i1 %xor_ln127_7, i24 %select_ln127_6, i24 %denom_6

]]></Node>
<StgValue><ssdm name="denom_7"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="24" op_10_bw="24" op_11_bw="24" op_12_bw="24" op_13_bw="24" op_14_bw="24" op_15_bw="24" op_16_bw="24" op_17_bw="24" op_18_bw="24" op_19_bw="24" op_20_bw="24" op_21_bw="24" op_22_bw="24" op_23_bw="24" op_24_bw="24" op_25_bw="24" op_26_bw="24" op_27_bw="24" op_28_bw="24" op_29_bw="24" op_30_bw="24" op_31_bw="24" op_32_bw="24" op_33_bw="24" op_34_bw="24" op_35_bw="24" op_36_bw="24" op_37_bw="24" op_38_bw="24" op_39_bw="24" op_40_bw="24" op_41_bw="24" op_42_bw="24" op_43_bw="24" op_44_bw="24" op_45_bw="24" op_46_bw="24" op_47_bw="24" op_48_bw="24" op_49_bw="24" op_50_bw="24" op_51_bw="24" op_52_bw="24" op_53_bw="24" op_54_bw="24" op_55_bw="24" op_56_bw="24" op_57_bw="24" op_58_bw="24" op_59_bw="24" op_60_bw="24" op_61_bw="24" op_62_bw="24" op_63_bw="24" op_64_bw="24" op_65_bw="24" op_66_bw="24" op_67_bw="0">
<![CDATA[
VITIS_LOOP_121_5.split:54 %call_ln117 = call void @top_kernel_Pipeline_VITIS_LOOP_129_66, i8 %trunc_ln117, i24 %A_97, i24 %A_98, i24 %A_99, i24 %A_100, i24 %A_101, i24 %A_102, i24 %A_103, i24 %A_104, i24 %A_105, i24 %A_106, i24 %A_107, i24 %A_108, i24 %A_109, i24 %A_110, i24 %A_111, i24 %A_112, i24 %A_113, i24 %A_114, i24 %A_115, i24 %A_116, i24 %A_117, i24 %A_118, i24 %A_119, i24 %A_120, i24 %A_121, i24 %A_122, i24 %A_123, i24 %A_124, i24 %A_125, i24 %A_126, i24 %A_127, i24 %A_128, i24 %tmp_96, i24 %tmp_97, i24 %tmp_98, i24 %tmp_99, i24 %tmp_100, i24 %tmp_101, i24 %tmp_102, i24 %tmp_103, i24 %tmp_104, i24 %tmp_105, i24 %tmp_106, i24 %tmp_107, i24 %tmp_108, i24 %tmp_109, i24 %tmp_110, i24 %tmp_111, i24 %tmp_112, i24 %tmp_113, i24 %tmp_114, i24 %tmp_115, i24 %tmp_116, i24 %tmp_117, i24 %tmp_118, i24 %tmp_119, i24 %tmp_120, i24 %tmp_121, i24 %tmp_122, i24 %tmp_123, i24 %tmp_124, i24 %tmp_125, i24 %tmp_126, i24 %tmp_127, i24 %denom_7

]]></Node>
<StgValue><ssdm name="call_ln117"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_121_5.split:1 %speclooptripcount_ln117 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln117"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_121_5.split:2 %specloopname_ln117 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln117"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="24" op_10_bw="24" op_11_bw="24" op_12_bw="24" op_13_bw="24" op_14_bw="24" op_15_bw="24" op_16_bw="24" op_17_bw="24" op_18_bw="24" op_19_bw="24" op_20_bw="24" op_21_bw="24" op_22_bw="24" op_23_bw="24" op_24_bw="24" op_25_bw="24" op_26_bw="24" op_27_bw="24" op_28_bw="24" op_29_bw="24" op_30_bw="24" op_31_bw="24" op_32_bw="24" op_33_bw="24" op_34_bw="24" op_35_bw="24" op_36_bw="24" op_37_bw="24" op_38_bw="24" op_39_bw="24" op_40_bw="24" op_41_bw="24" op_42_bw="24" op_43_bw="24" op_44_bw="24" op_45_bw="24" op_46_bw="24" op_47_bw="24" op_48_bw="24" op_49_bw="24" op_50_bw="24" op_51_bw="24" op_52_bw="24" op_53_bw="24" op_54_bw="24" op_55_bw="24" op_56_bw="24" op_57_bw="24" op_58_bw="24" op_59_bw="24" op_60_bw="24" op_61_bw="24" op_62_bw="24" op_63_bw="24" op_64_bw="24" op_65_bw="24" op_66_bw="24" op_67_bw="0" op_68_bw="0">
<![CDATA[
VITIS_LOOP_121_5.split:15 %call_ln117 = call void @top_kernel_Pipeline_VITIS_LOOP_129_6, i8 %trunc_ln117, i24 %A_1, i24 %A_2, i24 %A_3, i24 %A_4, i24 %A_5, i24 %A_6, i24 %A_7, i24 %A_8, i24 %A_9, i24 %A_10, i24 %A_11, i24 %A_12, i24 %A_13, i24 %A_14, i24 %A_15, i24 %A_16, i24 %A_17, i24 %A_18, i24 %A_19, i24 %A_20, i24 %A_21, i24 %A_22, i24 %A_23, i24 %A_24, i24 %A_25, i24 %A_26, i24 %A_27, i24 %A_28, i24 %A_29, i24 %A_30, i24 %A_31, i24 %A_32, i24 %tmp, i24 %tmp_1, i24 %tmp_2, i24 %tmp_3, i24 %tmp_4, i24 %tmp_5, i24 %tmp_6, i24 %tmp_7, i24 %tmp_8, i24 %tmp_9, i24 %tmp_10, i24 %tmp_11, i24 %tmp_12, i24 %tmp_13, i24 %tmp_14, i24 %tmp_15, i24 %tmp_16, i24 %tmp_17, i24 %tmp_18, i24 %tmp_19, i24 %tmp_20, i24 %tmp_21, i24 %tmp_22, i24 %tmp_23, i24 %tmp_24, i24 %tmp_25, i24 %tmp_26, i24 %tmp_27, i24 %tmp_28, i24 %tmp_29, i24 %tmp_30, i24 %tmp_31, i24 %denom_1

]]></Node>
<StgValue><ssdm name="call_ln117"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="24" op_10_bw="24" op_11_bw="24" op_12_bw="24" op_13_bw="24" op_14_bw="24" op_15_bw="24" op_16_bw="24" op_17_bw="24" op_18_bw="24" op_19_bw="24" op_20_bw="24" op_21_bw="24" op_22_bw="24" op_23_bw="24" op_24_bw="24" op_25_bw="24" op_26_bw="24" op_27_bw="24" op_28_bw="24" op_29_bw="24" op_30_bw="24" op_31_bw="24" op_32_bw="24" op_33_bw="24" op_34_bw="24" op_35_bw="24" op_36_bw="24" op_37_bw="24" op_38_bw="24" op_39_bw="24" op_40_bw="24" op_41_bw="24" op_42_bw="24" op_43_bw="24" op_44_bw="24" op_45_bw="24" op_46_bw="24" op_47_bw="24" op_48_bw="24" op_49_bw="24" op_50_bw="24" op_51_bw="24" op_52_bw="24" op_53_bw="24" op_54_bw="24" op_55_bw="24" op_56_bw="24" op_57_bw="24" op_58_bw="24" op_59_bw="24" op_60_bw="24" op_61_bw="24" op_62_bw="24" op_63_bw="24" op_64_bw="24" op_65_bw="24" op_66_bw="24" op_67_bw="0">
<![CDATA[
VITIS_LOOP_121_5.split:28 %call_ln117 = call void @top_kernel_Pipeline_VITIS_LOOP_129_62, i8 %trunc_ln117, i24 %A_33, i24 %A_34, i24 %A_35, i24 %A_36, i24 %A_37, i24 %A_38, i24 %A_39, i24 %A_40, i24 %A_41, i24 %A_42, i24 %A_43, i24 %A_44, i24 %A_45, i24 %A_46, i24 %A_47, i24 %A_48, i24 %A_49, i24 %A_50, i24 %A_51, i24 %A_52, i24 %A_53, i24 %A_54, i24 %A_55, i24 %A_56, i24 %A_57, i24 %A_58, i24 %A_59, i24 %A_60, i24 %A_61, i24 %A_62, i24 %A_63, i24 %A_64, i24 %tmp_32, i24 %tmp_33, i24 %tmp_34, i24 %tmp_35, i24 %tmp_36, i24 %tmp_37, i24 %tmp_38, i24 %tmp_39, i24 %tmp_40, i24 %tmp_41, i24 %tmp_42, i24 %tmp_43, i24 %tmp_44, i24 %tmp_45, i24 %tmp_46, i24 %tmp_47, i24 %tmp_48, i24 %tmp_49, i24 %tmp_50, i24 %tmp_51, i24 %tmp_52, i24 %tmp_53, i24 %tmp_54, i24 %tmp_55, i24 %tmp_56, i24 %tmp_57, i24 %tmp_58, i24 %tmp_59, i24 %tmp_60, i24 %tmp_61, i24 %tmp_62, i24 %tmp_63, i24 %denom_3

]]></Node>
<StgValue><ssdm name="call_ln117"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="24" op_10_bw="24" op_11_bw="24" op_12_bw="24" op_13_bw="24" op_14_bw="24" op_15_bw="24" op_16_bw="24" op_17_bw="24" op_18_bw="24" op_19_bw="24" op_20_bw="24" op_21_bw="24" op_22_bw="24" op_23_bw="24" op_24_bw="24" op_25_bw="24" op_26_bw="24" op_27_bw="24" op_28_bw="24" op_29_bw="24" op_30_bw="24" op_31_bw="24" op_32_bw="24" op_33_bw="24" op_34_bw="24" op_35_bw="24" op_36_bw="24" op_37_bw="24" op_38_bw="24" op_39_bw="24" op_40_bw="24" op_41_bw="24" op_42_bw="24" op_43_bw="24" op_44_bw="24" op_45_bw="24" op_46_bw="24" op_47_bw="24" op_48_bw="24" op_49_bw="24" op_50_bw="24" op_51_bw="24" op_52_bw="24" op_53_bw="24" op_54_bw="24" op_55_bw="24" op_56_bw="24" op_57_bw="24" op_58_bw="24" op_59_bw="24" op_60_bw="24" op_61_bw="24" op_62_bw="24" op_63_bw="24" op_64_bw="24" op_65_bw="24" op_66_bw="24" op_67_bw="0">
<![CDATA[
VITIS_LOOP_121_5.split:41 %call_ln117 = call void @top_kernel_Pipeline_VITIS_LOOP_129_64, i8 %trunc_ln117, i24 %A_65, i24 %A_66, i24 %A_67, i24 %A_68, i24 %A_69, i24 %A_70, i24 %A_71, i24 %A_72, i24 %A_73, i24 %A_74, i24 %A_75, i24 %A_76, i24 %A_77, i24 %A_78, i24 %A_79, i24 %A_80, i24 %A_81, i24 %A_82, i24 %A_83, i24 %A_84, i24 %A_85, i24 %A_86, i24 %A_87, i24 %A_88, i24 %A_89, i24 %A_90, i24 %A_91, i24 %A_92, i24 %A_93, i24 %A_94, i24 %A_95, i24 %A_96, i24 %tmp_64, i24 %tmp_65, i24 %tmp_66, i24 %tmp_67, i24 %tmp_68, i24 %tmp_69, i24 %tmp_70, i24 %tmp_71, i24 %tmp_72, i24 %tmp_73, i24 %tmp_74, i24 %tmp_75, i24 %tmp_76, i24 %tmp_77, i24 %tmp_78, i24 %tmp_79, i24 %tmp_80, i24 %tmp_81, i24 %tmp_82, i24 %tmp_83, i24 %tmp_84, i24 %tmp_85, i24 %tmp_86, i24 %tmp_87, i24 %tmp_88, i24 %tmp_89, i24 %tmp_90, i24 %tmp_91, i24 %tmp_92, i24 %tmp_93, i24 %tmp_94, i24 %tmp_95, i24 %denom_5

]]></Node>
<StgValue><ssdm name="call_ln117"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="24" op_10_bw="24" op_11_bw="24" op_12_bw="24" op_13_bw="24" op_14_bw="24" op_15_bw="24" op_16_bw="24" op_17_bw="24" op_18_bw="24" op_19_bw="24" op_20_bw="24" op_21_bw="24" op_22_bw="24" op_23_bw="24" op_24_bw="24" op_25_bw="24" op_26_bw="24" op_27_bw="24" op_28_bw="24" op_29_bw="24" op_30_bw="24" op_31_bw="24" op_32_bw="24" op_33_bw="24" op_34_bw="24" op_35_bw="24" op_36_bw="24" op_37_bw="24" op_38_bw="24" op_39_bw="24" op_40_bw="24" op_41_bw="24" op_42_bw="24" op_43_bw="24" op_44_bw="24" op_45_bw="24" op_46_bw="24" op_47_bw="24" op_48_bw="24" op_49_bw="24" op_50_bw="24" op_51_bw="24" op_52_bw="24" op_53_bw="24" op_54_bw="24" op_55_bw="24" op_56_bw="24" op_57_bw="24" op_58_bw="24" op_59_bw="24" op_60_bw="24" op_61_bw="24" op_62_bw="24" op_63_bw="24" op_64_bw="24" op_65_bw="24" op_66_bw="24" op_67_bw="0">
<![CDATA[
VITIS_LOOP_121_5.split:54 %call_ln117 = call void @top_kernel_Pipeline_VITIS_LOOP_129_66, i8 %trunc_ln117, i24 %A_97, i24 %A_98, i24 %A_99, i24 %A_100, i24 %A_101, i24 %A_102, i24 %A_103, i24 %A_104, i24 %A_105, i24 %A_106, i24 %A_107, i24 %A_108, i24 %A_109, i24 %A_110, i24 %A_111, i24 %A_112, i24 %A_113, i24 %A_114, i24 %A_115, i24 %A_116, i24 %A_117, i24 %A_118, i24 %A_119, i24 %A_120, i24 %A_121, i24 %A_122, i24 %A_123, i24 %A_124, i24 %A_125, i24 %A_126, i24 %A_127, i24 %A_128, i24 %tmp_96, i24 %tmp_97, i24 %tmp_98, i24 %tmp_99, i24 %tmp_100, i24 %tmp_101, i24 %tmp_102, i24 %tmp_103, i24 %tmp_104, i24 %tmp_105, i24 %tmp_106, i24 %tmp_107, i24 %tmp_108, i24 %tmp_109, i24 %tmp_110, i24 %tmp_111, i24 %tmp_112, i24 %tmp_113, i24 %tmp_114, i24 %tmp_115, i24 %tmp_116, i24 %tmp_117, i24 %tmp_118, i24 %tmp_119, i24 %tmp_120, i24 %tmp_121, i24 %tmp_122, i24 %tmp_123, i24 %tmp_124, i24 %tmp_125, i24 %tmp_126, i24 %tmp_127, i24 %denom_7

]]></Node>
<StgValue><ssdm name="call_ln117"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_121_5.split:57 %br_ln117 = br void %VITIS_LOOP_121_5

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
