do runrtlDataMemory.do
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create work library and map it to 'work'
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /home/souleymane/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./testDataMemory.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:05:28 on May 21,2023
# vlog -reportprogress 300 -work work "+acc" ./testDataMemory.sv 
# -- Compiling module testDataMemory
# 
# Top level modules:
# 	testDataMemory
# End time: 12:05:28 on May 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./DataMemory.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:05:28 on May 21,2023
# vlog -reportprogress 300 -work work "+acc" ./DataMemory.v 
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
# End time: 12:05:29 on May 21,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# Call vsim to invoke simulator
#     Make sure the last item on the line is the name of the
#     testbench module you want to execute.
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" -fsmdebug  XXX_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" -fsmdebug XXX_tb 
# Start time: 12:05:29 on May 21,2023
# ** Error: (vsim-3170) Could not find 'XXX_tb'.
#         Searched libraries:
#             /home/souleymane/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera
#             /home/souleymane/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/220model
#             /home/souleymane/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/sgate
#             /home/souleymane/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera_mf
#             /home/souleymane/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/souleymane/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cycloneive
#             /mnt/hgfs/soul/Documents/University/Courses/Spring_23/CES_330/CourseProject/Project/rtl_work
#             /mnt/hgfs/soul/Documents/University/Courses/Spring_23/CES_330/CourseProject/Project/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runrtlDataMemory.do PAUSED at line 22
do runrtlDataMemory.do
# turn on verbage
# transcript on
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create work library and map it to 'work'
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./testDataMemory.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:05:53 on May 21,2023
# vlog -reportprogress 300 -work work "+acc" ./testDataMemory.sv 
# -- Compiling module testDataMemory
# 
# Top level modules:
# 	testDataMemory
# End time: 12:05:53 on May 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./DataMemory.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:05:53 on May 21,2023
# vlog -reportprogress 300 -work work "+acc" ./DataMemory.v 
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
# End time: 12:05:53 on May 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Call vsim to invoke simulator
#     Make sure the last item on the line is the name of the
#     testbench module you want to execute.
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" -fsmdebug  XXX_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" -fsmdebug XXX_tb 
# Start time: 12:05:29 on May 21,2023
# ** Error: (vsim-3170) Could not find 'XXX_tb'.
#         Searched libraries:
#             /home/souleymane/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera
#             /home/souleymane/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/220model
#             /home/souleymane/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/sgate
#             /home/souleymane/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera_mf
#             /home/souleymane/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/souleymane/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cycloneive
#             /mnt/hgfs/soul/Documents/University/Courses/Spring_23/CES_330/CourseProject/Project/rtl_work
#             /mnt/hgfs/soul/Documents/University/Courses/Spring_23/CES_330/CourseProject/Project/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runrtlDataMemory.do PAUSED at line 22
do runrtlDataMemory.do
# turn on verbage
# transcript on
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create work library and map it to 'work'
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./testDataMemory.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:06:15 on May 21,2023
# vlog -reportprogress 300 -work work "+acc" ./testDataMemory.sv 
# -- Compiling module testDataMemory
# 
# Top level modules:
# 	testDataMemory
# End time: 12:06:15 on May 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./DataMemory.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:06:15 on May 21,2023
# vlog -reportprogress 300 -work work "+acc" ./DataMemory.v 
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
# End time: 12:06:15 on May 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Call vsim to invoke simulator
#     Make sure the last item on the line is the name of the
#     testbench module you want to execute.
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" -fsmdebug  testDataMemory
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" -fsmdebug testDataMemory 
# Start time: 12:05:29 on May 21,2023
# Loading sv_std.std
# Loading work.testDataMemory
# Loading work.DataMemory
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (16) for port 'address'. The port definition is at: ./DataMemory.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /testDataMemory/test1 File: ./testDataMemory.sv Line: 18
# 
# Source the wave do file
#     This should be the file that sets up the signal window for
#     the module you are testing.
# do waveDataMemory.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /testDataMemory/Clk
# add wave -noupdate /testDataMemory/Addr
# add wave -noupdate /testDataMemory/wrEn
# add wave -noupdate /testDataMemory/wrData
# add wave -noupdate /testDataMemory/Q
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {0 ps} 0}
# quietly wave cursor active 0            
# configure wave -namecolwidth 150        
# configure wave -valuecolwidth 100       
# configure wave -justifyvalue left       
# configure wave -signalnamewidth 0       
# configure wave -snapdistance 10         
# configure wave -datasetprefix 0         
# configure wave -rowmargin 4             
# configure wave -childrowmargin 2        
# configure wave -gridoffset 0            
# configure wave -gridperiod 1            
# configure wave -griddelta 40            
# configure wave -timeline 0              
# configure wave -timelineunits ps        
# update                                  
# WaveRestoreZoom {0 ps} {1 ns}          
# 
# Set the window types
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# 
# Run the simulation
# run -all
# Addr =    76, wrData = 0064, wrEn = 1, Q = xxxx
# Addr =    76, wrData = 0064, wrEn = 1, Q = 0000
# Addr =    76, wrData = 0064, wrEn = 1, Q = 0064
# ** Note: $stop    : ./testDataMemory.sv(43)
#    Time: 118 ns  Iteration: 0  Instance: /testDataMemory
# Break in Module testDataMemory at ./testDataMemory.sv line 43
# 
# View the entire wave display
# wave zoomfull
# 0 ps
# 123900 ps
# 
# End
do runrtlDataMemory.do
# turn on verbage
# transcript on
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 133: Unable to remove directory "/mnt/hgfs/soul/Documents/University/Courses/Spring_23/CES_330/CourseProject/Project/rtl_work".
# 
# Create work library and map it to 'work'
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./testDataMemory.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:07:46 on May 21,2023
# vlog -reportprogress 300 -work work "+acc" ./testDataMemory.sv 
# -- Compiling module testDataMemory
# 
# Top level modules:
# 	testDataMemory
# End time: 12:07:46 on May 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./DataMemory.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:07:46 on May 21,2023
# vlog -reportprogress 300 -work work "+acc" ./DataMemory.v 
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
# End time: 12:07:46 on May 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Call vsim to invoke simulator
#     Make sure the last item on the line is the name of the
#     testbench module you want to execute.
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" -fsmdebug  testDataMemory
# End time: 12:07:50 on May 21,2023, Elapsed time: 0:02:21
# Errors: 2, Warnings: 1
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" -fsmdebug testDataMemory 
# Start time: 12:07:50 on May 21,2023
# Loading sv_std.std
# Loading work.testDataMemory
# Loading work.DataMemory
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (16) for port 'address'. The port definition is at: ./DataMemory.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /testDataMemory/test1 File: ./testDataMemory.sv Line: 18
# 
# Source the wave do file
#     This should be the file that sets up the signal window for
#     the module you are testing.
# do waveDataMemory.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /testDataMemory/Clk
# add wave -noupdate /testDataMemory/Addr
# add wave -noupdate /testDataMemory/wrEn
# add wave -noupdate /testDataMemory/wrData
# add wave -noupdate /testDataMemory/Q
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {0 ps} 0}
# quietly wave cursor active 0            
# configure wave -namecolwidth 150        
# configure wave -valuecolwidth 100       
# configure wave -justifyvalue left       
# configure wave -signalnamewidth 0       
# configure wave -snapdistance 10         
# configure wave -datasetprefix 0         
# configure wave -rowmargin 4             
# configure wave -childrowmargin 2        
# configure wave -gridoffset 0            
# configure wave -gridperiod 1            
# configure wave -griddelta 40            
# configure wave -timeline 0              
# configure wave -timelineunits ps        
# update                                  
# WaveRestoreZoom {0 ps} {1 ns}          
# 
# Set the window types
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# 
# Run the simulation
# run -all
# Addr =    76, wrData = 000a, wrEn = 1, Q = xxxx
# Addr =    76, wrData = 000a, wrEn = 1, Q = 0000
# Addr =    76, wrData = 000a, wrEn = 1, Q = 000a
# ** Note: $stop    : ./testDataMemory.sv(43)
#    Time: 118 ns  Iteration: 0  Instance: /testDataMemory
# Break in Module testDataMemory at ./testDataMemory.sv line 43
# 
# View the entire wave display
# wave zoomfull
# 0 ps
# 123900 ps
# 
# End
do runrtlDataMemory.do
# turn on verbage
# transcript on
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 133: Unable to remove directory "/mnt/hgfs/soul/Documents/University/Courses/Spring_23/CES_330/CourseProject/Project/rtl_work".
# 
# Create work library and map it to 'work'
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./testDataMemory.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:13:23 on May 21,2023
# vlog -reportprogress 300 -work work "+acc" ./testDataMemory.sv 
# -- Compiling module testDataMemory
# 
# Top level modules:
# 	testDataMemory
# End time: 12:13:23 on May 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./DataMemory.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:13:23 on May 21,2023
# vlog -reportprogress 300 -work work "+acc" ./DataMemory.v 
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
# End time: 12:13:23 on May 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Call vsim to invoke simulator
#     Make sure the last item on the line is the name of the
#     testbench module you want to execute.
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" -fsmdebug  testDataMemory
# End time: 12:13:25 on May 21,2023, Elapsed time: 0:05:35
# Errors: 0, Warnings: 1
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" -fsmdebug testDataMemory 
# Start time: 12:13:25 on May 21,2023
# Loading sv_std.std
# Loading work.testDataMemory
# Loading work.DataMemory
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (16) for port 'address'. The port definition is at: ./DataMemory.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /testDataMemory/test1 File: ./testDataMemory.sv Line: 18
# 
# Source the wave do file
#     This should be the file that sets up the signal window for
#     the module you are testing.
# do waveDataMemory.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /testDataMemory/Clk
# add wave -noupdate /testDataMemory/Addr
# add wave -noupdate /testDataMemory/wrEn
# add wave -noupdate /testDataMemory/wrData
# add wave -noupdate /testDataMemory/Q
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {0 ps} 0}
# quietly wave cursor active 0            
# configure wave -namecolwidth 150        
# configure wave -valuecolwidth 100       
# configure wave -justifyvalue left       
# configure wave -signalnamewidth 0       
# configure wave -snapdistance 10         
# configure wave -datasetprefix 0         
# configure wave -rowmargin 4             
# configure wave -childrowmargin 2        
# configure wave -gridoffset 0            
# configure wave -gridperiod 1            
# configure wave -griddelta 40            
# configure wave -timeline 0              
# configure wave -timelineunits ps        
# update                                  
# WaveRestoreZoom {0 ps} {1 ns}          
# 
# Set the window types
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# 
# Run the simulation
# run -all
# Addr =    76, wrData = 000a, wrEn = 1, Q = xxxx
# Addr =    76, wrData = 000a, wrEn = 1, Q = 0000
# Addr =    76, wrData = 000b, wrEn = 1, Q = 0000
# Addr =    76, wrData = 000b, wrEn = 1, Q = 000a
# ** Note: $stop    : ./testDataMemory.sv(45)
#    Time: 118 ns  Iteration: 0  Instance: /testDataMemory
# Break in Module testDataMemory at ./testDataMemory.sv line 45
# 
# View the entire wave display
# wave zoomfull
# 0 ps
# 123900 ps
# 
# End
