|ControladorVGA
VGA_CLK <= background:inst.VGA_CLK
CLOCK_50 => vga_pll:inst1.inclk0
switch => background:inst.switch
VGA_HS <= background:inst.VGA_HS
VGA_VS <= background:inst.VGA_VS
VGA_BLANK <= background:inst.VGA_BLANK
VGA_SYNC <= background:inst.VGA_SYNC
led1 <= background:inst.led
VGA_B[0] <= background:inst.VGA_B[0]
VGA_B[1] <= background:inst.VGA_B[1]
VGA_B[2] <= background:inst.VGA_B[2]
VGA_B[3] <= background:inst.VGA_B[3]
VGA_B[4] <= background:inst.VGA_B[4]
VGA_B[5] <= background:inst.VGA_B[5]
VGA_B[6] <= background:inst.VGA_B[6]
VGA_B[7] <= background:inst.VGA_B[7]
VGA_B[8] <= background:inst.VGA_B[8]
VGA_B[9] <= background:inst.VGA_B[9]
VGA_G[0] <= background:inst.VGA_G[0]
VGA_G[1] <= background:inst.VGA_G[1]
VGA_G[2] <= background:inst.VGA_G[2]
VGA_G[3] <= background:inst.VGA_G[3]
VGA_G[4] <= background:inst.VGA_G[4]
VGA_G[5] <= background:inst.VGA_G[5]
VGA_G[6] <= background:inst.VGA_G[6]
VGA_G[7] <= background:inst.VGA_G[7]
VGA_G[8] <= background:inst.VGA_G[8]
VGA_G[9] <= background:inst.VGA_G[9]
VGA_R[0] <= background:inst.VGA_R[0]
VGA_R[1] <= background:inst.VGA_R[1]
VGA_R[2] <= background:inst.VGA_R[2]
VGA_R[3] <= background:inst.VGA_R[3]
VGA_R[4] <= background:inst.VGA_R[4]
VGA_R[5] <= background:inst.VGA_R[5]
VGA_R[6] <= background:inst.VGA_R[6]
VGA_R[7] <= background:inst.VGA_R[7]
VGA_R[8] <= background:inst.VGA_R[8]
VGA_R[9] <= background:inst.VGA_R[9]


|ControladorVGA|background:inst
CLOCK_50 => CLOCK_50.IN2
CLOCK_25 => CLOCK_25.IN3
CLOCK_10 => CLOCK_10.IN1
switch => ~NO_FANOUT~
VGA_CLK <= vga_adapter:VGA.VGA_CLK
VGA_HS <= vga_adapter:VGA.VGA_HS
VGA_VS <= vga_adapter:VGA.VGA_VS
VGA_BLANK <= vga_adapter:VGA.VGA_BLANK
VGA_SYNC <= vga_adapter:VGA.VGA_SYNC
VGA_R[0] <= vga_adapter:VGA.VGA_R
VGA_R[1] <= vga_adapter:VGA.VGA_R
VGA_R[2] <= vga_adapter:VGA.VGA_R
VGA_R[3] <= vga_adapter:VGA.VGA_R
VGA_R[4] <= vga_adapter:VGA.VGA_R
VGA_R[5] <= vga_adapter:VGA.VGA_R
VGA_R[6] <= vga_adapter:VGA.VGA_R
VGA_R[7] <= vga_adapter:VGA.VGA_R
VGA_R[8] <= vga_adapter:VGA.VGA_R
VGA_R[9] <= vga_adapter:VGA.VGA_R
VGA_G[0] <= vga_adapter:VGA.VGA_G
VGA_G[1] <= vga_adapter:VGA.VGA_G
VGA_G[2] <= vga_adapter:VGA.VGA_G
VGA_G[3] <= vga_adapter:VGA.VGA_G
VGA_G[4] <= vga_adapter:VGA.VGA_G
VGA_G[5] <= vga_adapter:VGA.VGA_G
VGA_G[6] <= vga_adapter:VGA.VGA_G
VGA_G[7] <= vga_adapter:VGA.VGA_G
VGA_G[8] <= vga_adapter:VGA.VGA_G
VGA_G[9] <= vga_adapter:VGA.VGA_G
VGA_B[0] <= vga_adapter:VGA.VGA_B
VGA_B[1] <= vga_adapter:VGA.VGA_B
VGA_B[2] <= vga_adapter:VGA.VGA_B
VGA_B[3] <= vga_adapter:VGA.VGA_B
VGA_B[4] <= vga_adapter:VGA.VGA_B
VGA_B[5] <= vga_adapter:VGA.VGA_B
VGA_B[6] <= vga_adapter:VGA.VGA_B
VGA_B[7] <= vga_adapter:VGA.VGA_B
VGA_B[8] <= vga_adapter:VGA.VGA_B
VGA_B[9] <= vga_adapter:VGA.VGA_B
led <= memread_tipo_instr.DB_MAX_OUTPUT_PORT_TYPE


|ControladorVGA|background:inst|mips_pipeline:procesador
clk => clk.IN7
reset => reset.IN5
MEM_memout[0] => WB_memout.DATAA
MEM_memout[1] => WB_memout.DATAA
MEM_memout[2] => WB_memout.DATAA
MEM_memout[3] => WB_memout.DATAA
MEM_memout[4] => WB_memout.DATAA
MEM_memout[5] => WB_memout.DATAA
MEM_memout[6] => WB_memout.DATAA
MEM_memout[7] => WB_memout.DATAA
MEM_memout[8] => WB_memout.DATAA
MEM_memout[9] => WB_memout.DATAA
MEM_memout[10] => WB_memout.DATAA
MEM_memout[11] => WB_memout.DATAA
MEM_memout[12] => WB_memout.DATAA
MEM_memout[13] => WB_memout.DATAA
MEM_memout[14] => WB_memout.DATAA
MEM_memout[15] => WB_memout.DATAA
MEM_memout[16] => WB_memout.DATAA
MEM_memout[17] => WB_memout.DATAA
MEM_memout[18] => WB_memout.DATAA
MEM_memout[19] => WB_memout.DATAA
MEM_memout[20] => WB_memout.DATAA
MEM_memout[21] => WB_memout.DATAA
MEM_memout[22] => WB_memout.DATAA
MEM_memout[23] => WB_memout.DATAA
MEM_memout[24] => WB_memout.DATAA
MEM_memout[25] => WB_memout.DATAA
MEM_memout[26] => WB_memout.DATAA
MEM_memout[27] => WB_memout.DATAA
MEM_memout[28] => WB_memout.DATAA
MEM_memout[29] => WB_memout.DATAA
MEM_memout[30] => WB_memout.DATAA
MEM_memout[31] => WB_memout.DATAA
memread_tipo_instr <= mux2:MEM_READ_TIPO_INSTR.port3
memwrite_tipo_instr <= mux2:MEM_WRITE_TIPO_INSTR.port3
memdirection_tipo_instr[0] <= mux2:MEM_RD2_INSTR.port3
memdirection_tipo_instr[1] <= mux2:MEM_RD2_INSTR.port3
memdirection_tipo_instr[2] <= mux2:MEM_RD2_INSTR.port3
memdirection_tipo_instr[3] <= mux2:MEM_RD2_INSTR.port3
memdirection_tipo_instr[4] <= mux2:MEM_RD2_INSTR.port3
memdirection_tipo_instr[5] <= mux2:MEM_RD2_INSTR.port3
memdirection_tipo_instr[6] <= mux2:MEM_RD2_INSTR.port3
memdirection_tipo_instr[7] <= mux2:MEM_RD2_INSTR.port3
memdirection_tipo_instr[8] <= mux2:MEM_RD2_INSTR.port3
memdirection_tipo_instr[9] <= mux2:MEM_RD2_INSTR.port3
memdirection_tipo_instr[10] <= mux2:MEM_RD2_INSTR.port3
memdirection_tipo_instr[11] <= mux2:MEM_RD2_INSTR.port3
memdirection_tipo_instr[12] <= mux2:MEM_RD2_INSTR.port3
memdirection_tipo_instr[13] <= mux2:MEM_RD2_INSTR.port3
memdirection_tipo_instr[14] <= mux2:MEM_RD2_INSTR.port3
memdirection_tipo_instr[15] <= mux2:MEM_RD2_INSTR.port3
memdirection_tipo_instr[16] <= mux2:MEM_RD2_INSTR.port3
memdirection_tipo_instr[17] <= mux2:MEM_RD2_INSTR.port3
memdirection_tipo_instr[18] <= mux2:MEM_RD2_INSTR.port3
memdirection_tipo_instr[19] <= mux2:MEM_RD2_INSTR.port3
memdirection_tipo_instr[20] <= mux2:MEM_RD2_INSTR.port3
memdirection_tipo_instr[21] <= mux2:MEM_RD2_INSTR.port3
memdirection_tipo_instr[22] <= mux2:MEM_RD2_INSTR.port3
memdirection_tipo_instr[23] <= mux2:MEM_RD2_INSTR.port3
memdirection_tipo_instr[24] <= mux2:MEM_RD2_INSTR.port3
memdirection_tipo_instr[25] <= mux2:MEM_RD2_INSTR.port3
memdirection_tipo_instr[26] <= mux2:MEM_RD2_INSTR.port3
memdirection_tipo_instr[27] <= mux2:MEM_RD2_INSTR.port3
memdirection_tipo_instr[28] <= mux2:MEM_RD2_INSTR.port3
memdirection_tipo_instr[29] <= mux2:MEM_RD2_INSTR.port3
memdirection_tipo_instr[30] <= mux2:MEM_RD2_INSTR.port3
memdirection_tipo_instr[31] <= mux2:MEM_RD2_INSTR.port3
memaluout_tipo_instr[0] <= memaluout_tipo_instr[0].DB_MAX_OUTPUT_PORT_TYPE
memaluout_tipo_instr[1] <= memaluout_tipo_instr[1].DB_MAX_OUTPUT_PORT_TYPE
memaluout_tipo_instr[2] <= memaluout_tipo_instr[2].DB_MAX_OUTPUT_PORT_TYPE
memaluout_tipo_instr[3] <= memaluout_tipo_instr[3].DB_MAX_OUTPUT_PORT_TYPE
memaluout_tipo_instr[4] <= memaluout_tipo_instr[4].DB_MAX_OUTPUT_PORT_TYPE
memaluout_tipo_instr[5] <= memaluout_tipo_instr[5].DB_MAX_OUTPUT_PORT_TYPE
memaluout_tipo_instr[6] <= memaluout_tipo_instr[6].DB_MAX_OUTPUT_PORT_TYPE
memaluout_tipo_instr[7] <= memaluout_tipo_instr[7].DB_MAX_OUTPUT_PORT_TYPE
memaluout_tipo_instr[8] <= memaluout_tipo_instr[8].DB_MAX_OUTPUT_PORT_TYPE
memaluout_tipo_instr[9] <= memaluout_tipo_instr[9].DB_MAX_OUTPUT_PORT_TYPE
memaluout_tipo_instr[10] <= memaluout_tipo_instr[10].DB_MAX_OUTPUT_PORT_TYPE
memaluout_tipo_instr[11] <= memaluout_tipo_instr[11].DB_MAX_OUTPUT_PORT_TYPE
memaluout_tipo_instr[12] <= memaluout_tipo_instr[12].DB_MAX_OUTPUT_PORT_TYPE
memaluout_tipo_instr[13] <= memaluout_tipo_instr[13].DB_MAX_OUTPUT_PORT_TYPE
memaluout_tipo_instr[14] <= memaluout_tipo_instr[14].DB_MAX_OUTPUT_PORT_TYPE
memaluout_tipo_instr[15] <= memaluout_tipo_instr[15].DB_MAX_OUTPUT_PORT_TYPE
memaluout_tipo_instr[16] <= memaluout_tipo_instr[16].DB_MAX_OUTPUT_PORT_TYPE
memaluout_tipo_instr[17] <= memaluout_tipo_instr[17].DB_MAX_OUTPUT_PORT_TYPE
memaluout_tipo_instr[18] <= memaluout_tipo_instr[18].DB_MAX_OUTPUT_PORT_TYPE
memaluout_tipo_instr[19] <= memaluout_tipo_instr[19].DB_MAX_OUTPUT_PORT_TYPE
memaluout_tipo_instr[20] <= memaluout_tipo_instr[20].DB_MAX_OUTPUT_PORT_TYPE
memaluout_tipo_instr[21] <= memaluout_tipo_instr[21].DB_MAX_OUTPUT_PORT_TYPE
memaluout_tipo_instr[22] <= memaluout_tipo_instr[22].DB_MAX_OUTPUT_PORT_TYPE
memaluout_tipo_instr[23] <= memaluout_tipo_instr[23].DB_MAX_OUTPUT_PORT_TYPE
memaluout_tipo_instr[24] <= memaluout_tipo_instr[24].DB_MAX_OUTPUT_PORT_TYPE
memaluout_tipo_instr[25] <= memaluout_tipo_instr[25].DB_MAX_OUTPUT_PORT_TYPE
memaluout_tipo_instr[26] <= memaluout_tipo_instr[26].DB_MAX_OUTPUT_PORT_TYPE
memaluout_tipo_instr[27] <= memaluout_tipo_instr[27].DB_MAX_OUTPUT_PORT_TYPE
memaluout_tipo_instr[28] <= memaluout_tipo_instr[28].DB_MAX_OUTPUT_PORT_TYPE
memaluout_tipo_instr[29] <= memaluout_tipo_instr[29].DB_MAX_OUTPUT_PORT_TYPE
memaluout_tipo_instr[30] <= memaluout_tipo_instr[30].DB_MAX_OUTPUT_PORT_TYPE
memaluout_tipo_instr[31] <= memaluout_tipo_instr[31].DB_MAX_OUTPUT_PORT_TYPE


|ControladorVGA|background:inst|mips_pipeline:procesador|reg32:IF_PC
clk => d_out[0]~reg0.CLK
clk => d_out[1]~reg0.CLK
clk => d_out[2]~reg0.CLK
clk => d_out[3]~reg0.CLK
clk => d_out[4]~reg0.CLK
clk => d_out[5]~reg0.CLK
clk => d_out[6]~reg0.CLK
clk => d_out[7]~reg0.CLK
clk => d_out[8]~reg0.CLK
clk => d_out[9]~reg0.CLK
clk => d_out[10]~reg0.CLK
clk => d_out[11]~reg0.CLK
clk => d_out[12]~reg0.CLK
clk => d_out[13]~reg0.CLK
clk => d_out[14]~reg0.CLK
clk => d_out[15]~reg0.CLK
clk => d_out[16]~reg0.CLK
clk => d_out[17]~reg0.CLK
clk => d_out[18]~reg0.CLK
clk => d_out[19]~reg0.CLK
clk => d_out[20]~reg0.CLK
clk => d_out[21]~reg0.CLK
clk => d_out[22]~reg0.CLK
clk => d_out[23]~reg0.CLK
clk => d_out[24]~reg0.CLK
clk => d_out[25]~reg0.CLK
clk => d_out[26]~reg0.CLK
clk => d_out[27]~reg0.CLK
clk => d_out[28]~reg0.CLK
clk => d_out[29]~reg0.CLK
clk => d_out[30]~reg0.CLK
clk => d_out[31]~reg0.CLK
reset => d_out.OUTPUTSELECT
reset => d_out.OUTPUTSELECT
reset => d_out.OUTPUTSELECT
reset => d_out.OUTPUTSELECT
reset => d_out.OUTPUTSELECT
reset => d_out.OUTPUTSELECT
reset => d_out.OUTPUTSELECT
reset => d_out.OUTPUTSELECT
reset => d_out.OUTPUTSELECT
reset => d_out.OUTPUTSELECT
reset => d_out.OUTPUTSELECT
reset => d_out.OUTPUTSELECT
reset => d_out.OUTPUTSELECT
reset => d_out.OUTPUTSELECT
reset => d_out.OUTPUTSELECT
reset => d_out.OUTPUTSELECT
reset => d_out.OUTPUTSELECT
reset => d_out.OUTPUTSELECT
reset => d_out.OUTPUTSELECT
reset => d_out.OUTPUTSELECT
reset => d_out.OUTPUTSELECT
reset => d_out.OUTPUTSELECT
reset => d_out.OUTPUTSELECT
reset => d_out.OUTPUTSELECT
reset => d_out.OUTPUTSELECT
reset => d_out.OUTPUTSELECT
reset => d_out.OUTPUTSELECT
reset => d_out.OUTPUTSELECT
reset => d_out.OUTPUTSELECT
reset => d_out.OUTPUTSELECT
reset => d_out.OUTPUTSELECT
reset => d_out.OUTPUTSELECT
d_in[0] => d_out.DATAA
d_in[1] => d_out.DATAA
d_in[2] => d_out.DATAA
d_in[3] => d_out.DATAA
d_in[4] => d_out.DATAA
d_in[5] => d_out.DATAA
d_in[6] => d_out.DATAA
d_in[7] => d_out.DATAA
d_in[8] => d_out.DATAA
d_in[9] => d_out.DATAA
d_in[10] => d_out.DATAA
d_in[11] => d_out.DATAA
d_in[12] => d_out.DATAA
d_in[13] => d_out.DATAA
d_in[14] => d_out.DATAA
d_in[15] => d_out.DATAA
d_in[16] => d_out.DATAA
d_in[17] => d_out.DATAA
d_in[18] => d_out.DATAA
d_in[19] => d_out.DATAA
d_in[20] => d_out.DATAA
d_in[21] => d_out.DATAA
d_in[22] => d_out.DATAA
d_in[23] => d_out.DATAA
d_in[24] => d_out.DATAA
d_in[25] => d_out.DATAA
d_in[26] => d_out.DATAA
d_in[27] => d_out.DATAA
d_in[28] => d_out.DATAA
d_in[29] => d_out.DATAA
d_in[30] => d_out.DATAA
d_in[31] => d_out.DATAA
d_out[0] <= d_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[1] <= d_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[2] <= d_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[3] <= d_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[4] <= d_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[5] <= d_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[6] <= d_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[7] <= d_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[8] <= d_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[9] <= d_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[10] <= d_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[11] <= d_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[12] <= d_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[13] <= d_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[14] <= d_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[15] <= d_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[16] <= d_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[17] <= d_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[18] <= d_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[19] <= d_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[20] <= d_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[21] <= d_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[22] <= d_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[23] <= d_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[24] <= d_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[25] <= d_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[26] <= d_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[27] <= d_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[28] <= d_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[29] <= d_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[30] <= d_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[31] <= d_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ControladorVGA|background:inst|mips_pipeline:procesador|add32:IF_PCADD
a[0] => Add0.IN32
a[1] => Add0.IN31
a[2] => Add0.IN30
a[3] => Add0.IN29
a[4] => Add0.IN28
a[5] => Add0.IN27
a[6] => Add0.IN26
a[7] => Add0.IN25
a[8] => Add0.IN24
a[9] => Add0.IN23
a[10] => Add0.IN22
a[11] => Add0.IN21
a[12] => Add0.IN20
a[13] => Add0.IN19
a[14] => Add0.IN18
a[15] => Add0.IN17
a[16] => Add0.IN16
a[17] => Add0.IN15
a[18] => Add0.IN14
a[19] => Add0.IN13
a[20] => Add0.IN12
a[21] => Add0.IN11
a[22] => Add0.IN10
a[23] => Add0.IN9
a[24] => Add0.IN8
a[25] => Add0.IN7
a[26] => Add0.IN6
a[27] => Add0.IN5
a[28] => Add0.IN4
a[29] => Add0.IN3
a[30] => Add0.IN2
a[31] => Add0.IN1
b[0] => Add0.IN64
b[1] => Add0.IN63
b[2] => Add0.IN62
b[3] => Add0.IN61
b[4] => Add0.IN60
b[5] => Add0.IN59
b[6] => Add0.IN58
b[7] => Add0.IN57
b[8] => Add0.IN56
b[9] => Add0.IN55
b[10] => Add0.IN54
b[11] => Add0.IN53
b[12] => Add0.IN52
b[13] => Add0.IN51
b[14] => Add0.IN50
b[15] => Add0.IN49
b[16] => Add0.IN48
b[17] => Add0.IN47
b[18] => Add0.IN46
b[19] => Add0.IN45
b[20] => Add0.IN44
b[21] => Add0.IN43
b[22] => Add0.IN42
b[23] => Add0.IN41
b[24] => Add0.IN40
b[25] => Add0.IN39
b[26] => Add0.IN38
b[27] => Add0.IN37
b[28] => Add0.IN36
b[29] => Add0.IN35
b[30] => Add0.IN34
b[31] => Add0.IN33
result[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|ControladorVGA|background:inst|mips_pipeline:procesador|mux2:IF_SMUX
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
a[0] => y.DATAA
a[1] => y.DATAA
a[2] => y.DATAA
a[3] => y.DATAA
a[4] => y.DATAA
a[5] => y.DATAA
a[6] => y.DATAA
a[7] => y.DATAA
a[8] => y.DATAA
a[9] => y.DATAA
a[10] => y.DATAA
a[11] => y.DATAA
a[12] => y.DATAA
a[13] => y.DATAA
a[14] => y.DATAA
a[15] => y.DATAA
a[16] => y.DATAA
a[17] => y.DATAA
a[18] => y.DATAA
a[19] => y.DATAA
a[20] => y.DATAA
a[21] => y.DATAA
a[22] => y.DATAA
a[23] => y.DATAA
a[24] => y.DATAA
a[25] => y.DATAA
a[26] => y.DATAA
a[27] => y.DATAA
a[28] => y.DATAA
a[29] => y.DATAA
a[30] => y.DATAA
a[31] => y.DATAA
b[0] => y.DATAB
b[1] => y.DATAB
b[2] => y.DATAB
b[3] => y.DATAB
b[4] => y.DATAB
b[5] => y.DATAB
b[6] => y.DATAB
b[7] => y.DATAB
b[8] => y.DATAB
b[9] => y.DATAB
b[10] => y.DATAB
b[11] => y.DATAB
b[12] => y.DATAB
b[13] => y.DATAB
b[14] => y.DATAB
b[15] => y.DATAB
b[16] => y.DATAB
b[17] => y.DATAB
b[18] => y.DATAB
b[19] => y.DATAB
b[20] => y.DATAB
b[21] => y.DATAB
b[22] => y.DATAB
b[23] => y.DATAB
b[24] => y.DATAB
b[25] => y.DATAB
b[26] => y.DATAB
b[27] => y.DATAB
b[28] => y.DATAB
b[29] => y.DATAB
b[30] => y.DATAB
b[31] => y.DATAB
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|ControladorVGA|background:inst|mips_pipeline:procesador|mux2:IF_PCMUX
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
a[0] => y.DATAA
a[1] => y.DATAA
a[2] => y.DATAA
a[3] => y.DATAA
a[4] => y.DATAA
a[5] => y.DATAA
a[6] => y.DATAA
a[7] => y.DATAA
a[8] => y.DATAA
a[9] => y.DATAA
a[10] => y.DATAA
a[11] => y.DATAA
a[12] => y.DATAA
a[13] => y.DATAA
a[14] => y.DATAA
a[15] => y.DATAA
a[16] => y.DATAA
a[17] => y.DATAA
a[18] => y.DATAA
a[19] => y.DATAA
a[20] => y.DATAA
a[21] => y.DATAA
a[22] => y.DATAA
a[23] => y.DATAA
a[24] => y.DATAA
a[25] => y.DATAA
a[26] => y.DATAA
a[27] => y.DATAA
a[28] => y.DATAA
a[29] => y.DATAA
a[30] => y.DATAA
a[31] => y.DATAA
b[0] => y.DATAB
b[1] => y.DATAB
b[2] => y.DATAB
b[3] => y.DATAB
b[4] => y.DATAB
b[5] => y.DATAB
b[6] => y.DATAB
b[7] => y.DATAB
b[8] => y.DATAB
b[9] => y.DATAB
b[10] => y.DATAB
b[11] => y.DATAB
b[12] => y.DATAB
b[13] => y.DATAB
b[14] => y.DATAB
b[15] => y.DATAB
b[16] => y.DATAB
b[17] => y.DATAB
b[18] => y.DATAB
b[19] => y.DATAB
b[20] => y.DATAB
b[21] => y.DATAB
b[22] => y.DATAB
b[23] => y.DATAB
b[24] => y.DATAB
b[25] => y.DATAB
b[26] => y.DATAB
b[27] => y.DATAB
b[28] => y.DATAB
b[29] => y.DATAB
b[30] => y.DATAB
b[31] => y.DATAB
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|ControladorVGA|background:inst|mips_pipeline:procesador|rom32:IMEM
address[0] => ~NO_FANOUT~
address[1] => ~NO_FANOUT~
address[2] => Decoder0.IN6
address[3] => Decoder0.IN5
address[4] => Decoder0.IN4
address[5] => Decoder0.IN3
address[6] => Decoder0.IN2
address[7] => Decoder0.IN1
address[8] => Equal0.IN24
address[9] => Equal0.IN23
address[10] => Equal0.IN22
address[11] => Equal0.IN21
address[12] => Equal0.IN20
address[13] => Equal0.IN19
address[14] => Equal0.IN18
address[15] => Equal0.IN17
address[16] => Equal0.IN16
address[17] => Equal0.IN15
address[18] => Equal0.IN14
address[19] => Equal0.IN13
address[20] => Equal0.IN12
address[21] => Equal0.IN11
address[22] => Equal0.IN10
address[23] => Equal0.IN9
address[24] => Equal0.IN8
address[25] => Equal0.IN7
address[26] => Equal0.IN6
address[27] => Equal0.IN5
address[28] => Equal0.IN4
address[29] => Equal0.IN3
address[30] => Equal0.IN2
address[31] => Equal0.IN1
data_out[0] <= data_out[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]$latch.DB_MAX_OUTPUT_PORT_TYPE


|ControladorVGA|background:inst|mips_pipeline:procesador|reg_file:RFILE
clk => file_array.we_a.CLK
clk => file_array.waddr_a[3].CLK
clk => file_array.waddr_a[2].CLK
clk => file_array.waddr_a[1].CLK
clk => file_array.waddr_a[0].CLK
clk => file_array.data_a[31].CLK
clk => file_array.data_a[30].CLK
clk => file_array.data_a[29].CLK
clk => file_array.data_a[28].CLK
clk => file_array.data_a[27].CLK
clk => file_array.data_a[26].CLK
clk => file_array.data_a[25].CLK
clk => file_array.data_a[24].CLK
clk => file_array.data_a[23].CLK
clk => file_array.data_a[22].CLK
clk => file_array.data_a[21].CLK
clk => file_array.data_a[20].CLK
clk => file_array.data_a[19].CLK
clk => file_array.data_a[18].CLK
clk => file_array.data_a[17].CLK
clk => file_array.data_a[16].CLK
clk => file_array.data_a[15].CLK
clk => file_array.data_a[14].CLK
clk => file_array.data_a[13].CLK
clk => file_array.data_a[12].CLK
clk => file_array.data_a[11].CLK
clk => file_array.data_a[10].CLK
clk => file_array.data_a[9].CLK
clk => file_array.data_a[8].CLK
clk => file_array.data_a[7].CLK
clk => file_array.data_a[6].CLK
clk => file_array.data_a[5].CLK
clk => file_array.data_a[4].CLK
clk => file_array.data_a[3].CLK
clk => file_array.data_a[2].CLK
clk => file_array.data_a[1].CLK
clk => file_array.data_a[0].CLK
clk => file_array.CLK0
RegWrite => always2.IN1
RN1[0] => Equal0.IN31
RN1[0] => file_array.RADDR
RN1[1] => Equal0.IN30
RN1[1] => file_array.RADDR1
RN1[2] => Equal0.IN29
RN1[2] => file_array.RADDR2
RN1[3] => Equal0.IN28
RN1[3] => file_array.RADDR3
RN1[4] => Equal0.IN27
RN2[0] => Equal1.IN31
RN2[0] => file_array.PORTBRADDR
RN2[1] => Equal1.IN30
RN2[1] => file_array.PORTBRADDR1
RN2[2] => Equal1.IN29
RN2[2] => file_array.PORTBRADDR2
RN2[3] => Equal1.IN28
RN2[3] => file_array.PORTBRADDR3
RN2[4] => Equal1.IN27
WN[0] => file_array.waddr_a[0].DATAIN
WN[0] => Equal2.IN31
WN[0] => file_array.WADDR
WN[1] => file_array.waddr_a[1].DATAIN
WN[1] => Equal2.IN30
WN[1] => file_array.WADDR1
WN[2] => file_array.waddr_a[2].DATAIN
WN[2] => Equal2.IN29
WN[2] => file_array.WADDR2
WN[3] => file_array.waddr_a[3].DATAIN
WN[3] => Equal2.IN28
WN[3] => file_array.WADDR3
WN[4] => Equal2.IN27
RD1[0] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[1] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[2] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[3] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[4] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[5] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[6] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[7] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[8] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[9] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[10] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[11] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[12] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[13] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[14] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[15] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[16] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[17] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[18] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[19] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[20] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[21] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[22] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[23] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[24] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[25] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[26] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[27] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[28] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[29] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[30] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[31] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD2[0] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[1] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[2] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[3] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[4] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[5] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[6] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[7] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[8] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[9] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[10] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[11] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[12] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[13] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[14] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[15] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[16] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[17] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[18] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[19] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[20] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[21] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[22] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[23] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[24] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[25] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[26] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[27] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[28] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[29] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[30] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[31] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
WD[0] => file_array.data_a[0].DATAIN
WD[0] => file_array.DATAIN
WD[1] => file_array.data_a[1].DATAIN
WD[1] => file_array.DATAIN1
WD[2] => file_array.data_a[2].DATAIN
WD[2] => file_array.DATAIN2
WD[3] => file_array.data_a[3].DATAIN
WD[3] => file_array.DATAIN3
WD[4] => file_array.data_a[4].DATAIN
WD[4] => file_array.DATAIN4
WD[5] => file_array.data_a[5].DATAIN
WD[5] => file_array.DATAIN5
WD[6] => file_array.data_a[6].DATAIN
WD[6] => file_array.DATAIN6
WD[7] => file_array.data_a[7].DATAIN
WD[7] => file_array.DATAIN7
WD[8] => file_array.data_a[8].DATAIN
WD[8] => file_array.DATAIN8
WD[9] => file_array.data_a[9].DATAIN
WD[9] => file_array.DATAIN9
WD[10] => file_array.data_a[10].DATAIN
WD[10] => file_array.DATAIN10
WD[11] => file_array.data_a[11].DATAIN
WD[11] => file_array.DATAIN11
WD[12] => file_array.data_a[12].DATAIN
WD[12] => file_array.DATAIN12
WD[13] => file_array.data_a[13].DATAIN
WD[13] => file_array.DATAIN13
WD[14] => file_array.data_a[14].DATAIN
WD[14] => file_array.DATAIN14
WD[15] => file_array.data_a[15].DATAIN
WD[15] => file_array.DATAIN15
WD[16] => file_array.data_a[16].DATAIN
WD[16] => file_array.DATAIN16
WD[17] => file_array.data_a[17].DATAIN
WD[17] => file_array.DATAIN17
WD[18] => file_array.data_a[18].DATAIN
WD[18] => file_array.DATAIN18
WD[19] => file_array.data_a[19].DATAIN
WD[19] => file_array.DATAIN19
WD[20] => file_array.data_a[20].DATAIN
WD[20] => file_array.DATAIN20
WD[21] => file_array.data_a[21].DATAIN
WD[21] => file_array.DATAIN21
WD[22] => file_array.data_a[22].DATAIN
WD[22] => file_array.DATAIN22
WD[23] => file_array.data_a[23].DATAIN
WD[23] => file_array.DATAIN23
WD[24] => file_array.data_a[24].DATAIN
WD[24] => file_array.DATAIN24
WD[25] => file_array.data_a[25].DATAIN
WD[25] => file_array.DATAIN25
WD[26] => file_array.data_a[26].DATAIN
WD[26] => file_array.DATAIN26
WD[27] => file_array.data_a[27].DATAIN
WD[27] => file_array.DATAIN27
WD[28] => file_array.data_a[28].DATAIN
WD[28] => file_array.DATAIN28
WD[29] => file_array.data_a[29].DATAIN
WD[29] => file_array.DATAIN29
WD[30] => file_array.data_a[30].DATAIN
WD[30] => file_array.DATAIN30
WD[31] => file_array.data_a[31].DATAIN
WD[31] => file_array.DATAIN31


|ControladorVGA|background:inst|mips_pipeline:procesador|lane_vectorial_control:vector_register_mappingVd
RegisterCode[0] => RegisterVector[0].DATAIN
RegisterCode[1] => RegisterVector[1].DATAIN
RegisterCode[2] => RegisterVector[2].DATAIN
RegisterCode[3] => RegisterVector[3].DATAIN
RegisterCode[4] => ~NO_FANOUT~
RegisterVector[0] <= RegisterCode[0].DB_MAX_OUTPUT_PORT_TYPE
RegisterVector[1] <= RegisterCode[1].DB_MAX_OUTPUT_PORT_TYPE
RegisterVector[2] <= RegisterCode[2].DB_MAX_OUTPUT_PORT_TYPE
RegisterVector[3] <= RegisterCode[3].DB_MAX_OUTPUT_PORT_TYPE


|ControladorVGA|background:inst|mips_pipeline:procesador|lane_vectorial_control:vector_register_mappingVs
RegisterCode[0] => RegisterVector[0].DATAIN
RegisterCode[1] => RegisterVector[1].DATAIN
RegisterCode[2] => RegisterVector[2].DATAIN
RegisterCode[3] => RegisterVector[3].DATAIN
RegisterCode[4] => ~NO_FANOUT~
RegisterVector[0] <= RegisterCode[0].DB_MAX_OUTPUT_PORT_TYPE
RegisterVector[1] <= RegisterCode[1].DB_MAX_OUTPUT_PORT_TYPE
RegisterVector[2] <= RegisterCode[2].DB_MAX_OUTPUT_PORT_TYPE
RegisterVector[3] <= RegisterCode[3].DB_MAX_OUTPUT_PORT_TYPE


|ControladorVGA|background:inst|mips_pipeline:procesador|lane_vectorial_control:vector_register_mappingVt
RegisterCode[0] => RegisterVector[0].DATAIN
RegisterCode[1] => RegisterVector[1].DATAIN
RegisterCode[2] => RegisterVector[2].DATAIN
RegisterCode[3] => RegisterVector[3].DATAIN
RegisterCode[4] => ~NO_FANOUT~
RegisterVector[0] <= RegisterCode[0].DB_MAX_OUTPUT_PORT_TYPE
RegisterVector[1] <= RegisterCode[1].DB_MAX_OUTPUT_PORT_TYPE
RegisterVector[2] <= RegisterCode[2].DB_MAX_OUTPUT_PORT_TYPE
RegisterVector[3] <= RegisterCode[3].DB_MAX_OUTPUT_PORT_TYPE


|ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank
clock => ~NO_FANOUT~
indexVd[0] => Decoder0.IN3
indexVd[0] => Mux64.IN3
indexVd[0] => Mux65.IN3
indexVd[0] => Mux66.IN3
indexVd[0] => Mux67.IN3
indexVd[0] => Mux68.IN3
indexVd[0] => Mux69.IN3
indexVd[0] => Mux70.IN3
indexVd[0] => Mux71.IN3
indexVd[0] => Mux72.IN3
indexVd[0] => Mux73.IN3
indexVd[0] => Mux74.IN3
indexVd[0] => Mux75.IN3
indexVd[0] => Mux76.IN3
indexVd[0] => Mux77.IN3
indexVd[0] => Mux78.IN3
indexVd[0] => Mux79.IN3
indexVd[0] => Mux80.IN3
indexVd[0] => Mux81.IN3
indexVd[0] => Mux82.IN3
indexVd[0] => Mux83.IN3
indexVd[0] => Mux84.IN3
indexVd[0] => Mux85.IN3
indexVd[0] => Mux86.IN3
indexVd[0] => Mux87.IN3
indexVd[0] => Mux88.IN3
indexVd[0] => Mux89.IN3
indexVd[0] => Mux90.IN3
indexVd[0] => Mux91.IN3
indexVd[0] => Mux92.IN3
indexVd[0] => Mux93.IN3
indexVd[0] => Mux94.IN3
indexVd[0] => Mux95.IN3
indexVd[1] => Decoder0.IN2
indexVd[1] => Mux64.IN2
indexVd[1] => Mux65.IN2
indexVd[1] => Mux66.IN2
indexVd[1] => Mux67.IN2
indexVd[1] => Mux68.IN2
indexVd[1] => Mux69.IN2
indexVd[1] => Mux70.IN2
indexVd[1] => Mux71.IN2
indexVd[1] => Mux72.IN2
indexVd[1] => Mux73.IN2
indexVd[1] => Mux74.IN2
indexVd[1] => Mux75.IN2
indexVd[1] => Mux76.IN2
indexVd[1] => Mux77.IN2
indexVd[1] => Mux78.IN2
indexVd[1] => Mux79.IN2
indexVd[1] => Mux80.IN2
indexVd[1] => Mux81.IN2
indexVd[1] => Mux82.IN2
indexVd[1] => Mux83.IN2
indexVd[1] => Mux84.IN2
indexVd[1] => Mux85.IN2
indexVd[1] => Mux86.IN2
indexVd[1] => Mux87.IN2
indexVd[1] => Mux88.IN2
indexVd[1] => Mux89.IN2
indexVd[1] => Mux90.IN2
indexVd[1] => Mux91.IN2
indexVd[1] => Mux92.IN2
indexVd[1] => Mux93.IN2
indexVd[1] => Mux94.IN2
indexVd[1] => Mux95.IN2
indexVd[2] => Decoder0.IN1
indexVd[2] => Mux64.IN1
indexVd[2] => Mux65.IN1
indexVd[2] => Mux66.IN1
indexVd[2] => Mux67.IN1
indexVd[2] => Mux68.IN1
indexVd[2] => Mux69.IN1
indexVd[2] => Mux70.IN1
indexVd[2] => Mux71.IN1
indexVd[2] => Mux72.IN1
indexVd[2] => Mux73.IN1
indexVd[2] => Mux74.IN1
indexVd[2] => Mux75.IN1
indexVd[2] => Mux76.IN1
indexVd[2] => Mux77.IN1
indexVd[2] => Mux78.IN1
indexVd[2] => Mux79.IN1
indexVd[2] => Mux80.IN1
indexVd[2] => Mux81.IN1
indexVd[2] => Mux82.IN1
indexVd[2] => Mux83.IN1
indexVd[2] => Mux84.IN1
indexVd[2] => Mux85.IN1
indexVd[2] => Mux86.IN1
indexVd[2] => Mux87.IN1
indexVd[2] => Mux88.IN1
indexVd[2] => Mux89.IN1
indexVd[2] => Mux90.IN1
indexVd[2] => Mux91.IN1
indexVd[2] => Mux92.IN1
indexVd[2] => Mux93.IN1
indexVd[2] => Mux94.IN1
indexVd[2] => Mux95.IN1
indexVd[3] => Decoder0.IN0
indexVd[3] => Mux64.IN0
indexVd[3] => Mux65.IN0
indexVd[3] => Mux66.IN0
indexVd[3] => Mux67.IN0
indexVd[3] => Mux68.IN0
indexVd[3] => Mux69.IN0
indexVd[3] => Mux70.IN0
indexVd[3] => Mux71.IN0
indexVd[3] => Mux72.IN0
indexVd[3] => Mux73.IN0
indexVd[3] => Mux74.IN0
indexVd[3] => Mux75.IN0
indexVd[3] => Mux76.IN0
indexVd[3] => Mux77.IN0
indexVd[3] => Mux78.IN0
indexVd[3] => Mux79.IN0
indexVd[3] => Mux80.IN0
indexVd[3] => Mux81.IN0
indexVd[3] => Mux82.IN0
indexVd[3] => Mux83.IN0
indexVd[3] => Mux84.IN0
indexVd[3] => Mux85.IN0
indexVd[3] => Mux86.IN0
indexVd[3] => Mux87.IN0
indexVd[3] => Mux88.IN0
indexVd[3] => Mux89.IN0
indexVd[3] => Mux90.IN0
indexVd[3] => Mux91.IN0
indexVd[3] => Mux92.IN0
indexVd[3] => Mux93.IN0
indexVd[3] => Mux94.IN0
indexVd[3] => Mux95.IN0
indexVs[0] => Mux0.IN3
indexVs[0] => Mux1.IN3
indexVs[0] => Mux2.IN3
indexVs[0] => Mux3.IN3
indexVs[0] => Mux4.IN3
indexVs[0] => Mux5.IN3
indexVs[0] => Mux6.IN3
indexVs[0] => Mux7.IN3
indexVs[0] => Mux8.IN3
indexVs[0] => Mux9.IN3
indexVs[0] => Mux10.IN3
indexVs[0] => Mux11.IN3
indexVs[0] => Mux12.IN3
indexVs[0] => Mux13.IN3
indexVs[0] => Mux14.IN3
indexVs[0] => Mux15.IN3
indexVs[0] => Mux16.IN3
indexVs[0] => Mux17.IN3
indexVs[0] => Mux18.IN3
indexVs[0] => Mux19.IN3
indexVs[0] => Mux20.IN3
indexVs[0] => Mux21.IN3
indexVs[0] => Mux22.IN3
indexVs[0] => Mux23.IN3
indexVs[0] => Mux24.IN3
indexVs[0] => Mux25.IN3
indexVs[0] => Mux26.IN3
indexVs[0] => Mux27.IN3
indexVs[0] => Mux28.IN3
indexVs[0] => Mux29.IN3
indexVs[0] => Mux30.IN3
indexVs[0] => Mux31.IN3
indexVs[1] => Mux0.IN2
indexVs[1] => Mux1.IN2
indexVs[1] => Mux2.IN2
indexVs[1] => Mux3.IN2
indexVs[1] => Mux4.IN2
indexVs[1] => Mux5.IN2
indexVs[1] => Mux6.IN2
indexVs[1] => Mux7.IN2
indexVs[1] => Mux8.IN2
indexVs[1] => Mux9.IN2
indexVs[1] => Mux10.IN2
indexVs[1] => Mux11.IN2
indexVs[1] => Mux12.IN2
indexVs[1] => Mux13.IN2
indexVs[1] => Mux14.IN2
indexVs[1] => Mux15.IN2
indexVs[1] => Mux16.IN2
indexVs[1] => Mux17.IN2
indexVs[1] => Mux18.IN2
indexVs[1] => Mux19.IN2
indexVs[1] => Mux20.IN2
indexVs[1] => Mux21.IN2
indexVs[1] => Mux22.IN2
indexVs[1] => Mux23.IN2
indexVs[1] => Mux24.IN2
indexVs[1] => Mux25.IN2
indexVs[1] => Mux26.IN2
indexVs[1] => Mux27.IN2
indexVs[1] => Mux28.IN2
indexVs[1] => Mux29.IN2
indexVs[1] => Mux30.IN2
indexVs[1] => Mux31.IN2
indexVs[2] => Mux0.IN1
indexVs[2] => Mux1.IN1
indexVs[2] => Mux2.IN1
indexVs[2] => Mux3.IN1
indexVs[2] => Mux4.IN1
indexVs[2] => Mux5.IN1
indexVs[2] => Mux6.IN1
indexVs[2] => Mux7.IN1
indexVs[2] => Mux8.IN1
indexVs[2] => Mux9.IN1
indexVs[2] => Mux10.IN1
indexVs[2] => Mux11.IN1
indexVs[2] => Mux12.IN1
indexVs[2] => Mux13.IN1
indexVs[2] => Mux14.IN1
indexVs[2] => Mux15.IN1
indexVs[2] => Mux16.IN1
indexVs[2] => Mux17.IN1
indexVs[2] => Mux18.IN1
indexVs[2] => Mux19.IN1
indexVs[2] => Mux20.IN1
indexVs[2] => Mux21.IN1
indexVs[2] => Mux22.IN1
indexVs[2] => Mux23.IN1
indexVs[2] => Mux24.IN1
indexVs[2] => Mux25.IN1
indexVs[2] => Mux26.IN1
indexVs[2] => Mux27.IN1
indexVs[2] => Mux28.IN1
indexVs[2] => Mux29.IN1
indexVs[2] => Mux30.IN1
indexVs[2] => Mux31.IN1
indexVs[3] => Mux0.IN0
indexVs[3] => Mux1.IN0
indexVs[3] => Mux2.IN0
indexVs[3] => Mux3.IN0
indexVs[3] => Mux4.IN0
indexVs[3] => Mux5.IN0
indexVs[3] => Mux6.IN0
indexVs[3] => Mux7.IN0
indexVs[3] => Mux8.IN0
indexVs[3] => Mux9.IN0
indexVs[3] => Mux10.IN0
indexVs[3] => Mux11.IN0
indexVs[3] => Mux12.IN0
indexVs[3] => Mux13.IN0
indexVs[3] => Mux14.IN0
indexVs[3] => Mux15.IN0
indexVs[3] => Mux16.IN0
indexVs[3] => Mux17.IN0
indexVs[3] => Mux18.IN0
indexVs[3] => Mux19.IN0
indexVs[3] => Mux20.IN0
indexVs[3] => Mux21.IN0
indexVs[3] => Mux22.IN0
indexVs[3] => Mux23.IN0
indexVs[3] => Mux24.IN0
indexVs[3] => Mux25.IN0
indexVs[3] => Mux26.IN0
indexVs[3] => Mux27.IN0
indexVs[3] => Mux28.IN0
indexVs[3] => Mux29.IN0
indexVs[3] => Mux30.IN0
indexVs[3] => Mux31.IN0
indexVt[0] => Mux32.IN3
indexVt[0] => Mux33.IN3
indexVt[0] => Mux34.IN3
indexVt[0] => Mux35.IN3
indexVt[0] => Mux36.IN3
indexVt[0] => Mux37.IN3
indexVt[0] => Mux38.IN3
indexVt[0] => Mux39.IN3
indexVt[0] => Mux40.IN3
indexVt[0] => Mux41.IN3
indexVt[0] => Mux42.IN3
indexVt[0] => Mux43.IN3
indexVt[0] => Mux44.IN3
indexVt[0] => Mux45.IN3
indexVt[0] => Mux46.IN3
indexVt[0] => Mux47.IN3
indexVt[0] => Mux48.IN3
indexVt[0] => Mux49.IN3
indexVt[0] => Mux50.IN3
indexVt[0] => Mux51.IN3
indexVt[0] => Mux52.IN3
indexVt[0] => Mux53.IN3
indexVt[0] => Mux54.IN3
indexVt[0] => Mux55.IN3
indexVt[0] => Mux56.IN3
indexVt[0] => Mux57.IN3
indexVt[0] => Mux58.IN3
indexVt[0] => Mux59.IN3
indexVt[0] => Mux60.IN3
indexVt[0] => Mux61.IN3
indexVt[0] => Mux62.IN3
indexVt[0] => Mux63.IN3
indexVt[1] => Mux32.IN2
indexVt[1] => Mux33.IN2
indexVt[1] => Mux34.IN2
indexVt[1] => Mux35.IN2
indexVt[1] => Mux36.IN2
indexVt[1] => Mux37.IN2
indexVt[1] => Mux38.IN2
indexVt[1] => Mux39.IN2
indexVt[1] => Mux40.IN2
indexVt[1] => Mux41.IN2
indexVt[1] => Mux42.IN2
indexVt[1] => Mux43.IN2
indexVt[1] => Mux44.IN2
indexVt[1] => Mux45.IN2
indexVt[1] => Mux46.IN2
indexVt[1] => Mux47.IN2
indexVt[1] => Mux48.IN2
indexVt[1] => Mux49.IN2
indexVt[1] => Mux50.IN2
indexVt[1] => Mux51.IN2
indexVt[1] => Mux52.IN2
indexVt[1] => Mux53.IN2
indexVt[1] => Mux54.IN2
indexVt[1] => Mux55.IN2
indexVt[1] => Mux56.IN2
indexVt[1] => Mux57.IN2
indexVt[1] => Mux58.IN2
indexVt[1] => Mux59.IN2
indexVt[1] => Mux60.IN2
indexVt[1] => Mux61.IN2
indexVt[1] => Mux62.IN2
indexVt[1] => Mux63.IN2
indexVt[2] => Mux32.IN1
indexVt[2] => Mux33.IN1
indexVt[2] => Mux34.IN1
indexVt[2] => Mux35.IN1
indexVt[2] => Mux36.IN1
indexVt[2] => Mux37.IN1
indexVt[2] => Mux38.IN1
indexVt[2] => Mux39.IN1
indexVt[2] => Mux40.IN1
indexVt[2] => Mux41.IN1
indexVt[2] => Mux42.IN1
indexVt[2] => Mux43.IN1
indexVt[2] => Mux44.IN1
indexVt[2] => Mux45.IN1
indexVt[2] => Mux46.IN1
indexVt[2] => Mux47.IN1
indexVt[2] => Mux48.IN1
indexVt[2] => Mux49.IN1
indexVt[2] => Mux50.IN1
indexVt[2] => Mux51.IN1
indexVt[2] => Mux52.IN1
indexVt[2] => Mux53.IN1
indexVt[2] => Mux54.IN1
indexVt[2] => Mux55.IN1
indexVt[2] => Mux56.IN1
indexVt[2] => Mux57.IN1
indexVt[2] => Mux58.IN1
indexVt[2] => Mux59.IN1
indexVt[2] => Mux60.IN1
indexVt[2] => Mux61.IN1
indexVt[2] => Mux62.IN1
indexVt[2] => Mux63.IN1
indexVt[3] => Mux32.IN0
indexVt[3] => Mux33.IN0
indexVt[3] => Mux34.IN0
indexVt[3] => Mux35.IN0
indexVt[3] => Mux36.IN0
indexVt[3] => Mux37.IN0
indexVt[3] => Mux38.IN0
indexVt[3] => Mux39.IN0
indexVt[3] => Mux40.IN0
indexVt[3] => Mux41.IN0
indexVt[3] => Mux42.IN0
indexVt[3] => Mux43.IN0
indexVt[3] => Mux44.IN0
indexVt[3] => Mux45.IN0
indexVt[3] => Mux46.IN0
indexVt[3] => Mux47.IN0
indexVt[3] => Mux48.IN0
indexVt[3] => Mux49.IN0
indexVt[3] => Mux50.IN0
indexVt[3] => Mux51.IN0
indexVt[3] => Mux52.IN0
indexVt[3] => Mux53.IN0
indexVt[3] => Mux54.IN0
indexVt[3] => Mux55.IN0
indexVt[3] => Mux56.IN0
indexVt[3] => Mux57.IN0
indexVt[3] => Mux58.IN0
indexVt[3] => Mux59.IN0
indexVt[3] => Mux60.IN0
indexVt[3] => Mux61.IN0
indexVt[3] => Mux62.IN0
indexVt[3] => Mux63.IN0
update_register[0] => VECREG[0][0].DATAIN
update_register[0] => VECREG[1][0].DATAIN
update_register[0] => VECREG[2][0].DATAIN
update_register[0] => VECREG[3][0].DATAIN
update_register[0] => VECREG[4][0].DATAIN
update_register[0] => VECREG[5][0].DATAIN
update_register[0] => VECREG[6][0].DATAIN
update_register[0] => VECREG[7][0].DATAIN
update_register[0] => VECREG[8][0].DATAIN
update_register[0] => VECREG[9][0].DATAIN
update_register[0] => VECREG[10][0].DATAIN
update_register[0] => VECREG[11][0].DATAIN
update_register[0] => VECREG[12][0].DATAIN
update_register[0] => VECREG[13][0].DATAIN
update_register[0] => VECREG[14][0].DATAIN
update_register[0] => VECREG[15][0].DATAIN
update_register[1] => VECREG[0][1].DATAIN
update_register[1] => VECREG[1][1].DATAIN
update_register[1] => VECREG[2][1].DATAIN
update_register[1] => VECREG[3][1].DATAIN
update_register[1] => VECREG[4][1].DATAIN
update_register[1] => VECREG[5][1].DATAIN
update_register[1] => VECREG[6][1].DATAIN
update_register[1] => VECREG[7][1].DATAIN
update_register[1] => VECREG[8][1].DATAIN
update_register[1] => VECREG[9][1].DATAIN
update_register[1] => VECREG[10][1].DATAIN
update_register[1] => VECREG[11][1].DATAIN
update_register[1] => VECREG[12][1].DATAIN
update_register[1] => VECREG[13][1].DATAIN
update_register[1] => VECREG[14][1].DATAIN
update_register[1] => VECREG[15][1].DATAIN
update_register[2] => VECREG[0][2].DATAIN
update_register[2] => VECREG[1][2].DATAIN
update_register[2] => VECREG[2][2].DATAIN
update_register[2] => VECREG[3][2].DATAIN
update_register[2] => VECREG[4][2].DATAIN
update_register[2] => VECREG[5][2].DATAIN
update_register[2] => VECREG[6][2].DATAIN
update_register[2] => VECREG[7][2].DATAIN
update_register[2] => VECREG[8][2].DATAIN
update_register[2] => VECREG[9][2].DATAIN
update_register[2] => VECREG[10][2].DATAIN
update_register[2] => VECREG[11][2].DATAIN
update_register[2] => VECREG[12][2].DATAIN
update_register[2] => VECREG[13][2].DATAIN
update_register[2] => VECREG[14][2].DATAIN
update_register[2] => VECREG[15][2].DATAIN
update_register[3] => VECREG[0][3].DATAIN
update_register[3] => VECREG[1][3].DATAIN
update_register[3] => VECREG[2][3].DATAIN
update_register[3] => VECREG[3][3].DATAIN
update_register[3] => VECREG[4][3].DATAIN
update_register[3] => VECREG[5][3].DATAIN
update_register[3] => VECREG[6][3].DATAIN
update_register[3] => VECREG[7][3].DATAIN
update_register[3] => VECREG[8][3].DATAIN
update_register[3] => VECREG[9][3].DATAIN
update_register[3] => VECREG[10][3].DATAIN
update_register[3] => VECREG[11][3].DATAIN
update_register[3] => VECREG[12][3].DATAIN
update_register[3] => VECREG[13][3].DATAIN
update_register[3] => VECREG[14][3].DATAIN
update_register[3] => VECREG[15][3].DATAIN
update_register[4] => VECREG[0][4].DATAIN
update_register[4] => VECREG[1][4].DATAIN
update_register[4] => VECREG[2][4].DATAIN
update_register[4] => VECREG[3][4].DATAIN
update_register[4] => VECREG[4][4].DATAIN
update_register[4] => VECREG[5][4].DATAIN
update_register[4] => VECREG[6][4].DATAIN
update_register[4] => VECREG[7][4].DATAIN
update_register[4] => VECREG[8][4].DATAIN
update_register[4] => VECREG[9][4].DATAIN
update_register[4] => VECREG[10][4].DATAIN
update_register[4] => VECREG[11][4].DATAIN
update_register[4] => VECREG[12][4].DATAIN
update_register[4] => VECREG[13][4].DATAIN
update_register[4] => VECREG[14][4].DATAIN
update_register[4] => VECREG[15][4].DATAIN
update_register[5] => VECREG[0][5].DATAIN
update_register[5] => VECREG[1][5].DATAIN
update_register[5] => VECREG[2][5].DATAIN
update_register[5] => VECREG[3][5].DATAIN
update_register[5] => VECREG[4][5].DATAIN
update_register[5] => VECREG[5][5].DATAIN
update_register[5] => VECREG[6][5].DATAIN
update_register[5] => VECREG[7][5].DATAIN
update_register[5] => VECREG[8][5].DATAIN
update_register[5] => VECREG[9][5].DATAIN
update_register[5] => VECREG[10][5].DATAIN
update_register[5] => VECREG[11][5].DATAIN
update_register[5] => VECREG[12][5].DATAIN
update_register[5] => VECREG[13][5].DATAIN
update_register[5] => VECREG[14][5].DATAIN
update_register[5] => VECREG[15][5].DATAIN
update_register[6] => VECREG[0][6].DATAIN
update_register[6] => VECREG[1][6].DATAIN
update_register[6] => VECREG[2][6].DATAIN
update_register[6] => VECREG[3][6].DATAIN
update_register[6] => VECREG[4][6].DATAIN
update_register[6] => VECREG[5][6].DATAIN
update_register[6] => VECREG[6][6].DATAIN
update_register[6] => VECREG[7][6].DATAIN
update_register[6] => VECREG[8][6].DATAIN
update_register[6] => VECREG[9][6].DATAIN
update_register[6] => VECREG[10][6].DATAIN
update_register[6] => VECREG[11][6].DATAIN
update_register[6] => VECREG[12][6].DATAIN
update_register[6] => VECREG[13][6].DATAIN
update_register[6] => VECREG[14][6].DATAIN
update_register[6] => VECREG[15][6].DATAIN
update_register[7] => VECREG[0][7].DATAIN
update_register[7] => VECREG[1][7].DATAIN
update_register[7] => VECREG[2][7].DATAIN
update_register[7] => VECREG[3][7].DATAIN
update_register[7] => VECREG[4][7].DATAIN
update_register[7] => VECREG[5][7].DATAIN
update_register[7] => VECREG[6][7].DATAIN
update_register[7] => VECREG[7][7].DATAIN
update_register[7] => VECREG[8][7].DATAIN
update_register[7] => VECREG[9][7].DATAIN
update_register[7] => VECREG[10][7].DATAIN
update_register[7] => VECREG[11][7].DATAIN
update_register[7] => VECREG[12][7].DATAIN
update_register[7] => VECREG[13][7].DATAIN
update_register[7] => VECREG[14][7].DATAIN
update_register[7] => VECREG[15][7].DATAIN
update_register[8] => VECREG[0][8].DATAIN
update_register[8] => VECREG[1][8].DATAIN
update_register[8] => VECREG[2][8].DATAIN
update_register[8] => VECREG[3][8].DATAIN
update_register[8] => VECREG[4][8].DATAIN
update_register[8] => VECREG[5][8].DATAIN
update_register[8] => VECREG[6][8].DATAIN
update_register[8] => VECREG[7][8].DATAIN
update_register[8] => VECREG[8][8].DATAIN
update_register[8] => VECREG[9][8].DATAIN
update_register[8] => VECREG[10][8].DATAIN
update_register[8] => VECREG[11][8].DATAIN
update_register[8] => VECREG[12][8].DATAIN
update_register[8] => VECREG[13][8].DATAIN
update_register[8] => VECREG[14][8].DATAIN
update_register[8] => VECREG[15][8].DATAIN
update_register[9] => VECREG[0][9].DATAIN
update_register[9] => VECREG[1][9].DATAIN
update_register[9] => VECREG[2][9].DATAIN
update_register[9] => VECREG[3][9].DATAIN
update_register[9] => VECREG[4][9].DATAIN
update_register[9] => VECREG[5][9].DATAIN
update_register[9] => VECREG[6][9].DATAIN
update_register[9] => VECREG[7][9].DATAIN
update_register[9] => VECREG[8][9].DATAIN
update_register[9] => VECREG[9][9].DATAIN
update_register[9] => VECREG[10][9].DATAIN
update_register[9] => VECREG[11][9].DATAIN
update_register[9] => VECREG[12][9].DATAIN
update_register[9] => VECREG[13][9].DATAIN
update_register[9] => VECREG[14][9].DATAIN
update_register[9] => VECREG[15][9].DATAIN
update_register[10] => VECREG[0][10].DATAIN
update_register[10] => VECREG[1][10].DATAIN
update_register[10] => VECREG[2][10].DATAIN
update_register[10] => VECREG[3][10].DATAIN
update_register[10] => VECREG[4][10].DATAIN
update_register[10] => VECREG[5][10].DATAIN
update_register[10] => VECREG[6][10].DATAIN
update_register[10] => VECREG[7][10].DATAIN
update_register[10] => VECREG[8][10].DATAIN
update_register[10] => VECREG[9][10].DATAIN
update_register[10] => VECREG[10][10].DATAIN
update_register[10] => VECREG[11][10].DATAIN
update_register[10] => VECREG[12][10].DATAIN
update_register[10] => VECREG[13][10].DATAIN
update_register[10] => VECREG[14][10].DATAIN
update_register[10] => VECREG[15][10].DATAIN
update_register[11] => VECREG[0][11].DATAIN
update_register[11] => VECREG[1][11].DATAIN
update_register[11] => VECREG[2][11].DATAIN
update_register[11] => VECREG[3][11].DATAIN
update_register[11] => VECREG[4][11].DATAIN
update_register[11] => VECREG[5][11].DATAIN
update_register[11] => VECREG[6][11].DATAIN
update_register[11] => VECREG[7][11].DATAIN
update_register[11] => VECREG[8][11].DATAIN
update_register[11] => VECREG[9][11].DATAIN
update_register[11] => VECREG[10][11].DATAIN
update_register[11] => VECREG[11][11].DATAIN
update_register[11] => VECREG[12][11].DATAIN
update_register[11] => VECREG[13][11].DATAIN
update_register[11] => VECREG[14][11].DATAIN
update_register[11] => VECREG[15][11].DATAIN
update_register[12] => VECREG[0][12].DATAIN
update_register[12] => VECREG[1][12].DATAIN
update_register[12] => VECREG[2][12].DATAIN
update_register[12] => VECREG[3][12].DATAIN
update_register[12] => VECREG[4][12].DATAIN
update_register[12] => VECREG[5][12].DATAIN
update_register[12] => VECREG[6][12].DATAIN
update_register[12] => VECREG[7][12].DATAIN
update_register[12] => VECREG[8][12].DATAIN
update_register[12] => VECREG[9][12].DATAIN
update_register[12] => VECREG[10][12].DATAIN
update_register[12] => VECREG[11][12].DATAIN
update_register[12] => VECREG[12][12].DATAIN
update_register[12] => VECREG[13][12].DATAIN
update_register[12] => VECREG[14][12].DATAIN
update_register[12] => VECREG[15][12].DATAIN
update_register[13] => VECREG[0][13].DATAIN
update_register[13] => VECREG[1][13].DATAIN
update_register[13] => VECREG[2][13].DATAIN
update_register[13] => VECREG[3][13].DATAIN
update_register[13] => VECREG[4][13].DATAIN
update_register[13] => VECREG[5][13].DATAIN
update_register[13] => VECREG[6][13].DATAIN
update_register[13] => VECREG[7][13].DATAIN
update_register[13] => VECREG[8][13].DATAIN
update_register[13] => VECREG[9][13].DATAIN
update_register[13] => VECREG[10][13].DATAIN
update_register[13] => VECREG[11][13].DATAIN
update_register[13] => VECREG[12][13].DATAIN
update_register[13] => VECREG[13][13].DATAIN
update_register[13] => VECREG[14][13].DATAIN
update_register[13] => VECREG[15][13].DATAIN
update_register[14] => VECREG[0][14].DATAIN
update_register[14] => VECREG[1][14].DATAIN
update_register[14] => VECREG[2][14].DATAIN
update_register[14] => VECREG[3][14].DATAIN
update_register[14] => VECREG[4][14].DATAIN
update_register[14] => VECREG[5][14].DATAIN
update_register[14] => VECREG[6][14].DATAIN
update_register[14] => VECREG[7][14].DATAIN
update_register[14] => VECREG[8][14].DATAIN
update_register[14] => VECREG[9][14].DATAIN
update_register[14] => VECREG[10][14].DATAIN
update_register[14] => VECREG[11][14].DATAIN
update_register[14] => VECREG[12][14].DATAIN
update_register[14] => VECREG[13][14].DATAIN
update_register[14] => VECREG[14][14].DATAIN
update_register[14] => VECREG[15][14].DATAIN
update_register[15] => VECREG[0][15].DATAIN
update_register[15] => VECREG[1][15].DATAIN
update_register[15] => VECREG[2][15].DATAIN
update_register[15] => VECREG[3][15].DATAIN
update_register[15] => VECREG[4][15].DATAIN
update_register[15] => VECREG[5][15].DATAIN
update_register[15] => VECREG[6][15].DATAIN
update_register[15] => VECREG[7][15].DATAIN
update_register[15] => VECREG[8][15].DATAIN
update_register[15] => VECREG[9][15].DATAIN
update_register[15] => VECREG[10][15].DATAIN
update_register[15] => VECREG[11][15].DATAIN
update_register[15] => VECREG[12][15].DATAIN
update_register[15] => VECREG[13][15].DATAIN
update_register[15] => VECREG[14][15].DATAIN
update_register[15] => VECREG[15][15].DATAIN
update_register[16] => VECREG[0][16].DATAIN
update_register[16] => VECREG[1][16].DATAIN
update_register[16] => VECREG[2][16].DATAIN
update_register[16] => VECREG[3][16].DATAIN
update_register[16] => VECREG[4][16].DATAIN
update_register[16] => VECREG[5][16].DATAIN
update_register[16] => VECREG[6][16].DATAIN
update_register[16] => VECREG[7][16].DATAIN
update_register[16] => VECREG[8][16].DATAIN
update_register[16] => VECREG[9][16].DATAIN
update_register[16] => VECREG[10][16].DATAIN
update_register[16] => VECREG[11][16].DATAIN
update_register[16] => VECREG[12][16].DATAIN
update_register[16] => VECREG[13][16].DATAIN
update_register[16] => VECREG[14][16].DATAIN
update_register[16] => VECREG[15][16].DATAIN
update_register[17] => VECREG[0][17].DATAIN
update_register[17] => VECREG[1][17].DATAIN
update_register[17] => VECREG[2][17].DATAIN
update_register[17] => VECREG[3][17].DATAIN
update_register[17] => VECREG[4][17].DATAIN
update_register[17] => VECREG[5][17].DATAIN
update_register[17] => VECREG[6][17].DATAIN
update_register[17] => VECREG[7][17].DATAIN
update_register[17] => VECREG[8][17].DATAIN
update_register[17] => VECREG[9][17].DATAIN
update_register[17] => VECREG[10][17].DATAIN
update_register[17] => VECREG[11][17].DATAIN
update_register[17] => VECREG[12][17].DATAIN
update_register[17] => VECREG[13][17].DATAIN
update_register[17] => VECREG[14][17].DATAIN
update_register[17] => VECREG[15][17].DATAIN
update_register[18] => VECREG[0][18].DATAIN
update_register[18] => VECREG[1][18].DATAIN
update_register[18] => VECREG[2][18].DATAIN
update_register[18] => VECREG[3][18].DATAIN
update_register[18] => VECREG[4][18].DATAIN
update_register[18] => VECREG[5][18].DATAIN
update_register[18] => VECREG[6][18].DATAIN
update_register[18] => VECREG[7][18].DATAIN
update_register[18] => VECREG[8][18].DATAIN
update_register[18] => VECREG[9][18].DATAIN
update_register[18] => VECREG[10][18].DATAIN
update_register[18] => VECREG[11][18].DATAIN
update_register[18] => VECREG[12][18].DATAIN
update_register[18] => VECREG[13][18].DATAIN
update_register[18] => VECREG[14][18].DATAIN
update_register[18] => VECREG[15][18].DATAIN
update_register[19] => VECREG[0][19].DATAIN
update_register[19] => VECREG[1][19].DATAIN
update_register[19] => VECREG[2][19].DATAIN
update_register[19] => VECREG[3][19].DATAIN
update_register[19] => VECREG[4][19].DATAIN
update_register[19] => VECREG[5][19].DATAIN
update_register[19] => VECREG[6][19].DATAIN
update_register[19] => VECREG[7][19].DATAIN
update_register[19] => VECREG[8][19].DATAIN
update_register[19] => VECREG[9][19].DATAIN
update_register[19] => VECREG[10][19].DATAIN
update_register[19] => VECREG[11][19].DATAIN
update_register[19] => VECREG[12][19].DATAIN
update_register[19] => VECREG[13][19].DATAIN
update_register[19] => VECREG[14][19].DATAIN
update_register[19] => VECREG[15][19].DATAIN
update_register[20] => VECREG[0][20].DATAIN
update_register[20] => VECREG[1][20].DATAIN
update_register[20] => VECREG[2][20].DATAIN
update_register[20] => VECREG[3][20].DATAIN
update_register[20] => VECREG[4][20].DATAIN
update_register[20] => VECREG[5][20].DATAIN
update_register[20] => VECREG[6][20].DATAIN
update_register[20] => VECREG[7][20].DATAIN
update_register[20] => VECREG[8][20].DATAIN
update_register[20] => VECREG[9][20].DATAIN
update_register[20] => VECREG[10][20].DATAIN
update_register[20] => VECREG[11][20].DATAIN
update_register[20] => VECREG[12][20].DATAIN
update_register[20] => VECREG[13][20].DATAIN
update_register[20] => VECREG[14][20].DATAIN
update_register[20] => VECREG[15][20].DATAIN
update_register[21] => VECREG[0][21].DATAIN
update_register[21] => VECREG[1][21].DATAIN
update_register[21] => VECREG[2][21].DATAIN
update_register[21] => VECREG[3][21].DATAIN
update_register[21] => VECREG[4][21].DATAIN
update_register[21] => VECREG[5][21].DATAIN
update_register[21] => VECREG[6][21].DATAIN
update_register[21] => VECREG[7][21].DATAIN
update_register[21] => VECREG[8][21].DATAIN
update_register[21] => VECREG[9][21].DATAIN
update_register[21] => VECREG[10][21].DATAIN
update_register[21] => VECREG[11][21].DATAIN
update_register[21] => VECREG[12][21].DATAIN
update_register[21] => VECREG[13][21].DATAIN
update_register[21] => VECREG[14][21].DATAIN
update_register[21] => VECREG[15][21].DATAIN
update_register[22] => VECREG[0][22].DATAIN
update_register[22] => VECREG[1][22].DATAIN
update_register[22] => VECREG[2][22].DATAIN
update_register[22] => VECREG[3][22].DATAIN
update_register[22] => VECREG[4][22].DATAIN
update_register[22] => VECREG[5][22].DATAIN
update_register[22] => VECREG[6][22].DATAIN
update_register[22] => VECREG[7][22].DATAIN
update_register[22] => VECREG[8][22].DATAIN
update_register[22] => VECREG[9][22].DATAIN
update_register[22] => VECREG[10][22].DATAIN
update_register[22] => VECREG[11][22].DATAIN
update_register[22] => VECREG[12][22].DATAIN
update_register[22] => VECREG[13][22].DATAIN
update_register[22] => VECREG[14][22].DATAIN
update_register[22] => VECREG[15][22].DATAIN
update_register[23] => VECREG[0][23].DATAIN
update_register[23] => VECREG[1][23].DATAIN
update_register[23] => VECREG[2][23].DATAIN
update_register[23] => VECREG[3][23].DATAIN
update_register[23] => VECREG[4][23].DATAIN
update_register[23] => VECREG[5][23].DATAIN
update_register[23] => VECREG[6][23].DATAIN
update_register[23] => VECREG[7][23].DATAIN
update_register[23] => VECREG[8][23].DATAIN
update_register[23] => VECREG[9][23].DATAIN
update_register[23] => VECREG[10][23].DATAIN
update_register[23] => VECREG[11][23].DATAIN
update_register[23] => VECREG[12][23].DATAIN
update_register[23] => VECREG[13][23].DATAIN
update_register[23] => VECREG[14][23].DATAIN
update_register[23] => VECREG[15][23].DATAIN
update_register[24] => VECREG[0][24].DATAIN
update_register[24] => VECREG[1][24].DATAIN
update_register[24] => VECREG[2][24].DATAIN
update_register[24] => VECREG[3][24].DATAIN
update_register[24] => VECREG[4][24].DATAIN
update_register[24] => VECREG[5][24].DATAIN
update_register[24] => VECREG[6][24].DATAIN
update_register[24] => VECREG[7][24].DATAIN
update_register[24] => VECREG[8][24].DATAIN
update_register[24] => VECREG[9][24].DATAIN
update_register[24] => VECREG[10][24].DATAIN
update_register[24] => VECREG[11][24].DATAIN
update_register[24] => VECREG[12][24].DATAIN
update_register[24] => VECREG[13][24].DATAIN
update_register[24] => VECREG[14][24].DATAIN
update_register[24] => VECREG[15][24].DATAIN
update_register[25] => VECREG[0][25].DATAIN
update_register[25] => VECREG[1][25].DATAIN
update_register[25] => VECREG[2][25].DATAIN
update_register[25] => VECREG[3][25].DATAIN
update_register[25] => VECREG[4][25].DATAIN
update_register[25] => VECREG[5][25].DATAIN
update_register[25] => VECREG[6][25].DATAIN
update_register[25] => VECREG[7][25].DATAIN
update_register[25] => VECREG[8][25].DATAIN
update_register[25] => VECREG[9][25].DATAIN
update_register[25] => VECREG[10][25].DATAIN
update_register[25] => VECREG[11][25].DATAIN
update_register[25] => VECREG[12][25].DATAIN
update_register[25] => VECREG[13][25].DATAIN
update_register[25] => VECREG[14][25].DATAIN
update_register[25] => VECREG[15][25].DATAIN
update_register[26] => VECREG[0][26].DATAIN
update_register[26] => VECREG[1][26].DATAIN
update_register[26] => VECREG[2][26].DATAIN
update_register[26] => VECREG[3][26].DATAIN
update_register[26] => VECREG[4][26].DATAIN
update_register[26] => VECREG[5][26].DATAIN
update_register[26] => VECREG[6][26].DATAIN
update_register[26] => VECREG[7][26].DATAIN
update_register[26] => VECREG[8][26].DATAIN
update_register[26] => VECREG[9][26].DATAIN
update_register[26] => VECREG[10][26].DATAIN
update_register[26] => VECREG[11][26].DATAIN
update_register[26] => VECREG[12][26].DATAIN
update_register[26] => VECREG[13][26].DATAIN
update_register[26] => VECREG[14][26].DATAIN
update_register[26] => VECREG[15][26].DATAIN
update_register[27] => VECREG[0][27].DATAIN
update_register[27] => VECREG[1][27].DATAIN
update_register[27] => VECREG[2][27].DATAIN
update_register[27] => VECREG[3][27].DATAIN
update_register[27] => VECREG[4][27].DATAIN
update_register[27] => VECREG[5][27].DATAIN
update_register[27] => VECREG[6][27].DATAIN
update_register[27] => VECREG[7][27].DATAIN
update_register[27] => VECREG[8][27].DATAIN
update_register[27] => VECREG[9][27].DATAIN
update_register[27] => VECREG[10][27].DATAIN
update_register[27] => VECREG[11][27].DATAIN
update_register[27] => VECREG[12][27].DATAIN
update_register[27] => VECREG[13][27].DATAIN
update_register[27] => VECREG[14][27].DATAIN
update_register[27] => VECREG[15][27].DATAIN
update_register[28] => VECREG[0][28].DATAIN
update_register[28] => VECREG[1][28].DATAIN
update_register[28] => VECREG[2][28].DATAIN
update_register[28] => VECREG[3][28].DATAIN
update_register[28] => VECREG[4][28].DATAIN
update_register[28] => VECREG[5][28].DATAIN
update_register[28] => VECREG[6][28].DATAIN
update_register[28] => VECREG[7][28].DATAIN
update_register[28] => VECREG[8][28].DATAIN
update_register[28] => VECREG[9][28].DATAIN
update_register[28] => VECREG[10][28].DATAIN
update_register[28] => VECREG[11][28].DATAIN
update_register[28] => VECREG[12][28].DATAIN
update_register[28] => VECREG[13][28].DATAIN
update_register[28] => VECREG[14][28].DATAIN
update_register[28] => VECREG[15][28].DATAIN
update_register[29] => VECREG[0][29].DATAIN
update_register[29] => VECREG[1][29].DATAIN
update_register[29] => VECREG[2][29].DATAIN
update_register[29] => VECREG[3][29].DATAIN
update_register[29] => VECREG[4][29].DATAIN
update_register[29] => VECREG[5][29].DATAIN
update_register[29] => VECREG[6][29].DATAIN
update_register[29] => VECREG[7][29].DATAIN
update_register[29] => VECREG[8][29].DATAIN
update_register[29] => VECREG[9][29].DATAIN
update_register[29] => VECREG[10][29].DATAIN
update_register[29] => VECREG[11][29].DATAIN
update_register[29] => VECREG[12][29].DATAIN
update_register[29] => VECREG[13][29].DATAIN
update_register[29] => VECREG[14][29].DATAIN
update_register[29] => VECREG[15][29].DATAIN
update_register[30] => VECREG[0][30].DATAIN
update_register[30] => VECREG[1][30].DATAIN
update_register[30] => VECREG[2][30].DATAIN
update_register[30] => VECREG[3][30].DATAIN
update_register[30] => VECREG[4][30].DATAIN
update_register[30] => VECREG[5][30].DATAIN
update_register[30] => VECREG[6][30].DATAIN
update_register[30] => VECREG[7][30].DATAIN
update_register[30] => VECREG[8][30].DATAIN
update_register[30] => VECREG[9][30].DATAIN
update_register[30] => VECREG[10][30].DATAIN
update_register[30] => VECREG[11][30].DATAIN
update_register[30] => VECREG[12][30].DATAIN
update_register[30] => VECREG[13][30].DATAIN
update_register[30] => VECREG[14][30].DATAIN
update_register[30] => VECREG[15][30].DATAIN
update_register[31] => VECREG[0][31].DATAIN
update_register[31] => VECREG[1][31].DATAIN
update_register[31] => VECREG[2][31].DATAIN
update_register[31] => VECREG[3][31].DATAIN
update_register[31] => VECREG[4][31].DATAIN
update_register[31] => VECREG[5][31].DATAIN
update_register[31] => VECREG[6][31].DATAIN
update_register[31] => VECREG[7][31].DATAIN
update_register[31] => VECREG[8][31].DATAIN
update_register[31] => VECREG[9][31].DATAIN
update_register[31] => VECREG[10][31].DATAIN
update_register[31] => VECREG[11][31].DATAIN
update_register[31] => VECREG[12][31].DATAIN
update_register[31] => VECREG[13][31].DATAIN
update_register[31] => VECREG[14][31].DATAIN
update_register[31] => VECREG[15][31].DATAIN
update_enable => VECREG[0][1].IN1
update_enable => VECREG[1][0].IN1
update_enable => VECREG[2][0].IN1
update_enable => VECREG[3][0].IN1
update_enable => VECREG[4][0].IN1
update_enable => VECREG[5][0].IN1
update_enable => VECREG[6][0].IN1
update_enable => VECREG[7][0].IN1
update_enable => VECREG[8][0].IN1
update_enable => VECREG[9][0].IN1
update_enable => VECREG[10][0].IN1
update_enable => VECREG[11][0].IN1
update_enable => VECREG[12][0].IN1
update_enable => VECREG[13][0].IN1
update_enable => VECREG[14][0].IN1
update_enable => VECREG[15][0].IN1
registerSource1[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
registerSource1[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
registerSource1[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
registerSource1[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
registerSource1[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
registerSource1[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
registerSource1[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
registerSource1[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
registerSource1[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
registerSource1[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
registerSource1[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
registerSource1[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
registerSource1[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
registerSource1[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
registerSource1[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
registerSource1[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
registerSource1[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
registerSource1[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
registerSource1[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
registerSource1[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
registerSource1[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
registerSource1[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
registerSource1[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
registerSource1[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
registerSource1[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
registerSource1[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
registerSource1[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
registerSource1[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
registerSource1[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
registerSource1[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
registerSource1[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
registerSource1[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
registerSource2[0] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
registerSource2[1] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
registerSource2[2] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
registerSource2[3] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
registerSource2[4] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
registerSource2[5] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
registerSource2[6] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
registerSource2[7] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
registerSource2[8] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
registerSource2[9] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
registerSource2[10] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
registerSource2[11] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
registerSource2[12] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
registerSource2[13] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
registerSource2[14] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
registerSource2[15] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
registerSource2[16] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
registerSource2[17] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
registerSource2[18] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
registerSource2[19] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
registerSource2[20] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
registerSource2[21] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
registerSource2[22] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
registerSource2[23] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
registerSource2[24] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
registerSource2[25] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
registerSource2[26] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
registerSource2[27] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
registerSource2[28] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
registerSource2[29] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
registerSource2[30] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
registerSource2[31] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
registerDestination[0] <= Mux95.DB_MAX_OUTPUT_PORT_TYPE
registerDestination[1] <= Mux94.DB_MAX_OUTPUT_PORT_TYPE
registerDestination[2] <= Mux93.DB_MAX_OUTPUT_PORT_TYPE
registerDestination[3] <= Mux92.DB_MAX_OUTPUT_PORT_TYPE
registerDestination[4] <= Mux91.DB_MAX_OUTPUT_PORT_TYPE
registerDestination[5] <= Mux90.DB_MAX_OUTPUT_PORT_TYPE
registerDestination[6] <= Mux89.DB_MAX_OUTPUT_PORT_TYPE
registerDestination[7] <= Mux88.DB_MAX_OUTPUT_PORT_TYPE
registerDestination[8] <= Mux87.DB_MAX_OUTPUT_PORT_TYPE
registerDestination[9] <= Mux86.DB_MAX_OUTPUT_PORT_TYPE
registerDestination[10] <= Mux85.DB_MAX_OUTPUT_PORT_TYPE
registerDestination[11] <= Mux84.DB_MAX_OUTPUT_PORT_TYPE
registerDestination[12] <= Mux83.DB_MAX_OUTPUT_PORT_TYPE
registerDestination[13] <= Mux82.DB_MAX_OUTPUT_PORT_TYPE
registerDestination[14] <= Mux81.DB_MAX_OUTPUT_PORT_TYPE
registerDestination[15] <= Mux80.DB_MAX_OUTPUT_PORT_TYPE
registerDestination[16] <= Mux79.DB_MAX_OUTPUT_PORT_TYPE
registerDestination[17] <= Mux78.DB_MAX_OUTPUT_PORT_TYPE
registerDestination[18] <= Mux77.DB_MAX_OUTPUT_PORT_TYPE
registerDestination[19] <= Mux76.DB_MAX_OUTPUT_PORT_TYPE
registerDestination[20] <= Mux75.DB_MAX_OUTPUT_PORT_TYPE
registerDestination[21] <= Mux74.DB_MAX_OUTPUT_PORT_TYPE
registerDestination[22] <= Mux73.DB_MAX_OUTPUT_PORT_TYPE
registerDestination[23] <= Mux72.DB_MAX_OUTPUT_PORT_TYPE
registerDestination[24] <= Mux71.DB_MAX_OUTPUT_PORT_TYPE
registerDestination[25] <= Mux70.DB_MAX_OUTPUT_PORT_TYPE
registerDestination[26] <= Mux69.DB_MAX_OUTPUT_PORT_TYPE
registerDestination[27] <= Mux68.DB_MAX_OUTPUT_PORT_TYPE
registerDestination[28] <= Mux67.DB_MAX_OUTPUT_PORT_TYPE
registerDestination[29] <= Mux66.DB_MAX_OUTPUT_PORT_TYPE
registerDestination[30] <= Mux65.DB_MAX_OUTPUT_PORT_TYPE
registerDestination[31] <= Mux64.DB_MAX_OUTPUT_PORT_TYPE


|ControladorVGA|background:inst|mips_pipeline:procesador|control_pipeline:CTL
opcode[0] => Decoder0.IN4
opcode[1] => Decoder0.IN3
opcode[2] => Decoder0.IN2
opcode[3] => Decoder0.IN1
opcode[4] => Decoder0.IN0
RegDst <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ALUSrc <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
MemtoReg <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
RegWrite <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
MemRead <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
MemWrite <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
Branch <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
ALUOperation[0] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ALUOperation[1] <= ALUOperation.DB_MAX_OUTPUT_PORT_TYPE
ALUOperation[2] <= <GND>
ALUOperation[3] <= ALUOperation.DB_MAX_OUTPUT_PORT_TYPE
Jump <= <GND>
TipoInstr <= <GND>


|ControladorVGA|background:inst|mips_pipeline:procesador|control_pipeline_vectorial:CTL_vectorial
opcode[0] => Decoder0.IN4
opcode[1] => Decoder0.IN3
opcode[2] => Decoder0.IN2
opcode[3] => Decoder0.IN1
opcode[4] => Decoder0.IN0
RegDst <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
MemtoReg <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
RegWrite <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
MemRead <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
MemWrite <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
ALUOperation[0] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ALUOperation[1] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ALUOperation[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ALUOperation[3] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
TipoInstr <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE


|ControladorVGA|background:inst|mips_pipeline:procesador|mux2:ID_RW_SMUX
sel => y.OUTPUTSELECT
a[0] => y.DATAA
b[0] => y.DATAB
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE


|ControladorVGA|background:inst|mips_pipeline:procesador|mux2:ID_MR_SMUX
sel => y.OUTPUTSELECT
a[0] => y.DATAA
b[0] => y.DATAB
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE


|ControladorVGA|background:inst|mips_pipeline:procesador|mux2:ID_MW_SMUX
sel => y.OUTPUTSELECT
a[0] => y.DATAA
b[0] => y.DATAB
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE


|ControladorVGA|background:inst|mips_pipeline:procesador|mux2:ID_BR_SMUX
sel => y.OUTPUTSELECT
a[0] => y.DATAA
b[0] => y.DATAB
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE


|ControladorVGA|background:inst|mips_pipeline:procesador|mux2:ID_JU_SMUX
sel => y.OUTPUTSELECT
a[0] => y.DATAA
b[0] => y.DATAB
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE


|ControladorVGA|background:inst|mips_pipeline:procesador|add32:EX_BRADD
a[0] => Add0.IN32
a[1] => Add0.IN31
a[2] => Add0.IN30
a[3] => Add0.IN29
a[4] => Add0.IN28
a[5] => Add0.IN27
a[6] => Add0.IN26
a[7] => Add0.IN25
a[8] => Add0.IN24
a[9] => Add0.IN23
a[10] => Add0.IN22
a[11] => Add0.IN21
a[12] => Add0.IN20
a[13] => Add0.IN19
a[14] => Add0.IN18
a[15] => Add0.IN17
a[16] => Add0.IN16
a[17] => Add0.IN15
a[18] => Add0.IN14
a[19] => Add0.IN13
a[20] => Add0.IN12
a[21] => Add0.IN11
a[22] => Add0.IN10
a[23] => Add0.IN9
a[24] => Add0.IN8
a[25] => Add0.IN7
a[26] => Add0.IN6
a[27] => Add0.IN5
a[28] => Add0.IN4
a[29] => Add0.IN3
a[30] => Add0.IN2
a[31] => Add0.IN1
b[0] => Add0.IN64
b[1] => Add0.IN63
b[2] => Add0.IN62
b[3] => Add0.IN61
b[4] => Add0.IN60
b[5] => Add0.IN59
b[6] => Add0.IN58
b[7] => Add0.IN57
b[8] => Add0.IN56
b[9] => Add0.IN55
b[10] => Add0.IN54
b[11] => Add0.IN53
b[12] => Add0.IN52
b[13] => Add0.IN51
b[14] => Add0.IN50
b[15] => Add0.IN49
b[16] => Add0.IN48
b[17] => Add0.IN47
b[18] => Add0.IN46
b[19] => Add0.IN45
b[20] => Add0.IN44
b[21] => Add0.IN43
b[22] => Add0.IN42
b[23] => Add0.IN41
b[24] => Add0.IN40
b[25] => Add0.IN39
b[26] => Add0.IN38
b[27] => Add0.IN37
b[28] => Add0.IN36
b[29] => Add0.IN35
b[30] => Add0.IN34
b[31] => Add0.IN33
result[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|ControladorVGA|background:inst|mips_pipeline:procesador|mux2:ALUMUX
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
a[0] => y.DATAA
a[1] => y.DATAA
a[2] => y.DATAA
a[3] => y.DATAA
a[4] => y.DATAA
a[5] => y.DATAA
a[6] => y.DATAA
a[7] => y.DATAA
a[8] => y.DATAA
a[9] => y.DATAA
a[10] => y.DATAA
a[11] => y.DATAA
a[12] => y.DATAA
a[13] => y.DATAA
a[14] => y.DATAA
a[15] => y.DATAA
a[16] => y.DATAA
a[17] => y.DATAA
a[18] => y.DATAA
a[19] => y.DATAA
a[20] => y.DATAA
a[21] => y.DATAA
a[22] => y.DATAA
a[23] => y.DATAA
a[24] => y.DATAA
a[25] => y.DATAA
a[26] => y.DATAA
a[27] => y.DATAA
a[28] => y.DATAA
a[29] => y.DATAA
a[30] => y.DATAA
a[31] => y.DATAA
b[0] => y.DATAB
b[1] => y.DATAB
b[2] => y.DATAB
b[3] => y.DATAB
b[4] => y.DATAB
b[5] => y.DATAB
b[6] => y.DATAB
b[7] => y.DATAB
b[8] => y.DATAB
b[9] => y.DATAB
b[10] => y.DATAB
b[11] => y.DATAB
b[12] => y.DATAB
b[13] => y.DATAB
b[14] => y.DATAB
b[15] => y.DATAB
b[16] => y.DATAB
b[17] => y.DATAB
b[18] => y.DATAB
b[19] => y.DATAB
b[20] => y.DATAB
b[21] => y.DATAB
b[22] => y.DATAB
b[23] => y.DATAB
b[24] => y.DATAB
b[25] => y.DATAB
b[26] => y.DATAB
b[27] => y.DATAB
b[28] => y.DATAB
b[29] => y.DATAB
b[30] => y.DATAB
b[31] => y.DATAB
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|ControladorVGA|background:inst|mips_pipeline:procesador|alu:EX_ALU
ctl[0] => Mux0.IN18
ctl[0] => Mux1.IN18
ctl[0] => Mux2.IN18
ctl[0] => Mux3.IN18
ctl[0] => Mux4.IN18
ctl[0] => Mux5.IN18
ctl[0] => Mux6.IN18
ctl[0] => Mux7.IN18
ctl[0] => Mux8.IN18
ctl[0] => Mux9.IN18
ctl[0] => Mux10.IN18
ctl[0] => Mux11.IN18
ctl[0] => Mux12.IN18
ctl[0] => Mux13.IN18
ctl[0] => Mux14.IN18
ctl[0] => Mux15.IN18
ctl[0] => Mux16.IN18
ctl[0] => Mux17.IN18
ctl[0] => Mux18.IN18
ctl[0] => Mux19.IN18
ctl[0] => Mux20.IN18
ctl[0] => Mux21.IN18
ctl[0] => Mux22.IN18
ctl[0] => Mux23.IN18
ctl[0] => Mux24.IN18
ctl[0] => Mux25.IN18
ctl[0] => Mux26.IN18
ctl[0] => Mux27.IN18
ctl[0] => Mux28.IN18
ctl[0] => Mux29.IN18
ctl[0] => Mux30.IN18
ctl[0] => Mux31.IN18
ctl[1] => Mux0.IN17
ctl[1] => Mux1.IN17
ctl[1] => Mux2.IN17
ctl[1] => Mux3.IN17
ctl[1] => Mux4.IN17
ctl[1] => Mux5.IN17
ctl[1] => Mux6.IN17
ctl[1] => Mux7.IN17
ctl[1] => Mux8.IN17
ctl[1] => Mux9.IN17
ctl[1] => Mux10.IN17
ctl[1] => Mux11.IN17
ctl[1] => Mux12.IN17
ctl[1] => Mux13.IN17
ctl[1] => Mux14.IN17
ctl[1] => Mux15.IN17
ctl[1] => Mux16.IN17
ctl[1] => Mux17.IN17
ctl[1] => Mux18.IN17
ctl[1] => Mux19.IN17
ctl[1] => Mux20.IN17
ctl[1] => Mux21.IN17
ctl[1] => Mux22.IN17
ctl[1] => Mux23.IN17
ctl[1] => Mux24.IN17
ctl[1] => Mux25.IN17
ctl[1] => Mux26.IN17
ctl[1] => Mux27.IN17
ctl[1] => Mux28.IN17
ctl[1] => Mux29.IN17
ctl[1] => Mux30.IN17
ctl[1] => Mux31.IN17
ctl[2] => Mux0.IN16
ctl[2] => Mux1.IN16
ctl[2] => Mux2.IN16
ctl[2] => Mux3.IN16
ctl[2] => Mux4.IN16
ctl[2] => Mux5.IN16
ctl[2] => Mux6.IN16
ctl[2] => Mux7.IN16
ctl[2] => Mux8.IN16
ctl[2] => Mux9.IN16
ctl[2] => Mux10.IN16
ctl[2] => Mux11.IN16
ctl[2] => Mux12.IN16
ctl[2] => Mux13.IN16
ctl[2] => Mux14.IN16
ctl[2] => Mux15.IN16
ctl[2] => Mux16.IN16
ctl[2] => Mux17.IN16
ctl[2] => Mux18.IN16
ctl[2] => Mux19.IN16
ctl[2] => Mux20.IN16
ctl[2] => Mux21.IN16
ctl[2] => Mux22.IN16
ctl[2] => Mux23.IN16
ctl[2] => Mux24.IN16
ctl[2] => Mux25.IN16
ctl[2] => Mux26.IN16
ctl[2] => Mux27.IN16
ctl[2] => Mux28.IN16
ctl[2] => Mux29.IN16
ctl[2] => Mux30.IN16
ctl[2] => Mux31.IN16
ctl[3] => Mux0.IN15
ctl[3] => Mux1.IN15
ctl[3] => Mux2.IN15
ctl[3] => Mux3.IN15
ctl[3] => Mux4.IN15
ctl[3] => Mux5.IN15
ctl[3] => Mux6.IN15
ctl[3] => Mux7.IN15
ctl[3] => Mux8.IN15
ctl[3] => Mux9.IN15
ctl[3] => Mux10.IN15
ctl[3] => Mux11.IN15
ctl[3] => Mux12.IN15
ctl[3] => Mux13.IN15
ctl[3] => Mux14.IN15
ctl[3] => Mux15.IN15
ctl[3] => Mux16.IN15
ctl[3] => Mux17.IN15
ctl[3] => Mux18.IN15
ctl[3] => Mux19.IN15
ctl[3] => Mux20.IN15
ctl[3] => Mux21.IN15
ctl[3] => Mux22.IN15
ctl[3] => Mux23.IN15
ctl[3] => Mux24.IN15
ctl[3] => Mux25.IN15
ctl[3] => Mux26.IN15
ctl[3] => Mux27.IN15
ctl[3] => Mux28.IN15
ctl[3] => Mux29.IN15
ctl[3] => Mux30.IN15
ctl[3] => Mux31.IN15
a[0] => Add0.IN32
a[0] => result.IN0
a[0] => Add1.IN64
a[1] => Add0.IN31
a[1] => result.IN0
a[1] => Add1.IN63
a[2] => Add0.IN30
a[2] => result.IN0
a[2] => Add1.IN62
a[3] => Add0.IN29
a[3] => result.IN0
a[3] => Add1.IN61
a[4] => Add0.IN28
a[4] => result.IN0
a[4] => Add1.IN60
a[5] => Add0.IN27
a[5] => result.IN0
a[5] => Add1.IN59
a[6] => Add0.IN26
a[6] => result.IN0
a[6] => Add1.IN58
a[7] => Add0.IN25
a[7] => result.IN0
a[7] => Add1.IN57
a[8] => Add0.IN24
a[8] => result.IN0
a[8] => Add1.IN56
a[9] => Add0.IN23
a[9] => result.IN0
a[9] => Add1.IN55
a[10] => Add0.IN22
a[10] => result.IN0
a[10] => Add1.IN54
a[11] => Add0.IN21
a[11] => result.IN0
a[11] => Add1.IN53
a[12] => Add0.IN20
a[12] => result.IN0
a[12] => Add1.IN52
a[13] => Add0.IN19
a[13] => result.IN0
a[13] => Add1.IN51
a[14] => Add0.IN18
a[14] => result.IN0
a[14] => Add1.IN50
a[15] => Add0.IN17
a[15] => result.IN0
a[15] => Add1.IN49
a[16] => Add0.IN16
a[16] => result.IN0
a[16] => Add1.IN48
a[17] => Add0.IN15
a[17] => result.IN0
a[17] => Add1.IN47
a[18] => Add0.IN14
a[18] => result.IN0
a[18] => Add1.IN46
a[19] => Add0.IN13
a[19] => result.IN0
a[19] => Add1.IN45
a[20] => Add0.IN12
a[20] => result.IN0
a[20] => Add1.IN44
a[21] => Add0.IN11
a[21] => result.IN0
a[21] => Add1.IN43
a[22] => Add0.IN10
a[22] => result.IN0
a[22] => Add1.IN42
a[23] => Add0.IN9
a[23] => result.IN0
a[23] => Add1.IN41
a[24] => Add0.IN8
a[24] => result.IN0
a[24] => Add1.IN40
a[25] => Add0.IN7
a[25] => result.IN0
a[25] => Add1.IN39
a[26] => Add0.IN6
a[26] => result.IN0
a[26] => Add1.IN38
a[27] => Add0.IN5
a[27] => result.IN0
a[27] => Add1.IN37
a[28] => Add0.IN4
a[28] => result.IN0
a[28] => Add1.IN36
a[29] => Add0.IN3
a[29] => result.IN0
a[29] => Add1.IN35
a[30] => Add0.IN2
a[30] => result.IN0
a[30] => Add1.IN34
a[31] => Add0.IN1
a[31] => result.IN0
a[31] => Add1.IN33
b[0] => Add0.IN64
b[0] => result.IN1
b[0] => Mux31.IN19
b[0] => Add1.IN32
b[1] => Add0.IN63
b[1] => result.IN1
b[1] => Mux30.IN19
b[1] => Add1.IN31
b[2] => Add0.IN62
b[2] => result.IN1
b[2] => Mux29.IN19
b[2] => Add1.IN30
b[3] => Add0.IN61
b[3] => result.IN1
b[3] => Mux28.IN19
b[3] => Add1.IN29
b[4] => Add0.IN60
b[4] => result.IN1
b[4] => Mux27.IN19
b[4] => Add1.IN28
b[5] => Add0.IN59
b[5] => result.IN1
b[5] => Mux26.IN19
b[5] => Add1.IN27
b[6] => Add0.IN58
b[6] => result.IN1
b[6] => Mux25.IN19
b[6] => Add1.IN26
b[7] => Add0.IN57
b[7] => result.IN1
b[7] => Mux24.IN19
b[7] => Add1.IN25
b[8] => Add0.IN56
b[8] => result.IN1
b[8] => Mux23.IN19
b[8] => Add1.IN24
b[9] => Add0.IN55
b[9] => result.IN1
b[9] => Mux22.IN19
b[9] => Add1.IN23
b[10] => Add0.IN54
b[10] => result.IN1
b[10] => Mux21.IN19
b[10] => Add1.IN22
b[11] => Add0.IN53
b[11] => result.IN1
b[11] => Mux20.IN19
b[11] => Add1.IN21
b[12] => Add0.IN52
b[12] => result.IN1
b[12] => Mux19.IN19
b[12] => Add1.IN20
b[13] => Add0.IN51
b[13] => result.IN1
b[13] => Mux18.IN19
b[13] => Add1.IN19
b[14] => Add0.IN50
b[14] => result.IN1
b[14] => Mux17.IN19
b[14] => Add1.IN18
b[15] => Add0.IN49
b[15] => result.IN1
b[15] => Mux16.IN19
b[15] => Add1.IN17
b[16] => Add0.IN48
b[16] => result.IN1
b[16] => Mux15.IN19
b[16] => Add1.IN16
b[17] => Add0.IN47
b[17] => result.IN1
b[17] => Mux14.IN19
b[17] => Add1.IN15
b[18] => Add0.IN46
b[18] => result.IN1
b[18] => Mux13.IN19
b[18] => Add1.IN14
b[19] => Add0.IN45
b[19] => result.IN1
b[19] => Mux12.IN19
b[19] => Add1.IN13
b[20] => Add0.IN44
b[20] => result.IN1
b[20] => Mux11.IN19
b[20] => Add1.IN12
b[21] => Add0.IN43
b[21] => result.IN1
b[21] => Mux10.IN19
b[21] => Add1.IN11
b[22] => Add0.IN42
b[22] => result.IN1
b[22] => Mux9.IN19
b[22] => Add1.IN10
b[23] => Add0.IN41
b[23] => result.IN1
b[23] => Mux8.IN19
b[23] => Add1.IN9
b[24] => Add0.IN40
b[24] => result.IN1
b[24] => Mux7.IN19
b[24] => Add1.IN8
b[25] => Add0.IN39
b[25] => result.IN1
b[25] => Mux6.IN19
b[25] => Add1.IN7
b[26] => Add0.IN38
b[26] => result.IN1
b[26] => Mux5.IN19
b[26] => Add1.IN6
b[27] => Add0.IN37
b[27] => result.IN1
b[27] => Mux4.IN19
b[27] => Add1.IN5
b[28] => Add0.IN36
b[28] => result.IN1
b[28] => Mux3.IN19
b[28] => Add1.IN4
b[29] => Add0.IN35
b[29] => result.IN1
b[29] => Mux2.IN19
b[29] => Add1.IN3
b[30] => Add0.IN34
b[30] => result.IN1
b[30] => Mux1.IN19
b[30] => Add1.IN2
b[31] => Add0.IN33
b[31] => result.IN1
b[31] => Mux0.IN19
b[31] => Add1.IN1
result[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
zero <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|ControladorVGA|background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[0].lane_vectorial
clock => ~NO_FANOUT~
reset => ~NO_FANOUT~
op[0] => Mux0.IN18
op[0] => Mux1.IN18
op[0] => Mux2.IN18
op[0] => Mux3.IN18
op[0] => Mux4.IN18
op[0] => Mux5.IN18
op[0] => Mux6.IN18
op[0] => Mux7.IN18
op[1] => Mux0.IN17
op[1] => Mux1.IN17
op[1] => Mux2.IN17
op[1] => Mux3.IN17
op[1] => Mux4.IN17
op[1] => Mux5.IN17
op[1] => Mux6.IN17
op[1] => Mux7.IN17
op[2] => Mux0.IN16
op[2] => Mux1.IN16
op[2] => Mux2.IN16
op[2] => Mux3.IN16
op[2] => Mux4.IN16
op[2] => Mux5.IN16
op[2] => Mux6.IN16
op[2] => Mux7.IN16
op[3] => Mux0.IN15
op[3] => Mux1.IN15
op[3] => Mux2.IN15
op[3] => Mux3.IN15
op[3] => Mux4.IN15
op[3] => Mux5.IN15
op[3] => Mux6.IN15
op[3] => Mux7.IN15
imm16[0] => result.IN0
imm16[0] => Mux7.IN19
imm16[1] => result.IN0
imm16[1] => Mux6.IN19
imm16[2] => result.IN0
imm16[2] => Mux5.IN19
imm16[3] => result.IN0
imm16[3] => Mux4.IN19
imm16[4] => result.IN0
imm16[4] => Mux3.IN19
imm16[5] => result.IN0
imm16[5] => Mux2.IN19
imm16[6] => result.IN0
imm16[6] => Mux1.IN19
imm16[7] => result.IN0
imm16[7] => Mux0.IN19
imm16[8] => ~NO_FANOUT~
imm16[9] => ~NO_FANOUT~
imm16[10] => ~NO_FANOUT~
imm16[11] => ~NO_FANOUT~
imm16[12] => ~NO_FANOUT~
imm16[13] => ~NO_FANOUT~
imm16[14] => ~NO_FANOUT~
imm16[15] => ~NO_FANOUT~
shamt[0] => ShiftLeft0.IN12
shamt[0] => ShiftRight0.IN12
shamt[0] => Equal0.IN23
shamt[0] => Equal1.IN23
shamt[0] => Equal2.IN23
shamt[0] => Equal3.IN23
shamt[0] => Equal4.IN23
shamt[0] => Equal5.IN23
shamt[0] => Equal6.IN23
shamt[1] => ShiftLeft0.IN11
shamt[1] => ShiftRight0.IN11
shamt[1] => Equal0.IN22
shamt[1] => Equal1.IN22
shamt[1] => Equal2.IN22
shamt[1] => Equal3.IN22
shamt[1] => Equal4.IN22
shamt[1] => Equal5.IN22
shamt[1] => Equal6.IN22
shamt[2] => ShiftLeft0.IN10
shamt[2] => ShiftRight0.IN10
shamt[2] => Equal0.IN21
shamt[2] => Equal1.IN21
shamt[2] => Equal2.IN21
shamt[2] => Equal3.IN21
shamt[2] => Equal4.IN21
shamt[2] => Equal5.IN21
shamt[2] => Equal6.IN21
shamt[3] => ShiftLeft0.IN9
shamt[3] => ShiftRight0.IN9
shamt[3] => Equal0.IN20
shamt[3] => Equal1.IN20
shamt[3] => Equal2.IN20
shamt[3] => Equal3.IN20
shamt[3] => Equal4.IN20
shamt[3] => Equal5.IN20
shamt[3] => Equal6.IN20
shamt[4] => ShiftLeft0.IN8
shamt[4] => ShiftRight0.IN8
shamt[4] => Equal0.IN19
shamt[4] => Equal1.IN19
shamt[4] => Equal2.IN19
shamt[4] => Equal3.IN19
shamt[4] => Equal4.IN19
shamt[4] => Equal5.IN19
shamt[4] => Equal6.IN19
shamt[5] => ShiftLeft0.IN7
shamt[5] => ShiftRight0.IN7
shamt[5] => Equal0.IN18
shamt[5] => Equal1.IN18
shamt[5] => Equal2.IN18
shamt[5] => Equal3.IN18
shamt[5] => Equal4.IN18
shamt[5] => Equal5.IN18
shamt[5] => Equal6.IN18
shamt[6] => ShiftLeft0.IN6
shamt[6] => ShiftRight0.IN6
shamt[6] => Equal0.IN17
shamt[6] => Equal1.IN17
shamt[6] => Equal2.IN17
shamt[6] => Equal3.IN17
shamt[6] => Equal4.IN17
shamt[6] => Equal5.IN17
shamt[6] => Equal6.IN17
shamt[7] => ShiftLeft0.IN5
shamt[7] => ShiftRight0.IN5
shamt[7] => Equal0.IN16
shamt[7] => Equal1.IN16
shamt[7] => Equal2.IN16
shamt[7] => Equal3.IN16
shamt[7] => Equal4.IN16
shamt[7] => Equal5.IN16
shamt[7] => Equal6.IN16
shamt[8] => ShiftLeft0.IN4
shamt[8] => ShiftRight0.IN4
shamt[8] => Equal0.IN15
shamt[8] => Equal1.IN15
shamt[8] => Equal2.IN15
shamt[8] => Equal3.IN15
shamt[8] => Equal4.IN15
shamt[8] => Equal5.IN15
shamt[8] => Equal6.IN15
shamt[9] => ShiftLeft0.IN3
shamt[9] => ShiftRight0.IN3
shamt[9] => Equal0.IN14
shamt[9] => Equal1.IN14
shamt[9] => Equal2.IN14
shamt[9] => Equal3.IN14
shamt[9] => Equal4.IN14
shamt[9] => Equal5.IN14
shamt[9] => Equal6.IN14
shamt[10] => ShiftLeft0.IN2
shamt[10] => ShiftRight0.IN2
shamt[10] => Equal0.IN13
shamt[10] => Equal1.IN13
shamt[10] => Equal2.IN13
shamt[10] => Equal3.IN13
shamt[10] => Equal4.IN13
shamt[10] => Equal5.IN13
shamt[10] => Equal6.IN13
shamt[11] => ShiftLeft0.IN1
shamt[11] => ShiftRight0.IN1
shamt[11] => Equal0.IN12
shamt[11] => Equal1.IN12
shamt[11] => Equal2.IN12
shamt[11] => Equal3.IN12
shamt[11] => Equal4.IN12
shamt[11] => Equal5.IN12
shamt[11] => Equal6.IN12
data_out[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
vector_Vd[0] => ~NO_FANOUT~
vector_Vd[1] => ~NO_FANOUT~
vector_Vd[2] => ~NO_FANOUT~
vector_Vd[3] => ~NO_FANOUT~
vector_Vd[4] => ~NO_FANOUT~
vector_Vd[5] => ~NO_FANOUT~
vector_Vd[6] => ~NO_FANOUT~
vector_Vd[7] => ~NO_FANOUT~
vector_Vd[8] => ~NO_FANOUT~
vector_Vd[9] => ~NO_FANOUT~
vector_Vd[10] => ~NO_FANOUT~
vector_Vd[11] => ~NO_FANOUT~
vector_Vd[12] => ~NO_FANOUT~
vector_Vd[13] => ~NO_FANOUT~
vector_Vd[14] => ~NO_FANOUT~
vector_Vd[15] => ~NO_FANOUT~
vector_Vd[16] => ~NO_FANOUT~
vector_Vd[17] => ~NO_FANOUT~
vector_Vd[18] => ~NO_FANOUT~
vector_Vd[19] => ~NO_FANOUT~
vector_Vd[20] => ~NO_FANOUT~
vector_Vd[21] => ~NO_FANOUT~
vector_Vd[22] => ~NO_FANOUT~
vector_Vd[23] => ~NO_FANOUT~
vector_Vd[24] => ~NO_FANOUT~
vector_Vd[25] => ~NO_FANOUT~
vector_Vd[26] => ~NO_FANOUT~
vector_Vd[27] => ~NO_FANOUT~
vector_Vd[28] => ~NO_FANOUT~
vector_Vd[29] => ~NO_FANOUT~
vector_Vd[30] => ~NO_FANOUT~
vector_Vd[31] => ~NO_FANOUT~
vector_Vs[0] => Add0.IN16
vector_Vs[0] => result.IN1
vector_Vs[0] => Add1.IN16
vector_Vs[0] => ShiftLeft0.IN20
vector_Vs[0] => ShiftRight0.IN20
vector_Vs[0] => Selector0.IN15
vector_Vs[0] => Selector1.IN15
vector_Vs[0] => Selector2.IN15
vector_Vs[0] => Selector3.IN15
vector_Vs[0] => Selector4.IN15
vector_Vs[0] => Selector5.IN15
vector_Vs[0] => Selector6.IN15
vector_Vs[0] => Selector7.IN15
vector_Vs[0] => Selector8.IN15
vector_Vs[0] => Selector9.IN15
vector_Vs[0] => Selector10.IN15
vector_Vs[0] => Selector11.IN15
vector_Vs[0] => Selector12.IN15
vector_Vs[0] => Selector13.IN15
vector_Vs[0] => Selector14.IN15
vector_Vs[0] => Selector15.IN15
vector_Vs[1] => Add0.IN15
vector_Vs[1] => result.IN1
vector_Vs[1] => Add1.IN15
vector_Vs[1] => ShiftLeft0.IN19
vector_Vs[1] => ShiftRight0.IN19
vector_Vs[1] => Selector0.IN14
vector_Vs[1] => Selector1.IN14
vector_Vs[1] => Selector2.IN14
vector_Vs[1] => Selector3.IN14
vector_Vs[1] => Selector4.IN14
vector_Vs[1] => Selector5.IN14
vector_Vs[1] => Selector6.IN14
vector_Vs[1] => Selector7.IN14
vector_Vs[1] => Selector8.IN14
vector_Vs[1] => Selector9.IN14
vector_Vs[1] => Selector10.IN14
vector_Vs[1] => Selector11.IN14
vector_Vs[1] => Selector12.IN14
vector_Vs[1] => Selector13.IN14
vector_Vs[1] => Selector14.IN14
vector_Vs[1] => Selector15.IN14
vector_Vs[2] => Add0.IN14
vector_Vs[2] => result.IN1
vector_Vs[2] => Add1.IN14
vector_Vs[2] => ShiftLeft0.IN18
vector_Vs[2] => ShiftRight0.IN18
vector_Vs[2] => Selector0.IN13
vector_Vs[2] => Selector1.IN13
vector_Vs[2] => Selector2.IN13
vector_Vs[2] => Selector3.IN13
vector_Vs[2] => Selector4.IN13
vector_Vs[2] => Selector5.IN13
vector_Vs[2] => Selector6.IN13
vector_Vs[2] => Selector7.IN13
vector_Vs[2] => Selector8.IN13
vector_Vs[2] => Selector9.IN13
vector_Vs[2] => Selector10.IN13
vector_Vs[2] => Selector11.IN13
vector_Vs[2] => Selector12.IN13
vector_Vs[2] => Selector13.IN13
vector_Vs[2] => Selector14.IN13
vector_Vs[2] => Selector15.IN13
vector_Vs[3] => Add0.IN13
vector_Vs[3] => result.IN1
vector_Vs[3] => Add1.IN13
vector_Vs[3] => ShiftLeft0.IN17
vector_Vs[3] => ShiftRight0.IN17
vector_Vs[3] => Selector0.IN12
vector_Vs[3] => Selector1.IN12
vector_Vs[3] => Selector2.IN12
vector_Vs[3] => Selector3.IN12
vector_Vs[3] => Selector4.IN12
vector_Vs[3] => Selector5.IN12
vector_Vs[3] => Selector6.IN12
vector_Vs[3] => Selector7.IN12
vector_Vs[3] => Selector8.IN12
vector_Vs[3] => Selector9.IN12
vector_Vs[3] => Selector10.IN12
vector_Vs[3] => Selector11.IN12
vector_Vs[3] => Selector12.IN12
vector_Vs[3] => Selector13.IN12
vector_Vs[3] => Selector14.IN12
vector_Vs[3] => Selector15.IN12
vector_Vs[4] => Add0.IN12
vector_Vs[4] => result.IN1
vector_Vs[4] => Add1.IN12
vector_Vs[4] => ShiftLeft0.IN16
vector_Vs[4] => ShiftRight0.IN16
vector_Vs[4] => Selector0.IN11
vector_Vs[4] => Selector1.IN11
vector_Vs[4] => Selector2.IN11
vector_Vs[4] => Selector3.IN11
vector_Vs[4] => Selector4.IN11
vector_Vs[4] => Selector5.IN11
vector_Vs[4] => Selector6.IN11
vector_Vs[4] => Selector7.IN11
vector_Vs[4] => Selector8.IN11
vector_Vs[4] => Selector9.IN11
vector_Vs[4] => Selector10.IN11
vector_Vs[4] => Selector11.IN11
vector_Vs[4] => Selector12.IN11
vector_Vs[4] => Selector13.IN11
vector_Vs[4] => Selector14.IN11
vector_Vs[4] => Selector15.IN11
vector_Vs[5] => Add0.IN11
vector_Vs[5] => result.IN1
vector_Vs[5] => Add1.IN11
vector_Vs[5] => ShiftLeft0.IN15
vector_Vs[5] => ShiftRight0.IN15
vector_Vs[5] => Selector0.IN10
vector_Vs[5] => Selector1.IN10
vector_Vs[5] => Selector2.IN10
vector_Vs[5] => Selector3.IN10
vector_Vs[5] => Selector4.IN10
vector_Vs[5] => Selector5.IN10
vector_Vs[5] => Selector6.IN10
vector_Vs[5] => Selector7.IN10
vector_Vs[5] => Selector8.IN10
vector_Vs[5] => Selector9.IN10
vector_Vs[5] => Selector10.IN10
vector_Vs[5] => Selector11.IN10
vector_Vs[5] => Selector12.IN10
vector_Vs[5] => Selector13.IN10
vector_Vs[5] => Selector14.IN10
vector_Vs[5] => Selector15.IN10
vector_Vs[6] => Add0.IN10
vector_Vs[6] => result.IN1
vector_Vs[6] => Add1.IN10
vector_Vs[6] => ShiftLeft0.IN14
vector_Vs[6] => ShiftRight0.IN14
vector_Vs[6] => Selector0.IN9
vector_Vs[6] => Selector1.IN9
vector_Vs[6] => Selector2.IN9
vector_Vs[6] => Selector3.IN9
vector_Vs[6] => Selector4.IN9
vector_Vs[6] => Selector5.IN9
vector_Vs[6] => Selector6.IN9
vector_Vs[6] => Selector7.IN9
vector_Vs[6] => Selector8.IN9
vector_Vs[6] => Selector9.IN9
vector_Vs[6] => Selector10.IN9
vector_Vs[6] => Selector11.IN9
vector_Vs[6] => Selector12.IN9
vector_Vs[6] => Selector13.IN9
vector_Vs[6] => Selector14.IN9
vector_Vs[6] => Selector15.IN9
vector_Vs[7] => Add0.IN9
vector_Vs[7] => result.IN1
vector_Vs[7] => Add1.IN9
vector_Vs[7] => ShiftLeft0.IN13
vector_Vs[7] => ShiftRight0.IN13
vector_Vs[7] => Selector0.IN8
vector_Vs[7] => Selector1.IN8
vector_Vs[7] => Selector2.IN8
vector_Vs[7] => Selector3.IN8
vector_Vs[7] => Selector4.IN8
vector_Vs[7] => Selector5.IN8
vector_Vs[7] => Selector6.IN8
vector_Vs[7] => Selector7.IN8
vector_Vs[7] => Selector8.IN8
vector_Vs[7] => Selector9.IN8
vector_Vs[7] => Selector10.IN8
vector_Vs[7] => Selector11.IN8
vector_Vs[7] => Selector12.IN8
vector_Vs[7] => Selector13.IN8
vector_Vs[7] => Selector14.IN8
vector_Vs[7] => Selector15.IN8
vector_Vs[8] => ~NO_FANOUT~
vector_Vs[9] => ~NO_FANOUT~
vector_Vs[10] => ~NO_FANOUT~
vector_Vs[11] => ~NO_FANOUT~
vector_Vs[12] => ~NO_FANOUT~
vector_Vs[13] => ~NO_FANOUT~
vector_Vs[14] => ~NO_FANOUT~
vector_Vs[15] => ~NO_FANOUT~
vector_Vs[16] => ~NO_FANOUT~
vector_Vs[17] => ~NO_FANOUT~
vector_Vs[18] => ~NO_FANOUT~
vector_Vs[19] => ~NO_FANOUT~
vector_Vs[20] => ~NO_FANOUT~
vector_Vs[21] => ~NO_FANOUT~
vector_Vs[22] => ~NO_FANOUT~
vector_Vs[23] => ~NO_FANOUT~
vector_Vs[24] => ~NO_FANOUT~
vector_Vs[25] => ~NO_FANOUT~
vector_Vs[26] => ~NO_FANOUT~
vector_Vs[27] => ~NO_FANOUT~
vector_Vs[28] => ~NO_FANOUT~
vector_Vs[29] => ~NO_FANOUT~
vector_Vs[30] => ~NO_FANOUT~
vector_Vs[31] => ~NO_FANOUT~
vector_Vt[0] => Add0.IN8
vector_Vt[0] => Add1.IN8
vector_Vt[1] => Add0.IN7
vector_Vt[1] => Add1.IN7
vector_Vt[2] => Add0.IN6
vector_Vt[2] => Add1.IN6
vector_Vt[3] => Add0.IN5
vector_Vt[3] => Add1.IN5
vector_Vt[4] => Add0.IN4
vector_Vt[4] => Add1.IN4
vector_Vt[5] => Add0.IN3
vector_Vt[5] => Add1.IN3
vector_Vt[6] => Add0.IN2
vector_Vt[6] => Add1.IN2
vector_Vt[7] => Add0.IN1
vector_Vt[7] => Add1.IN1
vector_Vt[8] => ~NO_FANOUT~
vector_Vt[9] => ~NO_FANOUT~
vector_Vt[10] => ~NO_FANOUT~
vector_Vt[11] => ~NO_FANOUT~
vector_Vt[12] => ~NO_FANOUT~
vector_Vt[13] => ~NO_FANOUT~
vector_Vt[14] => ~NO_FANOUT~
vector_Vt[15] => ~NO_FANOUT~
vector_Vt[16] => ~NO_FANOUT~
vector_Vt[17] => ~NO_FANOUT~
vector_Vt[18] => ~NO_FANOUT~
vector_Vt[19] => ~NO_FANOUT~
vector_Vt[20] => ~NO_FANOUT~
vector_Vt[21] => ~NO_FANOUT~
vector_Vt[22] => ~NO_FANOUT~
vector_Vt[23] => ~NO_FANOUT~
vector_Vt[24] => ~NO_FANOUT~
vector_Vt[25] => ~NO_FANOUT~
vector_Vt[26] => ~NO_FANOUT~
vector_Vt[27] => ~NO_FANOUT~
vector_Vt[28] => ~NO_FANOUT~
vector_Vt[29] => ~NO_FANOUT~
vector_Vt[30] => ~NO_FANOUT~
vector_Vt[31] => ~NO_FANOUT~


|ControladorVGA|background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[1].lane_vectorial
clock => ~NO_FANOUT~
reset => ~NO_FANOUT~
op[0] => Mux0.IN18
op[0] => Mux1.IN18
op[0] => Mux2.IN18
op[0] => Mux3.IN18
op[0] => Mux4.IN18
op[0] => Mux5.IN18
op[0] => Mux6.IN18
op[0] => Mux7.IN18
op[1] => Mux0.IN17
op[1] => Mux1.IN17
op[1] => Mux2.IN17
op[1] => Mux3.IN17
op[1] => Mux4.IN17
op[1] => Mux5.IN17
op[1] => Mux6.IN17
op[1] => Mux7.IN17
op[2] => Mux0.IN16
op[2] => Mux1.IN16
op[2] => Mux2.IN16
op[2] => Mux3.IN16
op[2] => Mux4.IN16
op[2] => Mux5.IN16
op[2] => Mux6.IN16
op[2] => Mux7.IN16
op[3] => Mux0.IN15
op[3] => Mux1.IN15
op[3] => Mux2.IN15
op[3] => Mux3.IN15
op[3] => Mux4.IN15
op[3] => Mux5.IN15
op[3] => Mux6.IN15
op[3] => Mux7.IN15
imm16[0] => result.IN0
imm16[0] => Mux7.IN19
imm16[1] => result.IN0
imm16[1] => Mux6.IN19
imm16[2] => result.IN0
imm16[2] => Mux5.IN19
imm16[3] => result.IN0
imm16[3] => Mux4.IN19
imm16[4] => result.IN0
imm16[4] => Mux3.IN19
imm16[5] => result.IN0
imm16[5] => Mux2.IN19
imm16[6] => result.IN0
imm16[6] => Mux1.IN19
imm16[7] => result.IN0
imm16[7] => Mux0.IN19
imm16[8] => ~NO_FANOUT~
imm16[9] => ~NO_FANOUT~
imm16[10] => ~NO_FANOUT~
imm16[11] => ~NO_FANOUT~
imm16[12] => ~NO_FANOUT~
imm16[13] => ~NO_FANOUT~
imm16[14] => ~NO_FANOUT~
imm16[15] => ~NO_FANOUT~
shamt[0] => ShiftLeft0.IN12
shamt[0] => ShiftRight0.IN12
shamt[0] => Equal0.IN23
shamt[0] => Equal1.IN23
shamt[0] => Equal2.IN23
shamt[0] => Equal3.IN23
shamt[0] => Equal4.IN23
shamt[0] => Equal5.IN23
shamt[0] => Equal6.IN23
shamt[1] => ShiftLeft0.IN11
shamt[1] => ShiftRight0.IN11
shamt[1] => Equal0.IN22
shamt[1] => Equal1.IN22
shamt[1] => Equal2.IN22
shamt[1] => Equal3.IN22
shamt[1] => Equal4.IN22
shamt[1] => Equal5.IN22
shamt[1] => Equal6.IN22
shamt[2] => ShiftLeft0.IN10
shamt[2] => ShiftRight0.IN10
shamt[2] => Equal0.IN21
shamt[2] => Equal1.IN21
shamt[2] => Equal2.IN21
shamt[2] => Equal3.IN21
shamt[2] => Equal4.IN21
shamt[2] => Equal5.IN21
shamt[2] => Equal6.IN21
shamt[3] => ShiftLeft0.IN9
shamt[3] => ShiftRight0.IN9
shamt[3] => Equal0.IN20
shamt[3] => Equal1.IN20
shamt[3] => Equal2.IN20
shamt[3] => Equal3.IN20
shamt[3] => Equal4.IN20
shamt[3] => Equal5.IN20
shamt[3] => Equal6.IN20
shamt[4] => ShiftLeft0.IN8
shamt[4] => ShiftRight0.IN8
shamt[4] => Equal0.IN19
shamt[4] => Equal1.IN19
shamt[4] => Equal2.IN19
shamt[4] => Equal3.IN19
shamt[4] => Equal4.IN19
shamt[4] => Equal5.IN19
shamt[4] => Equal6.IN19
shamt[5] => ShiftLeft0.IN7
shamt[5] => ShiftRight0.IN7
shamt[5] => Equal0.IN18
shamt[5] => Equal1.IN18
shamt[5] => Equal2.IN18
shamt[5] => Equal3.IN18
shamt[5] => Equal4.IN18
shamt[5] => Equal5.IN18
shamt[5] => Equal6.IN18
shamt[6] => ShiftLeft0.IN6
shamt[6] => ShiftRight0.IN6
shamt[6] => Equal0.IN17
shamt[6] => Equal1.IN17
shamt[6] => Equal2.IN17
shamt[6] => Equal3.IN17
shamt[6] => Equal4.IN17
shamt[6] => Equal5.IN17
shamt[6] => Equal6.IN17
shamt[7] => ShiftLeft0.IN5
shamt[7] => ShiftRight0.IN5
shamt[7] => Equal0.IN16
shamt[7] => Equal1.IN16
shamt[7] => Equal2.IN16
shamt[7] => Equal3.IN16
shamt[7] => Equal4.IN16
shamt[7] => Equal5.IN16
shamt[7] => Equal6.IN16
shamt[8] => ShiftLeft0.IN4
shamt[8] => ShiftRight0.IN4
shamt[8] => Equal0.IN15
shamt[8] => Equal1.IN15
shamt[8] => Equal2.IN15
shamt[8] => Equal3.IN15
shamt[8] => Equal4.IN15
shamt[8] => Equal5.IN15
shamt[8] => Equal6.IN15
shamt[9] => ShiftLeft0.IN3
shamt[9] => ShiftRight0.IN3
shamt[9] => Equal0.IN14
shamt[9] => Equal1.IN14
shamt[9] => Equal2.IN14
shamt[9] => Equal3.IN14
shamt[9] => Equal4.IN14
shamt[9] => Equal5.IN14
shamt[9] => Equal6.IN14
shamt[10] => ShiftLeft0.IN2
shamt[10] => ShiftRight0.IN2
shamt[10] => Equal0.IN13
shamt[10] => Equal1.IN13
shamt[10] => Equal2.IN13
shamt[10] => Equal3.IN13
shamt[10] => Equal4.IN13
shamt[10] => Equal5.IN13
shamt[10] => Equal6.IN13
shamt[11] => ShiftLeft0.IN1
shamt[11] => ShiftRight0.IN1
shamt[11] => Equal0.IN12
shamt[11] => Equal1.IN12
shamt[11] => Equal2.IN12
shamt[11] => Equal3.IN12
shamt[11] => Equal4.IN12
shamt[11] => Equal5.IN12
shamt[11] => Equal6.IN12
data_out[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
vector_Vd[0] => ~NO_FANOUT~
vector_Vd[1] => ~NO_FANOUT~
vector_Vd[2] => ~NO_FANOUT~
vector_Vd[3] => ~NO_FANOUT~
vector_Vd[4] => ~NO_FANOUT~
vector_Vd[5] => ~NO_FANOUT~
vector_Vd[6] => ~NO_FANOUT~
vector_Vd[7] => ~NO_FANOUT~
vector_Vd[8] => ~NO_FANOUT~
vector_Vd[9] => ~NO_FANOUT~
vector_Vd[10] => ~NO_FANOUT~
vector_Vd[11] => ~NO_FANOUT~
vector_Vd[12] => ~NO_FANOUT~
vector_Vd[13] => ~NO_FANOUT~
vector_Vd[14] => ~NO_FANOUT~
vector_Vd[15] => ~NO_FANOUT~
vector_Vd[16] => ~NO_FANOUT~
vector_Vd[17] => ~NO_FANOUT~
vector_Vd[18] => ~NO_FANOUT~
vector_Vd[19] => ~NO_FANOUT~
vector_Vd[20] => ~NO_FANOUT~
vector_Vd[21] => ~NO_FANOUT~
vector_Vd[22] => ~NO_FANOUT~
vector_Vd[23] => ~NO_FANOUT~
vector_Vd[24] => ~NO_FANOUT~
vector_Vd[25] => ~NO_FANOUT~
vector_Vd[26] => ~NO_FANOUT~
vector_Vd[27] => ~NO_FANOUT~
vector_Vd[28] => ~NO_FANOUT~
vector_Vd[29] => ~NO_FANOUT~
vector_Vd[30] => ~NO_FANOUT~
vector_Vd[31] => ~NO_FANOUT~
vector_Vs[0] => ~NO_FANOUT~
vector_Vs[1] => ~NO_FANOUT~
vector_Vs[2] => ~NO_FANOUT~
vector_Vs[3] => ~NO_FANOUT~
vector_Vs[4] => ~NO_FANOUT~
vector_Vs[5] => ~NO_FANOUT~
vector_Vs[6] => ~NO_FANOUT~
vector_Vs[7] => ~NO_FANOUT~
vector_Vs[8] => Add0.IN16
vector_Vs[8] => result.IN1
vector_Vs[8] => Add1.IN16
vector_Vs[8] => ShiftLeft0.IN20
vector_Vs[8] => ShiftRight0.IN20
vector_Vs[8] => Selector0.IN15
vector_Vs[8] => Selector1.IN15
vector_Vs[8] => Selector2.IN15
vector_Vs[8] => Selector3.IN15
vector_Vs[8] => Selector4.IN15
vector_Vs[8] => Selector5.IN15
vector_Vs[8] => Selector6.IN15
vector_Vs[8] => Selector7.IN15
vector_Vs[8] => Selector8.IN15
vector_Vs[8] => Selector9.IN15
vector_Vs[8] => Selector10.IN15
vector_Vs[8] => Selector11.IN15
vector_Vs[8] => Selector12.IN15
vector_Vs[8] => Selector13.IN15
vector_Vs[8] => Selector14.IN15
vector_Vs[8] => Selector15.IN15
vector_Vs[9] => Add0.IN15
vector_Vs[9] => result.IN1
vector_Vs[9] => Add1.IN15
vector_Vs[9] => ShiftLeft0.IN19
vector_Vs[9] => ShiftRight0.IN19
vector_Vs[9] => Selector0.IN14
vector_Vs[9] => Selector1.IN14
vector_Vs[9] => Selector2.IN14
vector_Vs[9] => Selector3.IN14
vector_Vs[9] => Selector4.IN14
vector_Vs[9] => Selector5.IN14
vector_Vs[9] => Selector6.IN14
vector_Vs[9] => Selector7.IN14
vector_Vs[9] => Selector8.IN14
vector_Vs[9] => Selector9.IN14
vector_Vs[9] => Selector10.IN14
vector_Vs[9] => Selector11.IN14
vector_Vs[9] => Selector12.IN14
vector_Vs[9] => Selector13.IN14
vector_Vs[9] => Selector14.IN14
vector_Vs[9] => Selector15.IN14
vector_Vs[10] => Add0.IN14
vector_Vs[10] => result.IN1
vector_Vs[10] => Add1.IN14
vector_Vs[10] => ShiftLeft0.IN18
vector_Vs[10] => ShiftRight0.IN18
vector_Vs[10] => Selector0.IN13
vector_Vs[10] => Selector1.IN13
vector_Vs[10] => Selector2.IN13
vector_Vs[10] => Selector3.IN13
vector_Vs[10] => Selector4.IN13
vector_Vs[10] => Selector5.IN13
vector_Vs[10] => Selector6.IN13
vector_Vs[10] => Selector7.IN13
vector_Vs[10] => Selector8.IN13
vector_Vs[10] => Selector9.IN13
vector_Vs[10] => Selector10.IN13
vector_Vs[10] => Selector11.IN13
vector_Vs[10] => Selector12.IN13
vector_Vs[10] => Selector13.IN13
vector_Vs[10] => Selector14.IN13
vector_Vs[10] => Selector15.IN13
vector_Vs[11] => Add0.IN13
vector_Vs[11] => result.IN1
vector_Vs[11] => Add1.IN13
vector_Vs[11] => ShiftLeft0.IN17
vector_Vs[11] => ShiftRight0.IN17
vector_Vs[11] => Selector0.IN12
vector_Vs[11] => Selector1.IN12
vector_Vs[11] => Selector2.IN12
vector_Vs[11] => Selector3.IN12
vector_Vs[11] => Selector4.IN12
vector_Vs[11] => Selector5.IN12
vector_Vs[11] => Selector6.IN12
vector_Vs[11] => Selector7.IN12
vector_Vs[11] => Selector8.IN12
vector_Vs[11] => Selector9.IN12
vector_Vs[11] => Selector10.IN12
vector_Vs[11] => Selector11.IN12
vector_Vs[11] => Selector12.IN12
vector_Vs[11] => Selector13.IN12
vector_Vs[11] => Selector14.IN12
vector_Vs[11] => Selector15.IN12
vector_Vs[12] => Add0.IN12
vector_Vs[12] => result.IN1
vector_Vs[12] => Add1.IN12
vector_Vs[12] => ShiftLeft0.IN16
vector_Vs[12] => ShiftRight0.IN16
vector_Vs[12] => Selector0.IN11
vector_Vs[12] => Selector1.IN11
vector_Vs[12] => Selector2.IN11
vector_Vs[12] => Selector3.IN11
vector_Vs[12] => Selector4.IN11
vector_Vs[12] => Selector5.IN11
vector_Vs[12] => Selector6.IN11
vector_Vs[12] => Selector7.IN11
vector_Vs[12] => Selector8.IN11
vector_Vs[12] => Selector9.IN11
vector_Vs[12] => Selector10.IN11
vector_Vs[12] => Selector11.IN11
vector_Vs[12] => Selector12.IN11
vector_Vs[12] => Selector13.IN11
vector_Vs[12] => Selector14.IN11
vector_Vs[12] => Selector15.IN11
vector_Vs[13] => Add0.IN11
vector_Vs[13] => result.IN1
vector_Vs[13] => Add1.IN11
vector_Vs[13] => ShiftLeft0.IN15
vector_Vs[13] => ShiftRight0.IN15
vector_Vs[13] => Selector0.IN10
vector_Vs[13] => Selector1.IN10
vector_Vs[13] => Selector2.IN10
vector_Vs[13] => Selector3.IN10
vector_Vs[13] => Selector4.IN10
vector_Vs[13] => Selector5.IN10
vector_Vs[13] => Selector6.IN10
vector_Vs[13] => Selector7.IN10
vector_Vs[13] => Selector8.IN10
vector_Vs[13] => Selector9.IN10
vector_Vs[13] => Selector10.IN10
vector_Vs[13] => Selector11.IN10
vector_Vs[13] => Selector12.IN10
vector_Vs[13] => Selector13.IN10
vector_Vs[13] => Selector14.IN10
vector_Vs[13] => Selector15.IN10
vector_Vs[14] => Add0.IN10
vector_Vs[14] => result.IN1
vector_Vs[14] => Add1.IN10
vector_Vs[14] => ShiftLeft0.IN14
vector_Vs[14] => ShiftRight0.IN14
vector_Vs[14] => Selector0.IN9
vector_Vs[14] => Selector1.IN9
vector_Vs[14] => Selector2.IN9
vector_Vs[14] => Selector3.IN9
vector_Vs[14] => Selector4.IN9
vector_Vs[14] => Selector5.IN9
vector_Vs[14] => Selector6.IN9
vector_Vs[14] => Selector7.IN9
vector_Vs[14] => Selector8.IN9
vector_Vs[14] => Selector9.IN9
vector_Vs[14] => Selector10.IN9
vector_Vs[14] => Selector11.IN9
vector_Vs[14] => Selector12.IN9
vector_Vs[14] => Selector13.IN9
vector_Vs[14] => Selector14.IN9
vector_Vs[14] => Selector15.IN9
vector_Vs[15] => Add0.IN9
vector_Vs[15] => result.IN1
vector_Vs[15] => Add1.IN9
vector_Vs[15] => ShiftLeft0.IN13
vector_Vs[15] => ShiftRight0.IN13
vector_Vs[15] => Selector0.IN8
vector_Vs[15] => Selector1.IN8
vector_Vs[15] => Selector2.IN8
vector_Vs[15] => Selector3.IN8
vector_Vs[15] => Selector4.IN8
vector_Vs[15] => Selector5.IN8
vector_Vs[15] => Selector6.IN8
vector_Vs[15] => Selector7.IN8
vector_Vs[15] => Selector8.IN8
vector_Vs[15] => Selector9.IN8
vector_Vs[15] => Selector10.IN8
vector_Vs[15] => Selector11.IN8
vector_Vs[15] => Selector12.IN8
vector_Vs[15] => Selector13.IN8
vector_Vs[15] => Selector14.IN8
vector_Vs[15] => Selector15.IN8
vector_Vs[16] => ~NO_FANOUT~
vector_Vs[17] => ~NO_FANOUT~
vector_Vs[18] => ~NO_FANOUT~
vector_Vs[19] => ~NO_FANOUT~
vector_Vs[20] => ~NO_FANOUT~
vector_Vs[21] => ~NO_FANOUT~
vector_Vs[22] => ~NO_FANOUT~
vector_Vs[23] => ~NO_FANOUT~
vector_Vs[24] => ~NO_FANOUT~
vector_Vs[25] => ~NO_FANOUT~
vector_Vs[26] => ~NO_FANOUT~
vector_Vs[27] => ~NO_FANOUT~
vector_Vs[28] => ~NO_FANOUT~
vector_Vs[29] => ~NO_FANOUT~
vector_Vs[30] => ~NO_FANOUT~
vector_Vs[31] => ~NO_FANOUT~
vector_Vt[0] => ~NO_FANOUT~
vector_Vt[1] => ~NO_FANOUT~
vector_Vt[2] => ~NO_FANOUT~
vector_Vt[3] => ~NO_FANOUT~
vector_Vt[4] => ~NO_FANOUT~
vector_Vt[5] => ~NO_FANOUT~
vector_Vt[6] => ~NO_FANOUT~
vector_Vt[7] => ~NO_FANOUT~
vector_Vt[8] => Add0.IN8
vector_Vt[8] => Add1.IN8
vector_Vt[9] => Add0.IN7
vector_Vt[9] => Add1.IN7
vector_Vt[10] => Add0.IN6
vector_Vt[10] => Add1.IN6
vector_Vt[11] => Add0.IN5
vector_Vt[11] => Add1.IN5
vector_Vt[12] => Add0.IN4
vector_Vt[12] => Add1.IN4
vector_Vt[13] => Add0.IN3
vector_Vt[13] => Add1.IN3
vector_Vt[14] => Add0.IN2
vector_Vt[14] => Add1.IN2
vector_Vt[15] => Add0.IN1
vector_Vt[15] => Add1.IN1
vector_Vt[16] => ~NO_FANOUT~
vector_Vt[17] => ~NO_FANOUT~
vector_Vt[18] => ~NO_FANOUT~
vector_Vt[19] => ~NO_FANOUT~
vector_Vt[20] => ~NO_FANOUT~
vector_Vt[21] => ~NO_FANOUT~
vector_Vt[22] => ~NO_FANOUT~
vector_Vt[23] => ~NO_FANOUT~
vector_Vt[24] => ~NO_FANOUT~
vector_Vt[25] => ~NO_FANOUT~
vector_Vt[26] => ~NO_FANOUT~
vector_Vt[27] => ~NO_FANOUT~
vector_Vt[28] => ~NO_FANOUT~
vector_Vt[29] => ~NO_FANOUT~
vector_Vt[30] => ~NO_FANOUT~
vector_Vt[31] => ~NO_FANOUT~


|ControladorVGA|background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[2].lane_vectorial
clock => ~NO_FANOUT~
reset => ~NO_FANOUT~
op[0] => Mux0.IN18
op[0] => Mux1.IN18
op[0] => Mux2.IN18
op[0] => Mux3.IN18
op[0] => Mux4.IN18
op[0] => Mux5.IN18
op[0] => Mux6.IN18
op[0] => Mux7.IN18
op[1] => Mux0.IN17
op[1] => Mux1.IN17
op[1] => Mux2.IN17
op[1] => Mux3.IN17
op[1] => Mux4.IN17
op[1] => Mux5.IN17
op[1] => Mux6.IN17
op[1] => Mux7.IN17
op[2] => Mux0.IN16
op[2] => Mux1.IN16
op[2] => Mux2.IN16
op[2] => Mux3.IN16
op[2] => Mux4.IN16
op[2] => Mux5.IN16
op[2] => Mux6.IN16
op[2] => Mux7.IN16
op[3] => Mux0.IN15
op[3] => Mux1.IN15
op[3] => Mux2.IN15
op[3] => Mux3.IN15
op[3] => Mux4.IN15
op[3] => Mux5.IN15
op[3] => Mux6.IN15
op[3] => Mux7.IN15
imm16[0] => result.IN0
imm16[0] => Mux7.IN19
imm16[1] => result.IN0
imm16[1] => Mux6.IN19
imm16[2] => result.IN0
imm16[2] => Mux5.IN19
imm16[3] => result.IN0
imm16[3] => Mux4.IN19
imm16[4] => result.IN0
imm16[4] => Mux3.IN19
imm16[5] => result.IN0
imm16[5] => Mux2.IN19
imm16[6] => result.IN0
imm16[6] => Mux1.IN19
imm16[7] => result.IN0
imm16[7] => Mux0.IN19
imm16[8] => ~NO_FANOUT~
imm16[9] => ~NO_FANOUT~
imm16[10] => ~NO_FANOUT~
imm16[11] => ~NO_FANOUT~
imm16[12] => ~NO_FANOUT~
imm16[13] => ~NO_FANOUT~
imm16[14] => ~NO_FANOUT~
imm16[15] => ~NO_FANOUT~
shamt[0] => ShiftLeft0.IN12
shamt[0] => ShiftRight0.IN12
shamt[0] => Equal0.IN23
shamt[0] => Equal1.IN23
shamt[0] => Equal2.IN23
shamt[0] => Equal3.IN23
shamt[0] => Equal4.IN23
shamt[0] => Equal5.IN23
shamt[0] => Equal6.IN23
shamt[1] => ShiftLeft0.IN11
shamt[1] => ShiftRight0.IN11
shamt[1] => Equal0.IN22
shamt[1] => Equal1.IN22
shamt[1] => Equal2.IN22
shamt[1] => Equal3.IN22
shamt[1] => Equal4.IN22
shamt[1] => Equal5.IN22
shamt[1] => Equal6.IN22
shamt[2] => ShiftLeft0.IN10
shamt[2] => ShiftRight0.IN10
shamt[2] => Equal0.IN21
shamt[2] => Equal1.IN21
shamt[2] => Equal2.IN21
shamt[2] => Equal3.IN21
shamt[2] => Equal4.IN21
shamt[2] => Equal5.IN21
shamt[2] => Equal6.IN21
shamt[3] => ShiftLeft0.IN9
shamt[3] => ShiftRight0.IN9
shamt[3] => Equal0.IN20
shamt[3] => Equal1.IN20
shamt[3] => Equal2.IN20
shamt[3] => Equal3.IN20
shamt[3] => Equal4.IN20
shamt[3] => Equal5.IN20
shamt[3] => Equal6.IN20
shamt[4] => ShiftLeft0.IN8
shamt[4] => ShiftRight0.IN8
shamt[4] => Equal0.IN19
shamt[4] => Equal1.IN19
shamt[4] => Equal2.IN19
shamt[4] => Equal3.IN19
shamt[4] => Equal4.IN19
shamt[4] => Equal5.IN19
shamt[4] => Equal6.IN19
shamt[5] => ShiftLeft0.IN7
shamt[5] => ShiftRight0.IN7
shamt[5] => Equal0.IN18
shamt[5] => Equal1.IN18
shamt[5] => Equal2.IN18
shamt[5] => Equal3.IN18
shamt[5] => Equal4.IN18
shamt[5] => Equal5.IN18
shamt[5] => Equal6.IN18
shamt[6] => ShiftLeft0.IN6
shamt[6] => ShiftRight0.IN6
shamt[6] => Equal0.IN17
shamt[6] => Equal1.IN17
shamt[6] => Equal2.IN17
shamt[6] => Equal3.IN17
shamt[6] => Equal4.IN17
shamt[6] => Equal5.IN17
shamt[6] => Equal6.IN17
shamt[7] => ShiftLeft0.IN5
shamt[7] => ShiftRight0.IN5
shamt[7] => Equal0.IN16
shamt[7] => Equal1.IN16
shamt[7] => Equal2.IN16
shamt[7] => Equal3.IN16
shamt[7] => Equal4.IN16
shamt[7] => Equal5.IN16
shamt[7] => Equal6.IN16
shamt[8] => ShiftLeft0.IN4
shamt[8] => ShiftRight0.IN4
shamt[8] => Equal0.IN15
shamt[8] => Equal1.IN15
shamt[8] => Equal2.IN15
shamt[8] => Equal3.IN15
shamt[8] => Equal4.IN15
shamt[8] => Equal5.IN15
shamt[8] => Equal6.IN15
shamt[9] => ShiftLeft0.IN3
shamt[9] => ShiftRight0.IN3
shamt[9] => Equal0.IN14
shamt[9] => Equal1.IN14
shamt[9] => Equal2.IN14
shamt[9] => Equal3.IN14
shamt[9] => Equal4.IN14
shamt[9] => Equal5.IN14
shamt[9] => Equal6.IN14
shamt[10] => ShiftLeft0.IN2
shamt[10] => ShiftRight0.IN2
shamt[10] => Equal0.IN13
shamt[10] => Equal1.IN13
shamt[10] => Equal2.IN13
shamt[10] => Equal3.IN13
shamt[10] => Equal4.IN13
shamt[10] => Equal5.IN13
shamt[10] => Equal6.IN13
shamt[11] => ShiftLeft0.IN1
shamt[11] => ShiftRight0.IN1
shamt[11] => Equal0.IN12
shamt[11] => Equal1.IN12
shamt[11] => Equal2.IN12
shamt[11] => Equal3.IN12
shamt[11] => Equal4.IN12
shamt[11] => Equal5.IN12
shamt[11] => Equal6.IN12
data_out[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
vector_Vd[0] => ~NO_FANOUT~
vector_Vd[1] => ~NO_FANOUT~
vector_Vd[2] => ~NO_FANOUT~
vector_Vd[3] => ~NO_FANOUT~
vector_Vd[4] => ~NO_FANOUT~
vector_Vd[5] => ~NO_FANOUT~
vector_Vd[6] => ~NO_FANOUT~
vector_Vd[7] => ~NO_FANOUT~
vector_Vd[8] => ~NO_FANOUT~
vector_Vd[9] => ~NO_FANOUT~
vector_Vd[10] => ~NO_FANOUT~
vector_Vd[11] => ~NO_FANOUT~
vector_Vd[12] => ~NO_FANOUT~
vector_Vd[13] => ~NO_FANOUT~
vector_Vd[14] => ~NO_FANOUT~
vector_Vd[15] => ~NO_FANOUT~
vector_Vd[16] => ~NO_FANOUT~
vector_Vd[17] => ~NO_FANOUT~
vector_Vd[18] => ~NO_FANOUT~
vector_Vd[19] => ~NO_FANOUT~
vector_Vd[20] => ~NO_FANOUT~
vector_Vd[21] => ~NO_FANOUT~
vector_Vd[22] => ~NO_FANOUT~
vector_Vd[23] => ~NO_FANOUT~
vector_Vd[24] => ~NO_FANOUT~
vector_Vd[25] => ~NO_FANOUT~
vector_Vd[26] => ~NO_FANOUT~
vector_Vd[27] => ~NO_FANOUT~
vector_Vd[28] => ~NO_FANOUT~
vector_Vd[29] => ~NO_FANOUT~
vector_Vd[30] => ~NO_FANOUT~
vector_Vd[31] => ~NO_FANOUT~
vector_Vs[0] => ~NO_FANOUT~
vector_Vs[1] => ~NO_FANOUT~
vector_Vs[2] => ~NO_FANOUT~
vector_Vs[3] => ~NO_FANOUT~
vector_Vs[4] => ~NO_FANOUT~
vector_Vs[5] => ~NO_FANOUT~
vector_Vs[6] => ~NO_FANOUT~
vector_Vs[7] => ~NO_FANOUT~
vector_Vs[8] => ~NO_FANOUT~
vector_Vs[9] => ~NO_FANOUT~
vector_Vs[10] => ~NO_FANOUT~
vector_Vs[11] => ~NO_FANOUT~
vector_Vs[12] => ~NO_FANOUT~
vector_Vs[13] => ~NO_FANOUT~
vector_Vs[14] => ~NO_FANOUT~
vector_Vs[15] => ~NO_FANOUT~
vector_Vs[16] => Add0.IN16
vector_Vs[16] => result.IN1
vector_Vs[16] => Add1.IN16
vector_Vs[16] => ShiftLeft0.IN20
vector_Vs[16] => ShiftRight0.IN20
vector_Vs[16] => Selector0.IN15
vector_Vs[16] => Selector1.IN15
vector_Vs[16] => Selector2.IN15
vector_Vs[16] => Selector3.IN15
vector_Vs[16] => Selector4.IN15
vector_Vs[16] => Selector5.IN15
vector_Vs[16] => Selector6.IN15
vector_Vs[16] => Selector7.IN15
vector_Vs[16] => Selector8.IN15
vector_Vs[16] => Selector9.IN15
vector_Vs[16] => Selector10.IN15
vector_Vs[16] => Selector11.IN15
vector_Vs[16] => Selector12.IN15
vector_Vs[16] => Selector13.IN15
vector_Vs[16] => Selector14.IN15
vector_Vs[16] => Selector15.IN15
vector_Vs[17] => Add0.IN15
vector_Vs[17] => result.IN1
vector_Vs[17] => Add1.IN15
vector_Vs[17] => ShiftLeft0.IN19
vector_Vs[17] => ShiftRight0.IN19
vector_Vs[17] => Selector0.IN14
vector_Vs[17] => Selector1.IN14
vector_Vs[17] => Selector2.IN14
vector_Vs[17] => Selector3.IN14
vector_Vs[17] => Selector4.IN14
vector_Vs[17] => Selector5.IN14
vector_Vs[17] => Selector6.IN14
vector_Vs[17] => Selector7.IN14
vector_Vs[17] => Selector8.IN14
vector_Vs[17] => Selector9.IN14
vector_Vs[17] => Selector10.IN14
vector_Vs[17] => Selector11.IN14
vector_Vs[17] => Selector12.IN14
vector_Vs[17] => Selector13.IN14
vector_Vs[17] => Selector14.IN14
vector_Vs[17] => Selector15.IN14
vector_Vs[18] => Add0.IN14
vector_Vs[18] => result.IN1
vector_Vs[18] => Add1.IN14
vector_Vs[18] => ShiftLeft0.IN18
vector_Vs[18] => ShiftRight0.IN18
vector_Vs[18] => Selector0.IN13
vector_Vs[18] => Selector1.IN13
vector_Vs[18] => Selector2.IN13
vector_Vs[18] => Selector3.IN13
vector_Vs[18] => Selector4.IN13
vector_Vs[18] => Selector5.IN13
vector_Vs[18] => Selector6.IN13
vector_Vs[18] => Selector7.IN13
vector_Vs[18] => Selector8.IN13
vector_Vs[18] => Selector9.IN13
vector_Vs[18] => Selector10.IN13
vector_Vs[18] => Selector11.IN13
vector_Vs[18] => Selector12.IN13
vector_Vs[18] => Selector13.IN13
vector_Vs[18] => Selector14.IN13
vector_Vs[18] => Selector15.IN13
vector_Vs[19] => Add0.IN13
vector_Vs[19] => result.IN1
vector_Vs[19] => Add1.IN13
vector_Vs[19] => ShiftLeft0.IN17
vector_Vs[19] => ShiftRight0.IN17
vector_Vs[19] => Selector0.IN12
vector_Vs[19] => Selector1.IN12
vector_Vs[19] => Selector2.IN12
vector_Vs[19] => Selector3.IN12
vector_Vs[19] => Selector4.IN12
vector_Vs[19] => Selector5.IN12
vector_Vs[19] => Selector6.IN12
vector_Vs[19] => Selector7.IN12
vector_Vs[19] => Selector8.IN12
vector_Vs[19] => Selector9.IN12
vector_Vs[19] => Selector10.IN12
vector_Vs[19] => Selector11.IN12
vector_Vs[19] => Selector12.IN12
vector_Vs[19] => Selector13.IN12
vector_Vs[19] => Selector14.IN12
vector_Vs[19] => Selector15.IN12
vector_Vs[20] => Add0.IN12
vector_Vs[20] => result.IN1
vector_Vs[20] => Add1.IN12
vector_Vs[20] => ShiftLeft0.IN16
vector_Vs[20] => ShiftRight0.IN16
vector_Vs[20] => Selector0.IN11
vector_Vs[20] => Selector1.IN11
vector_Vs[20] => Selector2.IN11
vector_Vs[20] => Selector3.IN11
vector_Vs[20] => Selector4.IN11
vector_Vs[20] => Selector5.IN11
vector_Vs[20] => Selector6.IN11
vector_Vs[20] => Selector7.IN11
vector_Vs[20] => Selector8.IN11
vector_Vs[20] => Selector9.IN11
vector_Vs[20] => Selector10.IN11
vector_Vs[20] => Selector11.IN11
vector_Vs[20] => Selector12.IN11
vector_Vs[20] => Selector13.IN11
vector_Vs[20] => Selector14.IN11
vector_Vs[20] => Selector15.IN11
vector_Vs[21] => Add0.IN11
vector_Vs[21] => result.IN1
vector_Vs[21] => Add1.IN11
vector_Vs[21] => ShiftLeft0.IN15
vector_Vs[21] => ShiftRight0.IN15
vector_Vs[21] => Selector0.IN10
vector_Vs[21] => Selector1.IN10
vector_Vs[21] => Selector2.IN10
vector_Vs[21] => Selector3.IN10
vector_Vs[21] => Selector4.IN10
vector_Vs[21] => Selector5.IN10
vector_Vs[21] => Selector6.IN10
vector_Vs[21] => Selector7.IN10
vector_Vs[21] => Selector8.IN10
vector_Vs[21] => Selector9.IN10
vector_Vs[21] => Selector10.IN10
vector_Vs[21] => Selector11.IN10
vector_Vs[21] => Selector12.IN10
vector_Vs[21] => Selector13.IN10
vector_Vs[21] => Selector14.IN10
vector_Vs[21] => Selector15.IN10
vector_Vs[22] => Add0.IN10
vector_Vs[22] => result.IN1
vector_Vs[22] => Add1.IN10
vector_Vs[22] => ShiftLeft0.IN14
vector_Vs[22] => ShiftRight0.IN14
vector_Vs[22] => Selector0.IN9
vector_Vs[22] => Selector1.IN9
vector_Vs[22] => Selector2.IN9
vector_Vs[22] => Selector3.IN9
vector_Vs[22] => Selector4.IN9
vector_Vs[22] => Selector5.IN9
vector_Vs[22] => Selector6.IN9
vector_Vs[22] => Selector7.IN9
vector_Vs[22] => Selector8.IN9
vector_Vs[22] => Selector9.IN9
vector_Vs[22] => Selector10.IN9
vector_Vs[22] => Selector11.IN9
vector_Vs[22] => Selector12.IN9
vector_Vs[22] => Selector13.IN9
vector_Vs[22] => Selector14.IN9
vector_Vs[22] => Selector15.IN9
vector_Vs[23] => Add0.IN9
vector_Vs[23] => result.IN1
vector_Vs[23] => Add1.IN9
vector_Vs[23] => ShiftLeft0.IN13
vector_Vs[23] => ShiftRight0.IN13
vector_Vs[23] => Selector0.IN8
vector_Vs[23] => Selector1.IN8
vector_Vs[23] => Selector2.IN8
vector_Vs[23] => Selector3.IN8
vector_Vs[23] => Selector4.IN8
vector_Vs[23] => Selector5.IN8
vector_Vs[23] => Selector6.IN8
vector_Vs[23] => Selector7.IN8
vector_Vs[23] => Selector8.IN8
vector_Vs[23] => Selector9.IN8
vector_Vs[23] => Selector10.IN8
vector_Vs[23] => Selector11.IN8
vector_Vs[23] => Selector12.IN8
vector_Vs[23] => Selector13.IN8
vector_Vs[23] => Selector14.IN8
vector_Vs[23] => Selector15.IN8
vector_Vs[24] => ~NO_FANOUT~
vector_Vs[25] => ~NO_FANOUT~
vector_Vs[26] => ~NO_FANOUT~
vector_Vs[27] => ~NO_FANOUT~
vector_Vs[28] => ~NO_FANOUT~
vector_Vs[29] => ~NO_FANOUT~
vector_Vs[30] => ~NO_FANOUT~
vector_Vs[31] => ~NO_FANOUT~
vector_Vt[0] => ~NO_FANOUT~
vector_Vt[1] => ~NO_FANOUT~
vector_Vt[2] => ~NO_FANOUT~
vector_Vt[3] => ~NO_FANOUT~
vector_Vt[4] => ~NO_FANOUT~
vector_Vt[5] => ~NO_FANOUT~
vector_Vt[6] => ~NO_FANOUT~
vector_Vt[7] => ~NO_FANOUT~
vector_Vt[8] => ~NO_FANOUT~
vector_Vt[9] => ~NO_FANOUT~
vector_Vt[10] => ~NO_FANOUT~
vector_Vt[11] => ~NO_FANOUT~
vector_Vt[12] => ~NO_FANOUT~
vector_Vt[13] => ~NO_FANOUT~
vector_Vt[14] => ~NO_FANOUT~
vector_Vt[15] => ~NO_FANOUT~
vector_Vt[16] => Add0.IN8
vector_Vt[16] => Add1.IN8
vector_Vt[17] => Add0.IN7
vector_Vt[17] => Add1.IN7
vector_Vt[18] => Add0.IN6
vector_Vt[18] => Add1.IN6
vector_Vt[19] => Add0.IN5
vector_Vt[19] => Add1.IN5
vector_Vt[20] => Add0.IN4
vector_Vt[20] => Add1.IN4
vector_Vt[21] => Add0.IN3
vector_Vt[21] => Add1.IN3
vector_Vt[22] => Add0.IN2
vector_Vt[22] => Add1.IN2
vector_Vt[23] => Add0.IN1
vector_Vt[23] => Add1.IN1
vector_Vt[24] => ~NO_FANOUT~
vector_Vt[25] => ~NO_FANOUT~
vector_Vt[26] => ~NO_FANOUT~
vector_Vt[27] => ~NO_FANOUT~
vector_Vt[28] => ~NO_FANOUT~
vector_Vt[29] => ~NO_FANOUT~
vector_Vt[30] => ~NO_FANOUT~
vector_Vt[31] => ~NO_FANOUT~


|ControladorVGA|background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[3].lane_vectorial
clock => ~NO_FANOUT~
reset => ~NO_FANOUT~
op[0] => Mux0.IN18
op[0] => Mux1.IN18
op[0] => Mux2.IN18
op[0] => Mux3.IN18
op[0] => Mux4.IN18
op[0] => Mux5.IN18
op[0] => Mux6.IN18
op[0] => Mux7.IN18
op[1] => Mux0.IN17
op[1] => Mux1.IN17
op[1] => Mux2.IN17
op[1] => Mux3.IN17
op[1] => Mux4.IN17
op[1] => Mux5.IN17
op[1] => Mux6.IN17
op[1] => Mux7.IN17
op[2] => Mux0.IN16
op[2] => Mux1.IN16
op[2] => Mux2.IN16
op[2] => Mux3.IN16
op[2] => Mux4.IN16
op[2] => Mux5.IN16
op[2] => Mux6.IN16
op[2] => Mux7.IN16
op[3] => Mux0.IN15
op[3] => Mux1.IN15
op[3] => Mux2.IN15
op[3] => Mux3.IN15
op[3] => Mux4.IN15
op[3] => Mux5.IN15
op[3] => Mux6.IN15
op[3] => Mux7.IN15
imm16[0] => result.IN0
imm16[0] => Mux7.IN19
imm16[1] => result.IN0
imm16[1] => Mux6.IN19
imm16[2] => result.IN0
imm16[2] => Mux5.IN19
imm16[3] => result.IN0
imm16[3] => Mux4.IN19
imm16[4] => result.IN0
imm16[4] => Mux3.IN19
imm16[5] => result.IN0
imm16[5] => Mux2.IN19
imm16[6] => result.IN0
imm16[6] => Mux1.IN19
imm16[7] => result.IN0
imm16[7] => Mux0.IN19
imm16[8] => ~NO_FANOUT~
imm16[9] => ~NO_FANOUT~
imm16[10] => ~NO_FANOUT~
imm16[11] => ~NO_FANOUT~
imm16[12] => ~NO_FANOUT~
imm16[13] => ~NO_FANOUT~
imm16[14] => ~NO_FANOUT~
imm16[15] => ~NO_FANOUT~
shamt[0] => ShiftLeft0.IN12
shamt[0] => ShiftRight0.IN12
shamt[0] => Equal0.IN23
shamt[0] => Equal1.IN23
shamt[0] => Equal2.IN23
shamt[0] => Equal3.IN23
shamt[0] => Equal4.IN23
shamt[0] => Equal5.IN23
shamt[0] => Equal6.IN23
shamt[1] => ShiftLeft0.IN11
shamt[1] => ShiftRight0.IN11
shamt[1] => Equal0.IN22
shamt[1] => Equal1.IN22
shamt[1] => Equal2.IN22
shamt[1] => Equal3.IN22
shamt[1] => Equal4.IN22
shamt[1] => Equal5.IN22
shamt[1] => Equal6.IN22
shamt[2] => ShiftLeft0.IN10
shamt[2] => ShiftRight0.IN10
shamt[2] => Equal0.IN21
shamt[2] => Equal1.IN21
shamt[2] => Equal2.IN21
shamt[2] => Equal3.IN21
shamt[2] => Equal4.IN21
shamt[2] => Equal5.IN21
shamt[2] => Equal6.IN21
shamt[3] => ShiftLeft0.IN9
shamt[3] => ShiftRight0.IN9
shamt[3] => Equal0.IN20
shamt[3] => Equal1.IN20
shamt[3] => Equal2.IN20
shamt[3] => Equal3.IN20
shamt[3] => Equal4.IN20
shamt[3] => Equal5.IN20
shamt[3] => Equal6.IN20
shamt[4] => ShiftLeft0.IN8
shamt[4] => ShiftRight0.IN8
shamt[4] => Equal0.IN19
shamt[4] => Equal1.IN19
shamt[4] => Equal2.IN19
shamt[4] => Equal3.IN19
shamt[4] => Equal4.IN19
shamt[4] => Equal5.IN19
shamt[4] => Equal6.IN19
shamt[5] => ShiftLeft0.IN7
shamt[5] => ShiftRight0.IN7
shamt[5] => Equal0.IN18
shamt[5] => Equal1.IN18
shamt[5] => Equal2.IN18
shamt[5] => Equal3.IN18
shamt[5] => Equal4.IN18
shamt[5] => Equal5.IN18
shamt[5] => Equal6.IN18
shamt[6] => ShiftLeft0.IN6
shamt[6] => ShiftRight0.IN6
shamt[6] => Equal0.IN17
shamt[6] => Equal1.IN17
shamt[6] => Equal2.IN17
shamt[6] => Equal3.IN17
shamt[6] => Equal4.IN17
shamt[6] => Equal5.IN17
shamt[6] => Equal6.IN17
shamt[7] => ShiftLeft0.IN5
shamt[7] => ShiftRight0.IN5
shamt[7] => Equal0.IN16
shamt[7] => Equal1.IN16
shamt[7] => Equal2.IN16
shamt[7] => Equal3.IN16
shamt[7] => Equal4.IN16
shamt[7] => Equal5.IN16
shamt[7] => Equal6.IN16
shamt[8] => ShiftLeft0.IN4
shamt[8] => ShiftRight0.IN4
shamt[8] => Equal0.IN15
shamt[8] => Equal1.IN15
shamt[8] => Equal2.IN15
shamt[8] => Equal3.IN15
shamt[8] => Equal4.IN15
shamt[8] => Equal5.IN15
shamt[8] => Equal6.IN15
shamt[9] => ShiftLeft0.IN3
shamt[9] => ShiftRight0.IN3
shamt[9] => Equal0.IN14
shamt[9] => Equal1.IN14
shamt[9] => Equal2.IN14
shamt[9] => Equal3.IN14
shamt[9] => Equal4.IN14
shamt[9] => Equal5.IN14
shamt[9] => Equal6.IN14
shamt[10] => ShiftLeft0.IN2
shamt[10] => ShiftRight0.IN2
shamt[10] => Equal0.IN13
shamt[10] => Equal1.IN13
shamt[10] => Equal2.IN13
shamt[10] => Equal3.IN13
shamt[10] => Equal4.IN13
shamt[10] => Equal5.IN13
shamt[10] => Equal6.IN13
shamt[11] => ShiftLeft0.IN1
shamt[11] => ShiftRight0.IN1
shamt[11] => Equal0.IN12
shamt[11] => Equal1.IN12
shamt[11] => Equal2.IN12
shamt[11] => Equal3.IN12
shamt[11] => Equal4.IN12
shamt[11] => Equal5.IN12
shamt[11] => Equal6.IN12
data_out[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
vector_Vd[0] => ~NO_FANOUT~
vector_Vd[1] => ~NO_FANOUT~
vector_Vd[2] => ~NO_FANOUT~
vector_Vd[3] => ~NO_FANOUT~
vector_Vd[4] => ~NO_FANOUT~
vector_Vd[5] => ~NO_FANOUT~
vector_Vd[6] => ~NO_FANOUT~
vector_Vd[7] => ~NO_FANOUT~
vector_Vd[8] => ~NO_FANOUT~
vector_Vd[9] => ~NO_FANOUT~
vector_Vd[10] => ~NO_FANOUT~
vector_Vd[11] => ~NO_FANOUT~
vector_Vd[12] => ~NO_FANOUT~
vector_Vd[13] => ~NO_FANOUT~
vector_Vd[14] => ~NO_FANOUT~
vector_Vd[15] => ~NO_FANOUT~
vector_Vd[16] => ~NO_FANOUT~
vector_Vd[17] => ~NO_FANOUT~
vector_Vd[18] => ~NO_FANOUT~
vector_Vd[19] => ~NO_FANOUT~
vector_Vd[20] => ~NO_FANOUT~
vector_Vd[21] => ~NO_FANOUT~
vector_Vd[22] => ~NO_FANOUT~
vector_Vd[23] => ~NO_FANOUT~
vector_Vd[24] => ~NO_FANOUT~
vector_Vd[25] => ~NO_FANOUT~
vector_Vd[26] => ~NO_FANOUT~
vector_Vd[27] => ~NO_FANOUT~
vector_Vd[28] => ~NO_FANOUT~
vector_Vd[29] => ~NO_FANOUT~
vector_Vd[30] => ~NO_FANOUT~
vector_Vd[31] => ~NO_FANOUT~
vector_Vs[0] => ~NO_FANOUT~
vector_Vs[1] => ~NO_FANOUT~
vector_Vs[2] => ~NO_FANOUT~
vector_Vs[3] => ~NO_FANOUT~
vector_Vs[4] => ~NO_FANOUT~
vector_Vs[5] => ~NO_FANOUT~
vector_Vs[6] => ~NO_FANOUT~
vector_Vs[7] => ~NO_FANOUT~
vector_Vs[8] => ~NO_FANOUT~
vector_Vs[9] => ~NO_FANOUT~
vector_Vs[10] => ~NO_FANOUT~
vector_Vs[11] => ~NO_FANOUT~
vector_Vs[12] => ~NO_FANOUT~
vector_Vs[13] => ~NO_FANOUT~
vector_Vs[14] => ~NO_FANOUT~
vector_Vs[15] => ~NO_FANOUT~
vector_Vs[16] => ~NO_FANOUT~
vector_Vs[17] => ~NO_FANOUT~
vector_Vs[18] => ~NO_FANOUT~
vector_Vs[19] => ~NO_FANOUT~
vector_Vs[20] => ~NO_FANOUT~
vector_Vs[21] => ~NO_FANOUT~
vector_Vs[22] => ~NO_FANOUT~
vector_Vs[23] => ~NO_FANOUT~
vector_Vs[24] => Add0.IN16
vector_Vs[24] => result.IN1
vector_Vs[24] => Add1.IN16
vector_Vs[24] => ShiftLeft0.IN20
vector_Vs[24] => ShiftRight0.IN20
vector_Vs[24] => Selector0.IN15
vector_Vs[24] => Selector1.IN15
vector_Vs[24] => Selector2.IN15
vector_Vs[24] => Selector3.IN15
vector_Vs[24] => Selector4.IN15
vector_Vs[24] => Selector5.IN15
vector_Vs[24] => Selector6.IN15
vector_Vs[24] => Selector7.IN15
vector_Vs[24] => Selector8.IN15
vector_Vs[24] => Selector9.IN15
vector_Vs[24] => Selector10.IN15
vector_Vs[24] => Selector11.IN15
vector_Vs[24] => Selector12.IN15
vector_Vs[24] => Selector13.IN15
vector_Vs[24] => Selector14.IN15
vector_Vs[24] => Selector15.IN15
vector_Vs[25] => Add0.IN15
vector_Vs[25] => result.IN1
vector_Vs[25] => Add1.IN15
vector_Vs[25] => ShiftLeft0.IN19
vector_Vs[25] => ShiftRight0.IN19
vector_Vs[25] => Selector0.IN14
vector_Vs[25] => Selector1.IN14
vector_Vs[25] => Selector2.IN14
vector_Vs[25] => Selector3.IN14
vector_Vs[25] => Selector4.IN14
vector_Vs[25] => Selector5.IN14
vector_Vs[25] => Selector6.IN14
vector_Vs[25] => Selector7.IN14
vector_Vs[25] => Selector8.IN14
vector_Vs[25] => Selector9.IN14
vector_Vs[25] => Selector10.IN14
vector_Vs[25] => Selector11.IN14
vector_Vs[25] => Selector12.IN14
vector_Vs[25] => Selector13.IN14
vector_Vs[25] => Selector14.IN14
vector_Vs[25] => Selector15.IN14
vector_Vs[26] => Add0.IN14
vector_Vs[26] => result.IN1
vector_Vs[26] => Add1.IN14
vector_Vs[26] => ShiftLeft0.IN18
vector_Vs[26] => ShiftRight0.IN18
vector_Vs[26] => Selector0.IN13
vector_Vs[26] => Selector1.IN13
vector_Vs[26] => Selector2.IN13
vector_Vs[26] => Selector3.IN13
vector_Vs[26] => Selector4.IN13
vector_Vs[26] => Selector5.IN13
vector_Vs[26] => Selector6.IN13
vector_Vs[26] => Selector7.IN13
vector_Vs[26] => Selector8.IN13
vector_Vs[26] => Selector9.IN13
vector_Vs[26] => Selector10.IN13
vector_Vs[26] => Selector11.IN13
vector_Vs[26] => Selector12.IN13
vector_Vs[26] => Selector13.IN13
vector_Vs[26] => Selector14.IN13
vector_Vs[26] => Selector15.IN13
vector_Vs[27] => Add0.IN13
vector_Vs[27] => result.IN1
vector_Vs[27] => Add1.IN13
vector_Vs[27] => ShiftLeft0.IN17
vector_Vs[27] => ShiftRight0.IN17
vector_Vs[27] => Selector0.IN12
vector_Vs[27] => Selector1.IN12
vector_Vs[27] => Selector2.IN12
vector_Vs[27] => Selector3.IN12
vector_Vs[27] => Selector4.IN12
vector_Vs[27] => Selector5.IN12
vector_Vs[27] => Selector6.IN12
vector_Vs[27] => Selector7.IN12
vector_Vs[27] => Selector8.IN12
vector_Vs[27] => Selector9.IN12
vector_Vs[27] => Selector10.IN12
vector_Vs[27] => Selector11.IN12
vector_Vs[27] => Selector12.IN12
vector_Vs[27] => Selector13.IN12
vector_Vs[27] => Selector14.IN12
vector_Vs[27] => Selector15.IN12
vector_Vs[28] => Add0.IN12
vector_Vs[28] => result.IN1
vector_Vs[28] => Add1.IN12
vector_Vs[28] => ShiftLeft0.IN16
vector_Vs[28] => ShiftRight0.IN16
vector_Vs[28] => Selector0.IN11
vector_Vs[28] => Selector1.IN11
vector_Vs[28] => Selector2.IN11
vector_Vs[28] => Selector3.IN11
vector_Vs[28] => Selector4.IN11
vector_Vs[28] => Selector5.IN11
vector_Vs[28] => Selector6.IN11
vector_Vs[28] => Selector7.IN11
vector_Vs[28] => Selector8.IN11
vector_Vs[28] => Selector9.IN11
vector_Vs[28] => Selector10.IN11
vector_Vs[28] => Selector11.IN11
vector_Vs[28] => Selector12.IN11
vector_Vs[28] => Selector13.IN11
vector_Vs[28] => Selector14.IN11
vector_Vs[28] => Selector15.IN11
vector_Vs[29] => Add0.IN11
vector_Vs[29] => result.IN1
vector_Vs[29] => Add1.IN11
vector_Vs[29] => ShiftLeft0.IN15
vector_Vs[29] => ShiftRight0.IN15
vector_Vs[29] => Selector0.IN10
vector_Vs[29] => Selector1.IN10
vector_Vs[29] => Selector2.IN10
vector_Vs[29] => Selector3.IN10
vector_Vs[29] => Selector4.IN10
vector_Vs[29] => Selector5.IN10
vector_Vs[29] => Selector6.IN10
vector_Vs[29] => Selector7.IN10
vector_Vs[29] => Selector8.IN10
vector_Vs[29] => Selector9.IN10
vector_Vs[29] => Selector10.IN10
vector_Vs[29] => Selector11.IN10
vector_Vs[29] => Selector12.IN10
vector_Vs[29] => Selector13.IN10
vector_Vs[29] => Selector14.IN10
vector_Vs[29] => Selector15.IN10
vector_Vs[30] => Add0.IN10
vector_Vs[30] => result.IN1
vector_Vs[30] => Add1.IN10
vector_Vs[30] => ShiftLeft0.IN14
vector_Vs[30] => ShiftRight0.IN14
vector_Vs[30] => Selector0.IN9
vector_Vs[30] => Selector1.IN9
vector_Vs[30] => Selector2.IN9
vector_Vs[30] => Selector3.IN9
vector_Vs[30] => Selector4.IN9
vector_Vs[30] => Selector5.IN9
vector_Vs[30] => Selector6.IN9
vector_Vs[30] => Selector7.IN9
vector_Vs[30] => Selector8.IN9
vector_Vs[30] => Selector9.IN9
vector_Vs[30] => Selector10.IN9
vector_Vs[30] => Selector11.IN9
vector_Vs[30] => Selector12.IN9
vector_Vs[30] => Selector13.IN9
vector_Vs[30] => Selector14.IN9
vector_Vs[30] => Selector15.IN9
vector_Vs[31] => Add0.IN9
vector_Vs[31] => result.IN1
vector_Vs[31] => Add1.IN9
vector_Vs[31] => ShiftLeft0.IN13
vector_Vs[31] => ShiftRight0.IN13
vector_Vs[31] => Selector0.IN8
vector_Vs[31] => Selector1.IN8
vector_Vs[31] => Selector2.IN8
vector_Vs[31] => Selector3.IN8
vector_Vs[31] => Selector4.IN8
vector_Vs[31] => Selector5.IN8
vector_Vs[31] => Selector6.IN8
vector_Vs[31] => Selector7.IN8
vector_Vs[31] => Selector8.IN8
vector_Vs[31] => Selector9.IN8
vector_Vs[31] => Selector10.IN8
vector_Vs[31] => Selector11.IN8
vector_Vs[31] => Selector12.IN8
vector_Vs[31] => Selector13.IN8
vector_Vs[31] => Selector14.IN8
vector_Vs[31] => Selector15.IN8
vector_Vt[0] => ~NO_FANOUT~
vector_Vt[1] => ~NO_FANOUT~
vector_Vt[2] => ~NO_FANOUT~
vector_Vt[3] => ~NO_FANOUT~
vector_Vt[4] => ~NO_FANOUT~
vector_Vt[5] => ~NO_FANOUT~
vector_Vt[6] => ~NO_FANOUT~
vector_Vt[7] => ~NO_FANOUT~
vector_Vt[8] => ~NO_FANOUT~
vector_Vt[9] => ~NO_FANOUT~
vector_Vt[10] => ~NO_FANOUT~
vector_Vt[11] => ~NO_FANOUT~
vector_Vt[12] => ~NO_FANOUT~
vector_Vt[13] => ~NO_FANOUT~
vector_Vt[14] => ~NO_FANOUT~
vector_Vt[15] => ~NO_FANOUT~
vector_Vt[16] => ~NO_FANOUT~
vector_Vt[17] => ~NO_FANOUT~
vector_Vt[18] => ~NO_FANOUT~
vector_Vt[19] => ~NO_FANOUT~
vector_Vt[20] => ~NO_FANOUT~
vector_Vt[21] => ~NO_FANOUT~
vector_Vt[22] => ~NO_FANOUT~
vector_Vt[23] => ~NO_FANOUT~
vector_Vt[24] => Add0.IN8
vector_Vt[24] => Add1.IN8
vector_Vt[25] => Add0.IN7
vector_Vt[25] => Add1.IN7
vector_Vt[26] => Add0.IN6
vector_Vt[26] => Add1.IN6
vector_Vt[27] => Add0.IN5
vector_Vt[27] => Add1.IN5
vector_Vt[28] => Add0.IN4
vector_Vt[28] => Add1.IN4
vector_Vt[29] => Add0.IN3
vector_Vt[29] => Add1.IN3
vector_Vt[30] => Add0.IN2
vector_Vt[30] => Add1.IN2
vector_Vt[31] => Add0.IN1
vector_Vt[31] => Add1.IN1


|ControladorVGA|background:inst|mips_pipeline:procesador|mux2:EX_RFMUX
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
a[0] => y.DATAA
a[1] => y.DATAA
a[2] => y.DATAA
a[3] => y.DATAA
a[4] => y.DATAA
b[0] => y.DATAB
b[1] => y.DATAB
b[2] => y.DATAB
b[3] => y.DATAB
b[4] => y.DATAB
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE


|ControladorVGA|background:inst|mips_pipeline:procesador|mux2:WB_MUX_VEC
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
a[0] => y.DATAA
a[1] => y.DATAA
a[2] => y.DATAA
a[3] => y.DATAA
a[4] => y.DATAA
b[0] => y.DATAB
b[1] => y.DATAB
b[2] => y.DATAB
b[3] => y.DATAB
b[4] => y.DATAB
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE


|ControladorVGA|background:inst|mips_pipeline:procesador|mux2:MEM_READ_TIPO_INSTR
sel => y.OUTPUTSELECT
a[0] => y.DATAA
b[0] => y.DATAB
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE


|ControladorVGA|background:inst|mips_pipeline:procesador|mux2:MEM_WRITE_TIPO_INSTR
sel => y.OUTPUTSELECT
a[0] => y.DATAA
b[0] => y.DATAB
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE


|ControladorVGA|background:inst|mips_pipeline:procesador|mux2:MEM_ALUOUT_TIPO_INSTR
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
a[0] => y.DATAA
a[1] => y.DATAA
a[2] => y.DATAA
a[3] => y.DATAA
a[4] => y.DATAA
a[5] => y.DATAA
a[6] => y.DATAA
a[7] => y.DATAA
a[8] => y.DATAA
a[9] => y.DATAA
a[10] => y.DATAA
a[11] => y.DATAA
a[12] => y.DATAA
a[13] => y.DATAA
a[14] => y.DATAA
a[15] => y.DATAA
a[16] => y.DATAA
a[17] => y.DATAA
a[18] => y.DATAA
a[19] => y.DATAA
a[20] => y.DATAA
a[21] => y.DATAA
a[22] => y.DATAA
a[23] => y.DATAA
a[24] => y.DATAA
a[25] => y.DATAA
a[26] => y.DATAA
a[27] => y.DATAA
a[28] => y.DATAA
a[29] => y.DATAA
a[30] => y.DATAA
a[31] => y.DATAA
b[0] => y.DATAB
b[1] => y.DATAB
b[2] => y.DATAB
b[3] => y.DATAB
b[4] => y.DATAB
b[5] => y.DATAB
b[6] => y.DATAB
b[7] => y.DATAB
b[8] => y.DATAB
b[9] => y.DATAB
b[10] => y.DATAB
b[11] => y.DATAB
b[12] => y.DATAB
b[13] => y.DATAB
b[14] => y.DATAB
b[15] => y.DATAB
b[16] => y.DATAB
b[17] => y.DATAB
b[18] => y.DATAB
b[19] => y.DATAB
b[20] => y.DATAB
b[21] => y.DATAB
b[22] => y.DATAB
b[23] => y.DATAB
b[24] => y.DATAB
b[25] => y.DATAB
b[26] => y.DATAB
b[27] => y.DATAB
b[28] => y.DATAB
b[29] => y.DATAB
b[30] => y.DATAB
b[31] => y.DATAB
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|ControladorVGA|background:inst|mips_pipeline:procesador|mux2:MEM_RD2_INSTR
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
a[0] => y.DATAA
a[1] => y.DATAA
a[2] => y.DATAA
a[3] => y.DATAA
a[4] => y.DATAA
a[5] => y.DATAA
a[6] => y.DATAA
a[7] => y.DATAA
a[8] => y.DATAA
a[9] => y.DATAA
a[10] => y.DATAA
a[11] => y.DATAA
a[12] => y.DATAA
a[13] => y.DATAA
a[14] => y.DATAA
a[15] => y.DATAA
a[16] => y.DATAA
a[17] => y.DATAA
a[18] => y.DATAA
a[19] => y.DATAA
a[20] => y.DATAA
a[21] => y.DATAA
a[22] => y.DATAA
a[23] => y.DATAA
a[24] => y.DATAA
a[25] => y.DATAA
a[26] => y.DATAA
a[27] => y.DATAA
a[28] => y.DATAA
a[29] => y.DATAA
a[30] => y.DATAA
a[31] => y.DATAA
b[0] => y.DATAB
b[1] => y.DATAB
b[2] => y.DATAB
b[3] => y.DATAB
b[4] => y.DATAB
b[5] => y.DATAB
b[6] => y.DATAB
b[7] => y.DATAB
b[8] => y.DATAB
b[9] => y.DATAB
b[10] => y.DATAB
b[11] => y.DATAB
b[12] => y.DATAB
b[13] => y.DATAB
b[14] => y.DATAB
b[15] => y.DATAB
b[16] => y.DATAB
b[17] => y.DATAB
b[18] => y.DATAB
b[19] => y.DATAB
b[20] => y.DATAB
b[21] => y.DATAB
b[22] => y.DATAB
b[23] => y.DATAB
b[24] => y.DATAB
b[25] => y.DATAB
b[26] => y.DATAB
b[27] => y.DATAB
b[28] => y.DATAB
b[29] => y.DATAB
b[30] => y.DATAB
b[31] => y.DATAB
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|ControladorVGA|background:inst|mips_pipeline:procesador|mux2:MEM_RD2
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
a[0] => y.DATAA
a[1] => y.DATAA
a[2] => y.DATAA
a[3] => y.DATAA
a[4] => y.DATAA
a[5] => y.DATAA
a[6] => y.DATAA
a[7] => y.DATAA
a[8] => y.DATAA
a[9] => y.DATAA
a[10] => y.DATAA
a[11] => y.DATAA
a[12] => y.DATAA
a[13] => y.DATAA
a[14] => y.DATAA
a[15] => y.DATAA
a[16] => y.DATAA
a[17] => y.DATAA
a[18] => y.DATAA
a[19] => y.DATAA
a[20] => y.DATAA
a[21] => y.DATAA
a[22] => y.DATAA
a[23] => y.DATAA
a[24] => y.DATAA
a[25] => y.DATAA
a[26] => y.DATAA
a[27] => y.DATAA
a[28] => y.DATAA
a[29] => y.DATAA
a[30] => y.DATAA
a[31] => y.DATAA
b[0] => y.DATAB
b[1] => y.DATAB
b[2] => y.DATAB
b[3] => y.DATAB
b[4] => y.DATAB
b[5] => y.DATAB
b[6] => y.DATAB
b[7] => y.DATAB
b[8] => y.DATAB
b[9] => y.DATAB
b[10] => y.DATAB
b[11] => y.DATAB
b[12] => y.DATAB
b[13] => y.DATAB
b[14] => y.DATAB
b[15] => y.DATAB
b[16] => y.DATAB
b[17] => y.DATAB
b[18] => y.DATAB
b[19] => y.DATAB
b[20] => y.DATAB
b[21] => y.DATAB
b[22] => y.DATAB
b[23] => y.DATAB
b[24] => y.DATAB
b[25] => y.DATAB
b[26] => y.DATAB
b[27] => y.DATAB
b[28] => y.DATAB
b[29] => y.DATAB
b[30] => y.DATAB
b[31] => y.DATAB
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|ControladorVGA|background:inst|mips_pipeline:procesador|mux2:WB_WRMUX
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
a[0] => y.DATAA
a[1] => y.DATAA
a[2] => y.DATAA
a[3] => y.DATAA
a[4] => y.DATAA
a[5] => y.DATAA
a[6] => y.DATAA
a[7] => y.DATAA
a[8] => y.DATAA
a[9] => y.DATAA
a[10] => y.DATAA
a[11] => y.DATAA
a[12] => y.DATAA
a[13] => y.DATAA
a[14] => y.DATAA
a[15] => y.DATAA
a[16] => y.DATAA
a[17] => y.DATAA
a[18] => y.DATAA
a[19] => y.DATAA
a[20] => y.DATAA
a[21] => y.DATAA
a[22] => y.DATAA
a[23] => y.DATAA
a[24] => y.DATAA
a[25] => y.DATAA
a[26] => y.DATAA
a[27] => y.DATAA
a[28] => y.DATAA
a[29] => y.DATAA
a[30] => y.DATAA
a[31] => y.DATAA
b[0] => y.DATAB
b[1] => y.DATAB
b[2] => y.DATAB
b[3] => y.DATAB
b[4] => y.DATAB
b[5] => y.DATAB
b[6] => y.DATAB
b[7] => y.DATAB
b[8] => y.DATAB
b[9] => y.DATAB
b[10] => y.DATAB
b[11] => y.DATAB
b[12] => y.DATAB
b[13] => y.DATAB
b[14] => y.DATAB
b[15] => y.DATAB
b[16] => y.DATAB
b[17] => y.DATAB
b[18] => y.DATAB
b[19] => y.DATAB
b[20] => y.DATAB
b[21] => y.DATAB
b[22] => y.DATAB
b[23] => y.DATAB
b[24] => y.DATAB
b[25] => y.DATAB
b[26] => y.DATAB
b[27] => y.DATAB
b[28] => y.DATAB
b[29] => y.DATAB
b[30] => y.DATAB
b[31] => y.DATAB
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|ControladorVGA|background:inst|mips_pipeline:procesador|mux2:WB_WRMUXVEC
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
a[0] => y.DATAA
a[1] => y.DATAA
a[2] => y.DATAA
a[3] => y.DATAA
a[4] => y.DATAA
a[5] => y.DATAA
a[6] => y.DATAA
a[7] => y.DATAA
a[8] => y.DATAA
a[9] => y.DATAA
a[10] => y.DATAA
a[11] => y.DATAA
a[12] => y.DATAA
a[13] => y.DATAA
a[14] => y.DATAA
a[15] => y.DATAA
a[16] => y.DATAA
a[17] => y.DATAA
a[18] => y.DATAA
a[19] => y.DATAA
a[20] => y.DATAA
a[21] => y.DATAA
a[22] => y.DATAA
a[23] => y.DATAA
a[24] => y.DATAA
a[25] => y.DATAA
a[26] => y.DATAA
a[27] => y.DATAA
a[28] => y.DATAA
a[29] => y.DATAA
a[30] => y.DATAA
a[31] => y.DATAA
b[0] => y.DATAB
b[1] => y.DATAB
b[2] => y.DATAB
b[3] => y.DATAB
b[4] => y.DATAB
b[5] => y.DATAB
b[6] => y.DATAB
b[7] => y.DATAB
b[8] => y.DATAB
b[9] => y.DATAB
b[10] => y.DATAB
b[11] => y.DATAB
b[12] => y.DATAB
b[13] => y.DATAB
b[14] => y.DATAB
b[15] => y.DATAB
b[16] => y.DATAB
b[17] => y.DATAB
b[18] => y.DATAB
b[19] => y.DATAB
b[20] => y.DATAB
b[21] => y.DATAB
b[22] => y.DATAB
b[23] => y.DATAB
b[24] => y.DATAB
b[25] => y.DATAB
b[26] => y.DATAB
b[27] => y.DATAB
b[28] => y.DATAB
b[29] => y.DATAB
b[30] => y.DATAB
b[31] => y.DATAB
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|ControladorVGA|background:inst|altsyncram:altsyncram_component
wren_a => altsyncram_qgg2:auto_generated.wren_a
rden_a => altsyncram_qgg2:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_qgg2:auto_generated.data_a[0]
data_a[1] => altsyncram_qgg2:auto_generated.data_a[1]
data_a[2] => altsyncram_qgg2:auto_generated.data_a[2]
data_a[3] => altsyncram_qgg2:auto_generated.data_a[3]
data_a[4] => altsyncram_qgg2:auto_generated.data_a[4]
data_a[5] => altsyncram_qgg2:auto_generated.data_a[5]
data_a[6] => altsyncram_qgg2:auto_generated.data_a[6]
data_a[7] => altsyncram_qgg2:auto_generated.data_a[7]
data_a[8] => altsyncram_qgg2:auto_generated.data_a[8]
data_a[9] => altsyncram_qgg2:auto_generated.data_a[9]
data_a[10] => altsyncram_qgg2:auto_generated.data_a[10]
data_a[11] => altsyncram_qgg2:auto_generated.data_a[11]
data_a[12] => altsyncram_qgg2:auto_generated.data_a[12]
data_a[13] => altsyncram_qgg2:auto_generated.data_a[13]
data_a[14] => altsyncram_qgg2:auto_generated.data_a[14]
data_a[15] => altsyncram_qgg2:auto_generated.data_a[15]
data_a[16] => altsyncram_qgg2:auto_generated.data_a[16]
data_a[17] => altsyncram_qgg2:auto_generated.data_a[17]
data_a[18] => altsyncram_qgg2:auto_generated.data_a[18]
data_a[19] => altsyncram_qgg2:auto_generated.data_a[19]
data_a[20] => altsyncram_qgg2:auto_generated.data_a[20]
data_a[21] => altsyncram_qgg2:auto_generated.data_a[21]
data_a[22] => altsyncram_qgg2:auto_generated.data_a[22]
data_a[23] => altsyncram_qgg2:auto_generated.data_a[23]
data_a[24] => altsyncram_qgg2:auto_generated.data_a[24]
data_a[25] => altsyncram_qgg2:auto_generated.data_a[25]
data_a[26] => altsyncram_qgg2:auto_generated.data_a[26]
data_a[27] => altsyncram_qgg2:auto_generated.data_a[27]
data_a[28] => altsyncram_qgg2:auto_generated.data_a[28]
data_a[29] => altsyncram_qgg2:auto_generated.data_a[29]
data_a[30] => altsyncram_qgg2:auto_generated.data_a[30]
data_a[31] => altsyncram_qgg2:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_qgg2:auto_generated.address_a[0]
address_a[1] => altsyncram_qgg2:auto_generated.address_a[1]
address_a[2] => altsyncram_qgg2:auto_generated.address_a[2]
address_a[3] => altsyncram_qgg2:auto_generated.address_a[3]
address_a[4] => altsyncram_qgg2:auto_generated.address_a[4]
address_a[5] => altsyncram_qgg2:auto_generated.address_a[5]
address_a[6] => altsyncram_qgg2:auto_generated.address_a[6]
address_a[7] => altsyncram_qgg2:auto_generated.address_a[7]
address_a[8] => altsyncram_qgg2:auto_generated.address_a[8]
address_a[9] => altsyncram_qgg2:auto_generated.address_a[9]
address_a[10] => altsyncram_qgg2:auto_generated.address_a[10]
address_a[11] => altsyncram_qgg2:auto_generated.address_a[11]
address_a[12] => altsyncram_qgg2:auto_generated.address_a[12]
address_a[13] => altsyncram_qgg2:auto_generated.address_a[13]
address_a[14] => altsyncram_qgg2:auto_generated.address_a[14]
address_b[0] => altsyncram_qgg2:auto_generated.address_b[0]
address_b[1] => altsyncram_qgg2:auto_generated.address_b[1]
address_b[2] => altsyncram_qgg2:auto_generated.address_b[2]
address_b[3] => altsyncram_qgg2:auto_generated.address_b[3]
address_b[4] => altsyncram_qgg2:auto_generated.address_b[4]
address_b[5] => altsyncram_qgg2:auto_generated.address_b[5]
address_b[6] => altsyncram_qgg2:auto_generated.address_b[6]
address_b[7] => altsyncram_qgg2:auto_generated.address_b[7]
address_b[8] => altsyncram_qgg2:auto_generated.address_b[8]
address_b[9] => altsyncram_qgg2:auto_generated.address_b[9]
address_b[10] => altsyncram_qgg2:auto_generated.address_b[10]
address_b[11] => altsyncram_qgg2:auto_generated.address_b[11]
address_b[12] => altsyncram_qgg2:auto_generated.address_b[12]
address_b[13] => altsyncram_qgg2:auto_generated.address_b[13]
address_b[14] => altsyncram_qgg2:auto_generated.address_b[14]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_qgg2:auto_generated.clock0
clock1 => altsyncram_qgg2:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_qgg2:auto_generated.q_a[0]
q_a[1] <= altsyncram_qgg2:auto_generated.q_a[1]
q_a[2] <= altsyncram_qgg2:auto_generated.q_a[2]
q_a[3] <= altsyncram_qgg2:auto_generated.q_a[3]
q_a[4] <= altsyncram_qgg2:auto_generated.q_a[4]
q_a[5] <= altsyncram_qgg2:auto_generated.q_a[5]
q_a[6] <= altsyncram_qgg2:auto_generated.q_a[6]
q_a[7] <= altsyncram_qgg2:auto_generated.q_a[7]
q_a[8] <= altsyncram_qgg2:auto_generated.q_a[8]
q_a[9] <= altsyncram_qgg2:auto_generated.q_a[9]
q_a[10] <= altsyncram_qgg2:auto_generated.q_a[10]
q_a[11] <= altsyncram_qgg2:auto_generated.q_a[11]
q_a[12] <= altsyncram_qgg2:auto_generated.q_a[12]
q_a[13] <= altsyncram_qgg2:auto_generated.q_a[13]
q_a[14] <= altsyncram_qgg2:auto_generated.q_a[14]
q_a[15] <= altsyncram_qgg2:auto_generated.q_a[15]
q_a[16] <= altsyncram_qgg2:auto_generated.q_a[16]
q_a[17] <= altsyncram_qgg2:auto_generated.q_a[17]
q_a[18] <= altsyncram_qgg2:auto_generated.q_a[18]
q_a[19] <= altsyncram_qgg2:auto_generated.q_a[19]
q_a[20] <= altsyncram_qgg2:auto_generated.q_a[20]
q_a[21] <= altsyncram_qgg2:auto_generated.q_a[21]
q_a[22] <= altsyncram_qgg2:auto_generated.q_a[22]
q_a[23] <= altsyncram_qgg2:auto_generated.q_a[23]
q_a[24] <= altsyncram_qgg2:auto_generated.q_a[24]
q_a[25] <= altsyncram_qgg2:auto_generated.q_a[25]
q_a[26] <= altsyncram_qgg2:auto_generated.q_a[26]
q_a[27] <= altsyncram_qgg2:auto_generated.q_a[27]
q_a[28] <= altsyncram_qgg2:auto_generated.q_a[28]
q_a[29] <= altsyncram_qgg2:auto_generated.q_a[29]
q_a[30] <= altsyncram_qgg2:auto_generated.q_a[30]
q_a[31] <= altsyncram_qgg2:auto_generated.q_a[31]
q_b[0] <= altsyncram_qgg2:auto_generated.q_b[0]
q_b[1] <= altsyncram_qgg2:auto_generated.q_b[1]
q_b[2] <= altsyncram_qgg2:auto_generated.q_b[2]
q_b[3] <= altsyncram_qgg2:auto_generated.q_b[3]
q_b[4] <= altsyncram_qgg2:auto_generated.q_b[4]
q_b[5] <= altsyncram_qgg2:auto_generated.q_b[5]
q_b[6] <= altsyncram_qgg2:auto_generated.q_b[6]
q_b[7] <= altsyncram_qgg2:auto_generated.q_b[7]
q_b[8] <= altsyncram_qgg2:auto_generated.q_b[8]
q_b[9] <= altsyncram_qgg2:auto_generated.q_b[9]
q_b[10] <= altsyncram_qgg2:auto_generated.q_b[10]
q_b[11] <= altsyncram_qgg2:auto_generated.q_b[11]
q_b[12] <= altsyncram_qgg2:auto_generated.q_b[12]
q_b[13] <= altsyncram_qgg2:auto_generated.q_b[13]
q_b[14] <= altsyncram_qgg2:auto_generated.q_b[14]
q_b[15] <= altsyncram_qgg2:auto_generated.q_b[15]
q_b[16] <= altsyncram_qgg2:auto_generated.q_b[16]
q_b[17] <= altsyncram_qgg2:auto_generated.q_b[17]
q_b[18] <= altsyncram_qgg2:auto_generated.q_b[18]
q_b[19] <= altsyncram_qgg2:auto_generated.q_b[19]
q_b[20] <= altsyncram_qgg2:auto_generated.q_b[20]
q_b[21] <= altsyncram_qgg2:auto_generated.q_b[21]
q_b[22] <= altsyncram_qgg2:auto_generated.q_b[22]
q_b[23] <= altsyncram_qgg2:auto_generated.q_b[23]
q_b[24] <= altsyncram_qgg2:auto_generated.q_b[24]
q_b[25] <= altsyncram_qgg2:auto_generated.q_b[25]
q_b[26] <= altsyncram_qgg2:auto_generated.q_b[26]
q_b[27] <= altsyncram_qgg2:auto_generated.q_b[27]
q_b[28] <= altsyncram_qgg2:auto_generated.q_b[28]
q_b[29] <= altsyncram_qgg2:auto_generated.q_b[29]
q_b[30] <= altsyncram_qgg2:auto_generated.q_b[30]
q_b[31] <= altsyncram_qgg2:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ControladorVGA|background:inst|altsyncram:altsyncram_component|altsyncram_qgg2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[0] => ram_block1a66.PORTAADDR
address_a[0] => ram_block1a67.PORTAADDR
address_a[0] => ram_block1a68.PORTAADDR
address_a[0] => ram_block1a69.PORTAADDR
address_a[0] => ram_block1a70.PORTAADDR
address_a[0] => ram_block1a71.PORTAADDR
address_a[0] => ram_block1a72.PORTAADDR
address_a[0] => ram_block1a73.PORTAADDR
address_a[0] => ram_block1a74.PORTAADDR
address_a[0] => ram_block1a75.PORTAADDR
address_a[0] => ram_block1a76.PORTAADDR
address_a[0] => ram_block1a77.PORTAADDR
address_a[0] => ram_block1a78.PORTAADDR
address_a[0] => ram_block1a79.PORTAADDR
address_a[0] => ram_block1a80.PORTAADDR
address_a[0] => ram_block1a81.PORTAADDR
address_a[0] => ram_block1a82.PORTAADDR
address_a[0] => ram_block1a83.PORTAADDR
address_a[0] => ram_block1a84.PORTAADDR
address_a[0] => ram_block1a85.PORTAADDR
address_a[0] => ram_block1a86.PORTAADDR
address_a[0] => ram_block1a87.PORTAADDR
address_a[0] => ram_block1a88.PORTAADDR
address_a[0] => ram_block1a89.PORTAADDR
address_a[0] => ram_block1a90.PORTAADDR
address_a[0] => ram_block1a91.PORTAADDR
address_a[0] => ram_block1a92.PORTAADDR
address_a[0] => ram_block1a93.PORTAADDR
address_a[0] => ram_block1a94.PORTAADDR
address_a[0] => ram_block1a95.PORTAADDR
address_a[0] => ram_block1a96.PORTAADDR
address_a[0] => ram_block1a97.PORTAADDR
address_a[0] => ram_block1a98.PORTAADDR
address_a[0] => ram_block1a99.PORTAADDR
address_a[0] => ram_block1a100.PORTAADDR
address_a[0] => ram_block1a101.PORTAADDR
address_a[0] => ram_block1a102.PORTAADDR
address_a[0] => ram_block1a103.PORTAADDR
address_a[0] => ram_block1a104.PORTAADDR
address_a[0] => ram_block1a105.PORTAADDR
address_a[0] => ram_block1a106.PORTAADDR
address_a[0] => ram_block1a107.PORTAADDR
address_a[0] => ram_block1a108.PORTAADDR
address_a[0] => ram_block1a109.PORTAADDR
address_a[0] => ram_block1a110.PORTAADDR
address_a[0] => ram_block1a111.PORTAADDR
address_a[0] => ram_block1a112.PORTAADDR
address_a[0] => ram_block1a113.PORTAADDR
address_a[0] => ram_block1a114.PORTAADDR
address_a[0] => ram_block1a115.PORTAADDR
address_a[0] => ram_block1a116.PORTAADDR
address_a[0] => ram_block1a117.PORTAADDR
address_a[0] => ram_block1a118.PORTAADDR
address_a[0] => ram_block1a119.PORTAADDR
address_a[0] => ram_block1a120.PORTAADDR
address_a[0] => ram_block1a121.PORTAADDR
address_a[0] => ram_block1a122.PORTAADDR
address_a[0] => ram_block1a123.PORTAADDR
address_a[0] => ram_block1a124.PORTAADDR
address_a[0] => ram_block1a125.PORTAADDR
address_a[0] => ram_block1a126.PORTAADDR
address_a[0] => ram_block1a127.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[1] => ram_block1a64.PORTAADDR1
address_a[1] => ram_block1a65.PORTAADDR1
address_a[1] => ram_block1a66.PORTAADDR1
address_a[1] => ram_block1a67.PORTAADDR1
address_a[1] => ram_block1a68.PORTAADDR1
address_a[1] => ram_block1a69.PORTAADDR1
address_a[1] => ram_block1a70.PORTAADDR1
address_a[1] => ram_block1a71.PORTAADDR1
address_a[1] => ram_block1a72.PORTAADDR1
address_a[1] => ram_block1a73.PORTAADDR1
address_a[1] => ram_block1a74.PORTAADDR1
address_a[1] => ram_block1a75.PORTAADDR1
address_a[1] => ram_block1a76.PORTAADDR1
address_a[1] => ram_block1a77.PORTAADDR1
address_a[1] => ram_block1a78.PORTAADDR1
address_a[1] => ram_block1a79.PORTAADDR1
address_a[1] => ram_block1a80.PORTAADDR1
address_a[1] => ram_block1a81.PORTAADDR1
address_a[1] => ram_block1a82.PORTAADDR1
address_a[1] => ram_block1a83.PORTAADDR1
address_a[1] => ram_block1a84.PORTAADDR1
address_a[1] => ram_block1a85.PORTAADDR1
address_a[1] => ram_block1a86.PORTAADDR1
address_a[1] => ram_block1a87.PORTAADDR1
address_a[1] => ram_block1a88.PORTAADDR1
address_a[1] => ram_block1a89.PORTAADDR1
address_a[1] => ram_block1a90.PORTAADDR1
address_a[1] => ram_block1a91.PORTAADDR1
address_a[1] => ram_block1a92.PORTAADDR1
address_a[1] => ram_block1a93.PORTAADDR1
address_a[1] => ram_block1a94.PORTAADDR1
address_a[1] => ram_block1a95.PORTAADDR1
address_a[1] => ram_block1a96.PORTAADDR1
address_a[1] => ram_block1a97.PORTAADDR1
address_a[1] => ram_block1a98.PORTAADDR1
address_a[1] => ram_block1a99.PORTAADDR1
address_a[1] => ram_block1a100.PORTAADDR1
address_a[1] => ram_block1a101.PORTAADDR1
address_a[1] => ram_block1a102.PORTAADDR1
address_a[1] => ram_block1a103.PORTAADDR1
address_a[1] => ram_block1a104.PORTAADDR1
address_a[1] => ram_block1a105.PORTAADDR1
address_a[1] => ram_block1a106.PORTAADDR1
address_a[1] => ram_block1a107.PORTAADDR1
address_a[1] => ram_block1a108.PORTAADDR1
address_a[1] => ram_block1a109.PORTAADDR1
address_a[1] => ram_block1a110.PORTAADDR1
address_a[1] => ram_block1a111.PORTAADDR1
address_a[1] => ram_block1a112.PORTAADDR1
address_a[1] => ram_block1a113.PORTAADDR1
address_a[1] => ram_block1a114.PORTAADDR1
address_a[1] => ram_block1a115.PORTAADDR1
address_a[1] => ram_block1a116.PORTAADDR1
address_a[1] => ram_block1a117.PORTAADDR1
address_a[1] => ram_block1a118.PORTAADDR1
address_a[1] => ram_block1a119.PORTAADDR1
address_a[1] => ram_block1a120.PORTAADDR1
address_a[1] => ram_block1a121.PORTAADDR1
address_a[1] => ram_block1a122.PORTAADDR1
address_a[1] => ram_block1a123.PORTAADDR1
address_a[1] => ram_block1a124.PORTAADDR1
address_a[1] => ram_block1a125.PORTAADDR1
address_a[1] => ram_block1a126.PORTAADDR1
address_a[1] => ram_block1a127.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[2] => ram_block1a64.PORTAADDR2
address_a[2] => ram_block1a65.PORTAADDR2
address_a[2] => ram_block1a66.PORTAADDR2
address_a[2] => ram_block1a67.PORTAADDR2
address_a[2] => ram_block1a68.PORTAADDR2
address_a[2] => ram_block1a69.PORTAADDR2
address_a[2] => ram_block1a70.PORTAADDR2
address_a[2] => ram_block1a71.PORTAADDR2
address_a[2] => ram_block1a72.PORTAADDR2
address_a[2] => ram_block1a73.PORTAADDR2
address_a[2] => ram_block1a74.PORTAADDR2
address_a[2] => ram_block1a75.PORTAADDR2
address_a[2] => ram_block1a76.PORTAADDR2
address_a[2] => ram_block1a77.PORTAADDR2
address_a[2] => ram_block1a78.PORTAADDR2
address_a[2] => ram_block1a79.PORTAADDR2
address_a[2] => ram_block1a80.PORTAADDR2
address_a[2] => ram_block1a81.PORTAADDR2
address_a[2] => ram_block1a82.PORTAADDR2
address_a[2] => ram_block1a83.PORTAADDR2
address_a[2] => ram_block1a84.PORTAADDR2
address_a[2] => ram_block1a85.PORTAADDR2
address_a[2] => ram_block1a86.PORTAADDR2
address_a[2] => ram_block1a87.PORTAADDR2
address_a[2] => ram_block1a88.PORTAADDR2
address_a[2] => ram_block1a89.PORTAADDR2
address_a[2] => ram_block1a90.PORTAADDR2
address_a[2] => ram_block1a91.PORTAADDR2
address_a[2] => ram_block1a92.PORTAADDR2
address_a[2] => ram_block1a93.PORTAADDR2
address_a[2] => ram_block1a94.PORTAADDR2
address_a[2] => ram_block1a95.PORTAADDR2
address_a[2] => ram_block1a96.PORTAADDR2
address_a[2] => ram_block1a97.PORTAADDR2
address_a[2] => ram_block1a98.PORTAADDR2
address_a[2] => ram_block1a99.PORTAADDR2
address_a[2] => ram_block1a100.PORTAADDR2
address_a[2] => ram_block1a101.PORTAADDR2
address_a[2] => ram_block1a102.PORTAADDR2
address_a[2] => ram_block1a103.PORTAADDR2
address_a[2] => ram_block1a104.PORTAADDR2
address_a[2] => ram_block1a105.PORTAADDR2
address_a[2] => ram_block1a106.PORTAADDR2
address_a[2] => ram_block1a107.PORTAADDR2
address_a[2] => ram_block1a108.PORTAADDR2
address_a[2] => ram_block1a109.PORTAADDR2
address_a[2] => ram_block1a110.PORTAADDR2
address_a[2] => ram_block1a111.PORTAADDR2
address_a[2] => ram_block1a112.PORTAADDR2
address_a[2] => ram_block1a113.PORTAADDR2
address_a[2] => ram_block1a114.PORTAADDR2
address_a[2] => ram_block1a115.PORTAADDR2
address_a[2] => ram_block1a116.PORTAADDR2
address_a[2] => ram_block1a117.PORTAADDR2
address_a[2] => ram_block1a118.PORTAADDR2
address_a[2] => ram_block1a119.PORTAADDR2
address_a[2] => ram_block1a120.PORTAADDR2
address_a[2] => ram_block1a121.PORTAADDR2
address_a[2] => ram_block1a122.PORTAADDR2
address_a[2] => ram_block1a123.PORTAADDR2
address_a[2] => ram_block1a124.PORTAADDR2
address_a[2] => ram_block1a125.PORTAADDR2
address_a[2] => ram_block1a126.PORTAADDR2
address_a[2] => ram_block1a127.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[3] => ram_block1a64.PORTAADDR3
address_a[3] => ram_block1a65.PORTAADDR3
address_a[3] => ram_block1a66.PORTAADDR3
address_a[3] => ram_block1a67.PORTAADDR3
address_a[3] => ram_block1a68.PORTAADDR3
address_a[3] => ram_block1a69.PORTAADDR3
address_a[3] => ram_block1a70.PORTAADDR3
address_a[3] => ram_block1a71.PORTAADDR3
address_a[3] => ram_block1a72.PORTAADDR3
address_a[3] => ram_block1a73.PORTAADDR3
address_a[3] => ram_block1a74.PORTAADDR3
address_a[3] => ram_block1a75.PORTAADDR3
address_a[3] => ram_block1a76.PORTAADDR3
address_a[3] => ram_block1a77.PORTAADDR3
address_a[3] => ram_block1a78.PORTAADDR3
address_a[3] => ram_block1a79.PORTAADDR3
address_a[3] => ram_block1a80.PORTAADDR3
address_a[3] => ram_block1a81.PORTAADDR3
address_a[3] => ram_block1a82.PORTAADDR3
address_a[3] => ram_block1a83.PORTAADDR3
address_a[3] => ram_block1a84.PORTAADDR3
address_a[3] => ram_block1a85.PORTAADDR3
address_a[3] => ram_block1a86.PORTAADDR3
address_a[3] => ram_block1a87.PORTAADDR3
address_a[3] => ram_block1a88.PORTAADDR3
address_a[3] => ram_block1a89.PORTAADDR3
address_a[3] => ram_block1a90.PORTAADDR3
address_a[3] => ram_block1a91.PORTAADDR3
address_a[3] => ram_block1a92.PORTAADDR3
address_a[3] => ram_block1a93.PORTAADDR3
address_a[3] => ram_block1a94.PORTAADDR3
address_a[3] => ram_block1a95.PORTAADDR3
address_a[3] => ram_block1a96.PORTAADDR3
address_a[3] => ram_block1a97.PORTAADDR3
address_a[3] => ram_block1a98.PORTAADDR3
address_a[3] => ram_block1a99.PORTAADDR3
address_a[3] => ram_block1a100.PORTAADDR3
address_a[3] => ram_block1a101.PORTAADDR3
address_a[3] => ram_block1a102.PORTAADDR3
address_a[3] => ram_block1a103.PORTAADDR3
address_a[3] => ram_block1a104.PORTAADDR3
address_a[3] => ram_block1a105.PORTAADDR3
address_a[3] => ram_block1a106.PORTAADDR3
address_a[3] => ram_block1a107.PORTAADDR3
address_a[3] => ram_block1a108.PORTAADDR3
address_a[3] => ram_block1a109.PORTAADDR3
address_a[3] => ram_block1a110.PORTAADDR3
address_a[3] => ram_block1a111.PORTAADDR3
address_a[3] => ram_block1a112.PORTAADDR3
address_a[3] => ram_block1a113.PORTAADDR3
address_a[3] => ram_block1a114.PORTAADDR3
address_a[3] => ram_block1a115.PORTAADDR3
address_a[3] => ram_block1a116.PORTAADDR3
address_a[3] => ram_block1a117.PORTAADDR3
address_a[3] => ram_block1a118.PORTAADDR3
address_a[3] => ram_block1a119.PORTAADDR3
address_a[3] => ram_block1a120.PORTAADDR3
address_a[3] => ram_block1a121.PORTAADDR3
address_a[3] => ram_block1a122.PORTAADDR3
address_a[3] => ram_block1a123.PORTAADDR3
address_a[3] => ram_block1a124.PORTAADDR3
address_a[3] => ram_block1a125.PORTAADDR3
address_a[3] => ram_block1a126.PORTAADDR3
address_a[3] => ram_block1a127.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[4] => ram_block1a64.PORTAADDR4
address_a[4] => ram_block1a65.PORTAADDR4
address_a[4] => ram_block1a66.PORTAADDR4
address_a[4] => ram_block1a67.PORTAADDR4
address_a[4] => ram_block1a68.PORTAADDR4
address_a[4] => ram_block1a69.PORTAADDR4
address_a[4] => ram_block1a70.PORTAADDR4
address_a[4] => ram_block1a71.PORTAADDR4
address_a[4] => ram_block1a72.PORTAADDR4
address_a[4] => ram_block1a73.PORTAADDR4
address_a[4] => ram_block1a74.PORTAADDR4
address_a[4] => ram_block1a75.PORTAADDR4
address_a[4] => ram_block1a76.PORTAADDR4
address_a[4] => ram_block1a77.PORTAADDR4
address_a[4] => ram_block1a78.PORTAADDR4
address_a[4] => ram_block1a79.PORTAADDR4
address_a[4] => ram_block1a80.PORTAADDR4
address_a[4] => ram_block1a81.PORTAADDR4
address_a[4] => ram_block1a82.PORTAADDR4
address_a[4] => ram_block1a83.PORTAADDR4
address_a[4] => ram_block1a84.PORTAADDR4
address_a[4] => ram_block1a85.PORTAADDR4
address_a[4] => ram_block1a86.PORTAADDR4
address_a[4] => ram_block1a87.PORTAADDR4
address_a[4] => ram_block1a88.PORTAADDR4
address_a[4] => ram_block1a89.PORTAADDR4
address_a[4] => ram_block1a90.PORTAADDR4
address_a[4] => ram_block1a91.PORTAADDR4
address_a[4] => ram_block1a92.PORTAADDR4
address_a[4] => ram_block1a93.PORTAADDR4
address_a[4] => ram_block1a94.PORTAADDR4
address_a[4] => ram_block1a95.PORTAADDR4
address_a[4] => ram_block1a96.PORTAADDR4
address_a[4] => ram_block1a97.PORTAADDR4
address_a[4] => ram_block1a98.PORTAADDR4
address_a[4] => ram_block1a99.PORTAADDR4
address_a[4] => ram_block1a100.PORTAADDR4
address_a[4] => ram_block1a101.PORTAADDR4
address_a[4] => ram_block1a102.PORTAADDR4
address_a[4] => ram_block1a103.PORTAADDR4
address_a[4] => ram_block1a104.PORTAADDR4
address_a[4] => ram_block1a105.PORTAADDR4
address_a[4] => ram_block1a106.PORTAADDR4
address_a[4] => ram_block1a107.PORTAADDR4
address_a[4] => ram_block1a108.PORTAADDR4
address_a[4] => ram_block1a109.PORTAADDR4
address_a[4] => ram_block1a110.PORTAADDR4
address_a[4] => ram_block1a111.PORTAADDR4
address_a[4] => ram_block1a112.PORTAADDR4
address_a[4] => ram_block1a113.PORTAADDR4
address_a[4] => ram_block1a114.PORTAADDR4
address_a[4] => ram_block1a115.PORTAADDR4
address_a[4] => ram_block1a116.PORTAADDR4
address_a[4] => ram_block1a117.PORTAADDR4
address_a[4] => ram_block1a118.PORTAADDR4
address_a[4] => ram_block1a119.PORTAADDR4
address_a[4] => ram_block1a120.PORTAADDR4
address_a[4] => ram_block1a121.PORTAADDR4
address_a[4] => ram_block1a122.PORTAADDR4
address_a[4] => ram_block1a123.PORTAADDR4
address_a[4] => ram_block1a124.PORTAADDR4
address_a[4] => ram_block1a125.PORTAADDR4
address_a[4] => ram_block1a126.PORTAADDR4
address_a[4] => ram_block1a127.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[5] => ram_block1a64.PORTAADDR5
address_a[5] => ram_block1a65.PORTAADDR5
address_a[5] => ram_block1a66.PORTAADDR5
address_a[5] => ram_block1a67.PORTAADDR5
address_a[5] => ram_block1a68.PORTAADDR5
address_a[5] => ram_block1a69.PORTAADDR5
address_a[5] => ram_block1a70.PORTAADDR5
address_a[5] => ram_block1a71.PORTAADDR5
address_a[5] => ram_block1a72.PORTAADDR5
address_a[5] => ram_block1a73.PORTAADDR5
address_a[5] => ram_block1a74.PORTAADDR5
address_a[5] => ram_block1a75.PORTAADDR5
address_a[5] => ram_block1a76.PORTAADDR5
address_a[5] => ram_block1a77.PORTAADDR5
address_a[5] => ram_block1a78.PORTAADDR5
address_a[5] => ram_block1a79.PORTAADDR5
address_a[5] => ram_block1a80.PORTAADDR5
address_a[5] => ram_block1a81.PORTAADDR5
address_a[5] => ram_block1a82.PORTAADDR5
address_a[5] => ram_block1a83.PORTAADDR5
address_a[5] => ram_block1a84.PORTAADDR5
address_a[5] => ram_block1a85.PORTAADDR5
address_a[5] => ram_block1a86.PORTAADDR5
address_a[5] => ram_block1a87.PORTAADDR5
address_a[5] => ram_block1a88.PORTAADDR5
address_a[5] => ram_block1a89.PORTAADDR5
address_a[5] => ram_block1a90.PORTAADDR5
address_a[5] => ram_block1a91.PORTAADDR5
address_a[5] => ram_block1a92.PORTAADDR5
address_a[5] => ram_block1a93.PORTAADDR5
address_a[5] => ram_block1a94.PORTAADDR5
address_a[5] => ram_block1a95.PORTAADDR5
address_a[5] => ram_block1a96.PORTAADDR5
address_a[5] => ram_block1a97.PORTAADDR5
address_a[5] => ram_block1a98.PORTAADDR5
address_a[5] => ram_block1a99.PORTAADDR5
address_a[5] => ram_block1a100.PORTAADDR5
address_a[5] => ram_block1a101.PORTAADDR5
address_a[5] => ram_block1a102.PORTAADDR5
address_a[5] => ram_block1a103.PORTAADDR5
address_a[5] => ram_block1a104.PORTAADDR5
address_a[5] => ram_block1a105.PORTAADDR5
address_a[5] => ram_block1a106.PORTAADDR5
address_a[5] => ram_block1a107.PORTAADDR5
address_a[5] => ram_block1a108.PORTAADDR5
address_a[5] => ram_block1a109.PORTAADDR5
address_a[5] => ram_block1a110.PORTAADDR5
address_a[5] => ram_block1a111.PORTAADDR5
address_a[5] => ram_block1a112.PORTAADDR5
address_a[5] => ram_block1a113.PORTAADDR5
address_a[5] => ram_block1a114.PORTAADDR5
address_a[5] => ram_block1a115.PORTAADDR5
address_a[5] => ram_block1a116.PORTAADDR5
address_a[5] => ram_block1a117.PORTAADDR5
address_a[5] => ram_block1a118.PORTAADDR5
address_a[5] => ram_block1a119.PORTAADDR5
address_a[5] => ram_block1a120.PORTAADDR5
address_a[5] => ram_block1a121.PORTAADDR5
address_a[5] => ram_block1a122.PORTAADDR5
address_a[5] => ram_block1a123.PORTAADDR5
address_a[5] => ram_block1a124.PORTAADDR5
address_a[5] => ram_block1a125.PORTAADDR5
address_a[5] => ram_block1a126.PORTAADDR5
address_a[5] => ram_block1a127.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[6] => ram_block1a64.PORTAADDR6
address_a[6] => ram_block1a65.PORTAADDR6
address_a[6] => ram_block1a66.PORTAADDR6
address_a[6] => ram_block1a67.PORTAADDR6
address_a[6] => ram_block1a68.PORTAADDR6
address_a[6] => ram_block1a69.PORTAADDR6
address_a[6] => ram_block1a70.PORTAADDR6
address_a[6] => ram_block1a71.PORTAADDR6
address_a[6] => ram_block1a72.PORTAADDR6
address_a[6] => ram_block1a73.PORTAADDR6
address_a[6] => ram_block1a74.PORTAADDR6
address_a[6] => ram_block1a75.PORTAADDR6
address_a[6] => ram_block1a76.PORTAADDR6
address_a[6] => ram_block1a77.PORTAADDR6
address_a[6] => ram_block1a78.PORTAADDR6
address_a[6] => ram_block1a79.PORTAADDR6
address_a[6] => ram_block1a80.PORTAADDR6
address_a[6] => ram_block1a81.PORTAADDR6
address_a[6] => ram_block1a82.PORTAADDR6
address_a[6] => ram_block1a83.PORTAADDR6
address_a[6] => ram_block1a84.PORTAADDR6
address_a[6] => ram_block1a85.PORTAADDR6
address_a[6] => ram_block1a86.PORTAADDR6
address_a[6] => ram_block1a87.PORTAADDR6
address_a[6] => ram_block1a88.PORTAADDR6
address_a[6] => ram_block1a89.PORTAADDR6
address_a[6] => ram_block1a90.PORTAADDR6
address_a[6] => ram_block1a91.PORTAADDR6
address_a[6] => ram_block1a92.PORTAADDR6
address_a[6] => ram_block1a93.PORTAADDR6
address_a[6] => ram_block1a94.PORTAADDR6
address_a[6] => ram_block1a95.PORTAADDR6
address_a[6] => ram_block1a96.PORTAADDR6
address_a[6] => ram_block1a97.PORTAADDR6
address_a[6] => ram_block1a98.PORTAADDR6
address_a[6] => ram_block1a99.PORTAADDR6
address_a[6] => ram_block1a100.PORTAADDR6
address_a[6] => ram_block1a101.PORTAADDR6
address_a[6] => ram_block1a102.PORTAADDR6
address_a[6] => ram_block1a103.PORTAADDR6
address_a[6] => ram_block1a104.PORTAADDR6
address_a[6] => ram_block1a105.PORTAADDR6
address_a[6] => ram_block1a106.PORTAADDR6
address_a[6] => ram_block1a107.PORTAADDR6
address_a[6] => ram_block1a108.PORTAADDR6
address_a[6] => ram_block1a109.PORTAADDR6
address_a[6] => ram_block1a110.PORTAADDR6
address_a[6] => ram_block1a111.PORTAADDR6
address_a[6] => ram_block1a112.PORTAADDR6
address_a[6] => ram_block1a113.PORTAADDR6
address_a[6] => ram_block1a114.PORTAADDR6
address_a[6] => ram_block1a115.PORTAADDR6
address_a[6] => ram_block1a116.PORTAADDR6
address_a[6] => ram_block1a117.PORTAADDR6
address_a[6] => ram_block1a118.PORTAADDR6
address_a[6] => ram_block1a119.PORTAADDR6
address_a[6] => ram_block1a120.PORTAADDR6
address_a[6] => ram_block1a121.PORTAADDR6
address_a[6] => ram_block1a122.PORTAADDR6
address_a[6] => ram_block1a123.PORTAADDR6
address_a[6] => ram_block1a124.PORTAADDR6
address_a[6] => ram_block1a125.PORTAADDR6
address_a[6] => ram_block1a126.PORTAADDR6
address_a[6] => ram_block1a127.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[7] => ram_block1a64.PORTAADDR7
address_a[7] => ram_block1a65.PORTAADDR7
address_a[7] => ram_block1a66.PORTAADDR7
address_a[7] => ram_block1a67.PORTAADDR7
address_a[7] => ram_block1a68.PORTAADDR7
address_a[7] => ram_block1a69.PORTAADDR7
address_a[7] => ram_block1a70.PORTAADDR7
address_a[7] => ram_block1a71.PORTAADDR7
address_a[7] => ram_block1a72.PORTAADDR7
address_a[7] => ram_block1a73.PORTAADDR7
address_a[7] => ram_block1a74.PORTAADDR7
address_a[7] => ram_block1a75.PORTAADDR7
address_a[7] => ram_block1a76.PORTAADDR7
address_a[7] => ram_block1a77.PORTAADDR7
address_a[7] => ram_block1a78.PORTAADDR7
address_a[7] => ram_block1a79.PORTAADDR7
address_a[7] => ram_block1a80.PORTAADDR7
address_a[7] => ram_block1a81.PORTAADDR7
address_a[7] => ram_block1a82.PORTAADDR7
address_a[7] => ram_block1a83.PORTAADDR7
address_a[7] => ram_block1a84.PORTAADDR7
address_a[7] => ram_block1a85.PORTAADDR7
address_a[7] => ram_block1a86.PORTAADDR7
address_a[7] => ram_block1a87.PORTAADDR7
address_a[7] => ram_block1a88.PORTAADDR7
address_a[7] => ram_block1a89.PORTAADDR7
address_a[7] => ram_block1a90.PORTAADDR7
address_a[7] => ram_block1a91.PORTAADDR7
address_a[7] => ram_block1a92.PORTAADDR7
address_a[7] => ram_block1a93.PORTAADDR7
address_a[7] => ram_block1a94.PORTAADDR7
address_a[7] => ram_block1a95.PORTAADDR7
address_a[7] => ram_block1a96.PORTAADDR7
address_a[7] => ram_block1a97.PORTAADDR7
address_a[7] => ram_block1a98.PORTAADDR7
address_a[7] => ram_block1a99.PORTAADDR7
address_a[7] => ram_block1a100.PORTAADDR7
address_a[7] => ram_block1a101.PORTAADDR7
address_a[7] => ram_block1a102.PORTAADDR7
address_a[7] => ram_block1a103.PORTAADDR7
address_a[7] => ram_block1a104.PORTAADDR7
address_a[7] => ram_block1a105.PORTAADDR7
address_a[7] => ram_block1a106.PORTAADDR7
address_a[7] => ram_block1a107.PORTAADDR7
address_a[7] => ram_block1a108.PORTAADDR7
address_a[7] => ram_block1a109.PORTAADDR7
address_a[7] => ram_block1a110.PORTAADDR7
address_a[7] => ram_block1a111.PORTAADDR7
address_a[7] => ram_block1a112.PORTAADDR7
address_a[7] => ram_block1a113.PORTAADDR7
address_a[7] => ram_block1a114.PORTAADDR7
address_a[7] => ram_block1a115.PORTAADDR7
address_a[7] => ram_block1a116.PORTAADDR7
address_a[7] => ram_block1a117.PORTAADDR7
address_a[7] => ram_block1a118.PORTAADDR7
address_a[7] => ram_block1a119.PORTAADDR7
address_a[7] => ram_block1a120.PORTAADDR7
address_a[7] => ram_block1a121.PORTAADDR7
address_a[7] => ram_block1a122.PORTAADDR7
address_a[7] => ram_block1a123.PORTAADDR7
address_a[7] => ram_block1a124.PORTAADDR7
address_a[7] => ram_block1a125.PORTAADDR7
address_a[7] => ram_block1a126.PORTAADDR7
address_a[7] => ram_block1a127.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[8] => ram_block1a64.PORTAADDR8
address_a[8] => ram_block1a65.PORTAADDR8
address_a[8] => ram_block1a66.PORTAADDR8
address_a[8] => ram_block1a67.PORTAADDR8
address_a[8] => ram_block1a68.PORTAADDR8
address_a[8] => ram_block1a69.PORTAADDR8
address_a[8] => ram_block1a70.PORTAADDR8
address_a[8] => ram_block1a71.PORTAADDR8
address_a[8] => ram_block1a72.PORTAADDR8
address_a[8] => ram_block1a73.PORTAADDR8
address_a[8] => ram_block1a74.PORTAADDR8
address_a[8] => ram_block1a75.PORTAADDR8
address_a[8] => ram_block1a76.PORTAADDR8
address_a[8] => ram_block1a77.PORTAADDR8
address_a[8] => ram_block1a78.PORTAADDR8
address_a[8] => ram_block1a79.PORTAADDR8
address_a[8] => ram_block1a80.PORTAADDR8
address_a[8] => ram_block1a81.PORTAADDR8
address_a[8] => ram_block1a82.PORTAADDR8
address_a[8] => ram_block1a83.PORTAADDR8
address_a[8] => ram_block1a84.PORTAADDR8
address_a[8] => ram_block1a85.PORTAADDR8
address_a[8] => ram_block1a86.PORTAADDR8
address_a[8] => ram_block1a87.PORTAADDR8
address_a[8] => ram_block1a88.PORTAADDR8
address_a[8] => ram_block1a89.PORTAADDR8
address_a[8] => ram_block1a90.PORTAADDR8
address_a[8] => ram_block1a91.PORTAADDR8
address_a[8] => ram_block1a92.PORTAADDR8
address_a[8] => ram_block1a93.PORTAADDR8
address_a[8] => ram_block1a94.PORTAADDR8
address_a[8] => ram_block1a95.PORTAADDR8
address_a[8] => ram_block1a96.PORTAADDR8
address_a[8] => ram_block1a97.PORTAADDR8
address_a[8] => ram_block1a98.PORTAADDR8
address_a[8] => ram_block1a99.PORTAADDR8
address_a[8] => ram_block1a100.PORTAADDR8
address_a[8] => ram_block1a101.PORTAADDR8
address_a[8] => ram_block1a102.PORTAADDR8
address_a[8] => ram_block1a103.PORTAADDR8
address_a[8] => ram_block1a104.PORTAADDR8
address_a[8] => ram_block1a105.PORTAADDR8
address_a[8] => ram_block1a106.PORTAADDR8
address_a[8] => ram_block1a107.PORTAADDR8
address_a[8] => ram_block1a108.PORTAADDR8
address_a[8] => ram_block1a109.PORTAADDR8
address_a[8] => ram_block1a110.PORTAADDR8
address_a[8] => ram_block1a111.PORTAADDR8
address_a[8] => ram_block1a112.PORTAADDR8
address_a[8] => ram_block1a113.PORTAADDR8
address_a[8] => ram_block1a114.PORTAADDR8
address_a[8] => ram_block1a115.PORTAADDR8
address_a[8] => ram_block1a116.PORTAADDR8
address_a[8] => ram_block1a117.PORTAADDR8
address_a[8] => ram_block1a118.PORTAADDR8
address_a[8] => ram_block1a119.PORTAADDR8
address_a[8] => ram_block1a120.PORTAADDR8
address_a[8] => ram_block1a121.PORTAADDR8
address_a[8] => ram_block1a122.PORTAADDR8
address_a[8] => ram_block1a123.PORTAADDR8
address_a[8] => ram_block1a124.PORTAADDR8
address_a[8] => ram_block1a125.PORTAADDR8
address_a[8] => ram_block1a126.PORTAADDR8
address_a[8] => ram_block1a127.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
address_a[9] => ram_block1a64.PORTAADDR9
address_a[9] => ram_block1a65.PORTAADDR9
address_a[9] => ram_block1a66.PORTAADDR9
address_a[9] => ram_block1a67.PORTAADDR9
address_a[9] => ram_block1a68.PORTAADDR9
address_a[9] => ram_block1a69.PORTAADDR9
address_a[9] => ram_block1a70.PORTAADDR9
address_a[9] => ram_block1a71.PORTAADDR9
address_a[9] => ram_block1a72.PORTAADDR9
address_a[9] => ram_block1a73.PORTAADDR9
address_a[9] => ram_block1a74.PORTAADDR9
address_a[9] => ram_block1a75.PORTAADDR9
address_a[9] => ram_block1a76.PORTAADDR9
address_a[9] => ram_block1a77.PORTAADDR9
address_a[9] => ram_block1a78.PORTAADDR9
address_a[9] => ram_block1a79.PORTAADDR9
address_a[9] => ram_block1a80.PORTAADDR9
address_a[9] => ram_block1a81.PORTAADDR9
address_a[9] => ram_block1a82.PORTAADDR9
address_a[9] => ram_block1a83.PORTAADDR9
address_a[9] => ram_block1a84.PORTAADDR9
address_a[9] => ram_block1a85.PORTAADDR9
address_a[9] => ram_block1a86.PORTAADDR9
address_a[9] => ram_block1a87.PORTAADDR9
address_a[9] => ram_block1a88.PORTAADDR9
address_a[9] => ram_block1a89.PORTAADDR9
address_a[9] => ram_block1a90.PORTAADDR9
address_a[9] => ram_block1a91.PORTAADDR9
address_a[9] => ram_block1a92.PORTAADDR9
address_a[9] => ram_block1a93.PORTAADDR9
address_a[9] => ram_block1a94.PORTAADDR9
address_a[9] => ram_block1a95.PORTAADDR9
address_a[9] => ram_block1a96.PORTAADDR9
address_a[9] => ram_block1a97.PORTAADDR9
address_a[9] => ram_block1a98.PORTAADDR9
address_a[9] => ram_block1a99.PORTAADDR9
address_a[9] => ram_block1a100.PORTAADDR9
address_a[9] => ram_block1a101.PORTAADDR9
address_a[9] => ram_block1a102.PORTAADDR9
address_a[9] => ram_block1a103.PORTAADDR9
address_a[9] => ram_block1a104.PORTAADDR9
address_a[9] => ram_block1a105.PORTAADDR9
address_a[9] => ram_block1a106.PORTAADDR9
address_a[9] => ram_block1a107.PORTAADDR9
address_a[9] => ram_block1a108.PORTAADDR9
address_a[9] => ram_block1a109.PORTAADDR9
address_a[9] => ram_block1a110.PORTAADDR9
address_a[9] => ram_block1a111.PORTAADDR9
address_a[9] => ram_block1a112.PORTAADDR9
address_a[9] => ram_block1a113.PORTAADDR9
address_a[9] => ram_block1a114.PORTAADDR9
address_a[9] => ram_block1a115.PORTAADDR9
address_a[9] => ram_block1a116.PORTAADDR9
address_a[9] => ram_block1a117.PORTAADDR9
address_a[9] => ram_block1a118.PORTAADDR9
address_a[9] => ram_block1a119.PORTAADDR9
address_a[9] => ram_block1a120.PORTAADDR9
address_a[9] => ram_block1a121.PORTAADDR9
address_a[9] => ram_block1a122.PORTAADDR9
address_a[9] => ram_block1a123.PORTAADDR9
address_a[9] => ram_block1a124.PORTAADDR9
address_a[9] => ram_block1a125.PORTAADDR9
address_a[9] => ram_block1a126.PORTAADDR9
address_a[9] => ram_block1a127.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[10] => ram_block1a48.PORTAADDR10
address_a[10] => ram_block1a49.PORTAADDR10
address_a[10] => ram_block1a50.PORTAADDR10
address_a[10] => ram_block1a51.PORTAADDR10
address_a[10] => ram_block1a52.PORTAADDR10
address_a[10] => ram_block1a53.PORTAADDR10
address_a[10] => ram_block1a54.PORTAADDR10
address_a[10] => ram_block1a55.PORTAADDR10
address_a[10] => ram_block1a56.PORTAADDR10
address_a[10] => ram_block1a57.PORTAADDR10
address_a[10] => ram_block1a58.PORTAADDR10
address_a[10] => ram_block1a59.PORTAADDR10
address_a[10] => ram_block1a60.PORTAADDR10
address_a[10] => ram_block1a61.PORTAADDR10
address_a[10] => ram_block1a62.PORTAADDR10
address_a[10] => ram_block1a63.PORTAADDR10
address_a[10] => ram_block1a64.PORTAADDR10
address_a[10] => ram_block1a65.PORTAADDR10
address_a[10] => ram_block1a66.PORTAADDR10
address_a[10] => ram_block1a67.PORTAADDR10
address_a[10] => ram_block1a68.PORTAADDR10
address_a[10] => ram_block1a69.PORTAADDR10
address_a[10] => ram_block1a70.PORTAADDR10
address_a[10] => ram_block1a71.PORTAADDR10
address_a[10] => ram_block1a72.PORTAADDR10
address_a[10] => ram_block1a73.PORTAADDR10
address_a[10] => ram_block1a74.PORTAADDR10
address_a[10] => ram_block1a75.PORTAADDR10
address_a[10] => ram_block1a76.PORTAADDR10
address_a[10] => ram_block1a77.PORTAADDR10
address_a[10] => ram_block1a78.PORTAADDR10
address_a[10] => ram_block1a79.PORTAADDR10
address_a[10] => ram_block1a80.PORTAADDR10
address_a[10] => ram_block1a81.PORTAADDR10
address_a[10] => ram_block1a82.PORTAADDR10
address_a[10] => ram_block1a83.PORTAADDR10
address_a[10] => ram_block1a84.PORTAADDR10
address_a[10] => ram_block1a85.PORTAADDR10
address_a[10] => ram_block1a86.PORTAADDR10
address_a[10] => ram_block1a87.PORTAADDR10
address_a[10] => ram_block1a88.PORTAADDR10
address_a[10] => ram_block1a89.PORTAADDR10
address_a[10] => ram_block1a90.PORTAADDR10
address_a[10] => ram_block1a91.PORTAADDR10
address_a[10] => ram_block1a92.PORTAADDR10
address_a[10] => ram_block1a93.PORTAADDR10
address_a[10] => ram_block1a94.PORTAADDR10
address_a[10] => ram_block1a95.PORTAADDR10
address_a[10] => ram_block1a96.PORTAADDR10
address_a[10] => ram_block1a97.PORTAADDR10
address_a[10] => ram_block1a98.PORTAADDR10
address_a[10] => ram_block1a99.PORTAADDR10
address_a[10] => ram_block1a100.PORTAADDR10
address_a[10] => ram_block1a101.PORTAADDR10
address_a[10] => ram_block1a102.PORTAADDR10
address_a[10] => ram_block1a103.PORTAADDR10
address_a[10] => ram_block1a104.PORTAADDR10
address_a[10] => ram_block1a105.PORTAADDR10
address_a[10] => ram_block1a106.PORTAADDR10
address_a[10] => ram_block1a107.PORTAADDR10
address_a[10] => ram_block1a108.PORTAADDR10
address_a[10] => ram_block1a109.PORTAADDR10
address_a[10] => ram_block1a110.PORTAADDR10
address_a[10] => ram_block1a111.PORTAADDR10
address_a[10] => ram_block1a112.PORTAADDR10
address_a[10] => ram_block1a113.PORTAADDR10
address_a[10] => ram_block1a114.PORTAADDR10
address_a[10] => ram_block1a115.PORTAADDR10
address_a[10] => ram_block1a116.PORTAADDR10
address_a[10] => ram_block1a117.PORTAADDR10
address_a[10] => ram_block1a118.PORTAADDR10
address_a[10] => ram_block1a119.PORTAADDR10
address_a[10] => ram_block1a120.PORTAADDR10
address_a[10] => ram_block1a121.PORTAADDR10
address_a[10] => ram_block1a122.PORTAADDR10
address_a[10] => ram_block1a123.PORTAADDR10
address_a[10] => ram_block1a124.PORTAADDR10
address_a[10] => ram_block1a125.PORTAADDR10
address_a[10] => ram_block1a126.PORTAADDR10
address_a[10] => ram_block1a127.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[11] => ram_block1a48.PORTAADDR11
address_a[11] => ram_block1a49.PORTAADDR11
address_a[11] => ram_block1a50.PORTAADDR11
address_a[11] => ram_block1a51.PORTAADDR11
address_a[11] => ram_block1a52.PORTAADDR11
address_a[11] => ram_block1a53.PORTAADDR11
address_a[11] => ram_block1a54.PORTAADDR11
address_a[11] => ram_block1a55.PORTAADDR11
address_a[11] => ram_block1a56.PORTAADDR11
address_a[11] => ram_block1a57.PORTAADDR11
address_a[11] => ram_block1a58.PORTAADDR11
address_a[11] => ram_block1a59.PORTAADDR11
address_a[11] => ram_block1a60.PORTAADDR11
address_a[11] => ram_block1a61.PORTAADDR11
address_a[11] => ram_block1a62.PORTAADDR11
address_a[11] => ram_block1a63.PORTAADDR11
address_a[11] => ram_block1a64.PORTAADDR11
address_a[11] => ram_block1a65.PORTAADDR11
address_a[11] => ram_block1a66.PORTAADDR11
address_a[11] => ram_block1a67.PORTAADDR11
address_a[11] => ram_block1a68.PORTAADDR11
address_a[11] => ram_block1a69.PORTAADDR11
address_a[11] => ram_block1a70.PORTAADDR11
address_a[11] => ram_block1a71.PORTAADDR11
address_a[11] => ram_block1a72.PORTAADDR11
address_a[11] => ram_block1a73.PORTAADDR11
address_a[11] => ram_block1a74.PORTAADDR11
address_a[11] => ram_block1a75.PORTAADDR11
address_a[11] => ram_block1a76.PORTAADDR11
address_a[11] => ram_block1a77.PORTAADDR11
address_a[11] => ram_block1a78.PORTAADDR11
address_a[11] => ram_block1a79.PORTAADDR11
address_a[11] => ram_block1a80.PORTAADDR11
address_a[11] => ram_block1a81.PORTAADDR11
address_a[11] => ram_block1a82.PORTAADDR11
address_a[11] => ram_block1a83.PORTAADDR11
address_a[11] => ram_block1a84.PORTAADDR11
address_a[11] => ram_block1a85.PORTAADDR11
address_a[11] => ram_block1a86.PORTAADDR11
address_a[11] => ram_block1a87.PORTAADDR11
address_a[11] => ram_block1a88.PORTAADDR11
address_a[11] => ram_block1a89.PORTAADDR11
address_a[11] => ram_block1a90.PORTAADDR11
address_a[11] => ram_block1a91.PORTAADDR11
address_a[11] => ram_block1a92.PORTAADDR11
address_a[11] => ram_block1a93.PORTAADDR11
address_a[11] => ram_block1a94.PORTAADDR11
address_a[11] => ram_block1a95.PORTAADDR11
address_a[11] => ram_block1a96.PORTAADDR11
address_a[11] => ram_block1a97.PORTAADDR11
address_a[11] => ram_block1a98.PORTAADDR11
address_a[11] => ram_block1a99.PORTAADDR11
address_a[11] => ram_block1a100.PORTAADDR11
address_a[11] => ram_block1a101.PORTAADDR11
address_a[11] => ram_block1a102.PORTAADDR11
address_a[11] => ram_block1a103.PORTAADDR11
address_a[11] => ram_block1a104.PORTAADDR11
address_a[11] => ram_block1a105.PORTAADDR11
address_a[11] => ram_block1a106.PORTAADDR11
address_a[11] => ram_block1a107.PORTAADDR11
address_a[11] => ram_block1a108.PORTAADDR11
address_a[11] => ram_block1a109.PORTAADDR11
address_a[11] => ram_block1a110.PORTAADDR11
address_a[11] => ram_block1a111.PORTAADDR11
address_a[11] => ram_block1a112.PORTAADDR11
address_a[11] => ram_block1a113.PORTAADDR11
address_a[11] => ram_block1a114.PORTAADDR11
address_a[11] => ram_block1a115.PORTAADDR11
address_a[11] => ram_block1a116.PORTAADDR11
address_a[11] => ram_block1a117.PORTAADDR11
address_a[11] => ram_block1a118.PORTAADDR11
address_a[11] => ram_block1a119.PORTAADDR11
address_a[11] => ram_block1a120.PORTAADDR11
address_a[11] => ram_block1a121.PORTAADDR11
address_a[11] => ram_block1a122.PORTAADDR11
address_a[11] => ram_block1a123.PORTAADDR11
address_a[11] => ram_block1a124.PORTAADDR11
address_a[11] => ram_block1a125.PORTAADDR11
address_a[11] => ram_block1a126.PORTAADDR11
address_a[11] => ram_block1a127.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[12] => ram_block1a36.PORTAADDR12
address_a[12] => ram_block1a37.PORTAADDR12
address_a[12] => ram_block1a38.PORTAADDR12
address_a[12] => ram_block1a39.PORTAADDR12
address_a[12] => ram_block1a40.PORTAADDR12
address_a[12] => ram_block1a41.PORTAADDR12
address_a[12] => ram_block1a42.PORTAADDR12
address_a[12] => ram_block1a43.PORTAADDR12
address_a[12] => ram_block1a44.PORTAADDR12
address_a[12] => ram_block1a45.PORTAADDR12
address_a[12] => ram_block1a46.PORTAADDR12
address_a[12] => ram_block1a47.PORTAADDR12
address_a[12] => ram_block1a48.PORTAADDR12
address_a[12] => ram_block1a49.PORTAADDR12
address_a[12] => ram_block1a50.PORTAADDR12
address_a[12] => ram_block1a51.PORTAADDR12
address_a[12] => ram_block1a52.PORTAADDR12
address_a[12] => ram_block1a53.PORTAADDR12
address_a[12] => ram_block1a54.PORTAADDR12
address_a[12] => ram_block1a55.PORTAADDR12
address_a[12] => ram_block1a56.PORTAADDR12
address_a[12] => ram_block1a57.PORTAADDR12
address_a[12] => ram_block1a58.PORTAADDR12
address_a[12] => ram_block1a59.PORTAADDR12
address_a[12] => ram_block1a60.PORTAADDR12
address_a[12] => ram_block1a61.PORTAADDR12
address_a[12] => ram_block1a62.PORTAADDR12
address_a[12] => ram_block1a63.PORTAADDR12
address_a[12] => ram_block1a64.PORTAADDR12
address_a[12] => ram_block1a65.PORTAADDR12
address_a[12] => ram_block1a66.PORTAADDR12
address_a[12] => ram_block1a67.PORTAADDR12
address_a[12] => ram_block1a68.PORTAADDR12
address_a[12] => ram_block1a69.PORTAADDR12
address_a[12] => ram_block1a70.PORTAADDR12
address_a[12] => ram_block1a71.PORTAADDR12
address_a[12] => ram_block1a72.PORTAADDR12
address_a[12] => ram_block1a73.PORTAADDR12
address_a[12] => ram_block1a74.PORTAADDR12
address_a[12] => ram_block1a75.PORTAADDR12
address_a[12] => ram_block1a76.PORTAADDR12
address_a[12] => ram_block1a77.PORTAADDR12
address_a[12] => ram_block1a78.PORTAADDR12
address_a[12] => ram_block1a79.PORTAADDR12
address_a[12] => ram_block1a80.PORTAADDR12
address_a[12] => ram_block1a81.PORTAADDR12
address_a[12] => ram_block1a82.PORTAADDR12
address_a[12] => ram_block1a83.PORTAADDR12
address_a[12] => ram_block1a84.PORTAADDR12
address_a[12] => ram_block1a85.PORTAADDR12
address_a[12] => ram_block1a86.PORTAADDR12
address_a[12] => ram_block1a87.PORTAADDR12
address_a[12] => ram_block1a88.PORTAADDR12
address_a[12] => ram_block1a89.PORTAADDR12
address_a[12] => ram_block1a90.PORTAADDR12
address_a[12] => ram_block1a91.PORTAADDR12
address_a[12] => ram_block1a92.PORTAADDR12
address_a[12] => ram_block1a93.PORTAADDR12
address_a[12] => ram_block1a94.PORTAADDR12
address_a[12] => ram_block1a95.PORTAADDR12
address_a[12] => ram_block1a96.PORTAADDR12
address_a[12] => ram_block1a97.PORTAADDR12
address_a[12] => ram_block1a98.PORTAADDR12
address_a[12] => ram_block1a99.PORTAADDR12
address_a[12] => ram_block1a100.PORTAADDR12
address_a[12] => ram_block1a101.PORTAADDR12
address_a[12] => ram_block1a102.PORTAADDR12
address_a[12] => ram_block1a103.PORTAADDR12
address_a[12] => ram_block1a104.PORTAADDR12
address_a[12] => ram_block1a105.PORTAADDR12
address_a[12] => ram_block1a106.PORTAADDR12
address_a[12] => ram_block1a107.PORTAADDR12
address_a[12] => ram_block1a108.PORTAADDR12
address_a[12] => ram_block1a109.PORTAADDR12
address_a[12] => ram_block1a110.PORTAADDR12
address_a[12] => ram_block1a111.PORTAADDR12
address_a[12] => ram_block1a112.PORTAADDR12
address_a[12] => ram_block1a113.PORTAADDR12
address_a[12] => ram_block1a114.PORTAADDR12
address_a[12] => ram_block1a115.PORTAADDR12
address_a[12] => ram_block1a116.PORTAADDR12
address_a[12] => ram_block1a117.PORTAADDR12
address_a[12] => ram_block1a118.PORTAADDR12
address_a[12] => ram_block1a119.PORTAADDR12
address_a[12] => ram_block1a120.PORTAADDR12
address_a[12] => ram_block1a121.PORTAADDR12
address_a[12] => ram_block1a122.PORTAADDR12
address_a[12] => ram_block1a123.PORTAADDR12
address_a[12] => ram_block1a124.PORTAADDR12
address_a[12] => ram_block1a125.PORTAADDR12
address_a[12] => ram_block1a126.PORTAADDR12
address_a[12] => ram_block1a127.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_g0b:decode2.data[0]
address_a[13] => decode_g0b:rden_decode_a.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_g0b:decode2.data[1]
address_a[14] => decode_g0b:rden_decode_a.data[1]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[0] => ram_block1a46.PORTBADDR
address_b[0] => ram_block1a47.PORTBADDR
address_b[0] => ram_block1a48.PORTBADDR
address_b[0] => ram_block1a49.PORTBADDR
address_b[0] => ram_block1a50.PORTBADDR
address_b[0] => ram_block1a51.PORTBADDR
address_b[0] => ram_block1a52.PORTBADDR
address_b[0] => ram_block1a53.PORTBADDR
address_b[0] => ram_block1a54.PORTBADDR
address_b[0] => ram_block1a55.PORTBADDR
address_b[0] => ram_block1a56.PORTBADDR
address_b[0] => ram_block1a57.PORTBADDR
address_b[0] => ram_block1a58.PORTBADDR
address_b[0] => ram_block1a59.PORTBADDR
address_b[0] => ram_block1a60.PORTBADDR
address_b[0] => ram_block1a61.PORTBADDR
address_b[0] => ram_block1a62.PORTBADDR
address_b[0] => ram_block1a63.PORTBADDR
address_b[0] => ram_block1a64.PORTBADDR
address_b[0] => ram_block1a65.PORTBADDR
address_b[0] => ram_block1a66.PORTBADDR
address_b[0] => ram_block1a67.PORTBADDR
address_b[0] => ram_block1a68.PORTBADDR
address_b[0] => ram_block1a69.PORTBADDR
address_b[0] => ram_block1a70.PORTBADDR
address_b[0] => ram_block1a71.PORTBADDR
address_b[0] => ram_block1a72.PORTBADDR
address_b[0] => ram_block1a73.PORTBADDR
address_b[0] => ram_block1a74.PORTBADDR
address_b[0] => ram_block1a75.PORTBADDR
address_b[0] => ram_block1a76.PORTBADDR
address_b[0] => ram_block1a77.PORTBADDR
address_b[0] => ram_block1a78.PORTBADDR
address_b[0] => ram_block1a79.PORTBADDR
address_b[0] => ram_block1a80.PORTBADDR
address_b[0] => ram_block1a81.PORTBADDR
address_b[0] => ram_block1a82.PORTBADDR
address_b[0] => ram_block1a83.PORTBADDR
address_b[0] => ram_block1a84.PORTBADDR
address_b[0] => ram_block1a85.PORTBADDR
address_b[0] => ram_block1a86.PORTBADDR
address_b[0] => ram_block1a87.PORTBADDR
address_b[0] => ram_block1a88.PORTBADDR
address_b[0] => ram_block1a89.PORTBADDR
address_b[0] => ram_block1a90.PORTBADDR
address_b[0] => ram_block1a91.PORTBADDR
address_b[0] => ram_block1a92.PORTBADDR
address_b[0] => ram_block1a93.PORTBADDR
address_b[0] => ram_block1a94.PORTBADDR
address_b[0] => ram_block1a95.PORTBADDR
address_b[0] => ram_block1a96.PORTBADDR
address_b[0] => ram_block1a97.PORTBADDR
address_b[0] => ram_block1a98.PORTBADDR
address_b[0] => ram_block1a99.PORTBADDR
address_b[0] => ram_block1a100.PORTBADDR
address_b[0] => ram_block1a101.PORTBADDR
address_b[0] => ram_block1a102.PORTBADDR
address_b[0] => ram_block1a103.PORTBADDR
address_b[0] => ram_block1a104.PORTBADDR
address_b[0] => ram_block1a105.PORTBADDR
address_b[0] => ram_block1a106.PORTBADDR
address_b[0] => ram_block1a107.PORTBADDR
address_b[0] => ram_block1a108.PORTBADDR
address_b[0] => ram_block1a109.PORTBADDR
address_b[0] => ram_block1a110.PORTBADDR
address_b[0] => ram_block1a111.PORTBADDR
address_b[0] => ram_block1a112.PORTBADDR
address_b[0] => ram_block1a113.PORTBADDR
address_b[0] => ram_block1a114.PORTBADDR
address_b[0] => ram_block1a115.PORTBADDR
address_b[0] => ram_block1a116.PORTBADDR
address_b[0] => ram_block1a117.PORTBADDR
address_b[0] => ram_block1a118.PORTBADDR
address_b[0] => ram_block1a119.PORTBADDR
address_b[0] => ram_block1a120.PORTBADDR
address_b[0] => ram_block1a121.PORTBADDR
address_b[0] => ram_block1a122.PORTBADDR
address_b[0] => ram_block1a123.PORTBADDR
address_b[0] => ram_block1a124.PORTBADDR
address_b[0] => ram_block1a125.PORTBADDR
address_b[0] => ram_block1a126.PORTBADDR
address_b[0] => ram_block1a127.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[1] => ram_block1a40.PORTBADDR1
address_b[1] => ram_block1a41.PORTBADDR1
address_b[1] => ram_block1a42.PORTBADDR1
address_b[1] => ram_block1a43.PORTBADDR1
address_b[1] => ram_block1a44.PORTBADDR1
address_b[1] => ram_block1a45.PORTBADDR1
address_b[1] => ram_block1a46.PORTBADDR1
address_b[1] => ram_block1a47.PORTBADDR1
address_b[1] => ram_block1a48.PORTBADDR1
address_b[1] => ram_block1a49.PORTBADDR1
address_b[1] => ram_block1a50.PORTBADDR1
address_b[1] => ram_block1a51.PORTBADDR1
address_b[1] => ram_block1a52.PORTBADDR1
address_b[1] => ram_block1a53.PORTBADDR1
address_b[1] => ram_block1a54.PORTBADDR1
address_b[1] => ram_block1a55.PORTBADDR1
address_b[1] => ram_block1a56.PORTBADDR1
address_b[1] => ram_block1a57.PORTBADDR1
address_b[1] => ram_block1a58.PORTBADDR1
address_b[1] => ram_block1a59.PORTBADDR1
address_b[1] => ram_block1a60.PORTBADDR1
address_b[1] => ram_block1a61.PORTBADDR1
address_b[1] => ram_block1a62.PORTBADDR1
address_b[1] => ram_block1a63.PORTBADDR1
address_b[1] => ram_block1a64.PORTBADDR1
address_b[1] => ram_block1a65.PORTBADDR1
address_b[1] => ram_block1a66.PORTBADDR1
address_b[1] => ram_block1a67.PORTBADDR1
address_b[1] => ram_block1a68.PORTBADDR1
address_b[1] => ram_block1a69.PORTBADDR1
address_b[1] => ram_block1a70.PORTBADDR1
address_b[1] => ram_block1a71.PORTBADDR1
address_b[1] => ram_block1a72.PORTBADDR1
address_b[1] => ram_block1a73.PORTBADDR1
address_b[1] => ram_block1a74.PORTBADDR1
address_b[1] => ram_block1a75.PORTBADDR1
address_b[1] => ram_block1a76.PORTBADDR1
address_b[1] => ram_block1a77.PORTBADDR1
address_b[1] => ram_block1a78.PORTBADDR1
address_b[1] => ram_block1a79.PORTBADDR1
address_b[1] => ram_block1a80.PORTBADDR1
address_b[1] => ram_block1a81.PORTBADDR1
address_b[1] => ram_block1a82.PORTBADDR1
address_b[1] => ram_block1a83.PORTBADDR1
address_b[1] => ram_block1a84.PORTBADDR1
address_b[1] => ram_block1a85.PORTBADDR1
address_b[1] => ram_block1a86.PORTBADDR1
address_b[1] => ram_block1a87.PORTBADDR1
address_b[1] => ram_block1a88.PORTBADDR1
address_b[1] => ram_block1a89.PORTBADDR1
address_b[1] => ram_block1a90.PORTBADDR1
address_b[1] => ram_block1a91.PORTBADDR1
address_b[1] => ram_block1a92.PORTBADDR1
address_b[1] => ram_block1a93.PORTBADDR1
address_b[1] => ram_block1a94.PORTBADDR1
address_b[1] => ram_block1a95.PORTBADDR1
address_b[1] => ram_block1a96.PORTBADDR1
address_b[1] => ram_block1a97.PORTBADDR1
address_b[1] => ram_block1a98.PORTBADDR1
address_b[1] => ram_block1a99.PORTBADDR1
address_b[1] => ram_block1a100.PORTBADDR1
address_b[1] => ram_block1a101.PORTBADDR1
address_b[1] => ram_block1a102.PORTBADDR1
address_b[1] => ram_block1a103.PORTBADDR1
address_b[1] => ram_block1a104.PORTBADDR1
address_b[1] => ram_block1a105.PORTBADDR1
address_b[1] => ram_block1a106.PORTBADDR1
address_b[1] => ram_block1a107.PORTBADDR1
address_b[1] => ram_block1a108.PORTBADDR1
address_b[1] => ram_block1a109.PORTBADDR1
address_b[1] => ram_block1a110.PORTBADDR1
address_b[1] => ram_block1a111.PORTBADDR1
address_b[1] => ram_block1a112.PORTBADDR1
address_b[1] => ram_block1a113.PORTBADDR1
address_b[1] => ram_block1a114.PORTBADDR1
address_b[1] => ram_block1a115.PORTBADDR1
address_b[1] => ram_block1a116.PORTBADDR1
address_b[1] => ram_block1a117.PORTBADDR1
address_b[1] => ram_block1a118.PORTBADDR1
address_b[1] => ram_block1a119.PORTBADDR1
address_b[1] => ram_block1a120.PORTBADDR1
address_b[1] => ram_block1a121.PORTBADDR1
address_b[1] => ram_block1a122.PORTBADDR1
address_b[1] => ram_block1a123.PORTBADDR1
address_b[1] => ram_block1a124.PORTBADDR1
address_b[1] => ram_block1a125.PORTBADDR1
address_b[1] => ram_block1a126.PORTBADDR1
address_b[1] => ram_block1a127.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[2] => ram_block1a40.PORTBADDR2
address_b[2] => ram_block1a41.PORTBADDR2
address_b[2] => ram_block1a42.PORTBADDR2
address_b[2] => ram_block1a43.PORTBADDR2
address_b[2] => ram_block1a44.PORTBADDR2
address_b[2] => ram_block1a45.PORTBADDR2
address_b[2] => ram_block1a46.PORTBADDR2
address_b[2] => ram_block1a47.PORTBADDR2
address_b[2] => ram_block1a48.PORTBADDR2
address_b[2] => ram_block1a49.PORTBADDR2
address_b[2] => ram_block1a50.PORTBADDR2
address_b[2] => ram_block1a51.PORTBADDR2
address_b[2] => ram_block1a52.PORTBADDR2
address_b[2] => ram_block1a53.PORTBADDR2
address_b[2] => ram_block1a54.PORTBADDR2
address_b[2] => ram_block1a55.PORTBADDR2
address_b[2] => ram_block1a56.PORTBADDR2
address_b[2] => ram_block1a57.PORTBADDR2
address_b[2] => ram_block1a58.PORTBADDR2
address_b[2] => ram_block1a59.PORTBADDR2
address_b[2] => ram_block1a60.PORTBADDR2
address_b[2] => ram_block1a61.PORTBADDR2
address_b[2] => ram_block1a62.PORTBADDR2
address_b[2] => ram_block1a63.PORTBADDR2
address_b[2] => ram_block1a64.PORTBADDR2
address_b[2] => ram_block1a65.PORTBADDR2
address_b[2] => ram_block1a66.PORTBADDR2
address_b[2] => ram_block1a67.PORTBADDR2
address_b[2] => ram_block1a68.PORTBADDR2
address_b[2] => ram_block1a69.PORTBADDR2
address_b[2] => ram_block1a70.PORTBADDR2
address_b[2] => ram_block1a71.PORTBADDR2
address_b[2] => ram_block1a72.PORTBADDR2
address_b[2] => ram_block1a73.PORTBADDR2
address_b[2] => ram_block1a74.PORTBADDR2
address_b[2] => ram_block1a75.PORTBADDR2
address_b[2] => ram_block1a76.PORTBADDR2
address_b[2] => ram_block1a77.PORTBADDR2
address_b[2] => ram_block1a78.PORTBADDR2
address_b[2] => ram_block1a79.PORTBADDR2
address_b[2] => ram_block1a80.PORTBADDR2
address_b[2] => ram_block1a81.PORTBADDR2
address_b[2] => ram_block1a82.PORTBADDR2
address_b[2] => ram_block1a83.PORTBADDR2
address_b[2] => ram_block1a84.PORTBADDR2
address_b[2] => ram_block1a85.PORTBADDR2
address_b[2] => ram_block1a86.PORTBADDR2
address_b[2] => ram_block1a87.PORTBADDR2
address_b[2] => ram_block1a88.PORTBADDR2
address_b[2] => ram_block1a89.PORTBADDR2
address_b[2] => ram_block1a90.PORTBADDR2
address_b[2] => ram_block1a91.PORTBADDR2
address_b[2] => ram_block1a92.PORTBADDR2
address_b[2] => ram_block1a93.PORTBADDR2
address_b[2] => ram_block1a94.PORTBADDR2
address_b[2] => ram_block1a95.PORTBADDR2
address_b[2] => ram_block1a96.PORTBADDR2
address_b[2] => ram_block1a97.PORTBADDR2
address_b[2] => ram_block1a98.PORTBADDR2
address_b[2] => ram_block1a99.PORTBADDR2
address_b[2] => ram_block1a100.PORTBADDR2
address_b[2] => ram_block1a101.PORTBADDR2
address_b[2] => ram_block1a102.PORTBADDR2
address_b[2] => ram_block1a103.PORTBADDR2
address_b[2] => ram_block1a104.PORTBADDR2
address_b[2] => ram_block1a105.PORTBADDR2
address_b[2] => ram_block1a106.PORTBADDR2
address_b[2] => ram_block1a107.PORTBADDR2
address_b[2] => ram_block1a108.PORTBADDR2
address_b[2] => ram_block1a109.PORTBADDR2
address_b[2] => ram_block1a110.PORTBADDR2
address_b[2] => ram_block1a111.PORTBADDR2
address_b[2] => ram_block1a112.PORTBADDR2
address_b[2] => ram_block1a113.PORTBADDR2
address_b[2] => ram_block1a114.PORTBADDR2
address_b[2] => ram_block1a115.PORTBADDR2
address_b[2] => ram_block1a116.PORTBADDR2
address_b[2] => ram_block1a117.PORTBADDR2
address_b[2] => ram_block1a118.PORTBADDR2
address_b[2] => ram_block1a119.PORTBADDR2
address_b[2] => ram_block1a120.PORTBADDR2
address_b[2] => ram_block1a121.PORTBADDR2
address_b[2] => ram_block1a122.PORTBADDR2
address_b[2] => ram_block1a123.PORTBADDR2
address_b[2] => ram_block1a124.PORTBADDR2
address_b[2] => ram_block1a125.PORTBADDR2
address_b[2] => ram_block1a126.PORTBADDR2
address_b[2] => ram_block1a127.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[3] => ram_block1a40.PORTBADDR3
address_b[3] => ram_block1a41.PORTBADDR3
address_b[3] => ram_block1a42.PORTBADDR3
address_b[3] => ram_block1a43.PORTBADDR3
address_b[3] => ram_block1a44.PORTBADDR3
address_b[3] => ram_block1a45.PORTBADDR3
address_b[3] => ram_block1a46.PORTBADDR3
address_b[3] => ram_block1a47.PORTBADDR3
address_b[3] => ram_block1a48.PORTBADDR3
address_b[3] => ram_block1a49.PORTBADDR3
address_b[3] => ram_block1a50.PORTBADDR3
address_b[3] => ram_block1a51.PORTBADDR3
address_b[3] => ram_block1a52.PORTBADDR3
address_b[3] => ram_block1a53.PORTBADDR3
address_b[3] => ram_block1a54.PORTBADDR3
address_b[3] => ram_block1a55.PORTBADDR3
address_b[3] => ram_block1a56.PORTBADDR3
address_b[3] => ram_block1a57.PORTBADDR3
address_b[3] => ram_block1a58.PORTBADDR3
address_b[3] => ram_block1a59.PORTBADDR3
address_b[3] => ram_block1a60.PORTBADDR3
address_b[3] => ram_block1a61.PORTBADDR3
address_b[3] => ram_block1a62.PORTBADDR3
address_b[3] => ram_block1a63.PORTBADDR3
address_b[3] => ram_block1a64.PORTBADDR3
address_b[3] => ram_block1a65.PORTBADDR3
address_b[3] => ram_block1a66.PORTBADDR3
address_b[3] => ram_block1a67.PORTBADDR3
address_b[3] => ram_block1a68.PORTBADDR3
address_b[3] => ram_block1a69.PORTBADDR3
address_b[3] => ram_block1a70.PORTBADDR3
address_b[3] => ram_block1a71.PORTBADDR3
address_b[3] => ram_block1a72.PORTBADDR3
address_b[3] => ram_block1a73.PORTBADDR3
address_b[3] => ram_block1a74.PORTBADDR3
address_b[3] => ram_block1a75.PORTBADDR3
address_b[3] => ram_block1a76.PORTBADDR3
address_b[3] => ram_block1a77.PORTBADDR3
address_b[3] => ram_block1a78.PORTBADDR3
address_b[3] => ram_block1a79.PORTBADDR3
address_b[3] => ram_block1a80.PORTBADDR3
address_b[3] => ram_block1a81.PORTBADDR3
address_b[3] => ram_block1a82.PORTBADDR3
address_b[3] => ram_block1a83.PORTBADDR3
address_b[3] => ram_block1a84.PORTBADDR3
address_b[3] => ram_block1a85.PORTBADDR3
address_b[3] => ram_block1a86.PORTBADDR3
address_b[3] => ram_block1a87.PORTBADDR3
address_b[3] => ram_block1a88.PORTBADDR3
address_b[3] => ram_block1a89.PORTBADDR3
address_b[3] => ram_block1a90.PORTBADDR3
address_b[3] => ram_block1a91.PORTBADDR3
address_b[3] => ram_block1a92.PORTBADDR3
address_b[3] => ram_block1a93.PORTBADDR3
address_b[3] => ram_block1a94.PORTBADDR3
address_b[3] => ram_block1a95.PORTBADDR3
address_b[3] => ram_block1a96.PORTBADDR3
address_b[3] => ram_block1a97.PORTBADDR3
address_b[3] => ram_block1a98.PORTBADDR3
address_b[3] => ram_block1a99.PORTBADDR3
address_b[3] => ram_block1a100.PORTBADDR3
address_b[3] => ram_block1a101.PORTBADDR3
address_b[3] => ram_block1a102.PORTBADDR3
address_b[3] => ram_block1a103.PORTBADDR3
address_b[3] => ram_block1a104.PORTBADDR3
address_b[3] => ram_block1a105.PORTBADDR3
address_b[3] => ram_block1a106.PORTBADDR3
address_b[3] => ram_block1a107.PORTBADDR3
address_b[3] => ram_block1a108.PORTBADDR3
address_b[3] => ram_block1a109.PORTBADDR3
address_b[3] => ram_block1a110.PORTBADDR3
address_b[3] => ram_block1a111.PORTBADDR3
address_b[3] => ram_block1a112.PORTBADDR3
address_b[3] => ram_block1a113.PORTBADDR3
address_b[3] => ram_block1a114.PORTBADDR3
address_b[3] => ram_block1a115.PORTBADDR3
address_b[3] => ram_block1a116.PORTBADDR3
address_b[3] => ram_block1a117.PORTBADDR3
address_b[3] => ram_block1a118.PORTBADDR3
address_b[3] => ram_block1a119.PORTBADDR3
address_b[3] => ram_block1a120.PORTBADDR3
address_b[3] => ram_block1a121.PORTBADDR3
address_b[3] => ram_block1a122.PORTBADDR3
address_b[3] => ram_block1a123.PORTBADDR3
address_b[3] => ram_block1a124.PORTBADDR3
address_b[3] => ram_block1a125.PORTBADDR3
address_b[3] => ram_block1a126.PORTBADDR3
address_b[3] => ram_block1a127.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[4] => ram_block1a40.PORTBADDR4
address_b[4] => ram_block1a41.PORTBADDR4
address_b[4] => ram_block1a42.PORTBADDR4
address_b[4] => ram_block1a43.PORTBADDR4
address_b[4] => ram_block1a44.PORTBADDR4
address_b[4] => ram_block1a45.PORTBADDR4
address_b[4] => ram_block1a46.PORTBADDR4
address_b[4] => ram_block1a47.PORTBADDR4
address_b[4] => ram_block1a48.PORTBADDR4
address_b[4] => ram_block1a49.PORTBADDR4
address_b[4] => ram_block1a50.PORTBADDR4
address_b[4] => ram_block1a51.PORTBADDR4
address_b[4] => ram_block1a52.PORTBADDR4
address_b[4] => ram_block1a53.PORTBADDR4
address_b[4] => ram_block1a54.PORTBADDR4
address_b[4] => ram_block1a55.PORTBADDR4
address_b[4] => ram_block1a56.PORTBADDR4
address_b[4] => ram_block1a57.PORTBADDR4
address_b[4] => ram_block1a58.PORTBADDR4
address_b[4] => ram_block1a59.PORTBADDR4
address_b[4] => ram_block1a60.PORTBADDR4
address_b[4] => ram_block1a61.PORTBADDR4
address_b[4] => ram_block1a62.PORTBADDR4
address_b[4] => ram_block1a63.PORTBADDR4
address_b[4] => ram_block1a64.PORTBADDR4
address_b[4] => ram_block1a65.PORTBADDR4
address_b[4] => ram_block1a66.PORTBADDR4
address_b[4] => ram_block1a67.PORTBADDR4
address_b[4] => ram_block1a68.PORTBADDR4
address_b[4] => ram_block1a69.PORTBADDR4
address_b[4] => ram_block1a70.PORTBADDR4
address_b[4] => ram_block1a71.PORTBADDR4
address_b[4] => ram_block1a72.PORTBADDR4
address_b[4] => ram_block1a73.PORTBADDR4
address_b[4] => ram_block1a74.PORTBADDR4
address_b[4] => ram_block1a75.PORTBADDR4
address_b[4] => ram_block1a76.PORTBADDR4
address_b[4] => ram_block1a77.PORTBADDR4
address_b[4] => ram_block1a78.PORTBADDR4
address_b[4] => ram_block1a79.PORTBADDR4
address_b[4] => ram_block1a80.PORTBADDR4
address_b[4] => ram_block1a81.PORTBADDR4
address_b[4] => ram_block1a82.PORTBADDR4
address_b[4] => ram_block1a83.PORTBADDR4
address_b[4] => ram_block1a84.PORTBADDR4
address_b[4] => ram_block1a85.PORTBADDR4
address_b[4] => ram_block1a86.PORTBADDR4
address_b[4] => ram_block1a87.PORTBADDR4
address_b[4] => ram_block1a88.PORTBADDR4
address_b[4] => ram_block1a89.PORTBADDR4
address_b[4] => ram_block1a90.PORTBADDR4
address_b[4] => ram_block1a91.PORTBADDR4
address_b[4] => ram_block1a92.PORTBADDR4
address_b[4] => ram_block1a93.PORTBADDR4
address_b[4] => ram_block1a94.PORTBADDR4
address_b[4] => ram_block1a95.PORTBADDR4
address_b[4] => ram_block1a96.PORTBADDR4
address_b[4] => ram_block1a97.PORTBADDR4
address_b[4] => ram_block1a98.PORTBADDR4
address_b[4] => ram_block1a99.PORTBADDR4
address_b[4] => ram_block1a100.PORTBADDR4
address_b[4] => ram_block1a101.PORTBADDR4
address_b[4] => ram_block1a102.PORTBADDR4
address_b[4] => ram_block1a103.PORTBADDR4
address_b[4] => ram_block1a104.PORTBADDR4
address_b[4] => ram_block1a105.PORTBADDR4
address_b[4] => ram_block1a106.PORTBADDR4
address_b[4] => ram_block1a107.PORTBADDR4
address_b[4] => ram_block1a108.PORTBADDR4
address_b[4] => ram_block1a109.PORTBADDR4
address_b[4] => ram_block1a110.PORTBADDR4
address_b[4] => ram_block1a111.PORTBADDR4
address_b[4] => ram_block1a112.PORTBADDR4
address_b[4] => ram_block1a113.PORTBADDR4
address_b[4] => ram_block1a114.PORTBADDR4
address_b[4] => ram_block1a115.PORTBADDR4
address_b[4] => ram_block1a116.PORTBADDR4
address_b[4] => ram_block1a117.PORTBADDR4
address_b[4] => ram_block1a118.PORTBADDR4
address_b[4] => ram_block1a119.PORTBADDR4
address_b[4] => ram_block1a120.PORTBADDR4
address_b[4] => ram_block1a121.PORTBADDR4
address_b[4] => ram_block1a122.PORTBADDR4
address_b[4] => ram_block1a123.PORTBADDR4
address_b[4] => ram_block1a124.PORTBADDR4
address_b[4] => ram_block1a125.PORTBADDR4
address_b[4] => ram_block1a126.PORTBADDR4
address_b[4] => ram_block1a127.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[5] => ram_block1a38.PORTBADDR5
address_b[5] => ram_block1a39.PORTBADDR5
address_b[5] => ram_block1a40.PORTBADDR5
address_b[5] => ram_block1a41.PORTBADDR5
address_b[5] => ram_block1a42.PORTBADDR5
address_b[5] => ram_block1a43.PORTBADDR5
address_b[5] => ram_block1a44.PORTBADDR5
address_b[5] => ram_block1a45.PORTBADDR5
address_b[5] => ram_block1a46.PORTBADDR5
address_b[5] => ram_block1a47.PORTBADDR5
address_b[5] => ram_block1a48.PORTBADDR5
address_b[5] => ram_block1a49.PORTBADDR5
address_b[5] => ram_block1a50.PORTBADDR5
address_b[5] => ram_block1a51.PORTBADDR5
address_b[5] => ram_block1a52.PORTBADDR5
address_b[5] => ram_block1a53.PORTBADDR5
address_b[5] => ram_block1a54.PORTBADDR5
address_b[5] => ram_block1a55.PORTBADDR5
address_b[5] => ram_block1a56.PORTBADDR5
address_b[5] => ram_block1a57.PORTBADDR5
address_b[5] => ram_block1a58.PORTBADDR5
address_b[5] => ram_block1a59.PORTBADDR5
address_b[5] => ram_block1a60.PORTBADDR5
address_b[5] => ram_block1a61.PORTBADDR5
address_b[5] => ram_block1a62.PORTBADDR5
address_b[5] => ram_block1a63.PORTBADDR5
address_b[5] => ram_block1a64.PORTBADDR5
address_b[5] => ram_block1a65.PORTBADDR5
address_b[5] => ram_block1a66.PORTBADDR5
address_b[5] => ram_block1a67.PORTBADDR5
address_b[5] => ram_block1a68.PORTBADDR5
address_b[5] => ram_block1a69.PORTBADDR5
address_b[5] => ram_block1a70.PORTBADDR5
address_b[5] => ram_block1a71.PORTBADDR5
address_b[5] => ram_block1a72.PORTBADDR5
address_b[5] => ram_block1a73.PORTBADDR5
address_b[5] => ram_block1a74.PORTBADDR5
address_b[5] => ram_block1a75.PORTBADDR5
address_b[5] => ram_block1a76.PORTBADDR5
address_b[5] => ram_block1a77.PORTBADDR5
address_b[5] => ram_block1a78.PORTBADDR5
address_b[5] => ram_block1a79.PORTBADDR5
address_b[5] => ram_block1a80.PORTBADDR5
address_b[5] => ram_block1a81.PORTBADDR5
address_b[5] => ram_block1a82.PORTBADDR5
address_b[5] => ram_block1a83.PORTBADDR5
address_b[5] => ram_block1a84.PORTBADDR5
address_b[5] => ram_block1a85.PORTBADDR5
address_b[5] => ram_block1a86.PORTBADDR5
address_b[5] => ram_block1a87.PORTBADDR5
address_b[5] => ram_block1a88.PORTBADDR5
address_b[5] => ram_block1a89.PORTBADDR5
address_b[5] => ram_block1a90.PORTBADDR5
address_b[5] => ram_block1a91.PORTBADDR5
address_b[5] => ram_block1a92.PORTBADDR5
address_b[5] => ram_block1a93.PORTBADDR5
address_b[5] => ram_block1a94.PORTBADDR5
address_b[5] => ram_block1a95.PORTBADDR5
address_b[5] => ram_block1a96.PORTBADDR5
address_b[5] => ram_block1a97.PORTBADDR5
address_b[5] => ram_block1a98.PORTBADDR5
address_b[5] => ram_block1a99.PORTBADDR5
address_b[5] => ram_block1a100.PORTBADDR5
address_b[5] => ram_block1a101.PORTBADDR5
address_b[5] => ram_block1a102.PORTBADDR5
address_b[5] => ram_block1a103.PORTBADDR5
address_b[5] => ram_block1a104.PORTBADDR5
address_b[5] => ram_block1a105.PORTBADDR5
address_b[5] => ram_block1a106.PORTBADDR5
address_b[5] => ram_block1a107.PORTBADDR5
address_b[5] => ram_block1a108.PORTBADDR5
address_b[5] => ram_block1a109.PORTBADDR5
address_b[5] => ram_block1a110.PORTBADDR5
address_b[5] => ram_block1a111.PORTBADDR5
address_b[5] => ram_block1a112.PORTBADDR5
address_b[5] => ram_block1a113.PORTBADDR5
address_b[5] => ram_block1a114.PORTBADDR5
address_b[5] => ram_block1a115.PORTBADDR5
address_b[5] => ram_block1a116.PORTBADDR5
address_b[5] => ram_block1a117.PORTBADDR5
address_b[5] => ram_block1a118.PORTBADDR5
address_b[5] => ram_block1a119.PORTBADDR5
address_b[5] => ram_block1a120.PORTBADDR5
address_b[5] => ram_block1a121.PORTBADDR5
address_b[5] => ram_block1a122.PORTBADDR5
address_b[5] => ram_block1a123.PORTBADDR5
address_b[5] => ram_block1a124.PORTBADDR5
address_b[5] => ram_block1a125.PORTBADDR5
address_b[5] => ram_block1a126.PORTBADDR5
address_b[5] => ram_block1a127.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[6] => ram_block1a36.PORTBADDR6
address_b[6] => ram_block1a37.PORTBADDR6
address_b[6] => ram_block1a38.PORTBADDR6
address_b[6] => ram_block1a39.PORTBADDR6
address_b[6] => ram_block1a40.PORTBADDR6
address_b[6] => ram_block1a41.PORTBADDR6
address_b[6] => ram_block1a42.PORTBADDR6
address_b[6] => ram_block1a43.PORTBADDR6
address_b[6] => ram_block1a44.PORTBADDR6
address_b[6] => ram_block1a45.PORTBADDR6
address_b[6] => ram_block1a46.PORTBADDR6
address_b[6] => ram_block1a47.PORTBADDR6
address_b[6] => ram_block1a48.PORTBADDR6
address_b[6] => ram_block1a49.PORTBADDR6
address_b[6] => ram_block1a50.PORTBADDR6
address_b[6] => ram_block1a51.PORTBADDR6
address_b[6] => ram_block1a52.PORTBADDR6
address_b[6] => ram_block1a53.PORTBADDR6
address_b[6] => ram_block1a54.PORTBADDR6
address_b[6] => ram_block1a55.PORTBADDR6
address_b[6] => ram_block1a56.PORTBADDR6
address_b[6] => ram_block1a57.PORTBADDR6
address_b[6] => ram_block1a58.PORTBADDR6
address_b[6] => ram_block1a59.PORTBADDR6
address_b[6] => ram_block1a60.PORTBADDR6
address_b[6] => ram_block1a61.PORTBADDR6
address_b[6] => ram_block1a62.PORTBADDR6
address_b[6] => ram_block1a63.PORTBADDR6
address_b[6] => ram_block1a64.PORTBADDR6
address_b[6] => ram_block1a65.PORTBADDR6
address_b[6] => ram_block1a66.PORTBADDR6
address_b[6] => ram_block1a67.PORTBADDR6
address_b[6] => ram_block1a68.PORTBADDR6
address_b[6] => ram_block1a69.PORTBADDR6
address_b[6] => ram_block1a70.PORTBADDR6
address_b[6] => ram_block1a71.PORTBADDR6
address_b[6] => ram_block1a72.PORTBADDR6
address_b[6] => ram_block1a73.PORTBADDR6
address_b[6] => ram_block1a74.PORTBADDR6
address_b[6] => ram_block1a75.PORTBADDR6
address_b[6] => ram_block1a76.PORTBADDR6
address_b[6] => ram_block1a77.PORTBADDR6
address_b[6] => ram_block1a78.PORTBADDR6
address_b[6] => ram_block1a79.PORTBADDR6
address_b[6] => ram_block1a80.PORTBADDR6
address_b[6] => ram_block1a81.PORTBADDR6
address_b[6] => ram_block1a82.PORTBADDR6
address_b[6] => ram_block1a83.PORTBADDR6
address_b[6] => ram_block1a84.PORTBADDR6
address_b[6] => ram_block1a85.PORTBADDR6
address_b[6] => ram_block1a86.PORTBADDR6
address_b[6] => ram_block1a87.PORTBADDR6
address_b[6] => ram_block1a88.PORTBADDR6
address_b[6] => ram_block1a89.PORTBADDR6
address_b[6] => ram_block1a90.PORTBADDR6
address_b[6] => ram_block1a91.PORTBADDR6
address_b[6] => ram_block1a92.PORTBADDR6
address_b[6] => ram_block1a93.PORTBADDR6
address_b[6] => ram_block1a94.PORTBADDR6
address_b[6] => ram_block1a95.PORTBADDR6
address_b[6] => ram_block1a96.PORTBADDR6
address_b[6] => ram_block1a97.PORTBADDR6
address_b[6] => ram_block1a98.PORTBADDR6
address_b[6] => ram_block1a99.PORTBADDR6
address_b[6] => ram_block1a100.PORTBADDR6
address_b[6] => ram_block1a101.PORTBADDR6
address_b[6] => ram_block1a102.PORTBADDR6
address_b[6] => ram_block1a103.PORTBADDR6
address_b[6] => ram_block1a104.PORTBADDR6
address_b[6] => ram_block1a105.PORTBADDR6
address_b[6] => ram_block1a106.PORTBADDR6
address_b[6] => ram_block1a107.PORTBADDR6
address_b[6] => ram_block1a108.PORTBADDR6
address_b[6] => ram_block1a109.PORTBADDR6
address_b[6] => ram_block1a110.PORTBADDR6
address_b[6] => ram_block1a111.PORTBADDR6
address_b[6] => ram_block1a112.PORTBADDR6
address_b[6] => ram_block1a113.PORTBADDR6
address_b[6] => ram_block1a114.PORTBADDR6
address_b[6] => ram_block1a115.PORTBADDR6
address_b[6] => ram_block1a116.PORTBADDR6
address_b[6] => ram_block1a117.PORTBADDR6
address_b[6] => ram_block1a118.PORTBADDR6
address_b[6] => ram_block1a119.PORTBADDR6
address_b[6] => ram_block1a120.PORTBADDR6
address_b[6] => ram_block1a121.PORTBADDR6
address_b[6] => ram_block1a122.PORTBADDR6
address_b[6] => ram_block1a123.PORTBADDR6
address_b[6] => ram_block1a124.PORTBADDR6
address_b[6] => ram_block1a125.PORTBADDR6
address_b[6] => ram_block1a126.PORTBADDR6
address_b[6] => ram_block1a127.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
address_b[7] => ram_block1a36.PORTBADDR7
address_b[7] => ram_block1a37.PORTBADDR7
address_b[7] => ram_block1a38.PORTBADDR7
address_b[7] => ram_block1a39.PORTBADDR7
address_b[7] => ram_block1a40.PORTBADDR7
address_b[7] => ram_block1a41.PORTBADDR7
address_b[7] => ram_block1a42.PORTBADDR7
address_b[7] => ram_block1a43.PORTBADDR7
address_b[7] => ram_block1a44.PORTBADDR7
address_b[7] => ram_block1a45.PORTBADDR7
address_b[7] => ram_block1a46.PORTBADDR7
address_b[7] => ram_block1a47.PORTBADDR7
address_b[7] => ram_block1a48.PORTBADDR7
address_b[7] => ram_block1a49.PORTBADDR7
address_b[7] => ram_block1a50.PORTBADDR7
address_b[7] => ram_block1a51.PORTBADDR7
address_b[7] => ram_block1a52.PORTBADDR7
address_b[7] => ram_block1a53.PORTBADDR7
address_b[7] => ram_block1a54.PORTBADDR7
address_b[7] => ram_block1a55.PORTBADDR7
address_b[7] => ram_block1a56.PORTBADDR7
address_b[7] => ram_block1a57.PORTBADDR7
address_b[7] => ram_block1a58.PORTBADDR7
address_b[7] => ram_block1a59.PORTBADDR7
address_b[7] => ram_block1a60.PORTBADDR7
address_b[7] => ram_block1a61.PORTBADDR7
address_b[7] => ram_block1a62.PORTBADDR7
address_b[7] => ram_block1a63.PORTBADDR7
address_b[7] => ram_block1a64.PORTBADDR7
address_b[7] => ram_block1a65.PORTBADDR7
address_b[7] => ram_block1a66.PORTBADDR7
address_b[7] => ram_block1a67.PORTBADDR7
address_b[7] => ram_block1a68.PORTBADDR7
address_b[7] => ram_block1a69.PORTBADDR7
address_b[7] => ram_block1a70.PORTBADDR7
address_b[7] => ram_block1a71.PORTBADDR7
address_b[7] => ram_block1a72.PORTBADDR7
address_b[7] => ram_block1a73.PORTBADDR7
address_b[7] => ram_block1a74.PORTBADDR7
address_b[7] => ram_block1a75.PORTBADDR7
address_b[7] => ram_block1a76.PORTBADDR7
address_b[7] => ram_block1a77.PORTBADDR7
address_b[7] => ram_block1a78.PORTBADDR7
address_b[7] => ram_block1a79.PORTBADDR7
address_b[7] => ram_block1a80.PORTBADDR7
address_b[7] => ram_block1a81.PORTBADDR7
address_b[7] => ram_block1a82.PORTBADDR7
address_b[7] => ram_block1a83.PORTBADDR7
address_b[7] => ram_block1a84.PORTBADDR7
address_b[7] => ram_block1a85.PORTBADDR7
address_b[7] => ram_block1a86.PORTBADDR7
address_b[7] => ram_block1a87.PORTBADDR7
address_b[7] => ram_block1a88.PORTBADDR7
address_b[7] => ram_block1a89.PORTBADDR7
address_b[7] => ram_block1a90.PORTBADDR7
address_b[7] => ram_block1a91.PORTBADDR7
address_b[7] => ram_block1a92.PORTBADDR7
address_b[7] => ram_block1a93.PORTBADDR7
address_b[7] => ram_block1a94.PORTBADDR7
address_b[7] => ram_block1a95.PORTBADDR7
address_b[7] => ram_block1a96.PORTBADDR7
address_b[7] => ram_block1a97.PORTBADDR7
address_b[7] => ram_block1a98.PORTBADDR7
address_b[7] => ram_block1a99.PORTBADDR7
address_b[7] => ram_block1a100.PORTBADDR7
address_b[7] => ram_block1a101.PORTBADDR7
address_b[7] => ram_block1a102.PORTBADDR7
address_b[7] => ram_block1a103.PORTBADDR7
address_b[7] => ram_block1a104.PORTBADDR7
address_b[7] => ram_block1a105.PORTBADDR7
address_b[7] => ram_block1a106.PORTBADDR7
address_b[7] => ram_block1a107.PORTBADDR7
address_b[7] => ram_block1a108.PORTBADDR7
address_b[7] => ram_block1a109.PORTBADDR7
address_b[7] => ram_block1a110.PORTBADDR7
address_b[7] => ram_block1a111.PORTBADDR7
address_b[7] => ram_block1a112.PORTBADDR7
address_b[7] => ram_block1a113.PORTBADDR7
address_b[7] => ram_block1a114.PORTBADDR7
address_b[7] => ram_block1a115.PORTBADDR7
address_b[7] => ram_block1a116.PORTBADDR7
address_b[7] => ram_block1a117.PORTBADDR7
address_b[7] => ram_block1a118.PORTBADDR7
address_b[7] => ram_block1a119.PORTBADDR7
address_b[7] => ram_block1a120.PORTBADDR7
address_b[7] => ram_block1a121.PORTBADDR7
address_b[7] => ram_block1a122.PORTBADDR7
address_b[7] => ram_block1a123.PORTBADDR7
address_b[7] => ram_block1a124.PORTBADDR7
address_b[7] => ram_block1a125.PORTBADDR7
address_b[7] => ram_block1a126.PORTBADDR7
address_b[7] => ram_block1a127.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[8] => ram_block1a32.PORTBADDR8
address_b[8] => ram_block1a33.PORTBADDR8
address_b[8] => ram_block1a34.PORTBADDR8
address_b[8] => ram_block1a35.PORTBADDR8
address_b[8] => ram_block1a36.PORTBADDR8
address_b[8] => ram_block1a37.PORTBADDR8
address_b[8] => ram_block1a38.PORTBADDR8
address_b[8] => ram_block1a39.PORTBADDR8
address_b[8] => ram_block1a40.PORTBADDR8
address_b[8] => ram_block1a41.PORTBADDR8
address_b[8] => ram_block1a42.PORTBADDR8
address_b[8] => ram_block1a43.PORTBADDR8
address_b[8] => ram_block1a44.PORTBADDR8
address_b[8] => ram_block1a45.PORTBADDR8
address_b[8] => ram_block1a46.PORTBADDR8
address_b[8] => ram_block1a47.PORTBADDR8
address_b[8] => ram_block1a48.PORTBADDR8
address_b[8] => ram_block1a49.PORTBADDR8
address_b[8] => ram_block1a50.PORTBADDR8
address_b[8] => ram_block1a51.PORTBADDR8
address_b[8] => ram_block1a52.PORTBADDR8
address_b[8] => ram_block1a53.PORTBADDR8
address_b[8] => ram_block1a54.PORTBADDR8
address_b[8] => ram_block1a55.PORTBADDR8
address_b[8] => ram_block1a56.PORTBADDR8
address_b[8] => ram_block1a57.PORTBADDR8
address_b[8] => ram_block1a58.PORTBADDR8
address_b[8] => ram_block1a59.PORTBADDR8
address_b[8] => ram_block1a60.PORTBADDR8
address_b[8] => ram_block1a61.PORTBADDR8
address_b[8] => ram_block1a62.PORTBADDR8
address_b[8] => ram_block1a63.PORTBADDR8
address_b[8] => ram_block1a64.PORTBADDR8
address_b[8] => ram_block1a65.PORTBADDR8
address_b[8] => ram_block1a66.PORTBADDR8
address_b[8] => ram_block1a67.PORTBADDR8
address_b[8] => ram_block1a68.PORTBADDR8
address_b[8] => ram_block1a69.PORTBADDR8
address_b[8] => ram_block1a70.PORTBADDR8
address_b[8] => ram_block1a71.PORTBADDR8
address_b[8] => ram_block1a72.PORTBADDR8
address_b[8] => ram_block1a73.PORTBADDR8
address_b[8] => ram_block1a74.PORTBADDR8
address_b[8] => ram_block1a75.PORTBADDR8
address_b[8] => ram_block1a76.PORTBADDR8
address_b[8] => ram_block1a77.PORTBADDR8
address_b[8] => ram_block1a78.PORTBADDR8
address_b[8] => ram_block1a79.PORTBADDR8
address_b[8] => ram_block1a80.PORTBADDR8
address_b[8] => ram_block1a81.PORTBADDR8
address_b[8] => ram_block1a82.PORTBADDR8
address_b[8] => ram_block1a83.PORTBADDR8
address_b[8] => ram_block1a84.PORTBADDR8
address_b[8] => ram_block1a85.PORTBADDR8
address_b[8] => ram_block1a86.PORTBADDR8
address_b[8] => ram_block1a87.PORTBADDR8
address_b[8] => ram_block1a88.PORTBADDR8
address_b[8] => ram_block1a89.PORTBADDR8
address_b[8] => ram_block1a90.PORTBADDR8
address_b[8] => ram_block1a91.PORTBADDR8
address_b[8] => ram_block1a92.PORTBADDR8
address_b[8] => ram_block1a93.PORTBADDR8
address_b[8] => ram_block1a94.PORTBADDR8
address_b[8] => ram_block1a95.PORTBADDR8
address_b[8] => ram_block1a96.PORTBADDR8
address_b[8] => ram_block1a97.PORTBADDR8
address_b[8] => ram_block1a98.PORTBADDR8
address_b[8] => ram_block1a99.PORTBADDR8
address_b[8] => ram_block1a100.PORTBADDR8
address_b[8] => ram_block1a101.PORTBADDR8
address_b[8] => ram_block1a102.PORTBADDR8
address_b[8] => ram_block1a103.PORTBADDR8
address_b[8] => ram_block1a104.PORTBADDR8
address_b[8] => ram_block1a105.PORTBADDR8
address_b[8] => ram_block1a106.PORTBADDR8
address_b[8] => ram_block1a107.PORTBADDR8
address_b[8] => ram_block1a108.PORTBADDR8
address_b[8] => ram_block1a109.PORTBADDR8
address_b[8] => ram_block1a110.PORTBADDR8
address_b[8] => ram_block1a111.PORTBADDR8
address_b[8] => ram_block1a112.PORTBADDR8
address_b[8] => ram_block1a113.PORTBADDR8
address_b[8] => ram_block1a114.PORTBADDR8
address_b[8] => ram_block1a115.PORTBADDR8
address_b[8] => ram_block1a116.PORTBADDR8
address_b[8] => ram_block1a117.PORTBADDR8
address_b[8] => ram_block1a118.PORTBADDR8
address_b[8] => ram_block1a119.PORTBADDR8
address_b[8] => ram_block1a120.PORTBADDR8
address_b[8] => ram_block1a121.PORTBADDR8
address_b[8] => ram_block1a122.PORTBADDR8
address_b[8] => ram_block1a123.PORTBADDR8
address_b[8] => ram_block1a124.PORTBADDR8
address_b[8] => ram_block1a125.PORTBADDR8
address_b[8] => ram_block1a126.PORTBADDR8
address_b[8] => ram_block1a127.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[9] => ram_block1a32.PORTBADDR9
address_b[9] => ram_block1a33.PORTBADDR9
address_b[9] => ram_block1a34.PORTBADDR9
address_b[9] => ram_block1a35.PORTBADDR9
address_b[9] => ram_block1a36.PORTBADDR9
address_b[9] => ram_block1a37.PORTBADDR9
address_b[9] => ram_block1a38.PORTBADDR9
address_b[9] => ram_block1a39.PORTBADDR9
address_b[9] => ram_block1a40.PORTBADDR9
address_b[9] => ram_block1a41.PORTBADDR9
address_b[9] => ram_block1a42.PORTBADDR9
address_b[9] => ram_block1a43.PORTBADDR9
address_b[9] => ram_block1a44.PORTBADDR9
address_b[9] => ram_block1a45.PORTBADDR9
address_b[9] => ram_block1a46.PORTBADDR9
address_b[9] => ram_block1a47.PORTBADDR9
address_b[9] => ram_block1a48.PORTBADDR9
address_b[9] => ram_block1a49.PORTBADDR9
address_b[9] => ram_block1a50.PORTBADDR9
address_b[9] => ram_block1a51.PORTBADDR9
address_b[9] => ram_block1a52.PORTBADDR9
address_b[9] => ram_block1a53.PORTBADDR9
address_b[9] => ram_block1a54.PORTBADDR9
address_b[9] => ram_block1a55.PORTBADDR9
address_b[9] => ram_block1a56.PORTBADDR9
address_b[9] => ram_block1a57.PORTBADDR9
address_b[9] => ram_block1a58.PORTBADDR9
address_b[9] => ram_block1a59.PORTBADDR9
address_b[9] => ram_block1a60.PORTBADDR9
address_b[9] => ram_block1a61.PORTBADDR9
address_b[9] => ram_block1a62.PORTBADDR9
address_b[9] => ram_block1a63.PORTBADDR9
address_b[9] => ram_block1a64.PORTBADDR9
address_b[9] => ram_block1a65.PORTBADDR9
address_b[9] => ram_block1a66.PORTBADDR9
address_b[9] => ram_block1a67.PORTBADDR9
address_b[9] => ram_block1a68.PORTBADDR9
address_b[9] => ram_block1a69.PORTBADDR9
address_b[9] => ram_block1a70.PORTBADDR9
address_b[9] => ram_block1a71.PORTBADDR9
address_b[9] => ram_block1a72.PORTBADDR9
address_b[9] => ram_block1a73.PORTBADDR9
address_b[9] => ram_block1a74.PORTBADDR9
address_b[9] => ram_block1a75.PORTBADDR9
address_b[9] => ram_block1a76.PORTBADDR9
address_b[9] => ram_block1a77.PORTBADDR9
address_b[9] => ram_block1a78.PORTBADDR9
address_b[9] => ram_block1a79.PORTBADDR9
address_b[9] => ram_block1a80.PORTBADDR9
address_b[9] => ram_block1a81.PORTBADDR9
address_b[9] => ram_block1a82.PORTBADDR9
address_b[9] => ram_block1a83.PORTBADDR9
address_b[9] => ram_block1a84.PORTBADDR9
address_b[9] => ram_block1a85.PORTBADDR9
address_b[9] => ram_block1a86.PORTBADDR9
address_b[9] => ram_block1a87.PORTBADDR9
address_b[9] => ram_block1a88.PORTBADDR9
address_b[9] => ram_block1a89.PORTBADDR9
address_b[9] => ram_block1a90.PORTBADDR9
address_b[9] => ram_block1a91.PORTBADDR9
address_b[9] => ram_block1a92.PORTBADDR9
address_b[9] => ram_block1a93.PORTBADDR9
address_b[9] => ram_block1a94.PORTBADDR9
address_b[9] => ram_block1a95.PORTBADDR9
address_b[9] => ram_block1a96.PORTBADDR9
address_b[9] => ram_block1a97.PORTBADDR9
address_b[9] => ram_block1a98.PORTBADDR9
address_b[9] => ram_block1a99.PORTBADDR9
address_b[9] => ram_block1a100.PORTBADDR9
address_b[9] => ram_block1a101.PORTBADDR9
address_b[9] => ram_block1a102.PORTBADDR9
address_b[9] => ram_block1a103.PORTBADDR9
address_b[9] => ram_block1a104.PORTBADDR9
address_b[9] => ram_block1a105.PORTBADDR9
address_b[9] => ram_block1a106.PORTBADDR9
address_b[9] => ram_block1a107.PORTBADDR9
address_b[9] => ram_block1a108.PORTBADDR9
address_b[9] => ram_block1a109.PORTBADDR9
address_b[9] => ram_block1a110.PORTBADDR9
address_b[9] => ram_block1a111.PORTBADDR9
address_b[9] => ram_block1a112.PORTBADDR9
address_b[9] => ram_block1a113.PORTBADDR9
address_b[9] => ram_block1a114.PORTBADDR9
address_b[9] => ram_block1a115.PORTBADDR9
address_b[9] => ram_block1a116.PORTBADDR9
address_b[9] => ram_block1a117.PORTBADDR9
address_b[9] => ram_block1a118.PORTBADDR9
address_b[9] => ram_block1a119.PORTBADDR9
address_b[9] => ram_block1a120.PORTBADDR9
address_b[9] => ram_block1a121.PORTBADDR9
address_b[9] => ram_block1a122.PORTBADDR9
address_b[9] => ram_block1a123.PORTBADDR9
address_b[9] => ram_block1a124.PORTBADDR9
address_b[9] => ram_block1a125.PORTBADDR9
address_b[9] => ram_block1a126.PORTBADDR9
address_b[9] => ram_block1a127.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[10] => ram_block1a30.PORTBADDR10
address_b[10] => ram_block1a31.PORTBADDR10
address_b[10] => ram_block1a32.PORTBADDR10
address_b[10] => ram_block1a33.PORTBADDR10
address_b[10] => ram_block1a34.PORTBADDR10
address_b[10] => ram_block1a35.PORTBADDR10
address_b[10] => ram_block1a36.PORTBADDR10
address_b[10] => ram_block1a37.PORTBADDR10
address_b[10] => ram_block1a38.PORTBADDR10
address_b[10] => ram_block1a39.PORTBADDR10
address_b[10] => ram_block1a40.PORTBADDR10
address_b[10] => ram_block1a41.PORTBADDR10
address_b[10] => ram_block1a42.PORTBADDR10
address_b[10] => ram_block1a43.PORTBADDR10
address_b[10] => ram_block1a44.PORTBADDR10
address_b[10] => ram_block1a45.PORTBADDR10
address_b[10] => ram_block1a46.PORTBADDR10
address_b[10] => ram_block1a47.PORTBADDR10
address_b[10] => ram_block1a48.PORTBADDR10
address_b[10] => ram_block1a49.PORTBADDR10
address_b[10] => ram_block1a50.PORTBADDR10
address_b[10] => ram_block1a51.PORTBADDR10
address_b[10] => ram_block1a52.PORTBADDR10
address_b[10] => ram_block1a53.PORTBADDR10
address_b[10] => ram_block1a54.PORTBADDR10
address_b[10] => ram_block1a55.PORTBADDR10
address_b[10] => ram_block1a56.PORTBADDR10
address_b[10] => ram_block1a57.PORTBADDR10
address_b[10] => ram_block1a58.PORTBADDR10
address_b[10] => ram_block1a59.PORTBADDR10
address_b[10] => ram_block1a60.PORTBADDR10
address_b[10] => ram_block1a61.PORTBADDR10
address_b[10] => ram_block1a62.PORTBADDR10
address_b[10] => ram_block1a63.PORTBADDR10
address_b[10] => ram_block1a64.PORTBADDR10
address_b[10] => ram_block1a65.PORTBADDR10
address_b[10] => ram_block1a66.PORTBADDR10
address_b[10] => ram_block1a67.PORTBADDR10
address_b[10] => ram_block1a68.PORTBADDR10
address_b[10] => ram_block1a69.PORTBADDR10
address_b[10] => ram_block1a70.PORTBADDR10
address_b[10] => ram_block1a71.PORTBADDR10
address_b[10] => ram_block1a72.PORTBADDR10
address_b[10] => ram_block1a73.PORTBADDR10
address_b[10] => ram_block1a74.PORTBADDR10
address_b[10] => ram_block1a75.PORTBADDR10
address_b[10] => ram_block1a76.PORTBADDR10
address_b[10] => ram_block1a77.PORTBADDR10
address_b[10] => ram_block1a78.PORTBADDR10
address_b[10] => ram_block1a79.PORTBADDR10
address_b[10] => ram_block1a80.PORTBADDR10
address_b[10] => ram_block1a81.PORTBADDR10
address_b[10] => ram_block1a82.PORTBADDR10
address_b[10] => ram_block1a83.PORTBADDR10
address_b[10] => ram_block1a84.PORTBADDR10
address_b[10] => ram_block1a85.PORTBADDR10
address_b[10] => ram_block1a86.PORTBADDR10
address_b[10] => ram_block1a87.PORTBADDR10
address_b[10] => ram_block1a88.PORTBADDR10
address_b[10] => ram_block1a89.PORTBADDR10
address_b[10] => ram_block1a90.PORTBADDR10
address_b[10] => ram_block1a91.PORTBADDR10
address_b[10] => ram_block1a92.PORTBADDR10
address_b[10] => ram_block1a93.PORTBADDR10
address_b[10] => ram_block1a94.PORTBADDR10
address_b[10] => ram_block1a95.PORTBADDR10
address_b[10] => ram_block1a96.PORTBADDR10
address_b[10] => ram_block1a97.PORTBADDR10
address_b[10] => ram_block1a98.PORTBADDR10
address_b[10] => ram_block1a99.PORTBADDR10
address_b[10] => ram_block1a100.PORTBADDR10
address_b[10] => ram_block1a101.PORTBADDR10
address_b[10] => ram_block1a102.PORTBADDR10
address_b[10] => ram_block1a103.PORTBADDR10
address_b[10] => ram_block1a104.PORTBADDR10
address_b[10] => ram_block1a105.PORTBADDR10
address_b[10] => ram_block1a106.PORTBADDR10
address_b[10] => ram_block1a107.PORTBADDR10
address_b[10] => ram_block1a108.PORTBADDR10
address_b[10] => ram_block1a109.PORTBADDR10
address_b[10] => ram_block1a110.PORTBADDR10
address_b[10] => ram_block1a111.PORTBADDR10
address_b[10] => ram_block1a112.PORTBADDR10
address_b[10] => ram_block1a113.PORTBADDR10
address_b[10] => ram_block1a114.PORTBADDR10
address_b[10] => ram_block1a115.PORTBADDR10
address_b[10] => ram_block1a116.PORTBADDR10
address_b[10] => ram_block1a117.PORTBADDR10
address_b[10] => ram_block1a118.PORTBADDR10
address_b[10] => ram_block1a119.PORTBADDR10
address_b[10] => ram_block1a120.PORTBADDR10
address_b[10] => ram_block1a121.PORTBADDR10
address_b[10] => ram_block1a122.PORTBADDR10
address_b[10] => ram_block1a123.PORTBADDR10
address_b[10] => ram_block1a124.PORTBADDR10
address_b[10] => ram_block1a125.PORTBADDR10
address_b[10] => ram_block1a126.PORTBADDR10
address_b[10] => ram_block1a127.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[11] => ram_block1a18.PORTBADDR11
address_b[11] => ram_block1a19.PORTBADDR11
address_b[11] => ram_block1a20.PORTBADDR11
address_b[11] => ram_block1a21.PORTBADDR11
address_b[11] => ram_block1a22.PORTBADDR11
address_b[11] => ram_block1a23.PORTBADDR11
address_b[11] => ram_block1a24.PORTBADDR11
address_b[11] => ram_block1a25.PORTBADDR11
address_b[11] => ram_block1a26.PORTBADDR11
address_b[11] => ram_block1a27.PORTBADDR11
address_b[11] => ram_block1a28.PORTBADDR11
address_b[11] => ram_block1a29.PORTBADDR11
address_b[11] => ram_block1a30.PORTBADDR11
address_b[11] => ram_block1a31.PORTBADDR11
address_b[11] => ram_block1a32.PORTBADDR11
address_b[11] => ram_block1a33.PORTBADDR11
address_b[11] => ram_block1a34.PORTBADDR11
address_b[11] => ram_block1a35.PORTBADDR11
address_b[11] => ram_block1a36.PORTBADDR11
address_b[11] => ram_block1a37.PORTBADDR11
address_b[11] => ram_block1a38.PORTBADDR11
address_b[11] => ram_block1a39.PORTBADDR11
address_b[11] => ram_block1a40.PORTBADDR11
address_b[11] => ram_block1a41.PORTBADDR11
address_b[11] => ram_block1a42.PORTBADDR11
address_b[11] => ram_block1a43.PORTBADDR11
address_b[11] => ram_block1a44.PORTBADDR11
address_b[11] => ram_block1a45.PORTBADDR11
address_b[11] => ram_block1a46.PORTBADDR11
address_b[11] => ram_block1a47.PORTBADDR11
address_b[11] => ram_block1a48.PORTBADDR11
address_b[11] => ram_block1a49.PORTBADDR11
address_b[11] => ram_block1a50.PORTBADDR11
address_b[11] => ram_block1a51.PORTBADDR11
address_b[11] => ram_block1a52.PORTBADDR11
address_b[11] => ram_block1a53.PORTBADDR11
address_b[11] => ram_block1a54.PORTBADDR11
address_b[11] => ram_block1a55.PORTBADDR11
address_b[11] => ram_block1a56.PORTBADDR11
address_b[11] => ram_block1a57.PORTBADDR11
address_b[11] => ram_block1a58.PORTBADDR11
address_b[11] => ram_block1a59.PORTBADDR11
address_b[11] => ram_block1a60.PORTBADDR11
address_b[11] => ram_block1a61.PORTBADDR11
address_b[11] => ram_block1a62.PORTBADDR11
address_b[11] => ram_block1a63.PORTBADDR11
address_b[11] => ram_block1a64.PORTBADDR11
address_b[11] => ram_block1a65.PORTBADDR11
address_b[11] => ram_block1a66.PORTBADDR11
address_b[11] => ram_block1a67.PORTBADDR11
address_b[11] => ram_block1a68.PORTBADDR11
address_b[11] => ram_block1a69.PORTBADDR11
address_b[11] => ram_block1a70.PORTBADDR11
address_b[11] => ram_block1a71.PORTBADDR11
address_b[11] => ram_block1a72.PORTBADDR11
address_b[11] => ram_block1a73.PORTBADDR11
address_b[11] => ram_block1a74.PORTBADDR11
address_b[11] => ram_block1a75.PORTBADDR11
address_b[11] => ram_block1a76.PORTBADDR11
address_b[11] => ram_block1a77.PORTBADDR11
address_b[11] => ram_block1a78.PORTBADDR11
address_b[11] => ram_block1a79.PORTBADDR11
address_b[11] => ram_block1a80.PORTBADDR11
address_b[11] => ram_block1a81.PORTBADDR11
address_b[11] => ram_block1a82.PORTBADDR11
address_b[11] => ram_block1a83.PORTBADDR11
address_b[11] => ram_block1a84.PORTBADDR11
address_b[11] => ram_block1a85.PORTBADDR11
address_b[11] => ram_block1a86.PORTBADDR11
address_b[11] => ram_block1a87.PORTBADDR11
address_b[11] => ram_block1a88.PORTBADDR11
address_b[11] => ram_block1a89.PORTBADDR11
address_b[11] => ram_block1a90.PORTBADDR11
address_b[11] => ram_block1a91.PORTBADDR11
address_b[11] => ram_block1a92.PORTBADDR11
address_b[11] => ram_block1a93.PORTBADDR11
address_b[11] => ram_block1a94.PORTBADDR11
address_b[11] => ram_block1a95.PORTBADDR11
address_b[11] => ram_block1a96.PORTBADDR11
address_b[11] => ram_block1a97.PORTBADDR11
address_b[11] => ram_block1a98.PORTBADDR11
address_b[11] => ram_block1a99.PORTBADDR11
address_b[11] => ram_block1a100.PORTBADDR11
address_b[11] => ram_block1a101.PORTBADDR11
address_b[11] => ram_block1a102.PORTBADDR11
address_b[11] => ram_block1a103.PORTBADDR11
address_b[11] => ram_block1a104.PORTBADDR11
address_b[11] => ram_block1a105.PORTBADDR11
address_b[11] => ram_block1a106.PORTBADDR11
address_b[11] => ram_block1a107.PORTBADDR11
address_b[11] => ram_block1a108.PORTBADDR11
address_b[11] => ram_block1a109.PORTBADDR11
address_b[11] => ram_block1a110.PORTBADDR11
address_b[11] => ram_block1a111.PORTBADDR11
address_b[11] => ram_block1a112.PORTBADDR11
address_b[11] => ram_block1a113.PORTBADDR11
address_b[11] => ram_block1a114.PORTBADDR11
address_b[11] => ram_block1a115.PORTBADDR11
address_b[11] => ram_block1a116.PORTBADDR11
address_b[11] => ram_block1a117.PORTBADDR11
address_b[11] => ram_block1a118.PORTBADDR11
address_b[11] => ram_block1a119.PORTBADDR11
address_b[11] => ram_block1a120.PORTBADDR11
address_b[11] => ram_block1a121.PORTBADDR11
address_b[11] => ram_block1a122.PORTBADDR11
address_b[11] => ram_block1a123.PORTBADDR11
address_b[11] => ram_block1a124.PORTBADDR11
address_b[11] => ram_block1a125.PORTBADDR11
address_b[11] => ram_block1a126.PORTBADDR11
address_b[11] => ram_block1a127.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
address_b[12] => ram_block1a16.PORTBADDR12
address_b[12] => ram_block1a17.PORTBADDR12
address_b[12] => ram_block1a18.PORTBADDR12
address_b[12] => ram_block1a19.PORTBADDR12
address_b[12] => ram_block1a20.PORTBADDR12
address_b[12] => ram_block1a21.PORTBADDR12
address_b[12] => ram_block1a22.PORTBADDR12
address_b[12] => ram_block1a23.PORTBADDR12
address_b[12] => ram_block1a24.PORTBADDR12
address_b[12] => ram_block1a25.PORTBADDR12
address_b[12] => ram_block1a26.PORTBADDR12
address_b[12] => ram_block1a27.PORTBADDR12
address_b[12] => ram_block1a28.PORTBADDR12
address_b[12] => ram_block1a29.PORTBADDR12
address_b[12] => ram_block1a30.PORTBADDR12
address_b[12] => ram_block1a31.PORTBADDR12
address_b[12] => ram_block1a32.PORTBADDR12
address_b[12] => ram_block1a33.PORTBADDR12
address_b[12] => ram_block1a34.PORTBADDR12
address_b[12] => ram_block1a35.PORTBADDR12
address_b[12] => ram_block1a36.PORTBADDR12
address_b[12] => ram_block1a37.PORTBADDR12
address_b[12] => ram_block1a38.PORTBADDR12
address_b[12] => ram_block1a39.PORTBADDR12
address_b[12] => ram_block1a40.PORTBADDR12
address_b[12] => ram_block1a41.PORTBADDR12
address_b[12] => ram_block1a42.PORTBADDR12
address_b[12] => ram_block1a43.PORTBADDR12
address_b[12] => ram_block1a44.PORTBADDR12
address_b[12] => ram_block1a45.PORTBADDR12
address_b[12] => ram_block1a46.PORTBADDR12
address_b[12] => ram_block1a47.PORTBADDR12
address_b[12] => ram_block1a48.PORTBADDR12
address_b[12] => ram_block1a49.PORTBADDR12
address_b[12] => ram_block1a50.PORTBADDR12
address_b[12] => ram_block1a51.PORTBADDR12
address_b[12] => ram_block1a52.PORTBADDR12
address_b[12] => ram_block1a53.PORTBADDR12
address_b[12] => ram_block1a54.PORTBADDR12
address_b[12] => ram_block1a55.PORTBADDR12
address_b[12] => ram_block1a56.PORTBADDR12
address_b[12] => ram_block1a57.PORTBADDR12
address_b[12] => ram_block1a58.PORTBADDR12
address_b[12] => ram_block1a59.PORTBADDR12
address_b[12] => ram_block1a60.PORTBADDR12
address_b[12] => ram_block1a61.PORTBADDR12
address_b[12] => ram_block1a62.PORTBADDR12
address_b[12] => ram_block1a63.PORTBADDR12
address_b[12] => ram_block1a64.PORTBADDR12
address_b[12] => ram_block1a65.PORTBADDR12
address_b[12] => ram_block1a66.PORTBADDR12
address_b[12] => ram_block1a67.PORTBADDR12
address_b[12] => ram_block1a68.PORTBADDR12
address_b[12] => ram_block1a69.PORTBADDR12
address_b[12] => ram_block1a70.PORTBADDR12
address_b[12] => ram_block1a71.PORTBADDR12
address_b[12] => ram_block1a72.PORTBADDR12
address_b[12] => ram_block1a73.PORTBADDR12
address_b[12] => ram_block1a74.PORTBADDR12
address_b[12] => ram_block1a75.PORTBADDR12
address_b[12] => ram_block1a76.PORTBADDR12
address_b[12] => ram_block1a77.PORTBADDR12
address_b[12] => ram_block1a78.PORTBADDR12
address_b[12] => ram_block1a79.PORTBADDR12
address_b[12] => ram_block1a80.PORTBADDR12
address_b[12] => ram_block1a81.PORTBADDR12
address_b[12] => ram_block1a82.PORTBADDR12
address_b[12] => ram_block1a83.PORTBADDR12
address_b[12] => ram_block1a84.PORTBADDR12
address_b[12] => ram_block1a85.PORTBADDR12
address_b[12] => ram_block1a86.PORTBADDR12
address_b[12] => ram_block1a87.PORTBADDR12
address_b[12] => ram_block1a88.PORTBADDR12
address_b[12] => ram_block1a89.PORTBADDR12
address_b[12] => ram_block1a90.PORTBADDR12
address_b[12] => ram_block1a91.PORTBADDR12
address_b[12] => ram_block1a92.PORTBADDR12
address_b[12] => ram_block1a93.PORTBADDR12
address_b[12] => ram_block1a94.PORTBADDR12
address_b[12] => ram_block1a95.PORTBADDR12
address_b[12] => ram_block1a96.PORTBADDR12
address_b[12] => ram_block1a97.PORTBADDR12
address_b[12] => ram_block1a98.PORTBADDR12
address_b[12] => ram_block1a99.PORTBADDR12
address_b[12] => ram_block1a100.PORTBADDR12
address_b[12] => ram_block1a101.PORTBADDR12
address_b[12] => ram_block1a102.PORTBADDR12
address_b[12] => ram_block1a103.PORTBADDR12
address_b[12] => ram_block1a104.PORTBADDR12
address_b[12] => ram_block1a105.PORTBADDR12
address_b[12] => ram_block1a106.PORTBADDR12
address_b[12] => ram_block1a107.PORTBADDR12
address_b[12] => ram_block1a108.PORTBADDR12
address_b[12] => ram_block1a109.PORTBADDR12
address_b[12] => ram_block1a110.PORTBADDR12
address_b[12] => ram_block1a111.PORTBADDR12
address_b[12] => ram_block1a112.PORTBADDR12
address_b[12] => ram_block1a113.PORTBADDR12
address_b[12] => ram_block1a114.PORTBADDR12
address_b[12] => ram_block1a115.PORTBADDR12
address_b[12] => ram_block1a116.PORTBADDR12
address_b[12] => ram_block1a117.PORTBADDR12
address_b[12] => ram_block1a118.PORTBADDR12
address_b[12] => ram_block1a119.PORTBADDR12
address_b[12] => ram_block1a120.PORTBADDR12
address_b[12] => ram_block1a121.PORTBADDR12
address_b[12] => ram_block1a122.PORTBADDR12
address_b[12] => ram_block1a123.PORTBADDR12
address_b[12] => ram_block1a124.PORTBADDR12
address_b[12] => ram_block1a125.PORTBADDR12
address_b[12] => ram_block1a126.PORTBADDR12
address_b[12] => ram_block1a127.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_g0b:decode3.data[0]
address_b[13] => decode_9ca:rden_decode_b.data[0]
address_b[14] => address_reg_b[1].DATAIN
address_b[14] => decode_g0b:decode3.data[1]
address_b[14] => decode_9ca:rden_decode_b.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a65.CLK0
clock0 => ram_block1a66.CLK0
clock0 => ram_block1a67.CLK0
clock0 => ram_block1a68.CLK0
clock0 => ram_block1a69.CLK0
clock0 => ram_block1a70.CLK0
clock0 => ram_block1a71.CLK0
clock0 => ram_block1a72.CLK0
clock0 => ram_block1a73.CLK0
clock0 => ram_block1a74.CLK0
clock0 => ram_block1a75.CLK0
clock0 => ram_block1a76.CLK0
clock0 => ram_block1a77.CLK0
clock0 => ram_block1a78.CLK0
clock0 => ram_block1a79.CLK0
clock0 => ram_block1a80.CLK0
clock0 => ram_block1a81.CLK0
clock0 => ram_block1a82.CLK0
clock0 => ram_block1a83.CLK0
clock0 => ram_block1a84.CLK0
clock0 => ram_block1a85.CLK0
clock0 => ram_block1a86.CLK0
clock0 => ram_block1a87.CLK0
clock0 => ram_block1a88.CLK0
clock0 => ram_block1a89.CLK0
clock0 => ram_block1a90.CLK0
clock0 => ram_block1a91.CLK0
clock0 => ram_block1a92.CLK0
clock0 => ram_block1a93.CLK0
clock0 => ram_block1a94.CLK0
clock0 => ram_block1a95.CLK0
clock0 => ram_block1a96.CLK0
clock0 => ram_block1a97.CLK0
clock0 => ram_block1a98.CLK0
clock0 => ram_block1a99.CLK0
clock0 => ram_block1a100.CLK0
clock0 => ram_block1a101.CLK0
clock0 => ram_block1a102.CLK0
clock0 => ram_block1a103.CLK0
clock0 => ram_block1a104.CLK0
clock0 => ram_block1a105.CLK0
clock0 => ram_block1a106.CLK0
clock0 => ram_block1a107.CLK0
clock0 => ram_block1a108.CLK0
clock0 => ram_block1a109.CLK0
clock0 => ram_block1a110.CLK0
clock0 => ram_block1a111.CLK0
clock0 => ram_block1a112.CLK0
clock0 => ram_block1a113.CLK0
clock0 => ram_block1a114.CLK0
clock0 => ram_block1a115.CLK0
clock0 => ram_block1a116.CLK0
clock0 => ram_block1a117.CLK0
clock0 => ram_block1a118.CLK0
clock0 => ram_block1a119.CLK0
clock0 => ram_block1a120.CLK0
clock0 => ram_block1a121.CLK0
clock0 => ram_block1a122.CLK0
clock0 => ram_block1a123.CLK0
clock0 => ram_block1a124.CLK0
clock0 => ram_block1a125.CLK0
clock0 => ram_block1a126.CLK0
clock0 => ram_block1a127.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[1].CLK
clock0 => out_address_reg_a[0].CLK
clock0 => rden_a_store.CLK
clock0 => wren_a_store.CLK
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clock1 => ram_block1a36.CLK1
clock1 => ram_block1a37.CLK1
clock1 => ram_block1a38.CLK1
clock1 => ram_block1a39.CLK1
clock1 => ram_block1a40.CLK1
clock1 => ram_block1a41.CLK1
clock1 => ram_block1a42.CLK1
clock1 => ram_block1a43.CLK1
clock1 => ram_block1a44.CLK1
clock1 => ram_block1a45.CLK1
clock1 => ram_block1a46.CLK1
clock1 => ram_block1a47.CLK1
clock1 => ram_block1a48.CLK1
clock1 => ram_block1a49.CLK1
clock1 => ram_block1a50.CLK1
clock1 => ram_block1a51.CLK1
clock1 => ram_block1a52.CLK1
clock1 => ram_block1a53.CLK1
clock1 => ram_block1a54.CLK1
clock1 => ram_block1a55.CLK1
clock1 => ram_block1a56.CLK1
clock1 => ram_block1a57.CLK1
clock1 => ram_block1a58.CLK1
clock1 => ram_block1a59.CLK1
clock1 => ram_block1a60.CLK1
clock1 => ram_block1a61.CLK1
clock1 => ram_block1a62.CLK1
clock1 => ram_block1a63.CLK1
clock1 => ram_block1a64.CLK1
clock1 => ram_block1a65.CLK1
clock1 => ram_block1a66.CLK1
clock1 => ram_block1a67.CLK1
clock1 => ram_block1a68.CLK1
clock1 => ram_block1a69.CLK1
clock1 => ram_block1a70.CLK1
clock1 => ram_block1a71.CLK1
clock1 => ram_block1a72.CLK1
clock1 => ram_block1a73.CLK1
clock1 => ram_block1a74.CLK1
clock1 => ram_block1a75.CLK1
clock1 => ram_block1a76.CLK1
clock1 => ram_block1a77.CLK1
clock1 => ram_block1a78.CLK1
clock1 => ram_block1a79.CLK1
clock1 => ram_block1a80.CLK1
clock1 => ram_block1a81.CLK1
clock1 => ram_block1a82.CLK1
clock1 => ram_block1a83.CLK1
clock1 => ram_block1a84.CLK1
clock1 => ram_block1a85.CLK1
clock1 => ram_block1a86.CLK1
clock1 => ram_block1a87.CLK1
clock1 => ram_block1a88.CLK1
clock1 => ram_block1a89.CLK1
clock1 => ram_block1a90.CLK1
clock1 => ram_block1a91.CLK1
clock1 => ram_block1a92.CLK1
clock1 => ram_block1a93.CLK1
clock1 => ram_block1a94.CLK1
clock1 => ram_block1a95.CLK1
clock1 => ram_block1a96.CLK1
clock1 => ram_block1a97.CLK1
clock1 => ram_block1a98.CLK1
clock1 => ram_block1a99.CLK1
clock1 => ram_block1a100.CLK1
clock1 => ram_block1a101.CLK1
clock1 => ram_block1a102.CLK1
clock1 => ram_block1a103.CLK1
clock1 => ram_block1a104.CLK1
clock1 => ram_block1a105.CLK1
clock1 => ram_block1a106.CLK1
clock1 => ram_block1a107.CLK1
clock1 => ram_block1a108.CLK1
clock1 => ram_block1a109.CLK1
clock1 => ram_block1a110.CLK1
clock1 => ram_block1a111.CLK1
clock1 => ram_block1a112.CLK1
clock1 => ram_block1a113.CLK1
clock1 => ram_block1a114.CLK1
clock1 => ram_block1a115.CLK1
clock1 => ram_block1a116.CLK1
clock1 => ram_block1a117.CLK1
clock1 => ram_block1a118.CLK1
clock1 => ram_block1a119.CLK1
clock1 => ram_block1a120.CLK1
clock1 => ram_block1a121.CLK1
clock1 => ram_block1a122.CLK1
clock1 => ram_block1a123.CLK1
clock1 => ram_block1a124.CLK1
clock1 => ram_block1a125.CLK1
clock1 => ram_block1a126.CLK1
clock1 => ram_block1a127.CLK1
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
clock1 => out_address_reg_b[1].CLK
clock1 => out_address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a32.PORTADATAIN
data_a[0] => ram_block1a64.PORTADATAIN
data_a[0] => ram_block1a96.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a33.PORTADATAIN
data_a[1] => ram_block1a65.PORTADATAIN
data_a[1] => ram_block1a97.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a34.PORTADATAIN
data_a[2] => ram_block1a66.PORTADATAIN
data_a[2] => ram_block1a98.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a35.PORTADATAIN
data_a[3] => ram_block1a67.PORTADATAIN
data_a[3] => ram_block1a99.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a36.PORTADATAIN
data_a[4] => ram_block1a68.PORTADATAIN
data_a[4] => ram_block1a100.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a37.PORTADATAIN
data_a[5] => ram_block1a69.PORTADATAIN
data_a[5] => ram_block1a101.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a38.PORTADATAIN
data_a[6] => ram_block1a70.PORTADATAIN
data_a[6] => ram_block1a102.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a39.PORTADATAIN
data_a[7] => ram_block1a71.PORTADATAIN
data_a[7] => ram_block1a103.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a40.PORTADATAIN
data_a[8] => ram_block1a72.PORTADATAIN
data_a[8] => ram_block1a104.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[9] => ram_block1a41.PORTADATAIN
data_a[9] => ram_block1a73.PORTADATAIN
data_a[9] => ram_block1a105.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[10] => ram_block1a42.PORTADATAIN
data_a[10] => ram_block1a74.PORTADATAIN
data_a[10] => ram_block1a106.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[11] => ram_block1a43.PORTADATAIN
data_a[11] => ram_block1a75.PORTADATAIN
data_a[11] => ram_block1a107.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[12] => ram_block1a44.PORTADATAIN
data_a[12] => ram_block1a76.PORTADATAIN
data_a[12] => ram_block1a108.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[13] => ram_block1a45.PORTADATAIN
data_a[13] => ram_block1a77.PORTADATAIN
data_a[13] => ram_block1a109.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[14] => ram_block1a46.PORTADATAIN
data_a[14] => ram_block1a78.PORTADATAIN
data_a[14] => ram_block1a110.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[15] => ram_block1a47.PORTADATAIN
data_a[15] => ram_block1a79.PORTADATAIN
data_a[15] => ram_block1a111.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[16] => ram_block1a48.PORTADATAIN
data_a[16] => ram_block1a80.PORTADATAIN
data_a[16] => ram_block1a112.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[17] => ram_block1a49.PORTADATAIN
data_a[17] => ram_block1a81.PORTADATAIN
data_a[17] => ram_block1a113.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[18] => ram_block1a50.PORTADATAIN
data_a[18] => ram_block1a82.PORTADATAIN
data_a[18] => ram_block1a114.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[19] => ram_block1a51.PORTADATAIN
data_a[19] => ram_block1a83.PORTADATAIN
data_a[19] => ram_block1a115.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[20] => ram_block1a52.PORTADATAIN
data_a[20] => ram_block1a84.PORTADATAIN
data_a[20] => ram_block1a116.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[21] => ram_block1a53.PORTADATAIN
data_a[21] => ram_block1a85.PORTADATAIN
data_a[21] => ram_block1a117.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[22] => ram_block1a54.PORTADATAIN
data_a[22] => ram_block1a86.PORTADATAIN
data_a[22] => ram_block1a118.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[23] => ram_block1a55.PORTADATAIN
data_a[23] => ram_block1a87.PORTADATAIN
data_a[23] => ram_block1a119.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[24] => ram_block1a56.PORTADATAIN
data_a[24] => ram_block1a88.PORTADATAIN
data_a[24] => ram_block1a120.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[25] => ram_block1a57.PORTADATAIN
data_a[25] => ram_block1a89.PORTADATAIN
data_a[25] => ram_block1a121.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[26] => ram_block1a58.PORTADATAIN
data_a[26] => ram_block1a90.PORTADATAIN
data_a[26] => ram_block1a122.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[27] => ram_block1a59.PORTADATAIN
data_a[27] => ram_block1a91.PORTADATAIN
data_a[27] => ram_block1a123.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[28] => ram_block1a60.PORTADATAIN
data_a[28] => ram_block1a92.PORTADATAIN
data_a[28] => ram_block1a124.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[29] => ram_block1a61.PORTADATAIN
data_a[29] => ram_block1a93.PORTADATAIN
data_a[29] => ram_block1a125.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[30] => ram_block1a62.PORTADATAIN
data_a[30] => ram_block1a94.PORTADATAIN
data_a[30] => ram_block1a126.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[31] => ram_block1a63.PORTADATAIN
data_a[31] => ram_block1a95.PORTADATAIN
data_a[31] => ram_block1a127.PORTADATAIN
q_a[0] <= mux_dsb:mux4.result[0]
q_a[1] <= mux_dsb:mux4.result[1]
q_a[2] <= mux_dsb:mux4.result[2]
q_a[3] <= mux_dsb:mux4.result[3]
q_a[4] <= mux_dsb:mux4.result[4]
q_a[5] <= mux_dsb:mux4.result[5]
q_a[6] <= mux_dsb:mux4.result[6]
q_a[7] <= mux_dsb:mux4.result[7]
q_a[8] <= mux_dsb:mux4.result[8]
q_a[9] <= mux_dsb:mux4.result[9]
q_a[10] <= mux_dsb:mux4.result[10]
q_a[11] <= mux_dsb:mux4.result[11]
q_a[12] <= mux_dsb:mux4.result[12]
q_a[13] <= mux_dsb:mux4.result[13]
q_a[14] <= mux_dsb:mux4.result[14]
q_a[15] <= mux_dsb:mux4.result[15]
q_a[16] <= mux_dsb:mux4.result[16]
q_a[17] <= mux_dsb:mux4.result[17]
q_a[18] <= mux_dsb:mux4.result[18]
q_a[19] <= mux_dsb:mux4.result[19]
q_a[20] <= mux_dsb:mux4.result[20]
q_a[21] <= mux_dsb:mux4.result[21]
q_a[22] <= mux_dsb:mux4.result[22]
q_a[23] <= mux_dsb:mux4.result[23]
q_a[24] <= mux_dsb:mux4.result[24]
q_a[25] <= mux_dsb:mux4.result[25]
q_a[26] <= mux_dsb:mux4.result[26]
q_a[27] <= mux_dsb:mux4.result[27]
q_a[28] <= mux_dsb:mux4.result[28]
q_a[29] <= mux_dsb:mux4.result[29]
q_a[30] <= mux_dsb:mux4.result[30]
q_a[31] <= mux_dsb:mux4.result[31]
q_b[0] <= mux_dsb:mux5.result[0]
q_b[1] <= mux_dsb:mux5.result[1]
q_b[2] <= mux_dsb:mux5.result[2]
q_b[3] <= mux_dsb:mux5.result[3]
q_b[4] <= mux_dsb:mux5.result[4]
q_b[5] <= mux_dsb:mux5.result[5]
q_b[6] <= mux_dsb:mux5.result[6]
q_b[7] <= mux_dsb:mux5.result[7]
q_b[8] <= mux_dsb:mux5.result[8]
q_b[9] <= mux_dsb:mux5.result[9]
q_b[10] <= mux_dsb:mux5.result[10]
q_b[11] <= mux_dsb:mux5.result[11]
q_b[12] <= mux_dsb:mux5.result[12]
q_b[13] <= mux_dsb:mux5.result[13]
q_b[14] <= mux_dsb:mux5.result[14]
q_b[15] <= mux_dsb:mux5.result[15]
q_b[16] <= mux_dsb:mux5.result[16]
q_b[17] <= mux_dsb:mux5.result[17]
q_b[18] <= mux_dsb:mux5.result[18]
q_b[19] <= mux_dsb:mux5.result[19]
q_b[20] <= mux_dsb:mux5.result[20]
q_b[21] <= mux_dsb:mux5.result[21]
q_b[22] <= mux_dsb:mux5.result[22]
q_b[23] <= mux_dsb:mux5.result[23]
q_b[24] <= mux_dsb:mux5.result[24]
q_b[25] <= mux_dsb:mux5.result[25]
q_b[26] <= mux_dsb:mux5.result[26]
q_b[27] <= mux_dsb:mux5.result[27]
q_b[28] <= mux_dsb:mux5.result[28]
q_b[29] <= mux_dsb:mux5.result[29]
q_b[30] <= mux_dsb:mux5.result[30]
q_b[31] <= mux_dsb:mux5.result[31]
rden_a => _.IN1
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
rden_a => ram_block1a8.PORTARE
rden_a => ram_block1a9.PORTARE
rden_a => ram_block1a10.PORTARE
rden_a => ram_block1a11.PORTARE
rden_a => ram_block1a12.PORTARE
rden_a => ram_block1a13.PORTARE
rden_a => ram_block1a14.PORTARE
rden_a => ram_block1a15.PORTARE
rden_a => ram_block1a16.PORTARE
rden_a => ram_block1a17.PORTARE
rden_a => ram_block1a18.PORTARE
rden_a => ram_block1a19.PORTARE
rden_a => ram_block1a20.PORTARE
rden_a => ram_block1a21.PORTARE
rden_a => ram_block1a22.PORTARE
rden_a => ram_block1a23.PORTARE
rden_a => ram_block1a24.PORTARE
rden_a => ram_block1a25.PORTARE
rden_a => ram_block1a26.PORTARE
rden_a => ram_block1a27.PORTARE
rden_a => ram_block1a28.PORTARE
rden_a => ram_block1a29.PORTARE
rden_a => ram_block1a30.PORTARE
rden_a => ram_block1a31.PORTARE
rden_a => ram_block1a32.PORTARE
rden_a => ram_block1a33.PORTARE
rden_a => ram_block1a34.PORTARE
rden_a => ram_block1a35.PORTARE
rden_a => ram_block1a36.PORTARE
rden_a => ram_block1a37.PORTARE
rden_a => ram_block1a38.PORTARE
rden_a => ram_block1a39.PORTARE
rden_a => ram_block1a40.PORTARE
rden_a => ram_block1a41.PORTARE
rden_a => ram_block1a42.PORTARE
rden_a => ram_block1a43.PORTARE
rden_a => ram_block1a44.PORTARE
rden_a => ram_block1a45.PORTARE
rden_a => ram_block1a46.PORTARE
rden_a => ram_block1a47.PORTARE
rden_a => ram_block1a48.PORTARE
rden_a => ram_block1a49.PORTARE
rden_a => ram_block1a50.PORTARE
rden_a => ram_block1a51.PORTARE
rden_a => ram_block1a52.PORTARE
rden_a => ram_block1a53.PORTARE
rden_a => ram_block1a54.PORTARE
rden_a => ram_block1a55.PORTARE
rden_a => ram_block1a56.PORTARE
rden_a => ram_block1a57.PORTARE
rden_a => ram_block1a58.PORTARE
rden_a => ram_block1a59.PORTARE
rden_a => ram_block1a60.PORTARE
rden_a => ram_block1a61.PORTARE
rden_a => ram_block1a62.PORTARE
rden_a => ram_block1a63.PORTARE
rden_a => ram_block1a64.PORTARE
rden_a => ram_block1a65.PORTARE
rden_a => ram_block1a66.PORTARE
rden_a => ram_block1a67.PORTARE
rden_a => ram_block1a68.PORTARE
rden_a => ram_block1a69.PORTARE
rden_a => ram_block1a70.PORTARE
rden_a => ram_block1a71.PORTARE
rden_a => ram_block1a72.PORTARE
rden_a => ram_block1a73.PORTARE
rden_a => ram_block1a74.PORTARE
rden_a => ram_block1a75.PORTARE
rden_a => ram_block1a76.PORTARE
rden_a => ram_block1a77.PORTARE
rden_a => ram_block1a78.PORTARE
rden_a => ram_block1a79.PORTARE
rden_a => ram_block1a80.PORTARE
rden_a => ram_block1a81.PORTARE
rden_a => ram_block1a82.PORTARE
rden_a => ram_block1a83.PORTARE
rden_a => ram_block1a84.PORTARE
rden_a => ram_block1a85.PORTARE
rden_a => ram_block1a86.PORTARE
rden_a => ram_block1a87.PORTARE
rden_a => ram_block1a88.PORTARE
rden_a => ram_block1a89.PORTARE
rden_a => ram_block1a90.PORTARE
rden_a => ram_block1a91.PORTARE
rden_a => ram_block1a92.PORTARE
rden_a => ram_block1a93.PORTARE
rden_a => ram_block1a94.PORTARE
rden_a => ram_block1a95.PORTARE
rden_a => ram_block1a96.PORTARE
rden_a => ram_block1a97.PORTARE
rden_a => ram_block1a98.PORTARE
rden_a => ram_block1a99.PORTARE
rden_a => ram_block1a100.PORTARE
rden_a => ram_block1a101.PORTARE
rden_a => ram_block1a102.PORTARE
rden_a => ram_block1a103.PORTARE
rden_a => ram_block1a104.PORTARE
rden_a => ram_block1a105.PORTARE
rden_a => ram_block1a106.PORTARE
rden_a => ram_block1a107.PORTARE
rden_a => ram_block1a108.PORTARE
rden_a => ram_block1a109.PORTARE
rden_a => ram_block1a110.PORTARE
rden_a => ram_block1a111.PORTARE
rden_a => ram_block1a112.PORTARE
rden_a => ram_block1a113.PORTARE
rden_a => ram_block1a114.PORTARE
rden_a => ram_block1a115.PORTARE
rden_a => ram_block1a116.PORTARE
rden_a => ram_block1a117.PORTARE
rden_a => ram_block1a118.PORTARE
rden_a => ram_block1a119.PORTARE
rden_a => ram_block1a120.PORTARE
rden_a => ram_block1a121.PORTARE
rden_a => ram_block1a122.PORTARE
rden_a => ram_block1a123.PORTARE
rden_a => ram_block1a124.PORTARE
rden_a => ram_block1a125.PORTARE
rden_a => ram_block1a126.PORTARE
rden_a => ram_block1a127.PORTARE
rden_a => address_reg_a[1].ENA
rden_a => address_reg_a[0].ENA
rden_a => rden_a_store.DATAIN
wren_a => decode_g0b:decode2.enable
wren_a => _.IN1
wren_a => wren_a_store.DATAIN


|ControladorVGA|background:inst|altsyncram:altsyncram_component|altsyncram_qgg2:auto_generated|decode_g0b:decode2
data[0] => w_anode1648w[1].IN0
data[0] => w_anode1661w[1].IN1
data[0] => w_anode1669w[1].IN0
data[0] => w_anode1677w[1].IN1
data[1] => w_anode1648w[2].IN0
data[1] => w_anode1661w[2].IN0
data[1] => w_anode1669w[2].IN1
data[1] => w_anode1677w[2].IN1
enable => w_anode1648w[1].IN0
enable => w_anode1661w[1].IN0
enable => w_anode1669w[1].IN0
enable => w_anode1677w[1].IN0
eq[0] <= w_anode1648w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode1661w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode1669w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode1677w[2].DB_MAX_OUTPUT_PORT_TYPE


|ControladorVGA|background:inst|altsyncram:altsyncram_component|altsyncram_qgg2:auto_generated|decode_g0b:decode3
data[0] => w_anode1648w[1].IN0
data[0] => w_anode1661w[1].IN1
data[0] => w_anode1669w[1].IN0
data[0] => w_anode1677w[1].IN1
data[1] => w_anode1648w[2].IN0
data[1] => w_anode1661w[2].IN0
data[1] => w_anode1669w[2].IN1
data[1] => w_anode1677w[2].IN1
enable => w_anode1648w[1].IN0
enable => w_anode1661w[1].IN0
enable => w_anode1669w[1].IN0
enable => w_anode1677w[1].IN0
eq[0] <= w_anode1648w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode1661w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode1669w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode1677w[2].DB_MAX_OUTPUT_PORT_TYPE


|ControladorVGA|background:inst|altsyncram:altsyncram_component|altsyncram_qgg2:auto_generated|decode_g0b:rden_decode_a
data[0] => w_anode1648w[1].IN0
data[0] => w_anode1661w[1].IN1
data[0] => w_anode1669w[1].IN0
data[0] => w_anode1677w[1].IN1
data[1] => w_anode1648w[2].IN0
data[1] => w_anode1661w[2].IN0
data[1] => w_anode1669w[2].IN1
data[1] => w_anode1677w[2].IN1
enable => w_anode1648w[1].IN0
enable => w_anode1661w[1].IN0
enable => w_anode1669w[1].IN0
enable => w_anode1677w[1].IN0
eq[0] <= w_anode1648w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode1661w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode1669w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode1677w[2].DB_MAX_OUTPUT_PORT_TYPE


|ControladorVGA|background:inst|altsyncram:altsyncram_component|altsyncram_qgg2:auto_generated|decode_9ca:rden_decode_b
data[0] => w_anode1686w[1].IN0
data[0] => w_anode1700w[1].IN1
data[0] => w_anode1709w[1].IN0
data[0] => w_anode1718w[1].IN1
data[1] => w_anode1686w[2].IN0
data[1] => w_anode1700w[2].IN0
data[1] => w_anode1709w[2].IN1
data[1] => w_anode1718w[2].IN1
eq[0] <= w_anode1686w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode1700w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode1709w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode1718w[2].DB_MAX_OUTPUT_PORT_TYPE


|ControladorVGA|background:inst|altsyncram:altsyncram_component|altsyncram_qgg2:auto_generated|mux_dsb:mux4
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[17] => _.IN0
data[18] => _.IN0
data[18] => _.IN0
data[19] => _.IN0
data[19] => _.IN0
data[20] => _.IN0
data[20] => _.IN0
data[21] => _.IN0
data[21] => _.IN0
data[22] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
data[23] => _.IN0
data[24] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[32] => _.IN0
data[33] => _.IN0
data[34] => _.IN0
data[35] => _.IN0
data[36] => _.IN0
data[37] => _.IN0
data[38] => _.IN0
data[39] => _.IN0
data[40] => _.IN0
data[41] => _.IN0
data[42] => _.IN0
data[43] => _.IN0
data[44] => _.IN0
data[45] => _.IN0
data[46] => _.IN0
data[47] => _.IN0
data[48] => _.IN0
data[49] => _.IN0
data[50] => _.IN0
data[51] => _.IN0
data[52] => _.IN0
data[53] => _.IN0
data[54] => _.IN0
data[55] => _.IN0
data[56] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
data[64] => _.IN1
data[64] => _.IN1
data[65] => _.IN1
data[65] => _.IN1
data[66] => _.IN1
data[66] => _.IN1
data[67] => _.IN1
data[67] => _.IN1
data[68] => _.IN1
data[68] => _.IN1
data[69] => _.IN1
data[69] => _.IN1
data[70] => _.IN1
data[70] => _.IN1
data[71] => _.IN1
data[71] => _.IN1
data[72] => _.IN1
data[72] => _.IN1
data[73] => _.IN1
data[73] => _.IN1
data[74] => _.IN1
data[74] => _.IN1
data[75] => _.IN1
data[75] => _.IN1
data[76] => _.IN1
data[76] => _.IN1
data[77] => _.IN1
data[77] => _.IN1
data[78] => _.IN1
data[78] => _.IN1
data[79] => _.IN1
data[79] => _.IN1
data[80] => _.IN1
data[80] => _.IN1
data[81] => _.IN1
data[81] => _.IN1
data[82] => _.IN1
data[82] => _.IN1
data[83] => _.IN1
data[83] => _.IN1
data[84] => _.IN1
data[84] => _.IN1
data[85] => _.IN1
data[85] => _.IN1
data[86] => _.IN1
data[86] => _.IN1
data[87] => _.IN1
data[87] => _.IN1
data[88] => _.IN1
data[88] => _.IN1
data[89] => _.IN1
data[89] => _.IN1
data[90] => _.IN1
data[90] => _.IN1
data[91] => _.IN1
data[91] => _.IN1
data[92] => _.IN1
data[92] => _.IN1
data[93] => _.IN1
data[93] => _.IN1
data[94] => _.IN1
data[94] => _.IN1
data[95] => _.IN1
data[95] => _.IN1
data[96] => _.IN0
data[97] => _.IN0
data[98] => _.IN0
data[99] => _.IN0
data[100] => _.IN0
data[101] => _.IN0
data[102] => _.IN0
data[103] => _.IN0
data[104] => _.IN0
data[105] => _.IN0
data[106] => _.IN0
data[107] => _.IN0
data[108] => _.IN0
data[109] => _.IN0
data[110] => _.IN0
data[111] => _.IN0
data[112] => _.IN0
data[113] => _.IN0
data[114] => _.IN0
data[115] => _.IN0
data[116] => _.IN0
data[117] => _.IN0
data[118] => _.IN0
data[119] => _.IN0
data[120] => _.IN0
data[121] => _.IN0
data[122] => _.IN0
data[123] => _.IN0
data[124] => _.IN0
data[125] => _.IN0
data[126] => _.IN0
data[127] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|ControladorVGA|background:inst|altsyncram:altsyncram_component|altsyncram_qgg2:auto_generated|mux_dsb:mux5
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[17] => _.IN0
data[18] => _.IN0
data[18] => _.IN0
data[19] => _.IN0
data[19] => _.IN0
data[20] => _.IN0
data[20] => _.IN0
data[21] => _.IN0
data[21] => _.IN0
data[22] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
data[23] => _.IN0
data[24] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[32] => _.IN0
data[33] => _.IN0
data[34] => _.IN0
data[35] => _.IN0
data[36] => _.IN0
data[37] => _.IN0
data[38] => _.IN0
data[39] => _.IN0
data[40] => _.IN0
data[41] => _.IN0
data[42] => _.IN0
data[43] => _.IN0
data[44] => _.IN0
data[45] => _.IN0
data[46] => _.IN0
data[47] => _.IN0
data[48] => _.IN0
data[49] => _.IN0
data[50] => _.IN0
data[51] => _.IN0
data[52] => _.IN0
data[53] => _.IN0
data[54] => _.IN0
data[55] => _.IN0
data[56] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
data[64] => _.IN1
data[64] => _.IN1
data[65] => _.IN1
data[65] => _.IN1
data[66] => _.IN1
data[66] => _.IN1
data[67] => _.IN1
data[67] => _.IN1
data[68] => _.IN1
data[68] => _.IN1
data[69] => _.IN1
data[69] => _.IN1
data[70] => _.IN1
data[70] => _.IN1
data[71] => _.IN1
data[71] => _.IN1
data[72] => _.IN1
data[72] => _.IN1
data[73] => _.IN1
data[73] => _.IN1
data[74] => _.IN1
data[74] => _.IN1
data[75] => _.IN1
data[75] => _.IN1
data[76] => _.IN1
data[76] => _.IN1
data[77] => _.IN1
data[77] => _.IN1
data[78] => _.IN1
data[78] => _.IN1
data[79] => _.IN1
data[79] => _.IN1
data[80] => _.IN1
data[80] => _.IN1
data[81] => _.IN1
data[81] => _.IN1
data[82] => _.IN1
data[82] => _.IN1
data[83] => _.IN1
data[83] => _.IN1
data[84] => _.IN1
data[84] => _.IN1
data[85] => _.IN1
data[85] => _.IN1
data[86] => _.IN1
data[86] => _.IN1
data[87] => _.IN1
data[87] => _.IN1
data[88] => _.IN1
data[88] => _.IN1
data[89] => _.IN1
data[89] => _.IN1
data[90] => _.IN1
data[90] => _.IN1
data[91] => _.IN1
data[91] => _.IN1
data[92] => _.IN1
data[92] => _.IN1
data[93] => _.IN1
data[93] => _.IN1
data[94] => _.IN1
data[94] => _.IN1
data[95] => _.IN1
data[95] => _.IN1
data[96] => _.IN0
data[97] => _.IN0
data[98] => _.IN0
data[99] => _.IN0
data[100] => _.IN0
data[101] => _.IN0
data[102] => _.IN0
data[103] => _.IN0
data[104] => _.IN0
data[105] => _.IN0
data[106] => _.IN0
data[107] => _.IN0
data[108] => _.IN0
data[109] => _.IN0
data[110] => _.IN0
data[111] => _.IN0
data[112] => _.IN0
data[113] => _.IN0
data[114] => _.IN0
data[115] => _.IN0
data[116] => _.IN0
data[117] => _.IN0
data[118] => _.IN0
data[119] => _.IN0
data[120] => _.IN0
data[121] => _.IN0
data[122] => _.IN0
data[123] => _.IN0
data[124] => _.IN0
data[125] => _.IN0
data[126] => _.IN0
data[127] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|ControladorVGA|background:inst|vga_adapter:VGA
resetn => resetn.IN1
clock => ~NO_FANOUT~
clock25 => clock25.IN1
clock10 => ~NO_FANOUT~
colourVGA[0] => colourVGA[0].IN1
colourVGA[1] => colourVGA[1].IN1
colourVGA[2] => colourVGA[2].IN1
colourVGA[3] => colourVGA[3].IN1
colourVGA[4] => colourVGA[4].IN1
colourVGA[5] => colourVGA[5].IN1
colourVGA[6] => colourVGA[6].IN1
colourVGA[7] => colourVGA[7].IN1
colourVGA[8] => colourVGA[8].IN1
colourVGA[9] => colourVGA[9].IN1
colourVGA[10] => colourVGA[10].IN1
colourVGA[11] => colourVGA[11].IN1
colourVGA[12] => colourVGA[12].IN1
colourVGA[13] => colourVGA[13].IN1
colourVGA[14] => colourVGA[14].IN1
colourVGA[15] => colourVGA[15].IN1
colourVGA[16] => colourVGA[16].IN1
colourVGA[17] => colourVGA[17].IN1
colourVGA[18] => colourVGA[18].IN1
colourVGA[19] => colourVGA[19].IN1
colourVGA[20] => colourVGA[20].IN1
colourVGA[21] => colourVGA[21].IN1
colourVGA[22] => colourVGA[22].IN1
colourVGA[23] => colourVGA[23].IN1
colourVGA[24] => colourVGA[24].IN1
colourVGA[25] => colourVGA[25].IN1
colourVGA[26] => colourVGA[26].IN1
colourVGA[27] => colourVGA[27].IN1
colourVGA[28] => colourVGA[28].IN1
colourVGA[29] => colourVGA[29].IN1
colourVGA[30] => colourVGA[30].IN1
colourVGA[31] => colourVGA[31].IN1
x[0] => ~NO_FANOUT~
x[1] => ~NO_FANOUT~
x[2] => ~NO_FANOUT~
x[3] => ~NO_FANOUT~
x[4] => ~NO_FANOUT~
x[5] => ~NO_FANOUT~
x[6] => ~NO_FANOUT~
x[7] => ~NO_FANOUT~
x[8] => ~NO_FANOUT~
x[9] => ~NO_FANOUT~
y[0] => ~NO_FANOUT~
y[1] => ~NO_FANOUT~
y[2] => ~NO_FANOUT~
y[3] => ~NO_FANOUT~
y[4] => ~NO_FANOUT~
y[5] => ~NO_FANOUT~
y[6] => ~NO_FANOUT~
y[7] => ~NO_FANOUT~
y[8] => ~NO_FANOUT~
plot => ~NO_FANOUT~
VGA_R[0] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[4] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[5] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[6] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[7] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[8] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[9] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[4] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[5] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[6] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[7] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[8] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[9] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[4] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[5] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[6] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[7] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[8] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[9] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= vga_controller:controller.VGA_HS
VGA_VS <= vga_controller:controller.VGA_VS
VGA_BLANK <= vga_controller:controller.VGA_BLANK
VGA_SYNC <= vga_controller:controller.VGA_SYNC
VGA_CLK <= vga_controller:controller.VGA_CLK
x_coordinate[0] <= x_coordinate[0].DB_MAX_OUTPUT_PORT_TYPE
x_coordinate[1] <= x_coordinate[1].DB_MAX_OUTPUT_PORT_TYPE
x_coordinate[2] <= x_coordinate[2].DB_MAX_OUTPUT_PORT_TYPE
x_coordinate[3] <= x_coordinate[3].DB_MAX_OUTPUT_PORT_TYPE
x_coordinate[4] <= x_coordinate[4].DB_MAX_OUTPUT_PORT_TYPE
x_coordinate[5] <= x_coordinate[5].DB_MAX_OUTPUT_PORT_TYPE
x_coordinate[6] <= x_coordinate[6].DB_MAX_OUTPUT_PORT_TYPE
x_coordinate[7] <= x_coordinate[7].DB_MAX_OUTPUT_PORT_TYPE
x_coordinate[8] <= x_coordinate[8].DB_MAX_OUTPUT_PORT_TYPE
x_coordinate[9] <= x_coordinate[9].DB_MAX_OUTPUT_PORT_TYPE
y_coordinate[0] <= y_coordinate[0].DB_MAX_OUTPUT_PORT_TYPE
y_coordinate[1] <= y_coordinate[1].DB_MAX_OUTPUT_PORT_TYPE
y_coordinate[2] <= y_coordinate[2].DB_MAX_OUTPUT_PORT_TYPE
y_coordinate[3] <= y_coordinate[3].DB_MAX_OUTPUT_PORT_TYPE
y_coordinate[4] <= y_coordinate[4].DB_MAX_OUTPUT_PORT_TYPE
y_coordinate[5] <= y_coordinate[5].DB_MAX_OUTPUT_PORT_TYPE
y_coordinate[6] <= y_coordinate[6].DB_MAX_OUTPUT_PORT_TYPE
y_coordinate[7] <= y_coordinate[7].DB_MAX_OUTPUT_PORT_TYPE
y_coordinate[8] <= y_coordinate[8].DB_MAX_OUTPUT_PORT_TYPE
image_on <= vga_controller:controller.image_on
write_coordinate[0] => ~NO_FANOUT~
write_coordinate[1] => ~NO_FANOUT~
write_coordinate[2] => ~NO_FANOUT~
write_coordinate[3] => ~NO_FANOUT~
write_coordinate[4] => ~NO_FANOUT~
write_coordinate[5] => ~NO_FANOUT~
write_coordinate[6] => ~NO_FANOUT~
write_coordinate[7] => ~NO_FANOUT~
write_coordinate[8] => ~NO_FANOUT~
write_coordinate[9] => ~NO_FANOUT~
write_coordinate[10] => ~NO_FANOUT~
write_coordinate[11] => ~NO_FANOUT~
write_coordinate[12] => ~NO_FANOUT~
write_coordinate[13] => ~NO_FANOUT~
write_coordinate[14] => ~NO_FANOUT~
write_coordinate[15] => ~NO_FANOUT~
write_coordinate[16] => ~NO_FANOUT~
read_address[0] => read_address[0].IN2
read_address[1] => read_address[1].IN2
read_address[2] => read_address[2].IN1
read_address[3] => read_address[3].IN1
read_address[4] => read_address[4].IN1
read_address[5] => read_address[5].IN1
read_address[6] => read_address[6].IN1
read_address[7] => read_address[7].IN1
read_address[8] => read_address[8].IN1
read_address[9] => read_address[9].IN1
read_address[10] => read_address[10].IN1
read_address[11] => read_address[11].IN1
read_address[12] => read_address[12].IN1
read_address[13] => read_address[13].IN1
read_address[14] => read_address[14].IN1
read_address[15] => read_address[15].IN1
read_address[16] => read_address[16].IN1
vga_read_address[0] <= vga_controller:controller.memory_address
vga_read_address[1] <= vga_controller:controller.memory_address
vga_read_address[2] <= vga_controller:controller.memory_address
vga_read_address[3] <= vga_controller:controller.memory_address
vga_read_address[4] <= vga_controller:controller.memory_address
vga_read_address[5] <= vga_controller:controller.memory_address
vga_read_address[6] <= vga_controller:controller.memory_address
vga_read_address[7] <= vga_controller:controller.memory_address
vga_read_address[8] <= vga_controller:controller.memory_address
vga_read_address[9] <= vga_controller:controller.memory_address
vga_read_address[10] <= vga_controller:controller.memory_address
vga_read_address[11] <= vga_controller:controller.memory_address
vga_read_address[12] <= vga_controller:controller.memory_address
vga_read_address[13] <= vga_controller:controller.memory_address
vga_read_address[14] <= vga_controller:controller.memory_address
vga_read_address[15] <= vga_controller:controller.memory_address
vga_read_address[16] <= vga_controller:controller.memory_address


|ControladorVGA|background:inst|vga_adapter:VGA|muxVGA:muxdata
sel[0] => vga_data[0]~reg0.CLK
sel[0] => vga_data[1]~reg0.CLK
sel[0] => vga_data[2]~reg0.CLK
sel[0] => vga_data[3]~reg0.CLK
sel[0] => vga_data[4]~reg0.CLK
sel[0] => vga_data[5]~reg0.CLK
sel[0] => vga_data[6]~reg0.CLK
sel[0] => vga_data[7]~reg0.CLK
sel[1] => ~NO_FANOUT~
sel[2] => ~NO_FANOUT~
sel[3] => ~NO_FANOUT~
sel[4] => ~NO_FANOUT~
sel[5] => ~NO_FANOUT~
sel[6] => ~NO_FANOUT~
sel[7] => ~NO_FANOUT~
sel[8] => ~NO_FANOUT~
sel[9] => ~NO_FANOUT~
sel[10] => ~NO_FANOUT~
sel[11] => ~NO_FANOUT~
sel[12] => ~NO_FANOUT~
sel[13] => ~NO_FANOUT~
sel[14] => ~NO_FANOUT~
sel[15] => ~NO_FANOUT~
sel[16] => ~NO_FANOUT~
address[0] => Mux0.IN1
address[0] => Mux1.IN1
address[0] => Mux2.IN1
address[0] => Mux3.IN1
address[0] => Mux4.IN1
address[0] => Mux5.IN1
address[0] => Mux6.IN1
address[0] => Mux7.IN1
address[1] => Mux0.IN0
address[1] => Mux1.IN0
address[1] => Mux2.IN0
address[1] => Mux3.IN0
address[1] => Mux4.IN0
address[1] => Mux5.IN0
address[1] => Mux6.IN0
address[1] => Mux7.IN0
data[0] => Mux7.IN5
data[1] => Mux6.IN5
data[2] => Mux5.IN5
data[3] => Mux4.IN5
data[4] => Mux3.IN5
data[5] => Mux2.IN5
data[6] => Mux1.IN5
data[7] => Mux0.IN5
data[8] => Mux7.IN4
data[9] => Mux6.IN4
data[10] => Mux5.IN4
data[11] => Mux4.IN4
data[12] => Mux3.IN4
data[13] => Mux2.IN4
data[14] => Mux1.IN4
data[15] => Mux0.IN4
data[16] => Mux7.IN3
data[17] => Mux6.IN3
data[18] => Mux5.IN3
data[19] => Mux4.IN3
data[20] => Mux3.IN3
data[21] => Mux2.IN3
data[22] => Mux1.IN3
data[23] => Mux0.IN3
data[24] => Mux7.IN2
data[25] => Mux6.IN2
data[26] => Mux5.IN2
data[27] => Mux4.IN2
data[28] => Mux3.IN2
data[29] => Mux2.IN2
data[30] => Mux1.IN2
data[31] => Mux0.IN2
vga_data[0] <= vga_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[1] <= vga_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[2] <= vga_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[3] <= vga_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[4] <= vga_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[5] <= vga_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[6] <= vga_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[7] <= vga_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ControladorVGA|background:inst|vga_adapter:VGA|vga_controller:controller
vga_clock => vga_clock.IN1
resetn => xCounter[0].ACLR
resetn => xCounter[1].ACLR
resetn => xCounter[2].ACLR
resetn => xCounter[3].ACLR
resetn => xCounter[4].ACLR
resetn => xCounter[5].ACLR
resetn => xCounter[6].ACLR
resetn => xCounter[7].ACLR
resetn => xCounter[8].ACLR
resetn => xCounter[9].ACLR
resetn => yCounter[0].ACLR
resetn => yCounter[1].ACLR
resetn => yCounter[2].ACLR
resetn => yCounter[3].ACLR
resetn => yCounter[4].ACLR
resetn => yCounter[5].ACLR
resetn => yCounter[6].ACLR
resetn => yCounter[7].ACLR
resetn => yCounter[8].ACLR
resetn => yCounter[9].ACLR
pixel_colour[0] => VGA_B[0].DATAIN
pixel_colour[0] => VGA_R[0].DATAIN
pixel_colour[0] => VGA_G[0].DATAIN
pixel_colour[1] => VGA_B[1].DATAIN
pixel_colour[1] => VGA_R[1].DATAIN
pixel_colour[1] => VGA_G[1].DATAIN
pixel_colour[2] => VGA_B[2].DATAIN
pixel_colour[2] => VGA_R[2].DATAIN
pixel_colour[2] => VGA_G[2].DATAIN
pixel_colour[3] => VGA_B[3].DATAIN
pixel_colour[3] => VGA_R[3].DATAIN
pixel_colour[3] => VGA_G[3].DATAIN
pixel_colour[4] => VGA_B[4].DATAIN
pixel_colour[4] => VGA_R[4].DATAIN
pixel_colour[4] => VGA_G[4].DATAIN
pixel_colour[5] => VGA_B[5].DATAIN
pixel_colour[5] => VGA_R[5].DATAIN
pixel_colour[5] => VGA_G[5].DATAIN
pixel_colour[6] => VGA_B[6].DATAIN
pixel_colour[6] => VGA_R[6].DATAIN
pixel_colour[6] => VGA_G[6].DATAIN
pixel_colour[7] => VGA_B[7].DATAIN
pixel_colour[7] => VGA_R[7].DATAIN
pixel_colour[7] => VGA_G[7].DATAIN
memory_address[0] <= vga_address_translator:controller_translator.mem_address
memory_address[1] <= vga_address_translator:controller_translator.mem_address
memory_address[2] <= vga_address_translator:controller_translator.mem_address
memory_address[3] <= vga_address_translator:controller_translator.mem_address
memory_address[4] <= vga_address_translator:controller_translator.mem_address
memory_address[5] <= vga_address_translator:controller_translator.mem_address
memory_address[6] <= vga_address_translator:controller_translator.mem_address
memory_address[7] <= vga_address_translator:controller_translator.mem_address
memory_address[8] <= vga_address_translator:controller_translator.mem_address
memory_address[9] <= vga_address_translator:controller_translator.mem_address
memory_address[10] <= vga_address_translator:controller_translator.mem_address
memory_address[11] <= vga_address_translator:controller_translator.mem_address
memory_address[12] <= vga_address_translator:controller_translator.mem_address
memory_address[13] <= vga_address_translator:controller_translator.mem_address
memory_address[14] <= vga_address_translator:controller_translator.mem_address
memory_address[15] <= vga_address_translator:controller_translator.mem_address
memory_address[16] <= vga_address_translator:controller_translator.mem_address
VGA_R[0] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= pixel_colour[3].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[4] <= pixel_colour[4].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[5] <= pixel_colour[5].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[6] <= pixel_colour[6].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[7] <= pixel_colour[7].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[8] <= <GND>
VGA_R[9] <= <GND>
VGA_G[0] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= pixel_colour[3].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[4] <= pixel_colour[4].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[5] <= pixel_colour[5].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[6] <= pixel_colour[6].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[7] <= pixel_colour[7].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[8] <= <GND>
VGA_G[9] <= <GND>
VGA_B[0] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= pixel_colour[3].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[4] <= pixel_colour[4].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[5] <= pixel_colour[5].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[6] <= pixel_colour[6].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[7] <= pixel_colour[7].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[8] <= <GND>
VGA_B[9] <= <GND>
VGA_HS <= VGA_HS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_VS <= VGA_VS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_BLANK <= VGA_BLANK~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_SYNC <= <VCC>
VGA_CLK <= vga_clock.DB_MAX_OUTPUT_PORT_TYPE
x_coordinate[0] <= x_coordinate[0].DB_MAX_OUTPUT_PORT_TYPE
x_coordinate[1] <= x_coordinate[1].DB_MAX_OUTPUT_PORT_TYPE
x_coordinate[2] <= x_coordinate[2].DB_MAX_OUTPUT_PORT_TYPE
x_coordinate[3] <= x_coordinate[3].DB_MAX_OUTPUT_PORT_TYPE
x_coordinate[4] <= x_coordinate[4].DB_MAX_OUTPUT_PORT_TYPE
x_coordinate[5] <= x_coordinate[5].DB_MAX_OUTPUT_PORT_TYPE
x_coordinate[6] <= x_coordinate[6].DB_MAX_OUTPUT_PORT_TYPE
x_coordinate[7] <= x_coordinate[7].DB_MAX_OUTPUT_PORT_TYPE
x_coordinate[8] <= x_coordinate[8].DB_MAX_OUTPUT_PORT_TYPE
x_coordinate[9] <= x_coordinate[9].DB_MAX_OUTPUT_PORT_TYPE
y_coordinate[0] <= y_coordinate[0].DB_MAX_OUTPUT_PORT_TYPE
y_coordinate[1] <= y_coordinate[1].DB_MAX_OUTPUT_PORT_TYPE
y_coordinate[2] <= y_coordinate[2].DB_MAX_OUTPUT_PORT_TYPE
y_coordinate[3] <= y_coordinate[3].DB_MAX_OUTPUT_PORT_TYPE
y_coordinate[4] <= y_coordinate[4].DB_MAX_OUTPUT_PORT_TYPE
y_coordinate[5] <= y_coordinate[5].DB_MAX_OUTPUT_PORT_TYPE
y_coordinate[6] <= y_coordinate[6].DB_MAX_OUTPUT_PORT_TYPE
y_coordinate[7] <= y_coordinate[7].DB_MAX_OUTPUT_PORT_TYPE
y_coordinate[8] <= y_coordinate[8].DB_MAX_OUTPUT_PORT_TYPE
image_on <= vga_address_translator:controller_translator.image_on


|ControladorVGA|background:inst|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
x[0] => LessThan2.IN20
x[0] => LessThan3.IN20
x[0] => Add1.IN34
x[0] => LessThan4.IN20
x[0] => LessThan5.IN20
x[0] => Add4.IN34
x[0] => LessThan6.IN20
x[0] => LessThan7.IN20
x[0] => Add8.IN34
x[1] => LessThan2.IN19
x[1] => LessThan3.IN19
x[1] => Add0.IN18
x[1] => LessThan4.IN19
x[1] => LessThan5.IN19
x[1] => Add2.IN18
x[1] => LessThan6.IN19
x[1] => LessThan7.IN19
x[1] => Add5.IN18
x[2] => LessThan2.IN18
x[2] => LessThan3.IN18
x[2] => Add0.IN17
x[2] => LessThan4.IN18
x[2] => LessThan5.IN18
x[2] => Add2.IN17
x[2] => LessThan6.IN18
x[2] => LessThan7.IN18
x[2] => Add5.IN17
x[3] => LessThan2.IN17
x[3] => LessThan3.IN17
x[3] => Add0.IN16
x[3] => LessThan4.IN17
x[3] => LessThan5.IN17
x[3] => Add2.IN16
x[3] => LessThan6.IN17
x[3] => LessThan7.IN17
x[3] => Add5.IN16
x[4] => LessThan2.IN16
x[4] => LessThan3.IN16
x[4] => Add0.IN15
x[4] => LessThan4.IN16
x[4] => LessThan5.IN16
x[4] => Add2.IN15
x[4] => LessThan6.IN16
x[4] => LessThan7.IN16
x[4] => Add5.IN15
x[5] => LessThan2.IN15
x[5] => LessThan3.IN15
x[5] => Add0.IN14
x[5] => LessThan4.IN15
x[5] => LessThan5.IN15
x[5] => Add2.IN14
x[5] => LessThan6.IN15
x[5] => LessThan7.IN15
x[5] => Add5.IN14
x[6] => LessThan2.IN14
x[6] => LessThan3.IN14
x[6] => Add0.IN13
x[6] => LessThan4.IN14
x[6] => LessThan5.IN14
x[6] => Add2.IN13
x[6] => LessThan6.IN14
x[6] => LessThan7.IN14
x[6] => Add5.IN13
x[7] => LessThan2.IN13
x[7] => LessThan3.IN13
x[7] => Add0.IN12
x[7] => LessThan4.IN13
x[7] => LessThan5.IN13
x[7] => Add2.IN12
x[7] => LessThan6.IN13
x[7] => LessThan7.IN13
x[7] => Add5.IN12
x[8] => LessThan2.IN12
x[8] => LessThan3.IN12
x[8] => Add0.IN11
x[8] => LessThan4.IN12
x[8] => LessThan5.IN12
x[8] => Add2.IN11
x[8] => LessThan6.IN12
x[8] => LessThan7.IN12
x[8] => Add5.IN11
x[9] => LessThan2.IN11
x[9] => LessThan3.IN11
x[9] => Add0.IN10
x[9] => LessThan4.IN11
x[9] => LessThan5.IN11
x[9] => Add2.IN10
x[9] => LessThan6.IN11
x[9] => LessThan7.IN11
x[9] => Add5.IN10
y[0] => LessThan0.IN18
y[0] => LessThan1.IN18
y[0] => Mult0.IN24
y[0] => Mult1.IN24
y[0] => Mult2.IN24
y[1] => LessThan0.IN17
y[1] => LessThan1.IN17
y[1] => Mult0.IN23
y[1] => Mult1.IN23
y[1] => Mult2.IN23
y[2] => LessThan0.IN16
y[2] => LessThan1.IN16
y[2] => Mult0.IN22
y[2] => Mult1.IN22
y[2] => Mult2.IN22
y[3] => LessThan0.IN15
y[3] => LessThan1.IN15
y[3] => Add7.IN12
y[4] => LessThan0.IN14
y[4] => LessThan1.IN14
y[4] => Add7.IN11
y[5] => LessThan0.IN13
y[5] => LessThan1.IN13
y[5] => Add7.IN10
y[6] => LessThan0.IN12
y[6] => LessThan1.IN12
y[6] => Add7.IN9
y[7] => LessThan0.IN11
y[7] => LessThan1.IN11
y[7] => Add7.IN8
y[8] => LessThan0.IN10
y[8] => LessThan1.IN10
y[8] => Add7.IN7
mem_address[0] <= mem_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_address[1] <= mem_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_address[2] <= mem_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_address[3] <= mem_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_address[4] <= mem_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_address[5] <= mem_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_address[6] <= mem_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_address[7] <= mem_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_address[8] <= mem_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_address[9] <= mem_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_address[10] <= mem_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_address[11] <= mem_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_address[12] <= mem_address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_address[13] <= mem_address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_address[14] <= mem_address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_address[15] <= mem_address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_address[16] <= mem_address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[0] <= colour[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[1] <= colour[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[2] <= colour[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
image_on <= image_on~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock25 => image_on~reg0.CLK
clock25 => colour[0]~reg0.CLK
clock25 => colour[1]~reg0.CLK
clock25 => colour[2]~reg0.CLK
clock25 => mem_address[0]~reg0.CLK
clock25 => mem_address[1]~reg0.CLK
clock25 => mem_address[2]~reg0.CLK
clock25 => mem_address[3]~reg0.CLK
clock25 => mem_address[4]~reg0.CLK
clock25 => mem_address[5]~reg0.CLK
clock25 => mem_address[6]~reg0.CLK
clock25 => mem_address[7]~reg0.CLK
clock25 => mem_address[8]~reg0.CLK
clock25 => mem_address[9]~reg0.CLK
clock25 => mem_address[10]~reg0.CLK
clock25 => mem_address[11]~reg0.CLK
clock25 => mem_address[12]~reg0.CLK
clock25 => mem_address[13]~reg0.CLK
clock25 => mem_address[14]~reg0.CLK
clock25 => mem_address[15]~reg0.CLK
clock25 => mem_address[16]~reg0.CLK


|ControladorVGA|background:inst|vga_adapter:VGA|text_generator:generador_texto_unit
clk => ~NO_FANOUT~
pixel_x[0] => bit_addr[0].DATAA
pixel_x[1] => bit_addr[0].DATAB
pixel_x[1] => bit_addr[1].DATAA
pixel_x[2] => bit_addr[1].DATAB
pixel_x[2] => bit_addr[2].DATAA
pixel_x[3] => LessThan0.IN14
pixel_x[3] => LessThan1.IN14
pixel_x[3] => LessThan2.IN14
pixel_x[3] => LessThan3.IN14
pixel_x[3] => LessThan4.IN14
pixel_x[3] => LessThan5.IN14
pixel_x[3] => Decoder1.IN6
pixel_x[3] => bit_addr[2].DATAB
pixel_x[4] => Decoder0.IN5
pixel_x[4] => LessThan0.IN13
pixel_x[4] => LessThan1.IN13
pixel_x[4] => LessThan2.IN13
pixel_x[4] => LessThan3.IN13
pixel_x[4] => LessThan4.IN13
pixel_x[4] => LessThan5.IN13
pixel_x[4] => Decoder1.IN5
pixel_x[5] => Decoder0.IN4
pixel_x[5] => LessThan0.IN12
pixel_x[5] => LessThan1.IN12
pixel_x[5] => LessThan2.IN12
pixel_x[5] => LessThan3.IN12
pixel_x[5] => LessThan4.IN12
pixel_x[5] => LessThan5.IN12
pixel_x[5] => Decoder1.IN4
pixel_x[6] => Decoder0.IN3
pixel_x[6] => LessThan0.IN11
pixel_x[6] => LessThan1.IN11
pixel_x[6] => LessThan2.IN11
pixel_x[6] => LessThan3.IN11
pixel_x[6] => LessThan4.IN11
pixel_x[6] => LessThan5.IN11
pixel_x[6] => Decoder1.IN3
pixel_x[7] => Decoder0.IN2
pixel_x[7] => LessThan0.IN10
pixel_x[7] => LessThan1.IN10
pixel_x[7] => LessThan2.IN10
pixel_x[7] => LessThan3.IN10
pixel_x[7] => LessThan4.IN10
pixel_x[7] => LessThan5.IN10
pixel_x[7] => Decoder1.IN2
pixel_x[8] => Decoder0.IN1
pixel_x[8] => LessThan0.IN9
pixel_x[8] => LessThan1.IN9
pixel_x[8] => LessThan2.IN9
pixel_x[8] => LessThan3.IN9
pixel_x[8] => LessThan4.IN9
pixel_x[8] => LessThan5.IN9
pixel_x[8] => Decoder1.IN1
pixel_x[9] => Decoder0.IN0
pixel_x[9] => LessThan0.IN8
pixel_x[9] => LessThan1.IN8
pixel_x[9] => LessThan2.IN8
pixel_x[9] => LessThan3.IN8
pixel_x[9] => LessThan4.IN8
pixel_x[9] => LessThan5.IN8
pixel_x[9] => Decoder1.IN0
pixel_y[0] => rom_addr[0].DATAA
pixel_y[1] => rom_addr[0].DATAB
pixel_y[1] => rom_addr[1].DATAA
pixel_y[2] => rom_addr[1].DATAB
pixel_y[2] => rom_addr[2].DATAA
pixel_y[3] => rom_addr[2].DATAB
pixel_y[3] => rom_addr[3].DATAA
pixel_y[4] => rom_addr[3].DATAB
pixel_y[4] => Equal1.IN2
pixel_y[5] => Equal0.IN0
pixel_y[5] => Equal1.IN1
pixel_y[6] => Equal0.IN31
pixel_y[6] => Equal1.IN31
pixel_y[7] => Equal0.IN30
pixel_y[7] => Equal1.IN0
pixel_y[8] => Equal0.IN29
pixel_y[8] => Equal1.IN30
pixel_y[9] => Equal0.IN28
pixel_y[9] => Equal1.IN29
text_rgb[0] <= text_rgb.DB_MAX_OUTPUT_PORT_TYPE
text_rgb[1] <= text_rgb.DB_MAX_OUTPUT_PORT_TYPE
text_rgb[2] <= text_rgb.DB_MAX_OUTPUT_PORT_TYPE
text_rgb[3] <= text_rgb.DB_MAX_OUTPUT_PORT_TYPE
text_rgb[4] <= text_rgb.DB_MAX_OUTPUT_PORT_TYPE
text_rgb[5] <= text_rgb.DB_MAX_OUTPUT_PORT_TYPE
text_rgb[6] <= text_rgb.DB_MAX_OUTPUT_PORT_TYPE
text_rgb[7] <= text_rgb.DB_MAX_OUTPUT_PORT_TYPE
text_rgb[8] <= text_rgb.DB_MAX_OUTPUT_PORT_TYPE
text_rgb[9] <= text_rgb.DB_MAX_OUTPUT_PORT_TYPE
text_on <= always6.DB_MAX_OUTPUT_PORT_TYPE


|ControladorVGA|vga_pll:inst1
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk
c3 <= altpll:altpll_component.clk


|ControladorVGA|vga_pll:inst1|altpll:altpll_component
inclk[0] => vga_pll_altpll:auto_generated.inclk[0]
inclk[1] => vga_pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|ControladorVGA|vga_pll:inst1|altpll:altpll_component|vga_pll_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


