[INF:CM0023] Creating log file ../../build/tests/StandardNetVar/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<96> s<95> l<1:1> el<1:0>
n<> u<1> t<Module_keyword> p<44> s<2> l<1:1> el<1:7>
n<net_vars> u<2> t<StringConst> p<44> s<43> l<1:8> el<1:16>
n<> u<3> t<PortDir_Inp> p<10> s<9> l<1:18> el<1:23>
n<> u<4> t<Var_type> p<8> s<7> l<1:24> el<1:27>
n<> u<5> t<IntVec_TypeLogic> p<6> l<1:28> el<1:33>
n<> u<6> t<Data_type> p<7> c<5> l<1:28> el<1:33>
n<> u<7> t<Data_type_or_implicit> p<8> c<6> l<1:28> el<1:33>
n<> u<8> t<Var_data_type> p<9> c<4> l<1:24> el<1:33>
n<> u<9> t<Variable_port_type> p<10> c<8> l<1:24> el<1:33>
n<> u<10> t<Variable_port_header> p<12> c<3> s<11> l<1:18> el<1:33>
n<i1> u<11> t<StringConst> p<12> l<1:34> el<1:36>
n<> u<12> t<Ansi_port_declaration> p<43> c<10> s<18> l<1:18> el<1:36>
n<> u<13> t<PortDir_Inp> p<16> s<15> l<1:48> el<1:53>
n<> u<14> t<Data_type_or_implicit> p<15> l<1:54> el<1:54>
n<> u<15> t<Net_port_type> p<16> c<14> l<1:54> el<1:54>
n<> u<16> t<Net_port_header> p<18> c<13> s<17> l<1:48> el<1:53>
n<i2> u<17> t<StringConst> p<18> l<1:54> el<1:56>
n<> u<18> t<Ansi_port_declaration> p<43> c<16> s<26> l<1:48> el<1:56>
n<> u<19> t<PortDir_Inp> p<24> s<23> l<1:68> el<1:73>
n<> u<20> t<IntVec_TypeLogic> p<21> l<1:74> el<1:79>
n<> u<21> t<Data_type> p<22> c<20> l<1:74> el<1:79>
n<> u<22> t<Data_type_or_implicit> p<23> c<21> l<1:74> el<1:79>
n<> u<23> t<Net_port_type> p<24> c<22> l<1:74> el<1:79>
n<> u<24> t<Net_port_header> p<26> c<19> s<25> l<1:68> el<1:79>
n<i3> u<25> t<StringConst> p<26> l<1:80> el<1:82>
n<> u<26> t<Ansi_port_declaration> p<43> c<24> s<36> l<1:68> el<1:82>
n<> u<27> t<PortDir_Out> p<34> s<33> l<1:94> el<1:100>
n<> u<28> t<Var_type> p<32> s<31> l<1:101> el<1:104>
n<> u<29> t<IntVec_TypeLogic> p<30> l<1:105> el<1:110>
n<> u<30> t<Data_type> p<31> c<29> l<1:105> el<1:110>
n<> u<31> t<Data_type_or_implicit> p<32> c<30> l<1:105> el<1:110>
n<> u<32> t<Var_data_type> p<33> c<28> l<1:101> el<1:110>
n<> u<33> t<Variable_port_type> p<34> c<32> l<1:101> el<1:110>
n<> u<34> t<Variable_port_header> p<36> c<27> s<35> l<1:94> el<1:110>
n<o1> u<35> t<StringConst> p<36> l<1:111> el<1:113>
n<> u<36> t<Ansi_port_declaration> p<43> c<34> s<42> l<1:94> el<1:113>
n<> u<37> t<PortDir_Out> p<40> s<39> l<1:126> el<1:132>
n<> u<38> t<Data_type_or_implicit> p<39> l<1:133> el<1:133>
n<> u<39> t<Net_port_type> p<40> c<38> l<1:133> el<1:133>
n<> u<40> t<Net_port_header> p<42> c<37> s<41> l<1:126> el<1:132>
n<o2> u<41> t<StringConst> p<42> l<1:133> el<1:135>
n<> u<42> t<Ansi_port_declaration> p<43> c<40> l<1:126> el<1:135>
n<> u<43> t<List_of_port_declarations> p<44> c<12> l<1:17> el<1:146>
n<> u<44> t<Module_ansi_header> p<93> c<1> s<55> l<1:1> el<1:147>
n<> u<45> t<NetType_Wire> p<50> s<46> l<3:1> el<3:5>
n<> u<46> t<Data_type_or_implicit> p<50> s<49> l<3:6> el<3:6>
n<a> u<47> t<StringConst> p<48> l<3:6> el<3:7>
n<> u<48> t<Net_decl_assignment> p<49> c<47> l<3:6> el<3:7>
n<> u<49> t<List_of_net_decl_assignments> p<50> c<48> l<3:6> el<3:7>
n<> u<50> t<Net_declaration> p<51> c<45> l<3:1> el<3:8>
n<> u<51> t<Package_or_generate_item_declaration> p<52> c<50> l<3:1> el<3:8>
n<> u<52> t<Module_or_generate_item_declaration> p<53> c<51> l<3:1> el<3:8>
n<> u<53> t<Module_common_item> p<54> c<52> l<3:1> el<3:8>
n<> u<54> t<Module_or_generate_item> p<55> c<53> l<3:1> el<3:8>
n<> u<55> t<Non_port_module_item> p<93> c<54> s<68> l<3:1> el<3:8>
n<> u<56> t<NetType_Wire> p<63> s<59> l<4:1> el<4:5>
n<> u<57> t<IntVec_TypeLogic> p<58> l<4:6> el<4:11>
n<> u<58> t<Data_type> p<59> c<57> l<4:6> el<4:11>
n<> u<59> t<Data_type_or_implicit> p<63> c<58> s<62> l<4:6> el<4:11>
n<b> u<60> t<StringConst> p<61> l<4:12> el<4:13>
n<> u<61> t<Net_decl_assignment> p<62> c<60> l<4:12> el<4:13>
n<> u<62> t<List_of_net_decl_assignments> p<63> c<61> l<4:12> el<4:13>
n<> u<63> t<Net_declaration> p<64> c<56> l<4:1> el<4:14>
n<> u<64> t<Package_or_generate_item_declaration> p<65> c<63> l<4:1> el<4:14>
n<> u<65> t<Module_or_generate_item_declaration> p<66> c<64> l<4:1> el<4:14>
n<> u<66> t<Module_common_item> p<67> c<65> l<4:1> el<4:14>
n<> u<67> t<Module_or_generate_item> p<68> c<66> l<4:1> el<4:14>
n<> u<68> t<Non_port_module_item> p<93> c<67> s<80> l<4:1> el<4:14>
n<> u<69> t<IntVec_TypeLogic> p<70> l<5:1> el<5:6>
n<> u<70> t<Data_type> p<74> c<69> s<73> l<5:1> el<5:6>
n<c> u<71> t<StringConst> p<72> l<5:7> el<5:8>
n<> u<72> t<Variable_decl_assignment> p<73> c<71> l<5:7> el<5:8>
n<> u<73> t<List_of_variable_decl_assignments> p<74> c<72> l<5:7> el<5:8>
n<> u<74> t<Variable_declaration> p<75> c<70> l<5:1> el<5:9>
n<> u<75> t<Data_declaration> p<76> c<74> l<5:1> el<5:9>
n<> u<76> t<Package_or_generate_item_declaration> p<77> c<75> l<5:1> el<5:9>
n<> u<77> t<Module_or_generate_item_declaration> p<78> c<76> l<5:1> el<5:9>
n<> u<78> t<Module_common_item> p<79> c<77> l<5:1> el<5:9>
n<> u<79> t<Module_or_generate_item> p<80> c<78> l<5:1> el<5:9>
n<> u<80> t<Non_port_module_item> p<93> c<79> s<92> l<5:1> el<5:9>
n<> u<81> t<Var_type> p<87> s<86> l<6:1> el<6:4>
n<> u<82> t<Data_type_or_implicit> p<86> s<85> l<6:5> el<6:5>
n<d> u<83> t<StringConst> p<84> l<6:5> el<6:6>
n<> u<84> t<Variable_decl_assignment> p<85> c<83> l<6:5> el<6:6>
n<> u<85> t<List_of_variable_decl_assignments> p<86> c<84> l<6:5> el<6:6>
n<> u<86> t<Variable_impl_declaration> p<87> c<82> l<6:5> el<6:7>
n<> u<87> t<Data_declaration> p<88> c<81> l<6:1> el<6:7>
n<> u<88> t<Package_or_generate_item_declaration> p<89> c<87> l<6:1> el<6:7>
n<> u<89> t<Module_or_generate_item_declaration> p<90> c<88> l<6:1> el<6:7>
n<> u<90> t<Module_common_item> p<91> c<89> l<6:1> el<6:7>
n<> u<91> t<Module_or_generate_item> p<92> c<90> l<6:1> el<6:7>
n<> u<92> t<Non_port_module_item> p<93> c<91> l<6:1> el<6:7>
n<> u<93> t<Module_declaration> p<94> c<44> l<1:1> el<8:10>
n<> u<94> t<Description> p<95> c<93> l<1:1> el<8:10>
n<> u<95> t<Source_text> p<96> c<94> l<1:1> el<8:10>
n<> u<96> t<Top_level_rule> l<1:1> el<9:1>
[WRN:PA0205] dut.sv:1: No timescale set for "net_vars".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1: Compile module "work@net_vars".

[NTE:CP0309] dut.sv:1: Implicit port type (wire) for "o1",
there are 1 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1: Top level module "work@net_vars".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/tests/StandardNetVar/slpp_all//surelog.uhdm...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/tests/StandardNetVar/slpp_all//surelog.uhdm.chk.html...

[INF:UH0710] Loading UHDM DB: ../../build/tests/StandardNetVar/slpp_all//surelog.uhdm...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@net_vars)
|vpiName:work@net_vars
|vpiElaborated:1
|uhdmallModules:
\_module: work@net_vars (work@net_vars) dut.sv:1:1: , endln:8:10, parent:work@net_vars
  |vpiDefName:work@net_vars
  |vpiFullName:work@net_vars
  |vpiPort:
  \_port: (i1), line:1:34, parent:work@net_vars
    |vpiName:i1
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@net_vars.i1), line:1:34, parent:work@net_vars
        |vpiName:i1
        |vpiFullName:work@net_vars.i1
  |vpiPort:
  \_port: (i2), line:1:54, parent:work@net_vars
    |vpiName:i2
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@net_vars.i2), line:1:54, parent:work@net_vars
        |vpiName:i2
        |vpiFullName:work@net_vars.i2
  |vpiPort:
  \_port: (i3), line:1:80, parent:work@net_vars
    |vpiName:i3
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@net_vars.i3), line:1:80, parent:work@net_vars
        |vpiName:i3
        |vpiFullName:work@net_vars.i3
        |vpiNetType:36
  |vpiPort:
  \_port: (o1), line:1:111, parent:work@net_vars
    |vpiName:o1
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@net_vars.o1), line:1:111, parent:work@net_vars
        |vpiName:o1
        |vpiFullName:work@net_vars.o1
  |vpiPort:
  \_port: (o2), line:1:133, parent:work@net_vars
    |vpiName:o2
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@net_vars.o2), line:1:133, parent:work@net_vars
        |vpiName:o2
        |vpiFullName:work@net_vars.o2
  |vpiNet:
  \_logic_net: (work@net_vars.i1), line:1:34, parent:work@net_vars
  |vpiNet:
  \_logic_net: (work@net_vars.i2), line:1:54, parent:work@net_vars
  |vpiNet:
  \_logic_net: (work@net_vars.i3), line:1:80, parent:work@net_vars
  |vpiNet:
  \_logic_net: (work@net_vars.o1), line:1:111, parent:work@net_vars
  |vpiNet:
  \_logic_net: (work@net_vars.o2), line:1:133, parent:work@net_vars
  |vpiNet:
  \_logic_net: (work@net_vars.a), line:3:6, parent:work@net_vars
    |vpiName:a
    |vpiFullName:work@net_vars.a
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@net_vars.b), line:4:12, parent:work@net_vars
    |vpiName:b
    |vpiFullName:work@net_vars.b
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@net_vars.c), line:5:7, parent:work@net_vars
    |vpiName:c
    |vpiFullName:work@net_vars.c
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@net_vars.d), line:6:5, parent:work@net_vars
    |vpiName:d
    |vpiFullName:work@net_vars.d
|uhdmtopModules:
\_module: work@net_vars (work@net_vars) dut.sv:1:1: , endln:8:10
  |vpiDefName:work@net_vars
  |vpiName:work@net_vars
  |vpiPort:
  \_port: (i1), line:1:34, endln:1:36, parent:work@net_vars
    |vpiName:i1
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@net_vars.i1), parent:i1
      |vpiName:i1
      |vpiFullName:work@net_vars.i1
      |vpiActual:
      \_logic_var: (work@net_vars.i1), line:1:34, endln:1:36, parent:work@net_vars
        |vpiName:i1
        |vpiFullName:work@net_vars.i1
        |vpiAutomatic:1
        |vpiVisibility:1
    |vpiInstance:
    \_module: work@net_vars (work@net_vars) dut.sv:1:1: , endln:8:10
  |vpiPort:
  \_port: (i2), line:1:54, endln:1:56, parent:work@net_vars
    |vpiName:i2
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@net_vars.i2), parent:i2
      |vpiName:i2
      |vpiFullName:work@net_vars.i2
      |vpiActual:
      \_logic_net: (work@net_vars.i2), line:1:54, endln:1:56, parent:work@net_vars
        |vpiName:i2
        |vpiFullName:work@net_vars.i2
    |vpiInstance:
    \_module: work@net_vars (work@net_vars) dut.sv:1:1: , endln:8:10
  |vpiPort:
  \_port: (i3), line:1:80, endln:1:82, parent:work@net_vars
    |vpiName:i3
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@net_vars.i3), parent:i3
      |vpiName:i3
      |vpiFullName:work@net_vars.i3
      |vpiActual:
      \_logic_net: (work@net_vars.i3), line:1:80, endln:1:82, parent:work@net_vars
        |vpiName:i3
        |vpiFullName:work@net_vars.i3
        |vpiNetType:36
    |vpiInstance:
    \_module: work@net_vars (work@net_vars) dut.sv:1:1: , endln:8:10
  |vpiPort:
  \_port: (o1), line:1:111, endln:1:113, parent:work@net_vars
    |vpiName:o1
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@net_vars.o1), parent:o1
      |vpiName:o1
      |vpiFullName:work@net_vars.o1
      |vpiActual:
      \_logic_var: (work@net_vars.o1), line:1:111, endln:1:113, parent:work@net_vars
        |vpiName:o1
        |vpiFullName:work@net_vars.o1
        |vpiAutomatic:1
        |vpiVisibility:1
    |vpiInstance:
    \_module: work@net_vars (work@net_vars) dut.sv:1:1: , endln:8:10
  |vpiPort:
  \_port: (o2), line:1:133, endln:1:135, parent:work@net_vars
    |vpiName:o2
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@net_vars.o2), parent:o2
      |vpiName:o2
      |vpiFullName:work@net_vars.o2
      |vpiActual:
      \_logic_net: (work@net_vars.o2), line:1:133, endln:1:135, parent:work@net_vars
        |vpiName:o2
        |vpiFullName:work@net_vars.o2
    |vpiInstance:
    \_module: work@net_vars (work@net_vars) dut.sv:1:1: , endln:8:10
  |vpiNet:
  \_logic_net: (work@net_vars.i2), line:1:54, endln:1:56, parent:work@net_vars
  |vpiNet:
  \_logic_net: (work@net_vars.i3), line:1:80, endln:1:82, parent:work@net_vars
  |vpiNet:
  \_logic_net: (work@net_vars.o2), line:1:133, endln:1:135, parent:work@net_vars
  |vpiNet:
  \_logic_net: (work@net_vars.a), line:3:6, endln:3:7, parent:work@net_vars
    |vpiName:a
    |vpiFullName:work@net_vars.a
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@net_vars.b), line:4:12, endln:4:13, parent:work@net_vars
    |vpiName:b
    |vpiFullName:work@net_vars.b
    |vpiNetType:1
  |vpiVariables:
  \_logic_var: (work@net_vars.i1), line:1:34, endln:1:36, parent:work@net_vars
  |vpiVariables:
  \_logic_var: (work@net_vars.o1), line:1:111, endln:1:113, parent:work@net_vars
  |vpiVariables:
  \_logic_var: (work@net_vars.c), line:5:7, endln:5:8, parent:work@net_vars
    |vpiName:c
    |vpiFullName:work@net_vars.c
    |vpiAutomatic:1
    |vpiVisibility:1
  |vpiVariables:
  \_logic_var: (work@net_vars.d), line:6:5, endln:6:6, parent:work@net_vars
    |vpiName:d
    |vpiFullName:work@net_vars.d
    |vpiAutomatic:1
    |vpiVisibility:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 6

