<pre>
<h3>
<a href="https://www.veripool.org/wiki/verilator" target="_blank">verilator</a>
</h3>
description: Tests imported from hdlconv
should_fail: 0
tags: hdlconv
incdirs: 
top_module: 
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p552.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p552.sv</a>


%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p552.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p552.sv:1</a>: syntax error, unexpected '[', expecting IDENTIFIER
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p552.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p552.sv:1</a>: syntax error, unexpected int, expecting IDENTIFIER or do or final
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p552.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p552.sv:3</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: randsequence
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p552.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p552.sv:8</a>: syntax error, unexpected ':', expecting ',' or ';'
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p552.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p552.sv:8</a>: Unsupported or unknown PLI call: $urandom_range
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p552.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p552.sv:11</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: endsequence
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p552.sv.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p552.sv:17</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: class
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p552.sv.html#l-18" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p552.sv:18</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: endclass
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p552.sv.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p552.sv:24</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: randsequence
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p552.sv.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p552.sv:25</a>: syntax error, unexpected IDENTIFIER
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p552.sv.html#l-27" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p552.sv:27</a>: syntax error, unexpected IDENTIFIER, expecting assert or cover
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p552.sv.html#l-30" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p552.sv:30</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: new
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p552.sv.html#l-33" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p552.sv:33</a>: syntax error, unexpected '}'
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p552.sv.html#l-34" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p552.sv:34</a>: syntax error, unexpected '{', expecting assert or cover
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p552.sv.html#l-34" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p552.sv:34</a>: Unsupported or unknown PLI call: $urandom_range
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p552.sv.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p552.sv:35</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: endsequence
%Error: Exiting due to 16 error(s)
%Error: Command Failed /usr/bin/verilator_bin -Wno-fatal --cc <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p552.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p552.sv</a>


</pre>