-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.3
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config2_0_0_0_0_0_0_0_0_0 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    data_V_read : IN STD_LOGIC_VECTOR (63 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (17 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (17 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (17 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (17 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (17 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (17 downto 0);
    ap_ce : IN STD_LOGIC );
end;


architecture behav of dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config2_0_0_0_0_0_0_0_0_0 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv18_3F43B : STD_LOGIC_VECTOR (17 downto 0) := "111111010000111011";
    constant ap_const_lv18_3EDF4 : STD_LOGIC_VECTOR (17 downto 0) := "111110110111110100";
    constant ap_const_lv18_3E12E : STD_LOGIC_VECTOR (17 downto 0) := "111110000100101110";
    constant ap_const_lv18_1960 : STD_LOGIC_VECTOR (17 downto 0) := "000001100101100000";
    constant ap_const_lv18_1FE5 : STD_LOGIC_VECTOR (17 downto 0) := "000001111111100101";
    constant ap_const_lv18_3F07D : STD_LOGIC_VECTOR (17 downto 0) := "111111000001111101";
    constant ap_const_lv18_365E : STD_LOGIC_VECTOR (17 downto 0) := "000011011001011110";
    constant ap_const_lv18_13FD : STD_LOGIC_VECTOR (17 downto 0) := "000001001111111101";
    constant ap_const_lv18_15A3 : STD_LOGIC_VECTOR (17 downto 0) := "000001010110100011";
    constant ap_const_lv18_1308 : STD_LOGIC_VECTOR (17 downto 0) := "000001001100001000";
    constant ap_const_lv18_3ED92 : STD_LOGIC_VECTOR (17 downto 0) := "111110110110010010";
    constant ap_const_lv18_3D6C9 : STD_LOGIC_VECTOR (17 downto 0) := "111101011011001001";
    constant ap_const_lv18_2452 : STD_LOGIC_VECTOR (17 downto 0) := "000010010001010010";
    constant ap_const_lv18_7DF : STD_LOGIC_VECTOR (17 downto 0) := "000000011111011111";
    constant ap_const_lv18_3EA8D : STD_LOGIC_VECTOR (17 downto 0) := "111110101010001101";
    constant ap_const_lv18_3E06D : STD_LOGIC_VECTOR (17 downto 0) := "111110000001101101";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110001";
    constant ap_const_lv18_9D9 : STD_LOGIC_VECTOR (17 downto 0) := "000000100111011001";
    constant ap_const_lv18_6FA : STD_LOGIC_VECTOR (17 downto 0) := "000000011011111010";
    constant ap_const_lv18_F08 : STD_LOGIC_VECTOR (17 downto 0) := "000000111100001000";
    constant ap_const_lv18_145D : STD_LOGIC_VECTOR (17 downto 0) := "000001010001011101";
    constant ap_const_lv18_3F5A9 : STD_LOGIC_VECTOR (17 downto 0) := "111111010110101001";
    constant ap_const_lv18_3FCF6 : STD_LOGIC_VECTOR (17 downto 0) := "111111110011110110";
    constant ap_const_lv18_26C : STD_LOGIC_VECTOR (17 downto 0) := "000000001001101100";
    constant ap_const_lv18_3FA86 : STD_LOGIC_VECTOR (17 downto 0) := "111111101010000110";

    signal r_V_6_fu_81_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_6_reg_1184 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal r_V_6_0_1_fu_85_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_6_0_1_reg_1188 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_6_0_2_fu_95_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_6_0_2_reg_1192 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_6_0_3_fu_88_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_6_0_3_reg_1196 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_6_0_4_fu_83_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_6_0_4_reg_1200 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_6_0_5_fu_84_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_6_0_5_reg_1204 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_6_0_6_fu_86_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_6_0_6_reg_1208 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_6_0_7_fu_92_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_6_0_7_reg_1212 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_6_1_fu_89_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_6_1_reg_1216 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_6_1_1_fu_82_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_6_1_1_reg_1220 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_6_1_2_fu_90_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_6_1_2_reg_1224 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_6_1_3_fu_87_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_6_1_3_reg_1228 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_6_1_4_fu_91_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_6_1_4_reg_1232 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_6_1_5_fu_93_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_6_1_5_reg_1236 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_6_1_6_fu_94_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_6_1_6_reg_1240 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_6_1_7_fu_80_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_6_1_7_reg_1244 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_1_fu_1261_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal tmp_28_fu_1249_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_fu_1279_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp1_fu_1291_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp2_fu_1303_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp3_fu_1315_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp4_fu_1327_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp5_fu_1339_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp6_fu_1351_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp7_fu_1363_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal res_0_V_write_assign_fu_1285_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal acc_1_V_fu_1297_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal acc_2_V_fu_1309_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal acc_3_V_fu_1321_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal acc_4_V_fu_1333_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal acc_5_V_fu_1345_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal acc_6_V_fu_1357_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal acc_7_V_fu_1369_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_ce_reg : STD_LOGIC;
    signal ap_return_0_int_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_return_1_int_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_return_2_int_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_return_3_int_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_return_4_int_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_return_5_int_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_return_6_int_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_return_7_int_reg : STD_LOGIC_VECTOR (17 downto 0);


begin




    ap_ce_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            ap_ce_reg <= ap_ce;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce_reg)) then
                ap_return_0_int_reg <= res_0_V_write_assign_fu_1285_p2;
                ap_return_1_int_reg <= acc_1_V_fu_1297_p2;
                ap_return_2_int_reg <= acc_2_V_fu_1309_p2;
                ap_return_3_int_reg <= acc_3_V_fu_1321_p2;
                ap_return_4_int_reg <= acc_4_V_fu_1333_p2;
                ap_return_5_int_reg <= acc_5_V_fu_1345_p2;
                ap_return_6_int_reg <= acc_6_V_fu_1357_p2;
                ap_return_7_int_reg <= acc_7_V_fu_1369_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                r_V_6_0_1_reg_1188 <= r_V_6_0_1_fu_85_p2;
                r_V_6_0_2_reg_1192 <= r_V_6_0_2_fu_95_p2;
                r_V_6_0_3_reg_1196 <= r_V_6_0_3_fu_88_p2;
                r_V_6_0_4_reg_1200 <= r_V_6_0_4_fu_83_p2;
                r_V_6_0_5_reg_1204 <= r_V_6_0_5_fu_84_p2;
                r_V_6_0_6_reg_1208 <= r_V_6_0_6_fu_86_p2;
                r_V_6_0_7_reg_1212 <= r_V_6_0_7_fu_92_p2;
                r_V_6_1_1_reg_1220 <= r_V_6_1_1_fu_82_p2;
                r_V_6_1_2_reg_1224 <= r_V_6_1_2_fu_90_p2;
                r_V_6_1_3_reg_1228 <= r_V_6_1_3_fu_87_p2;
                r_V_6_1_4_reg_1232 <= r_V_6_1_4_fu_91_p2;
                r_V_6_1_5_reg_1236 <= r_V_6_1_5_fu_93_p2;
                r_V_6_1_6_reg_1240 <= r_V_6_1_6_fu_94_p2;
                r_V_6_1_7_reg_1244 <= r_V_6_1_7_fu_80_p2;
                r_V_6_1_reg_1216 <= r_V_6_1_fu_89_p2;
                r_V_6_reg_1184 <= r_V_6_fu_81_p2;
            end if;
        end if;
    end process;
    acc_1_V_fu_1297_p2 <= std_logic_vector(unsigned(r_V_6_0_1_reg_1188) + unsigned(tmp1_fu_1291_p2));
    acc_2_V_fu_1309_p2 <= std_logic_vector(unsigned(r_V_6_0_2_reg_1192) + unsigned(tmp2_fu_1303_p2));
    acc_3_V_fu_1321_p2 <= std_logic_vector(unsigned(r_V_6_0_3_reg_1196) + unsigned(tmp3_fu_1315_p2));
    acc_4_V_fu_1333_p2 <= std_logic_vector(unsigned(r_V_6_0_4_reg_1200) + unsigned(tmp4_fu_1327_p2));
    acc_5_V_fu_1345_p2 <= std_logic_vector(unsigned(r_V_6_0_5_reg_1204) + unsigned(tmp5_fu_1339_p2));
    acc_6_V_fu_1357_p2 <= std_logic_vector(unsigned(r_V_6_0_6_reg_1208) + unsigned(tmp6_fu_1351_p2));
    acc_7_V_fu_1369_p2 <= std_logic_vector(unsigned(r_V_6_0_7_reg_1212) + unsigned(tmp7_fu_1363_p2));
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_return_0_assign_proc : process(res_0_V_write_assign_fu_1285_p2, ap_ce_reg, ap_return_0_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_0 <= ap_return_0_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_0 <= res_0_V_write_assign_fu_1285_p2;
        end if; 
    end process;


    ap_return_1_assign_proc : process(acc_1_V_fu_1297_p2, ap_ce_reg, ap_return_1_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_1 <= ap_return_1_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_1 <= acc_1_V_fu_1297_p2;
        end if; 
    end process;


    ap_return_2_assign_proc : process(acc_2_V_fu_1309_p2, ap_ce_reg, ap_return_2_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_2 <= ap_return_2_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_2 <= acc_2_V_fu_1309_p2;
        end if; 
    end process;


    ap_return_3_assign_proc : process(acc_3_V_fu_1321_p2, ap_ce_reg, ap_return_3_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_3 <= ap_return_3_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_3 <= acc_3_V_fu_1321_p2;
        end if; 
    end process;


    ap_return_4_assign_proc : process(acc_4_V_fu_1333_p2, ap_ce_reg, ap_return_4_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_4 <= ap_return_4_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_4 <= acc_4_V_fu_1333_p2;
        end if; 
    end process;


    ap_return_5_assign_proc : process(acc_5_V_fu_1345_p2, ap_ce_reg, ap_return_5_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_5 <= ap_return_5_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_5 <= acc_5_V_fu_1345_p2;
        end if; 
    end process;


    ap_return_6_assign_proc : process(acc_6_V_fu_1357_p2, ap_ce_reg, ap_return_6_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_6 <= ap_return_6_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_6 <= acc_6_V_fu_1357_p2;
        end if; 
    end process;


    ap_return_7_assign_proc : process(acc_7_V_fu_1369_p2, ap_ce_reg, ap_return_7_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_7 <= ap_return_7_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_7 <= acc_7_V_fu_1369_p2;
        end if; 
    end process;

    r_V_1_fu_1261_p4 <= data_V_read(49 downto 32);
    r_V_6_0_1_fu_85_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv18_3F07D) * signed(tmp_28_fu_1249_p1))), 18));
    r_V_6_0_2_fu_95_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv18_3E06D) * signed(tmp_28_fu_1249_p1))), 18));
    r_V_6_0_3_fu_88_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv18_15A3) * signed(tmp_28_fu_1249_p1))), 18));
    r_V_6_0_4_fu_83_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv18_1960) * signed(tmp_28_fu_1249_p1))), 18));
    r_V_6_0_5_fu_84_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv18_1FE5) * signed(tmp_28_fu_1249_p1))), 18));
    r_V_6_0_6_fu_86_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv18_365E) * signed(tmp_28_fu_1249_p1))), 18));
    r_V_6_0_7_fu_92_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv18_2452) * signed(tmp_28_fu_1249_p1))), 18));
    r_V_6_1_1_fu_82_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv18_3E12E) * signed(r_V_1_fu_1261_p4))), 18));
    r_V_6_1_2_fu_90_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv18_3ED92) * signed(r_V_1_fu_1261_p4))), 18));
    r_V_6_1_3_fu_87_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv18_13FD) * signed(r_V_1_fu_1261_p4))), 18));
    r_V_6_1_4_fu_91_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv18_3D6C9) * signed(r_V_1_fu_1261_p4))), 18));
    r_V_6_1_5_fu_93_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv18_7DF) * signed(r_V_1_fu_1261_p4))), 18));
    r_V_6_1_6_fu_94_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv18_3EA8D) * signed(r_V_1_fu_1261_p4))), 18));
    r_V_6_1_7_fu_80_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv18_3F43B) * signed(r_V_1_fu_1261_p4))), 18));
    r_V_6_1_fu_89_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv18_1308) * signed(r_V_1_fu_1261_p4))), 18));
    r_V_6_fu_81_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv18_3EDF4) * signed(tmp_28_fu_1249_p1))), 18));
    res_0_V_write_assign_fu_1285_p2 <= std_logic_vector(unsigned(r_V_6_reg_1184) + unsigned(tmp_fu_1279_p2));
    tmp1_fu_1291_p2 <= std_logic_vector(unsigned(ap_const_lv18_6FA) + unsigned(r_V_6_1_1_reg_1220));
    tmp2_fu_1303_p2 <= std_logic_vector(unsigned(ap_const_lv18_F08) + unsigned(r_V_6_1_2_reg_1224));
    tmp3_fu_1315_p2 <= std_logic_vector(unsigned(ap_const_lv18_145D) + unsigned(r_V_6_1_3_reg_1228));
    tmp4_fu_1327_p2 <= std_logic_vector(signed(ap_const_lv18_3F5A9) + signed(r_V_6_1_4_reg_1232));
    tmp5_fu_1339_p2 <= std_logic_vector(signed(ap_const_lv18_3FCF6) + signed(r_V_6_1_5_reg_1236));
    tmp6_fu_1351_p2 <= std_logic_vector(unsigned(ap_const_lv18_26C) + unsigned(r_V_6_1_6_reg_1240));
    tmp7_fu_1363_p2 <= std_logic_vector(signed(ap_const_lv18_3FA86) + signed(r_V_6_1_7_reg_1244));
    tmp_28_fu_1249_p1 <= data_V_read(18 - 1 downto 0);
    tmp_fu_1279_p2 <= std_logic_vector(unsigned(ap_const_lv18_9D9) + unsigned(r_V_6_1_reg_1216));
end behav;
