// Seed: 1446763926
module module_0;
  always id_1 <= 1;
  module_2 modCall_1 ();
endmodule
module module_1 (
    output tri1 id_0,
    input  wire id_1
);
  wire id_3;
  assign id_0 = 1;
  wire id_4, id_5;
  module_0 modCall_1 ();
endmodule
module module_2;
  supply1 id_1;
  wire id_2;
  assign id_1 = -1;
  assign module_0.id_1 = 0;
endmodule
module module_3 (
    output supply1 id_0,
    input tri0 id_1,
    input uwire id_2,
    output supply1 id_3,
    input wor id_4,
    input supply0 id_5,
    input wand id_6,
    output logic id_7,
    input tri0 id_8,
    input supply1 id_9,
    output supply0 id_10
);
  tri1 id_12;
  always
  `define pp_13 0
  tri id_14;
  module_2 modCall_1 ();
  assign modCall_1.id_1 = 0;
  always_latch if (id_14) id_7 <= 1;
  assign id_12 = id_4;
  wire id_15;
endmodule
