{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1544543113220 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition " "Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544543113236 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 11 16:45:12 2018 " "Processing started: Tue Dec 11 16:45:12 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544543113236 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543113236 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off radioberry -c radioberry " "Command: quartus_map --read_settings_files=on --write_settings_files=off radioberry -c radioberry" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543113236 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" { { "Info" "IQCU_OPT_MODE_OVERRIDE" "Perform Register Retiming for Performance On " "Mode behavior is affected by advanced setting Perform Register Retiming for Performance (default for this mode is On)" {  } {  } 0 16304 "Mode behavior is affected by advanced setting %1!s! (default for this mode is %2!s!)" 0 0 "Design Software" 0 -1 1544543115429 ""}  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543115429 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1544543115596 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1544543115596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cyclone_ip/commandfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cyclone_ip/commandfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 commandFIFO " "Found entity 1: commandFIFO" {  } { { "rtl/cyclone_ip/commandFIFO.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/cyclone_ip/commandFIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543158907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543158907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ad9866.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ad9866.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad9866 " "Found entity 1: ad9866" {  } { { "rtl/ad9866.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/ad9866.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543158914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543158914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ddr_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ddr_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr_mux " "Found entity 1: ddr_mux" {  } { { "rtl/ddr_mux.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/ddr_mux.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543158931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543158931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/radioberry.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/radioberry.v" { { "Info" "ISGN_ENTITY_NAME" "1 radioberry " "Found entity 1: radioberry" {  } { { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543158968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543158968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/reset_handler.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/reset_handler.v" { { "Info" "ISGN_ENTITY_NAME" "1 reset_handler " "Found entity 1: reset_handler" {  } { { "rtl/reset_handler.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/reset_handler.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543158994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543158994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/spi_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/spi_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_slave " "Found entity 1: spi_slave" {  } { { "rtl/spi_slave.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/spi_slave.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543159003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543159003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/timescale.v 0 0 " "Found 0 design units, including 0 entities, in source file rtl/timescale.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543159008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 transmitter " "Found entity 1: transmitter" {  } { { "rtl/transmitter.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/transmitter.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543159014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543159014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cyclone_ip/rxfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cyclone_ip/rxfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 rxFIFO " "Found entity 1: rxFIFO" {  } { { "rtl/cyclone_ip/rxFIFO.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/cyclone_ip/rxFIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543159029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543159029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cyclone_ip/txfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cyclone_ip/txfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 txFIFO " "Found entity 1: txFIFO" {  } { { "rtl/cyclone_ip/txFIFO.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/cyclone_ip/txFIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543159038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543159038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cyclone_ip/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cyclone_ip/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "rtl/cyclone_ip/counter.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/cyclone_ip/counter.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543159062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543159062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cyclone_ip/sqroot.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cyclone_ip/sqroot.v" { { "Info" "ISGN_ENTITY_NAME" "1 sqroot " "Found entity 1: sqroot" {  } { { "rtl/cyclone_ip/sqroot.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/cyclone_ip/sqroot.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543159087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543159087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cyclone_ip/square.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cyclone_ip/square.v" { { "Info" "ISGN_ENTITY_NAME" "1 square " "Found entity 1: square" {  } { { "rtl/cyclone_ip/square.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/cyclone_ip/square.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543159102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543159102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cyclone_ip/ad9866pll.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cyclone_ip/ad9866pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad9866pll " "Found entity 1: ad9866pll" {  } { { "rtl/cyclone_ip/ad9866pll.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/cyclone_ip/ad9866pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543159131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543159131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/radio_openhpsdr/cic.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/radio_openhpsdr/cic.v" { { "Info" "ISGN_ENTITY_NAME" "1 cic " "Found entity 1: cic" {  } { { "rtl/radio_openhpsdr/cic.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/cic.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543159153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543159153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/radio_openhpsdr/cicinterpm5.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/radio_openhpsdr/cicinterpm5.v" { { "Info" "ISGN_ENTITY_NAME" "1 CicInterpM5 " "Found entity 1: CicInterpM5" {  } { { "rtl/radio_openhpsdr/CicInterpM5.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/CicInterpM5.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543159161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543159161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/radio_openhpsdr/cic_comb.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/radio_openhpsdr/cic_comb.v" { { "Info" "ISGN_ENTITY_NAME" "1 cic_comb " "Found entity 1: cic_comb" {  } { { "rtl/radio_openhpsdr/cic_comb.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/cic_comb.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543159183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543159183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/radio_openhpsdr/cic_integrator.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/radio_openhpsdr/cic_integrator.v" { { "Info" "ISGN_ENTITY_NAME" "1 cic_integrator " "Found entity 1: cic_integrator" {  } { { "rtl/radio_openhpsdr/cic_integrator.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/cic_integrator.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543159203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543159203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/radio_openhpsdr/cordic.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/radio_openhpsdr/cordic.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordic " "Found entity 1: cordic" {  } { { "rtl/radio_openhpsdr/cordic.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/cordic.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543159229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543159229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/radio_openhpsdr/cpl_cordic.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/radio_openhpsdr/cpl_cordic.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpl_cordic " "Found entity 1: cpl_cordic" {  } { { "rtl/radio_openhpsdr/cpl_cordic.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/cpl_cordic.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543159252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543159252 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "firfilt.v(270) " "Verilog HDL information at firfilt.v(270): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/radio_openhpsdr/firfilt.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/firfilt.v" 270 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1544543159272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/radio_openhpsdr/firfilt.v 2 2 " "Found 2 design units, including 2 entities, in source file rtl/radio_openhpsdr/firfilt.v" { { "Info" "ISGN_ENTITY_NAME" "1 firX8R8 " "Found entity 1: firX8R8" {  } { { "rtl/radio_openhpsdr/firfilt.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/firfilt.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543159274 ""} { "Info" "ISGN_ENTITY_NAME" "2 fir256 " "Found entity 2: fir256" {  } { { "rtl/radio_openhpsdr/firfilt.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/firfilt.v" 210 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543159274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543159274 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "rtl/radio_openhpsdr/radio.v " "Can't analyze file -- file rtl/radio_openhpsdr/radio.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1544543159283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/radio_openhpsdr/receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/radio_openhpsdr/receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 receiver " "Found entity 1: receiver" {  } { { "rtl/radio_openhpsdr/receiver.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/receiver.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543159290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543159290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/radio_openhpsdr/varcic.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/radio_openhpsdr/varcic.v" { { "Info" "ISGN_ENTITY_NAME" "1 varcic " "Found entity 1: varcic" {  } { { "rtl/radio_openhpsdr/varcic.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/varcic.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543159298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543159298 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rAddr raddr FirInterp5_1025_EER.v(114) " "Verilog HDL Declaration information at FirInterp5_1025_EER.v(114): object \"rAddr\" differs only in case from object \"raddr\" in the same scope" {  } { { "rtl/radio_openhpsdr/FirInterp5_1025_EER.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/FirInterp5_1025_EER.v" 114 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544543159320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/radio_openhpsdr/firinterp5_1025_eer.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/radio_openhpsdr/firinterp5_1025_eer.v" { { "Info" "ISGN_ENTITY_NAME" "1 FirInterp5_1025_EER " "Found entity 1: FirInterp5_1025_EER" {  } { { "rtl/radio_openhpsdr/FirInterp5_1025_EER.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/FirInterp5_1025_EER.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543159321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543159321 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rAddr raddr FirInterp8_1024.v(115) " "Verilog HDL Declaration information at FirInterp8_1024.v(115): object \"rAddr\" differs only in case from object \"raddr\" in the same scope" {  } { { "rtl/radio_openhpsdr/FirInterp8_1024.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/FirInterp8_1024.v" 115 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544543159341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/radio_openhpsdr/firinterp8_1024.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/radio_openhpsdr/firinterp8_1024.v" { { "Info" "ISGN_ENTITY_NAME" "1 FirInterp8_1024 " "Found entity 1: FirInterp8_1024" {  } { { "rtl/radio_openhpsdr/FirInterp8_1024.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/FirInterp8_1024.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543159342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543159342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/radio_openhpsdr/firram36.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/radio_openhpsdr/firram36.v" { { "Info" "ISGN_ENTITY_NAME" "1 firram36 " "Found entity 1: firram36" {  } { { "rtl/radio_openhpsdr/firram36.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/firram36.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543159361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543159361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/radio_openhpsdr/firram36i_1024.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/radio_openhpsdr/firram36i_1024.v" { { "Info" "ISGN_ENTITY_NAME" "1 firram36I_1024 " "Found entity 1: firram36I_1024" {  } { { "rtl/radio_openhpsdr/firram36I_1024.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/firram36I_1024.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543159380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543159380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/radio_openhpsdr/firram36i_205.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/radio_openhpsdr/firram36i_205.v" { { "Info" "ISGN_ENTITY_NAME" "1 firram36I_205 " "Found entity 1: firram36I_205" {  } { { "rtl/radio_openhpsdr/firram36I_205.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/firram36I_205.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543159402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543159402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/radio_openhpsdr/firrom1_1025.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/radio_openhpsdr/firrom1_1025.v" { { "Info" "ISGN_ENTITY_NAME" "1 firrom1_1025 " "Found entity 1: firrom1_1025" {  } { { "rtl/radio_openhpsdr/firrom1_1025.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/firrom1_1025.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543159419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543159419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/radio_openhpsdr/firrom/firromh.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/radio_openhpsdr/firrom/firromh.v" { { "Info" "ISGN_ENTITY_NAME" "1 firromH " "Found entity 1: firromH" {  } { { "rtl/radio_openhpsdr/firrom/firromH.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/firrom/firromH.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543159434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543159434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/radio_openhpsdr/firrom/firromi_1024.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/radio_openhpsdr/firrom/firromi_1024.v" { { "Info" "ISGN_ENTITY_NAME" "1 firromI_1024 " "Found entity 1: firromI_1024" {  } { { "rtl/radio_openhpsdr/firrom/firromI_1024.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/firrom/firromI_1024.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543159451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543159451 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ptt_out radioberry.v(117) " "Verilog HDL Implicit Net warning at radioberry.v(117): created implicit net for \"ptt_out\"" {  } { { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v" 117 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543159452 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rx2_samples radioberry.v(349) " "Verilog HDL Implicit Net warning at radioberry.v(349): created implicit net for \"rx2_samples\"" {  } { { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v" 349 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543159453 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CW_RF radioberry.v(386) " "Verilog HDL Implicit Net warning at radioberry.v(386): created implicit net for \"CW_RF\"" {  } { { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v" 386 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543159453 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "radioberry " "Elaborating entity \"radioberry\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1544543161236 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ptt_out radioberry.v(117) " "Verilog HDL or VHDL warning at radioberry.v(117): object \"ptt_out\" assigned a value but never read" {  } { { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544543161282 "|radioberry"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx2_samples radioberry.v(349) " "Verilog HDL or VHDL warning at radioberry.v(349): object \"rx2_samples\" assigned a value but never read" {  } { { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v" 349 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544543161282 "|radioberry"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad9866 ad9866:ad9866_inst " "Elaborating entity \"ad9866\" for hierarchy \"ad9866:ad9866_inst\"" {  } { { "rtl/radioberry.v" "ad9866_inst" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543161286 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "initarrayv ad9866.v(87) " "Verilog HDL Always Construct warning at ad9866.v(87): inferring latch(es) for variable \"initarrayv\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/ad9866.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/ad9866.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1544543161306 "|radioberry|ad9866:ad9866_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "datain ad9866.v(87) " "Verilog HDL Always Construct warning at ad9866.v(87): inferring latch(es) for variable \"datain\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/ad9866.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/ad9866.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1544543161306 "|radioberry|ad9866:ad9866_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ad9866.v(143) " "Verilog HDL assignment warning at ad9866.v(143): truncated value with size 32 to match size of target (4)" {  } { { "rtl/ad9866.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/ad9866.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544543161306 "|radioberry|ad9866:ad9866_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datain\[0\] ad9866.v(97) " "Inferred latch for \"datain\[0\]\" at ad9866.v(97)" {  } { { "rtl/ad9866.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/ad9866.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543161306 "|radioberry|ad9866:ad9866_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datain\[1\] ad9866.v(97) " "Inferred latch for \"datain\[1\]\" at ad9866.v(97)" {  } { { "rtl/ad9866.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/ad9866.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543161306 "|radioberry|ad9866:ad9866_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datain\[2\] ad9866.v(97) " "Inferred latch for \"datain\[2\]\" at ad9866.v(97)" {  } { { "rtl/ad9866.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/ad9866.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543161306 "|radioberry|ad9866:ad9866_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datain\[3\] ad9866.v(97) " "Inferred latch for \"datain\[3\]\" at ad9866.v(97)" {  } { { "rtl/ad9866.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/ad9866.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543161306 "|radioberry|ad9866:ad9866_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datain\[4\] ad9866.v(97) " "Inferred latch for \"datain\[4\]\" at ad9866.v(97)" {  } { { "rtl/ad9866.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/ad9866.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543161306 "|radioberry|ad9866:ad9866_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datain\[5\] ad9866.v(97) " "Inferred latch for \"datain\[5\]\" at ad9866.v(97)" {  } { { "rtl/ad9866.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/ad9866.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543161306 "|radioberry|ad9866:ad9866_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datain\[6\] ad9866.v(97) " "Inferred latch for \"datain\[6\]\" at ad9866.v(97)" {  } { { "rtl/ad9866.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/ad9866.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543161306 "|radioberry|ad9866:ad9866_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datain\[7\] ad9866.v(97) " "Inferred latch for \"datain\[7\]\" at ad9866.v(97)" {  } { { "rtl/ad9866.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/ad9866.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543161306 "|radioberry|ad9866:ad9866_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datain\[8\] ad9866.v(97) " "Inferred latch for \"datain\[8\]\" at ad9866.v(97)" {  } { { "rtl/ad9866.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/ad9866.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543161306 "|radioberry|ad9866:ad9866_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datain\[9\] ad9866.v(97) " "Inferred latch for \"datain\[9\]\" at ad9866.v(97)" {  } { { "rtl/ad9866.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/ad9866.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543161306 "|radioberry|ad9866:ad9866_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datain\[10\] ad9866.v(97) " "Inferred latch for \"datain\[10\]\" at ad9866.v(97)" {  } { { "rtl/ad9866.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/ad9866.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543161306 "|radioberry|ad9866:ad9866_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datain\[11\] ad9866.v(97) " "Inferred latch for \"datain\[11\]\" at ad9866.v(97)" {  } { { "rtl/ad9866.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/ad9866.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543161306 "|radioberry|ad9866:ad9866_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datain\[12\] ad9866.v(97) " "Inferred latch for \"datain\[12\]\" at ad9866.v(97)" {  } { { "rtl/ad9866.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/ad9866.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543161306 "|radioberry|ad9866:ad9866_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datain\[13\] ad9866.v(97) " "Inferred latch for \"datain\[13\]\" at ad9866.v(97)" {  } { { "rtl/ad9866.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/ad9866.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543161306 "|radioberry|ad9866:ad9866_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datain\[14\] ad9866.v(97) " "Inferred latch for \"datain\[14\]\" at ad9866.v(97)" {  } { { "rtl/ad9866.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/ad9866.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543161306 "|radioberry|ad9866:ad9866_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datain\[15\] ad9866.v(97) " "Inferred latch for \"datain\[15\]\" at ad9866.v(97)" {  } { { "rtl/ad9866.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/ad9866.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543161307 "|radioberry|ad9866:ad9866_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "commandFIFO commandFIFO:commandFIFO_inst " "Elaborating entity \"commandFIFO\" for hierarchy \"commandFIFO:commandFIFO_inst\"" {  } { { "rtl/radioberry.v" "commandFIFO_inst" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543161308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo commandFIFO:commandFIFO_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"commandFIFO:commandFIFO_inst\|dcfifo:dcfifo_component\"" {  } { { "rtl/cyclone_ip/commandFIFO.v" "dcfifo_component" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/cyclone_ip/commandFIFO.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543162328 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "commandFIFO:commandFIFO_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"commandFIFO:commandFIFO_inst\|dcfifo:dcfifo_component\"" {  } { { "rtl/cyclone_ip/commandFIFO.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/cyclone_ip/commandFIFO.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543162347 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "commandFIFO:commandFIFO_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"commandFIFO:commandFIFO_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543162348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4 " "Parameter \"lpm_numwords\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543162348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543162348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543162348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 48 " "Parameter \"lpm_width\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543162348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 2 " "Parameter \"lpm_widthu\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543162348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543162348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 11 " "Parameter \"rdsync_delaypipe\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543162348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543162348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543162348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543162348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543162348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 11 " "Parameter \"wrsync_delaypipe\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543162348 ""}  } { { "rtl/cyclone_ip/commandFIFO.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/cyclone_ip/commandFIFO.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544543162348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_umj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_umj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_umj1 " "Found entity 1: dcfifo_umj1" {  } { { "db/dcfifo_umj1.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/dcfifo_umj1.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543162497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543162497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_umj1 commandFIFO:commandFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_umj1:auto_generated " "Elaborating entity \"dcfifo_umj1\" for hierarchy \"commandFIFO:commandFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_umj1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543162497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_g57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_g57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_g57 " "Found entity 1: a_graycounter_g57" {  } { { "db/a_graycounter_g57.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/a_graycounter_g57.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543163046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543163046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_g57 commandFIFO:commandFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_umj1:auto_generated\|a_graycounter_g57:rdptr_g1p " "Elaborating entity \"a_graycounter_g57\" for hierarchy \"commandFIFO:commandFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_umj1:auto_generated\|a_graycounter_g57:rdptr_g1p\"" {  } { { "db/dcfifo_umj1.tdf" "rdptr_g1p" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/dcfifo_umj1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543163047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_cjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_cjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_cjc " "Found entity 1: a_graycounter_cjc" {  } { { "db/a_graycounter_cjc.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/a_graycounter_cjc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543163171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543163171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_cjc commandFIFO:commandFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_umj1:auto_generated\|a_graycounter_cjc:wrptr_g1p " "Elaborating entity \"a_graycounter_cjc\" for hierarchy \"commandFIFO:commandFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_umj1:auto_generated\|a_graycounter_cjc:wrptr_g1p\"" {  } { { "db/dcfifo_umj1.tdf" "wrptr_g1p" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/dcfifo_umj1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543163173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dv61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dv61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dv61 " "Found entity 1: altsyncram_dv61" {  } { { "db/altsyncram_dv61.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/altsyncram_dv61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543163334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543163334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dv61 commandFIFO:commandFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_umj1:auto_generated\|altsyncram_dv61:fifo_ram " "Elaborating entity \"altsyncram_dv61\" for hierarchy \"commandFIFO:commandFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_umj1:auto_generated\|altsyncram_dv61:fifo_ram\"" {  } { { "db/dcfifo_umj1.tdf" "fifo_ram" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/dcfifo_umj1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543163335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0ol " "Found entity 1: alt_synch_pipe_0ol" {  } { { "db/alt_synch_pipe_0ol.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/alt_synch_pipe_0ol.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543163396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543163396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0ol commandFIFO:commandFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_umj1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp " "Elaborating entity \"alt_synch_pipe_0ol\" for hierarchy \"commandFIFO:commandFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_umj1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\"" {  } { { "db/dcfifo_umj1.tdf" "rs_dgwp" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/dcfifo_umj1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543163397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/dffpipe_hd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543163473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543163473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 commandFIFO:commandFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_umj1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\|dffpipe_hd9:dffpipe8 " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"commandFIFO:commandFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_umj1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\|dffpipe_hd9:dffpipe8\"" {  } { { "db/alt_synch_pipe_0ol.tdf" "dffpipe8" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/alt_synch_pipe_0ol.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543163474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_166.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_166.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_166 " "Found entity 1: cmpr_166" {  } { { "db/cmpr_166.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/cmpr_166.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543163612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543163612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_166 commandFIFO:commandFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_umj1:auto_generated\|cmpr_166:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_166\" for hierarchy \"commandFIFO:commandFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_umj1:auto_generated\|cmpr_166:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_umj1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/dcfifo_umj1.tdf" 74 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543163613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_066.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_066.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_066 " "Found entity 1: cmpr_066" {  } { { "db/cmpr_066.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/cmpr_066.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543163738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543163738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_066 commandFIFO:commandFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_umj1:auto_generated\|cmpr_066:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_066\" for hierarchy \"commandFIFO:commandFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_umj1:auto_generated\|cmpr_066:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_umj1.tdf" "rdempty_eq_comp1_msb" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/dcfifo_umj1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543163738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_c28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_c28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_c28 " "Found entity 1: mux_c28" {  } { { "db/mux_c28.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/mux_c28.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543163845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543163845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_c28 commandFIFO:commandFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_umj1:auto_generated\|mux_c28:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_c28\" for hierarchy \"commandFIFO:commandFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_umj1:auto_generated\|mux_c28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_umj1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/dcfifo_umj1.tdf" 82 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543163846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_slave spi_slave:spi_slave_rx_inst " "Elaborating entity \"spi_slave\" for hierarchy \"spi_slave:spi_slave_rx_inst\"" {  } { { "rtl/radioberry.v" "spi_slave_rx_inst" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543163884 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 spi_slave.v(44) " "Verilog HDL assignment warning at spi_slave.v(44): truncated value with size 32 to match size of target (7)" {  } { { "rtl/spi_slave.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/spi_slave.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544543163905 "|radioberry|spi_slave:spi_slave_rx_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_slave spi_slave:spi_slave_rx2_inst " "Elaborating entity \"spi_slave\" for hierarchy \"spi_slave:spi_slave_rx2_inst\"" {  } { { "rtl/radioberry.v" "spi_slave_rx2_inst" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543163906 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 spi_slave.v(44) " "Verilog HDL assignment warning at spi_slave.v(44): truncated value with size 32 to match size of target (7)" {  } { { "rtl/spi_slave.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/spi_slave.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544543163930 "|radioberry|spi_slave:spi_slave_rx2_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_handler reset_handler:reset_handler_inst " "Elaborating entity \"reset_handler\" for hierarchy \"reset_handler:reset_handler_inst\"" {  } { { "rtl/radioberry.v" "reset_handler_inst" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543163931 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 reset_handler.v(27) " "Verilog HDL assignment warning at reset_handler.v(27): truncated value with size 32 to match size of target (24)" {  } { { "rtl/reset_handler.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/reset_handler.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544543164020 "|radioberry|reset_handler:reset_handler_inst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Reset handler initialization done reset_handler.v(38) " "Verilog HDL Display System Task info at reset_handler.v(38): Reset handler initialization done" {  } { { "rtl/reset_handler.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/reset_handler.v" 38 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543164021 "|radioberry|reset_handler:reset_handler_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "receiver receiver:receiver_rx_inst " "Elaborating entity \"receiver\" for hierarchy \"receiver:receiver_rx_inst\"" {  } { { "rtl/radioberry.v" "receiver_rx_inst" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543164023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic receiver:receiver_rx_inst\|cordic:cordic_inst " "Elaborating entity \"cordic\" for hierarchy \"receiver:receiver_rx_inst\|cordic:cordic_inst\"" {  } { { "rtl/radio_openhpsdr/receiver.v" "cordic_inst" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/receiver.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543164047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cic receiver:receiver_rx_inst\|cic:cic_inst_I2 " "Elaborating entity \"cic\" for hierarchy \"receiver:receiver_rx_inst\|cic:cic_inst_I2\"" {  } { { "rtl/radio_openhpsdr/receiver.v" "cic_inst_I2" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/receiver.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543164094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cic_integrator receiver:receiver_rx_inst\|cic:cic_inst_I2\|cic_integrator:cic_stages\[0\].cic_integrator_inst " "Elaborating entity \"cic_integrator\" for hierarchy \"receiver:receiver_rx_inst\|cic:cic_inst_I2\|cic_integrator:cic_stages\[0\].cic_integrator_inst\"" {  } { { "rtl/radio_openhpsdr/cic.v" "cic_stages\[0\].cic_integrator_inst" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/cic.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543164118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cic_comb receiver:receiver_rx_inst\|cic:cic_inst_I2\|cic_comb:cic_stages\[0\].cic_comb_inst " "Elaborating entity \"cic_comb\" for hierarchy \"receiver:receiver_rx_inst\|cic:cic_inst_I2\|cic_comb:cic_stages\[0\].cic_comb_inst\"" {  } { { "rtl/radio_openhpsdr/cic.v" "cic_stages\[0\].cic_comb_inst" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/cic.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543164139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "varcic receiver:receiver_rx_inst\|varcic:varcic_inst_I1 " "Elaborating entity \"varcic\" for hierarchy \"receiver:receiver_rx_inst\|varcic:varcic_inst_I1\"" {  } { { "rtl/radio_openhpsdr/receiver.v" "varcic_inst_I1" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/receiver.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543164175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cic_integrator receiver:receiver_rx_inst\|varcic:varcic_inst_I1\|cic_integrator:cic_stages\[0\].cic_integrator_inst " "Elaborating entity \"cic_integrator\" for hierarchy \"receiver:receiver_rx_inst\|varcic:varcic_inst_I1\|cic_integrator:cic_stages\[0\].cic_integrator_inst\"" {  } { { "rtl/radio_openhpsdr/varcic.v" "cic_stages\[0\].cic_integrator_inst" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/varcic.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543164204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cic_comb receiver:receiver_rx_inst\|varcic:varcic_inst_I1\|cic_comb:cic_stages\[0\].cic_comb_inst " "Elaborating entity \"cic_comb\" for hierarchy \"receiver:receiver_rx_inst\|varcic:varcic_inst_I1\|cic_comb:cic_stages\[0\].cic_comb_inst\"" {  } { { "rtl/radio_openhpsdr/varcic.v" "cic_stages\[0\].cic_comb_inst" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/varcic.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543164226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firX8R8 receiver:receiver_rx_inst\|firX8R8:fir2 " "Elaborating entity \"firX8R8\" for hierarchy \"receiver:receiver_rx_inst\|firX8R8:fir2\"" {  } { { "rtl/radio_openhpsdr/receiver.v" "fir2" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/receiver.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543164345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir256 receiver:receiver_rx_inst\|firX8R8:fir2\|fir256:AE " "Elaborating entity \"fir256\" for hierarchy \"receiver:receiver_rx_inst\|firX8R8:fir2\|fir256:AE\"" {  } { { "rtl/radio_openhpsdr/firfilt.v" "AE" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/firfilt.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543164403 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 firfilt.v(274) " "Verilog HDL assignment warning at firfilt.v(274): truncated value with size 32 to match size of target (8)" {  } { { "rtl/radio_openhpsdr/firfilt.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/firfilt.v" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544543164452 "|radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firromH receiver:receiver_rx_inst\|firX8R8:fir2\|fir256:AE\|firromH:rom " "Elaborating entity \"firromH\" for hierarchy \"receiver:receiver_rx_inst\|firX8R8:fir2\|fir256:AE\|firromH:rom\"" {  } { { "rtl/radio_openhpsdr/firfilt.v" "rom" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/firfilt.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543164453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram receiver:receiver_rx_inst\|firX8R8:fir2\|fir256:AE\|firromH:rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"receiver:receiver_rx_inst\|firX8R8:fir2\|fir256:AE\|firromH:rom\|altsyncram:altsyncram_component\"" {  } { { "rtl/radio_openhpsdr/firrom/firromH.v" "altsyncram_component" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/firrom/firromH.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543164546 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "receiver:receiver_rx_inst\|firX8R8:fir2\|fir256:AE\|firromH:rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"receiver:receiver_rx_inst\|firX8R8:fir2\|fir256:AE\|firromH:rom\|altsyncram:altsyncram_component\"" {  } { { "rtl/radio_openhpsdr/firrom/firromH.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/firrom/firromH.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543164562 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "receiver:receiver_rx_inst\|firX8R8:fir2\|fir256:AE\|firromH:rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"receiver:receiver_rx_inst\|firX8R8:fir2\|fir256:AE\|firromH:rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543164562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543164562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543164562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file coefL4AE.mif " "Parameter \"init_file\" = \"coefL4AE.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543164562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543164562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543164562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543164562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543164562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543164562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543164562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543164562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543164562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 18 " "Parameter \"width_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543164562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543164562 ""}  } { { "rtl/radio_openhpsdr/firrom/firromH.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/firrom/firromH.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544543164562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dd91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dd91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dd91 " "Found entity 1: altsyncram_dd91" {  } { { "db/altsyncram_dd91.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/altsyncram_dd91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543164666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543164666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dd91 receiver:receiver_rx_inst\|firX8R8:fir2\|fir256:AE\|firromH:rom\|altsyncram:altsyncram_component\|altsyncram_dd91:auto_generated " "Elaborating entity \"altsyncram_dd91\" for hierarchy \"receiver:receiver_rx_inst\|firX8R8:fir2\|fir256:AE\|firromH:rom\|altsyncram:altsyncram_component\|altsyncram_dd91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543164667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firram36 receiver:receiver_rx_inst\|firX8R8:fir2\|fir256:AE\|firram36:ram " "Elaborating entity \"firram36\" for hierarchy \"receiver:receiver_rx_inst\|firX8R8:fir2\|fir256:AE\|firram36:ram\"" {  } { { "rtl/radio_openhpsdr/firfilt.v" "ram" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/firfilt.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543164699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram receiver:receiver_rx_inst\|firX8R8:fir2\|fir256:AE\|firram36:ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"receiver:receiver_rx_inst\|firX8R8:fir2\|fir256:AE\|firram36:ram\|altsyncram:altsyncram_component\"" {  } { { "rtl/radio_openhpsdr/firram36.v" "altsyncram_component" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/firram36.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543164776 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "receiver:receiver_rx_inst\|firX8R8:fir2\|fir256:AE\|firram36:ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"receiver:receiver_rx_inst\|firX8R8:fir2\|fir256:AE\|firram36:ram\|altsyncram:altsyncram_component\"" {  } { { "rtl/radio_openhpsdr/firram36.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/firram36.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543164796 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "receiver:receiver_rx_inst\|firX8R8:fir2\|fir256:AE\|firram36:ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"receiver:receiver_rx_inst\|firX8R8:fir2\|fir256:AE\|firram36:ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543164796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543164796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543164796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543164796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543164796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543164796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543164796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543164796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543164796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543164796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543164796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543164796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543164796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543164796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543164796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543164796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 36 " "Parameter \"width_a\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543164796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 36 " "Parameter \"width_b\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543164796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543164796 ""}  } { { "rtl/radio_openhpsdr/firram36.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/firram36.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544543164796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pin1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pin1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pin1 " "Found entity 1: altsyncram_pin1" {  } { { "db/altsyncram_pin1.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/altsyncram_pin1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543164919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543164919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pin1 receiver:receiver_rx_inst\|firX8R8:fir2\|fir256:AE\|firram36:ram\|altsyncram:altsyncram_component\|altsyncram_pin1:auto_generated " "Elaborating entity \"altsyncram_pin1\" for hierarchy \"receiver:receiver_rx_inst\|firX8R8:fir2\|fir256:AE\|firram36:ram\|altsyncram:altsyncram_component\|altsyncram_pin1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543164920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir256 receiver:receiver_rx_inst\|firX8R8:fir2\|fir256:BF " "Elaborating entity \"fir256\" for hierarchy \"receiver:receiver_rx_inst\|firX8R8:fir2\|fir256:BF\"" {  } { { "rtl/radio_openhpsdr/firfilt.v" "BF" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/firfilt.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543164942 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 firfilt.v(274) " "Verilog HDL assignment warning at firfilt.v(274): truncated value with size 32 to match size of target (8)" {  } { { "rtl/radio_openhpsdr/firfilt.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/firfilt.v" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544543164973 "|radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firromH receiver:receiver_rx_inst\|firX8R8:fir2\|fir256:BF\|firromH:rom " "Elaborating entity \"firromH\" for hierarchy \"receiver:receiver_rx_inst\|firX8R8:fir2\|fir256:BF\|firromH:rom\"" {  } { { "rtl/radio_openhpsdr/firfilt.v" "rom" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/firfilt.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543164974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram receiver:receiver_rx_inst\|firX8R8:fir2\|fir256:BF\|firromH:rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"receiver:receiver_rx_inst\|firX8R8:fir2\|fir256:BF\|firromH:rom\|altsyncram:altsyncram_component\"" {  } { { "rtl/radio_openhpsdr/firrom/firromH.v" "altsyncram_component" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/firrom/firromH.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543165022 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "receiver:receiver_rx_inst\|firX8R8:fir2\|fir256:BF\|firromH:rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"receiver:receiver_rx_inst\|firX8R8:fir2\|fir256:BF\|firromH:rom\|altsyncram:altsyncram_component\"" {  } { { "rtl/radio_openhpsdr/firrom/firromH.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/firrom/firromH.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543165039 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "receiver:receiver_rx_inst\|firX8R8:fir2\|fir256:BF\|firromH:rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"receiver:receiver_rx_inst\|firX8R8:fir2\|fir256:BF\|firromH:rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543165039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543165039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543165039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file coefL4BF.mif " "Parameter \"init_file\" = \"coefL4BF.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543165039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543165039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543165039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543165039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543165039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543165039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543165039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543165039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543165039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 18 " "Parameter \"width_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543165039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543165039 ""}  } { { "rtl/radio_openhpsdr/firrom/firromH.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/firrom/firromH.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544543165039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fd91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fd91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fd91 " "Found entity 1: altsyncram_fd91" {  } { { "db/altsyncram_fd91.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/altsyncram_fd91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543165146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543165146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fd91 receiver:receiver_rx_inst\|firX8R8:fir2\|fir256:BF\|firromH:rom\|altsyncram:altsyncram_component\|altsyncram_fd91:auto_generated " "Elaborating entity \"altsyncram_fd91\" for hierarchy \"receiver:receiver_rx_inst\|firX8R8:fir2\|fir256:BF\|firromH:rom\|altsyncram:altsyncram_component\|altsyncram_fd91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543165147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir256 receiver:receiver_rx_inst\|firX8R8:fir2\|fir256:CG " "Elaborating entity \"fir256\" for hierarchy \"receiver:receiver_rx_inst\|firX8R8:fir2\|fir256:CG\"" {  } { { "rtl/radio_openhpsdr/firfilt.v" "CG" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/firfilt.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543165199 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 firfilt.v(274) " "Verilog HDL assignment warning at firfilt.v(274): truncated value with size 32 to match size of target (8)" {  } { { "rtl/radio_openhpsdr/firfilt.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/firfilt.v" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544543165220 "|radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firromH receiver:receiver_rx_inst\|firX8R8:fir2\|fir256:CG\|firromH:rom " "Elaborating entity \"firromH\" for hierarchy \"receiver:receiver_rx_inst\|firX8R8:fir2\|fir256:CG\|firromH:rom\"" {  } { { "rtl/radio_openhpsdr/firfilt.v" "rom" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/firfilt.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543165222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram receiver:receiver_rx_inst\|firX8R8:fir2\|fir256:CG\|firromH:rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"receiver:receiver_rx_inst\|firX8R8:fir2\|fir256:CG\|firromH:rom\|altsyncram:altsyncram_component\"" {  } { { "rtl/radio_openhpsdr/firrom/firromH.v" "altsyncram_component" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/firrom/firromH.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543165243 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "receiver:receiver_rx_inst\|firX8R8:fir2\|fir256:CG\|firromH:rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"receiver:receiver_rx_inst\|firX8R8:fir2\|fir256:CG\|firromH:rom\|altsyncram:altsyncram_component\"" {  } { { "rtl/radio_openhpsdr/firrom/firromH.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/firrom/firromH.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543165260 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "receiver:receiver_rx_inst\|firX8R8:fir2\|fir256:CG\|firromH:rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"receiver:receiver_rx_inst\|firX8R8:fir2\|fir256:CG\|firromH:rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543165260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543165260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543165260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file coefL4CG.mif " "Parameter \"init_file\" = \"coefL4CG.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543165260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543165260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543165260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543165260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543165260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543165260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543165260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543165260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543165260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 18 " "Parameter \"width_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543165260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543165260 ""}  } { { "rtl/radio_openhpsdr/firrom/firromH.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/firrom/firromH.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544543165260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hd91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hd91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hd91 " "Found entity 1: altsyncram_hd91" {  } { { "db/altsyncram_hd91.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/altsyncram_hd91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543165360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543165360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hd91 receiver:receiver_rx_inst\|firX8R8:fir2\|fir256:CG\|firromH:rom\|altsyncram:altsyncram_component\|altsyncram_hd91:auto_generated " "Elaborating entity \"altsyncram_hd91\" for hierarchy \"receiver:receiver_rx_inst\|firX8R8:fir2\|fir256:CG\|firromH:rom\|altsyncram:altsyncram_component\|altsyncram_hd91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543165361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir256 receiver:receiver_rx_inst\|firX8R8:fir2\|fir256:DH " "Elaborating entity \"fir256\" for hierarchy \"receiver:receiver_rx_inst\|firX8R8:fir2\|fir256:DH\"" {  } { { "rtl/radio_openhpsdr/firfilt.v" "DH" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/firfilt.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543165428 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 firfilt.v(274) " "Verilog HDL assignment warning at firfilt.v(274): truncated value with size 32 to match size of target (8)" {  } { { "rtl/radio_openhpsdr/firfilt.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/firfilt.v" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544543165534 "|radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firromH receiver:receiver_rx_inst\|firX8R8:fir2\|fir256:DH\|firromH:rom " "Elaborating entity \"firromH\" for hierarchy \"receiver:receiver_rx_inst\|firX8R8:fir2\|fir256:DH\|firromH:rom\"" {  } { { "rtl/radio_openhpsdr/firfilt.v" "rom" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/firfilt.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543165535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram receiver:receiver_rx_inst\|firX8R8:fir2\|fir256:DH\|firromH:rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"receiver:receiver_rx_inst\|firX8R8:fir2\|fir256:DH\|firromH:rom\|altsyncram:altsyncram_component\"" {  } { { "rtl/radio_openhpsdr/firrom/firromH.v" "altsyncram_component" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/firrom/firromH.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543165565 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "receiver:receiver_rx_inst\|firX8R8:fir2\|fir256:DH\|firromH:rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"receiver:receiver_rx_inst\|firX8R8:fir2\|fir256:DH\|firromH:rom\|altsyncram:altsyncram_component\"" {  } { { "rtl/radio_openhpsdr/firrom/firromH.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/firrom/firromH.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543165583 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "receiver:receiver_rx_inst\|firX8R8:fir2\|fir256:DH\|firromH:rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"receiver:receiver_rx_inst\|firX8R8:fir2\|fir256:DH\|firromH:rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543165584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543165584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543165584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file coefL4DH.mif " "Parameter \"init_file\" = \"coefL4DH.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543165584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543165584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543165584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543165584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543165584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543165584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543165584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543165584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543165584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 18 " "Parameter \"width_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543165584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543165584 ""}  } { { "rtl/radio_openhpsdr/firrom/firromH.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/firrom/firromH.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544543165584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jd91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jd91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jd91 " "Found entity 1: altsyncram_jd91" {  } { { "db/altsyncram_jd91.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/altsyncram_jd91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543165720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543165720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jd91 receiver:receiver_rx_inst\|firX8R8:fir2\|fir256:DH\|firromH:rom\|altsyncram:altsyncram_component\|altsyncram_jd91:auto_generated " "Elaborating entity \"altsyncram_jd91\" for hierarchy \"receiver:receiver_rx_inst\|firX8R8:fir2\|fir256:DH\|firromH:rom\|altsyncram:altsyncram_component\|altsyncram_jd91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543165721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rxFIFO rxFIFO:rx1_FIFO_inst " "Elaborating entity \"rxFIFO\" for hierarchy \"rxFIFO:rx1_FIFO_inst\"" {  } { { "rtl/radioberry.v" "rx1_FIFO_inst" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543166017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo rxFIFO:rx1_FIFO_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"rxFIFO:rx1_FIFO_inst\|dcfifo:dcfifo_component\"" {  } { { "rtl/cyclone_ip/rxFIFO.v" "dcfifo_component" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/cyclone_ip/rxFIFO.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543166607 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rxFIFO:rx1_FIFO_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"rxFIFO:rx1_FIFO_inst\|dcfifo:dcfifo_component\"" {  } { { "rtl/cyclone_ip/rxFIFO.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/cyclone_ip/rxFIFO.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543166610 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rxFIFO:rx1_FIFO_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"rxFIFO:rx1_FIFO_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543166610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543166610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543166610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543166610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 48 " "Parameter \"lpm_width\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543166610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543166610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543166610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 11 " "Parameter \"rdsync_delaypipe\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543166610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543166610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543166610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543166610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543166610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 11 " "Parameter \"wrsync_delaypipe\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543166610 ""}  } { { "rtl/cyclone_ip/rxFIFO.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/cyclone_ip/rxFIFO.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544543166610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_nkk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_nkk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_nkk1 " "Found entity 1: dcfifo_nkk1" {  } { { "db/dcfifo_nkk1.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/dcfifo_nkk1.tdf" 45 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543166699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543166699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_nkk1 rxFIFO:rx1_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_nkk1:auto_generated " "Elaborating entity \"dcfifo_nkk1\" for hierarchy \"rxFIFO:rx1_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_nkk1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543166700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_0ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_0ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_0ib " "Found entity 1: a_gray2bin_0ib" {  } { { "db/a_gray2bin_0ib.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/a_gray2bin_0ib.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543166730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543166730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_0ib rxFIFO:rx1_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_nkk1:auto_generated\|a_gray2bin_0ib:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_0ib\" for hierarchy \"rxFIFO:rx1_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_nkk1:auto_generated\|a_gray2bin_0ib:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_nkk1.tdf" "wrptr_g_gray2bin" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/dcfifo_nkk1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543166731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_v67.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_v67.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_v67 " "Found entity 1: a_graycounter_v67" {  } { { "db/a_graycounter_v67.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/a_graycounter_v67.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543166841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543166841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_v67 rxFIFO:rx1_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_nkk1:auto_generated\|a_graycounter_v67:rdptr_g1p " "Elaborating entity \"a_graycounter_v67\" for hierarchy \"rxFIFO:rx1_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_nkk1:auto_generated\|a_graycounter_v67:rdptr_g1p\"" {  } { { "db/dcfifo_nkk1.tdf" "rdptr_g1p" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/dcfifo_nkk1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543166842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_rkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_rkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_rkc " "Found entity 1: a_graycounter_rkc" {  } { { "db/a_graycounter_rkc.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/a_graycounter_rkc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543166947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543166947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_rkc rxFIFO:rx1_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_nkk1:auto_generated\|a_graycounter_rkc:wrptr_g1p " "Elaborating entity \"a_graycounter_rkc\" for hierarchy \"rxFIFO:rx1_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_nkk1:auto_generated\|a_graycounter_rkc:wrptr_g1p\"" {  } { { "db/dcfifo_nkk1.tdf" "wrptr_g1p" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/dcfifo_nkk1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543166948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b271.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b271.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b271 " "Found entity 1: altsyncram_b271" {  } { { "db/altsyncram_b271.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/altsyncram_b271.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543167069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543167069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b271 rxFIFO:rx1_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_nkk1:auto_generated\|altsyncram_b271:fifo_ram " "Elaborating entity \"altsyncram_b271\" for hierarchy \"rxFIFO:rx1_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_nkk1:auto_generated\|altsyncram_b271:fifo_ram\"" {  } { { "db/dcfifo_nkk1.tdf" "fifo_ram" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/dcfifo_nkk1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543167071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_fpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_fpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_fpl " "Found entity 1: alt_synch_pipe_fpl" {  } { { "db/alt_synch_pipe_fpl.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/alt_synch_pipe_fpl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543167109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543167109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_fpl rxFIFO:rx1_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_nkk1:auto_generated\|alt_synch_pipe_fpl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_fpl\" for hierarchy \"rxFIFO:rx1_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_nkk1:auto_generated\|alt_synch_pipe_fpl:rs_dgwp\"" {  } { { "db/dcfifo_nkk1.tdf" "rs_dgwp" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/dcfifo_nkk1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543167110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0f9 " "Found entity 1: dffpipe_0f9" {  } { { "db/dffpipe_0f9.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/dffpipe_0f9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543167143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543167143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0f9 rxFIFO:rx1_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_nkk1:auto_generated\|alt_synch_pipe_fpl:rs_dgwp\|dffpipe_0f9:dffpipe10 " "Elaborating entity \"dffpipe_0f9\" for hierarchy \"rxFIFO:rx1_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_nkk1:auto_generated\|alt_synch_pipe_fpl:rs_dgwp\|dffpipe_0f9:dffpipe10\"" {  } { { "db/alt_synch_pipe_fpl.tdf" "dffpipe10" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/alt_synch_pipe_fpl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543167144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/dffpipe_pe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543167174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543167174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 rxFIFO:rx1_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_nkk1:auto_generated\|dffpipe_pe9:ws_brp " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"rxFIFO:rx1_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_nkk1:auto_generated\|dffpipe_pe9:ws_brp\"" {  } { { "db/dcfifo_nkk1.tdf" "ws_brp" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/dcfifo_nkk1.tdf" 82 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543167175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_gpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_gpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_gpl " "Found entity 1: alt_synch_pipe_gpl" {  } { { "db/alt_synch_pipe_gpl.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/alt_synch_pipe_gpl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543167202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543167202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_gpl rxFIFO:rx1_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_nkk1:auto_generated\|alt_synch_pipe_gpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_gpl\" for hierarchy \"rxFIFO:rx1_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_nkk1:auto_generated\|alt_synch_pipe_gpl:ws_dgrp\"" {  } { { "db/dcfifo_nkk1.tdf" "ws_dgrp" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/dcfifo_nkk1.tdf" 84 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543167203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1f9 " "Found entity 1: dffpipe_1f9" {  } { { "db/dffpipe_1f9.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/dffpipe_1f9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543167230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543167230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1f9 rxFIFO:rx1_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_nkk1:auto_generated\|alt_synch_pipe_gpl:ws_dgrp\|dffpipe_1f9:dffpipe20 " "Elaborating entity \"dffpipe_1f9\" for hierarchy \"rxFIFO:rx1_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_nkk1:auto_generated\|alt_synch_pipe_gpl:ws_dgrp\|dffpipe_1f9:dffpipe20\"" {  } { { "db/alt_synch_pipe_gpl.tdf" "dffpipe20" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/alt_synch_pipe_gpl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543167230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_566.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_566.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_566 " "Found entity 1: cmpr_566" {  } { { "db/cmpr_566.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/cmpr_566.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543167309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543167309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_566 rxFIFO:rx1_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_nkk1:auto_generated\|cmpr_566:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_566\" for hierarchy \"rxFIFO:rx1_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_nkk1:auto_generated\|cmpr_566:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_nkk1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/dcfifo_nkk1.tdf" 88 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543167309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_466.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_466.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_466 " "Found entity 1: cmpr_466" {  } { { "db/cmpr_466.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/cmpr_466.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543167406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543167406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_466 rxFIFO:rx1_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_nkk1:auto_generated\|cmpr_466:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_466\" for hierarchy \"rxFIFO:rx1_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_nkk1:auto_generated\|cmpr_466:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_nkk1.tdf" "rdempty_eq_comp1_msb" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/dcfifo_nkk1.tdf" 89 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543167407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr_mux ddr_mux:ddr_mux_inst1 " "Elaborating entity \"ddr_mux\" for hierarchy \"ddr_mux:ddr_mux_inst1\"" {  } { { "rtl/radioberry.v" "ddr_mux_inst1" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543167424 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 ddr_mux.v(36) " "Verilog HDL assignment warning at ddr_mux.v(36): truncated value with size 32 to match size of target (2)" {  } { { "rtl/ddr_mux.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/ddr_mux.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544543167427 "|radioberry|ddr_mux:ddr_mux_inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_data ddr_mux.v(47) " "Verilog HDL Always Construct warning at ddr_mux.v(47): variable \"in_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/ddr_mux.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/ddr_mux.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1544543167427 "|radioberry|ddr_mux:ddr_mux_inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_data ddr_mux.v(48) " "Verilog HDL Always Construct warning at ddr_mux.v(48): variable \"in_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/ddr_mux.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/ddr_mux.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1544543167427 "|radioberry|ddr_mux:ddr_mux_inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_data ddr_mux.v(49) " "Verilog HDL Always Construct warning at ddr_mux.v(49): variable \"in_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/ddr_mux.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/ddr_mux.v" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1544543167427 "|radioberry|ddr_mux:ddr_mux_inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "txFIFO txFIFO:txFIFO_inst " "Elaborating entity \"txFIFO\" for hierarchy \"txFIFO:txFIFO_inst\"" {  } { { "rtl/radioberry.v" "txFIFO_inst" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543168007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo txFIFO:txFIFO_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"txFIFO:txFIFO_inst\|dcfifo:dcfifo_component\"" {  } { { "rtl/cyclone_ip/txFIFO.v" "dcfifo_component" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/cyclone_ip/txFIFO.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543168524 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "txFIFO:txFIFO_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"txFIFO:txFIFO_inst\|dcfifo:dcfifo_component\"" {  } { { "rtl/cyclone_ip/txFIFO.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/cyclone_ip/txFIFO.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543168525 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "txFIFO:txFIFO_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"txFIFO:txFIFO_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543168526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543168526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543168526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543168526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543168526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543168526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543168526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 11 " "Parameter \"rdsync_delaypipe\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543168526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543168526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543168526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543168526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543168526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 11 " "Parameter \"wrsync_delaypipe\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543168526 ""}  } { { "rtl/cyclone_ip/txFIFO.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/cyclone_ip/txFIFO.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544543168526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_tln1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_tln1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_tln1 " "Found entity 1: dcfifo_tln1" {  } { { "db/dcfifo_tln1.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/dcfifo_tln1.tdf" 47 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543168609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543168609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_tln1 txFIFO:txFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_tln1:auto_generated " "Elaborating entity \"dcfifo_tln1\" for hierarchy \"txFIFO:txFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_tln1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543168609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_2ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_2ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_2ib " "Found entity 1: a_gray2bin_2ib" {  } { { "db/a_gray2bin_2ib.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/a_gray2bin_2ib.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543168633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543168633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_2ib txFIFO:txFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_tln1:auto_generated\|a_gray2bin_2ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_2ib\" for hierarchy \"txFIFO:txFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_tln1:auto_generated\|a_gray2bin_2ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_tln1.tdf" "rdptr_g_gray2bin" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/dcfifo_tln1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543168634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_177.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_177.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_177 " "Found entity 1: a_graycounter_177" {  } { { "db/a_graycounter_177.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/a_graycounter_177.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543168721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543168721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_177 txFIFO:txFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_tln1:auto_generated\|a_graycounter_177:rdptr_g1p " "Elaborating entity \"a_graycounter_177\" for hierarchy \"txFIFO:txFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_tln1:auto_generated\|a_graycounter_177:rdptr_g1p\"" {  } { { "db/dcfifo_tln1.tdf" "rdptr_g1p" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/dcfifo_tln1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543168722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_tkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_tkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_tkc " "Found entity 1: a_graycounter_tkc" {  } { { "db/a_graycounter_tkc.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/a_graycounter_tkc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543168810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543168810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_tkc txFIFO:txFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_tln1:auto_generated\|a_graycounter_tkc:wrptr_g1p " "Elaborating entity \"a_graycounter_tkc\" for hierarchy \"txFIFO:txFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_tln1:auto_generated\|a_graycounter_tkc:wrptr_g1p\"" {  } { { "db/dcfifo_tln1.tdf" "wrptr_g1p" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/dcfifo_tln1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543168812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1271.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1271.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1271 " "Found entity 1: altsyncram_1271" {  } { { "db/altsyncram_1271.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/altsyncram_1271.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543168959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543168959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1271 txFIFO:txFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_tln1:auto_generated\|altsyncram_1271:fifo_ram " "Elaborating entity \"altsyncram_1271\" for hierarchy \"txFIFO:txFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_tln1:auto_generated\|altsyncram_1271:fifo_ram\"" {  } { { "db/dcfifo_tln1.tdf" "fifo_ram" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/dcfifo_tln1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543168960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/dffpipe_re9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543168979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543168979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 txFIFO:txFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_tln1:auto_generated\|dffpipe_re9:rs_brp " "Elaborating entity \"dffpipe_re9\" for hierarchy \"txFIFO:txFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_tln1:auto_generated\|dffpipe_re9:rs_brp\"" {  } { { "db/dcfifo_tln1.tdf" "rs_brp" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/dcfifo_tln1.tdf" 89 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543168980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_hpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_hpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_hpl " "Found entity 1: alt_synch_pipe_hpl" {  } { { "db/alt_synch_pipe_hpl.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/alt_synch_pipe_hpl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543169000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543169000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_hpl txFIFO:txFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_tln1:auto_generated\|alt_synch_pipe_hpl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_hpl\" for hierarchy \"txFIFO:txFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_tln1:auto_generated\|alt_synch_pipe_hpl:rs_dgwp\"" {  } { { "db/dcfifo_tln1.tdf" "rs_dgwp" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/dcfifo_tln1.tdf" 91 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543169001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2f9 " "Found entity 1: dffpipe_2f9" {  } { { "db/dffpipe_2f9.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/dffpipe_2f9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543169026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543169026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2f9 txFIFO:txFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_tln1:auto_generated\|alt_synch_pipe_hpl:rs_dgwp\|dffpipe_2f9:dffpipe13 " "Elaborating entity \"dffpipe_2f9\" for hierarchy \"txFIFO:txFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_tln1:auto_generated\|alt_synch_pipe_hpl:rs_dgwp\|dffpipe_2f9:dffpipe13\"" {  } { { "db/alt_synch_pipe_hpl.tdf" "dffpipe13" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/alt_synch_pipe_hpl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543169027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_ipl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ipl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_ipl " "Found entity 1: alt_synch_pipe_ipl" {  } { { "db/alt_synch_pipe_ipl.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/alt_synch_pipe_ipl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543169046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543169046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ipl txFIFO:txFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_tln1:auto_generated\|alt_synch_pipe_ipl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_ipl\" for hierarchy \"txFIFO:txFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_tln1:auto_generated\|alt_synch_pipe_ipl:ws_dgrp\"" {  } { { "db/dcfifo_tln1.tdf" "ws_dgrp" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/dcfifo_tln1.tdf" 94 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543169047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3f9 " "Found entity 1: dffpipe_3f9" {  } { { "db/dffpipe_3f9.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/dffpipe_3f9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543169066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543169066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3f9 txFIFO:txFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_tln1:auto_generated\|alt_synch_pipe_ipl:ws_dgrp\|dffpipe_3f9:dffpipe22 " "Elaborating entity \"dffpipe_3f9\" for hierarchy \"txFIFO:txFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_tln1:auto_generated\|alt_synch_pipe_ipl:ws_dgrp\|dffpipe_3f9:dffpipe22\"" {  } { { "db/alt_synch_pipe_ipl.tdf" "dffpipe22" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/alt_synch_pipe_ipl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543169067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_666.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_666.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_666 " "Found entity 1: cmpr_666" {  } { { "db/cmpr_666.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/cmpr_666.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543169185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543169185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_666 txFIFO:txFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_tln1:auto_generated\|cmpr_666:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_666\" for hierarchy \"txFIFO:txFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_tln1:auto_generated\|cmpr_666:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_tln1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/dcfifo_tln1.tdf" 101 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543169186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_j76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_j76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_j76 " "Found entity 1: cmpr_j76" {  } { { "db/cmpr_j76.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/cmpr_j76.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543169311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543169311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_j76 txFIFO:txFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_tln1:auto_generated\|cmpr_j76:rdfull_eq_comp " "Elaborating entity \"cmpr_j76\" for hierarchy \"txFIFO:txFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_tln1:auto_generated\|cmpr_j76:rdfull_eq_comp\"" {  } { { "db/dcfifo_tln1.tdf" "rdfull_eq_comp" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/dcfifo_tln1.tdf" 105 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543169312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transmitter transmitter:transmitter_inst " "Elaborating entity \"transmitter\" for hierarchy \"transmitter:transmitter_inst\"" {  } { { "rtl/radioberry.v" "transmitter_inst" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543169337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FirInterp8_1024 transmitter:transmitter_inst\|FirInterp8_1024:fi " "Elaborating entity \"FirInterp8_1024\" for hierarchy \"transmitter:transmitter_inst\|FirInterp8_1024:fi\"" {  } { { "rtl/transmitter.v" "fi" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/transmitter.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543169406 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 FirInterp8_1024.v(178) " "Verilog HDL assignment warning at FirInterp8_1024.v(178): truncated value with size 11 to match size of target (10)" {  } { { "rtl/radio_openhpsdr/FirInterp8_1024.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/FirInterp8_1024.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544543169413 "|radioberry|transmitter:transmitter_inst|FirInterp8_1024:fi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firromI_1024 transmitter:transmitter_inst\|FirInterp8_1024:fi\|firromI_1024:rom " "Elaborating entity \"firromI_1024\" for hierarchy \"transmitter:transmitter_inst\|FirInterp8_1024:fi\|firromI_1024:rom\"" {  } { { "rtl/radio_openhpsdr/FirInterp8_1024.v" "rom" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/FirInterp8_1024.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543169414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram transmitter:transmitter_inst\|FirInterp8_1024:fi\|firromI_1024:rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"transmitter:transmitter_inst\|FirInterp8_1024:fi\|firromI_1024:rom\|altsyncram:altsyncram_component\"" {  } { { "rtl/radio_openhpsdr/firrom/firromI_1024.v" "altsyncram_component" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/firrom/firromI_1024.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543169430 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "transmitter:transmitter_inst\|FirInterp8_1024:fi\|firromI_1024:rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"transmitter:transmitter_inst\|FirInterp8_1024:fi\|firromI_1024:rom\|altsyncram:altsyncram_component\"" {  } { { "rtl/radio_openhpsdr/firrom/firromI_1024.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/firrom/firromI_1024.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543169433 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "transmitter:transmitter_inst\|FirInterp8_1024:fi\|firromI_1024:rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"transmitter:transmitter_inst\|FirInterp8_1024:fi\|firromI_1024:rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543169433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543169433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543169433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file coefI8_1024.mif " "Parameter \"init_file\" = \"coefI8_1024.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543169433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543169433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543169433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543169433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543169433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543169433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543169433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543169433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543169433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 18 " "Parameter \"width_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543169433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543169433 ""}  } { { "rtl/radio_openhpsdr/firrom/firromI_1024.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/firrom/firromI_1024.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544543169433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1j91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1j91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1j91 " "Found entity 1: altsyncram_1j91" {  } { { "db/altsyncram_1j91.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/altsyncram_1j91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543169539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543169539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1j91 transmitter:transmitter_inst\|FirInterp8_1024:fi\|firromI_1024:rom\|altsyncram:altsyncram_component\|altsyncram_1j91:auto_generated " "Elaborating entity \"altsyncram_1j91\" for hierarchy \"transmitter:transmitter_inst\|FirInterp8_1024:fi\|firromI_1024:rom\|altsyncram:altsyncram_component\|altsyncram_1j91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543169540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firram36I_1024 transmitter:transmitter_inst\|FirInterp8_1024:fi\|firram36I_1024:ram " "Elaborating entity \"firram36I_1024\" for hierarchy \"transmitter:transmitter_inst\|FirInterp8_1024:fi\|firram36I_1024:ram\"" {  } { { "rtl/radio_openhpsdr/FirInterp8_1024.v" "ram" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/FirInterp8_1024.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543169551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram transmitter:transmitter_inst\|FirInterp8_1024:fi\|firram36I_1024:ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"transmitter:transmitter_inst\|FirInterp8_1024:fi\|firram36I_1024:ram\|altsyncram:altsyncram_component\"" {  } { { "rtl/radio_openhpsdr/firram36I_1024.v" "altsyncram_component" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/firram36I_1024.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543169565 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "transmitter:transmitter_inst\|FirInterp8_1024:fi\|firram36I_1024:ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"transmitter:transmitter_inst\|FirInterp8_1024:fi\|firram36I_1024:ram\|altsyncram:altsyncram_component\"" {  } { { "rtl/radio_openhpsdr/firram36I_1024.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/firram36I_1024.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543169568 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "transmitter:transmitter_inst\|FirInterp8_1024:fi\|firram36I_1024:ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"transmitter:transmitter_inst\|FirInterp8_1024:fi\|firram36I_1024:ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543169568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543169568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543169568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543169568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543169568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543169568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543169568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543169568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543169568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543169568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543169568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543169568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543169568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543169568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543169568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543169568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 36 " "Parameter \"width_a\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543169568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 36 " "Parameter \"width_b\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543169568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543169568 ""}  } { { "rtl/radio_openhpsdr/firram36I_1024.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/firram36I_1024.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544543169568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jin1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jin1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jin1 " "Found entity 1: altsyncram_jin1" {  } { { "db/altsyncram_jin1.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/altsyncram_jin1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543169731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543169731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jin1 transmitter:transmitter_inst\|FirInterp8_1024:fi\|firram36I_1024:ram\|altsyncram:altsyncram_component\|altsyncram_jin1:auto_generated " "Elaborating entity \"altsyncram_jin1\" for hierarchy \"transmitter:transmitter_inst\|FirInterp8_1024:fi\|firram36I_1024:ram\|altsyncram:altsyncram_component\|altsyncram_jin1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543169733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CicInterpM5 transmitter:transmitter_inst\|CicInterpM5:in2 " "Elaborating entity \"CicInterpM5\" for hierarchy \"transmitter:transmitter_inst\|CicInterpM5:in2\"" {  } { { "rtl/transmitter.v" "in2" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/transmitter.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543169740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpl_cordic transmitter:transmitter_inst\|cpl_cordic:cordic_inst " "Elaborating entity \"cpl_cordic\" for hierarchy \"transmitter:transmitter_inst\|cpl_cordic:cordic_inst\"" {  } { { "rtl/transmitter.v" "cordic_inst" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/transmitter.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543169772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FirInterp5_1025_EER FirInterp5_1025_EER:fiEER " "Elaborating entity \"FirInterp5_1025_EER\" for hierarchy \"FirInterp5_1025_EER:fiEER\"" {  } { { "rtl/radioberry.v" "fiEER" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543170389 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 9 FirInterp5_1025_EER.v(175) " "Verilog HDL assignment warning at FirInterp5_1025_EER.v(175): truncated value with size 11 to match size of target (9)" {  } { { "rtl/radio_openhpsdr/FirInterp5_1025_EER.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/FirInterp5_1025_EER.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544543170397 "|radioberry|FirInterp5_1025_EER:fiEER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firrom1_1025 FirInterp5_1025_EER:fiEER\|firrom1_1025:rom " "Elaborating entity \"firrom1_1025\" for hierarchy \"FirInterp5_1025_EER:fiEER\|firrom1_1025:rom\"" {  } { { "rtl/radio_openhpsdr/FirInterp5_1025_EER.v" "rom" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/FirInterp5_1025_EER.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543170398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FirInterp5_1025_EER:fiEER\|firrom1_1025:rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FirInterp5_1025_EER:fiEER\|firrom1_1025:rom\|altsyncram:altsyncram_component\"" {  } { { "rtl/radio_openhpsdr/firrom1_1025.v" "altsyncram_component" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/firrom1_1025.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543170414 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FirInterp5_1025_EER:fiEER\|firrom1_1025:rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"FirInterp5_1025_EER:fiEER\|firrom1_1025:rom\|altsyncram:altsyncram_component\"" {  } { { "rtl/radio_openhpsdr/firrom1_1025.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/firrom1_1025.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543170417 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FirInterp5_1025_EER:fiEER\|firrom1_1025:rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"FirInterp5_1025_EER:fiEER\|firrom1_1025:rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543170417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543170417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543170417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./rtl/radio_openhpsdr/coefI5_1025_EER.mif " "Parameter \"init_file\" = \"./rtl/radio_openhpsdr/coefI5_1025_EER.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543170417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543170417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543170417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543170417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1025 " "Parameter \"numwords_a\" = \"1025\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543170417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543170417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543170417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543170417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543170417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 18 " "Parameter \"width_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543170417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543170417 ""}  } { { "rtl/radio_openhpsdr/firrom1_1025.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/firrom1_1025.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544543170417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a2c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a2c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a2c1 " "Found entity 1: altsyncram_a2c1" {  } { { "db/altsyncram_a2c1.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/altsyncram_a2c1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543170512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543170512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a2c1 FirInterp5_1025_EER:fiEER\|firrom1_1025:rom\|altsyncram:altsyncram_component\|altsyncram_a2c1:auto_generated " "Elaborating entity \"altsyncram_a2c1\" for hierarchy \"FirInterp5_1025_EER:fiEER\|firrom1_1025:rom\|altsyncram:altsyncram_component\|altsyncram_a2c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543170514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firram36I_205 FirInterp5_1025_EER:fiEER\|firram36I_205:ramEER " "Elaborating entity \"firram36I_205\" for hierarchy \"FirInterp5_1025_EER:fiEER\|firram36I_205:ramEER\"" {  } { { "rtl/radio_openhpsdr/FirInterp5_1025_EER.v" "ramEER" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/FirInterp5_1025_EER.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543170524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FirInterp5_1025_EER:fiEER\|firram36I_205:ramEER\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FirInterp5_1025_EER:fiEER\|firram36I_205:ramEER\|altsyncram:altsyncram_component\"" {  } { { "rtl/radio_openhpsdr/firram36I_205.v" "altsyncram_component" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/firram36I_205.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543170539 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FirInterp5_1025_EER:fiEER\|firram36I_205:ramEER\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"FirInterp5_1025_EER:fiEER\|firram36I_205:ramEER\|altsyncram:altsyncram_component\"" {  } { { "rtl/radio_openhpsdr/firram36I_205.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/firram36I_205.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543170542 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FirInterp5_1025_EER:fiEER\|firram36I_205:ramEER\|altsyncram:altsyncram_component " "Instantiated megafunction \"FirInterp5_1025_EER:fiEER\|firram36I_205:ramEER\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543170542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543170542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543170542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543170542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543170542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543170542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543170542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 205 " "Parameter \"numwords_a\" = \"205\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543170542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 205 " "Parameter \"numwords_b\" = \"205\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543170542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543170542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543170542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543170542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543170542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543170542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543170542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543170542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 36 " "Parameter \"width_a\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543170542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 36 " "Parameter \"width_b\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543170542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543170542 ""}  } { { "rtl/radio_openhpsdr/firram36I_205.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/firram36I_205.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544543170542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_din1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_din1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_din1 " "Found entity 1: altsyncram_din1" {  } { { "db/altsyncram_din1.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/altsyncram_din1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543170643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543170643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_din1 FirInterp5_1025_EER:fiEER\|firram36I_205:ramEER\|altsyncram:altsyncram_component\|altsyncram_din1:auto_generated " "Elaborating entity \"altsyncram_din1\" for hierarchy \"FirInterp5_1025_EER:fiEER\|firram36I_205:ramEER\|altsyncram:altsyncram_component\|altsyncram_din1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543170644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square square:square_I " "Elaborating entity \"square\" for hierarchy \"square:square_I\"" {  } { { "rtl/radioberry.v" "square_I" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543170651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsquare square:square_I\|altsquare:altsquare_component " "Elaborating entity \"altsquare\" for hierarchy \"square:square_I\|altsquare:altsquare_component\"" {  } { { "rtl/cyclone_ip/square.v" "altsquare_component" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/cyclone_ip/square.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543170682 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "square:square_I\|altsquare:altsquare_component " "Elaborated megafunction instantiation \"square:square_I\|altsquare:altsquare_component\"" {  } { { "rtl/cyclone_ip/square.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/cyclone_ip/square.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543170684 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "square:square_I\|altsquare:altsquare_component " "Instantiated megafunction \"square:square_I\|altsquare:altsquare_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "data_width 16 " "Parameter \"data_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543170684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type ALTSQUARE " "Parameter \"lpm_type\" = \"ALTSQUARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543170684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pipeline 100 " "Parameter \"pipeline\" = \"100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543170684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation SIGNED " "Parameter \"representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543170684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "result_width 32 " "Parameter \"result_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543170684 ""}  } { { "rtl/cyclone_ip/square.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/cyclone_ip/square.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544543170684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsquare_bre.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsquare_bre.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsquare_bre " "Found entity 1: altsquare_bre" {  } { { "db/altsquare_bre.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/altsquare_bre.tdf" 95 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543170893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543170893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsquare_bre square:square_I\|altsquare:altsquare_component\|altsquare_bre:auto_generated " "Elaborating entity \"altsquare_bre\" for hierarchy \"square:square_I\|altsquare:altsquare_component\|altsquare_bre:auto_generated\"" {  } { { "altsquare.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsquare.tdf" 52 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543170894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sqroot sqroot:sqroot_inst " "Elaborating entity \"sqroot\" for hierarchy \"sqroot:sqroot_inst\"" {  } { { "rtl/radioberry.v" "sqroot_inst" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543170973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsqrt sqroot:sqroot_inst\|altsqrt:ALTSQRT_component " "Elaborating entity \"altsqrt\" for hierarchy \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\"" {  } { { "rtl/cyclone_ip/sqroot.v" "ALTSQRT_component" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/cyclone_ip/sqroot.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543171005 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sqroot:sqroot_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\"" {  } { { "rtl/cyclone_ip/sqroot.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/cyclone_ip/sqroot.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543171016 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sqroot:sqroot_inst\|altsqrt:ALTSQRT_component " "Instantiated megafunction \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "pipeline 100 " "Parameter \"pipeline\" = \"100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543171016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "q_port_width 16 " "Parameter \"q_port_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543171016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "r_port_width 17 " "Parameter \"r_port_width\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543171016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 32 " "Parameter \"width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543171016 ""}  } { { "rtl/cyclone_ip/sqroot.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/cyclone_ip/sqroot.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544543171016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[15\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[15\]\"" {  } { { "altsqrt.tdf" "subtractors\[15\]" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543171067 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[15\] sqroot:sqroot_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[15\]\", which is child of megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "rtl/cyclone_ip/sqroot.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/cyclone_ip/sqroot.v" 66 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543171070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_oqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_oqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_oqc " "Found entity 1: add_sub_oqc" {  } { { "db/add_sub_oqc.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/add_sub_oqc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543171155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543171155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_oqc sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[15\]\|add_sub_oqc:auto_generated " "Elaborating entity \"add_sub_oqc\" for hierarchy \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[15\]\|add_sub_oqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543171155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[14\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[14\]\"" {  } { { "altsqrt.tdf" "subtractors\[14\]" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543171180 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[14\] sqroot:sqroot_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[14\]\", which is child of megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "rtl/cyclone_ip/sqroot.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/cyclone_ip/sqroot.v" 66 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543171182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_nqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_nqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_nqc " "Found entity 1: add_sub_nqc" {  } { { "db/add_sub_nqc.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/add_sub_nqc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543171266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543171266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_nqc sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[14\]\|add_sub_nqc:auto_generated " "Elaborating entity \"add_sub_nqc\" for hierarchy \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[14\]\|add_sub_nqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543171267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[13\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[13\]\"" {  } { { "altsqrt.tdf" "subtractors\[13\]" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543171277 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[13\] sqroot:sqroot_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[13\]\", which is child of megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "rtl/cyclone_ip/sqroot.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/cyclone_ip/sqroot.v" 66 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543171279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mqc " "Found entity 1: add_sub_mqc" {  } { { "db/add_sub_mqc.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/add_sub_mqc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543171360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543171360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_mqc sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[13\]\|add_sub_mqc:auto_generated " "Elaborating entity \"add_sub_mqc\" for hierarchy \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[13\]\|add_sub_mqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543171361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\]\"" {  } { { "altsqrt.tdf" "subtractors\[12\]" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543171369 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\] sqroot:sqroot_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\]\", which is child of megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "rtl/cyclone_ip/sqroot.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/cyclone_ip/sqroot.v" 66 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543171371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lqc " "Found entity 1: add_sub_lqc" {  } { { "db/add_sub_lqc.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/add_sub_lqc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543171454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543171454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_lqc sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\]\|add_sub_lqc:auto_generated " "Elaborating entity \"add_sub_lqc\" for hierarchy \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\]\|add_sub_lqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543171455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\]\"" {  } { { "altsqrt.tdf" "subtractors\[11\]" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543171465 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\] sqroot:sqroot_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\]\", which is child of megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "rtl/cyclone_ip/sqroot.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/cyclone_ip/sqroot.v" 66 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543171466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kqc " "Found entity 1: add_sub_kqc" {  } { { "db/add_sub_kqc.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/add_sub_kqc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543171561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543171561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_kqc sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\]\|add_sub_kqc:auto_generated " "Elaborating entity \"add_sub_kqc\" for hierarchy \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\]\|add_sub_kqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543171562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\]\"" {  } { { "altsqrt.tdf" "subtractors\[10\]" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543171571 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\] sqroot:sqroot_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\]\", which is child of megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "rtl/cyclone_ip/sqroot.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/cyclone_ip/sqroot.v" 66 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543171572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_jqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jqc " "Found entity 1: add_sub_jqc" {  } { { "db/add_sub_jqc.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/add_sub_jqc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543171650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543171650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_jqc sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\]\|add_sub_jqc:auto_generated " "Elaborating entity \"add_sub_jqc\" for hierarchy \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\]\|add_sub_jqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543171652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\]\"" {  } { { "altsqrt.tdf" "subtractors\[9\]" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543171661 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\] sqroot:sqroot_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\]\", which is child of megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "rtl/cyclone_ip/sqroot.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/cyclone_ip/sqroot.v" 66 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543171663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_iqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_iqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_iqc " "Found entity 1: add_sub_iqc" {  } { { "db/add_sub_iqc.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/add_sub_iqc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543171739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543171739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_iqc sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\]\|add_sub_iqc:auto_generated " "Elaborating entity \"add_sub_iqc\" for hierarchy \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\]\|add_sub_iqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543171739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\]\"" {  } { { "altsqrt.tdf" "subtractors\[8\]" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543171751 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\] sqroot:sqroot_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\]\", which is child of megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "rtl/cyclone_ip/sqroot.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/cyclone_ip/sqroot.v" 66 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543171753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hqc " "Found entity 1: add_sub_hqc" {  } { { "db/add_sub_hqc.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/add_sub_hqc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543171836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543171836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_hqc sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\]\|add_sub_hqc:auto_generated " "Elaborating entity \"add_sub_hqc\" for hierarchy \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\]\|add_sub_hqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543171838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\]\"" {  } { { "altsqrt.tdf" "subtractors\[7\]" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543171849 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\] sqroot:sqroot_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\]\", which is child of megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "rtl/cyclone_ip/sqroot.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/cyclone_ip/sqroot.v" 66 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543171851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gqc " "Found entity 1: add_sub_gqc" {  } { { "db/add_sub_gqc.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/add_sub_gqc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543171945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543171945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_gqc sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\]\|add_sub_gqc:auto_generated " "Elaborating entity \"add_sub_gqc\" for hierarchy \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\]\|add_sub_gqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543171946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\]\"" {  } { { "altsqrt.tdf" "subtractors\[6\]" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543171956 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\] sqroot:sqroot_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\]\", which is child of megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "rtl/cyclone_ip/sqroot.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/cyclone_ip/sqroot.v" 66 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543171958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543172052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543172052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8pc sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\]\|add_sub_8pc:auto_generated " "Elaborating entity \"add_sub_8pc\" for hierarchy \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\]\|add_sub_8pc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543172053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\]\"" {  } { { "altsqrt.tdf" "subtractors\[5\]" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543172064 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\] sqroot:sqroot_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\]\", which is child of megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "rtl/cyclone_ip/sqroot.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/cyclone_ip/sqroot.v" 66 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543172067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543172203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543172203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_7pc sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\]\|add_sub_7pc:auto_generated " "Elaborating entity \"add_sub_7pc\" for hierarchy \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\]\|add_sub_7pc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543172204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\]\"" {  } { { "altsqrt.tdf" "subtractors\[4\]" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543172215 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\] sqroot:sqroot_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\]\", which is child of megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "rtl/cyclone_ip/sqroot.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/cyclone_ip/sqroot.v" 66 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543172219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_6pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_6pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_6pc " "Found entity 1: add_sub_6pc" {  } { { "db/add_sub_6pc.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/add_sub_6pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543172334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543172334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_6pc sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\]\|add_sub_6pc:auto_generated " "Elaborating entity \"add_sub_6pc\" for hierarchy \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\]\|add_sub_6pc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543172335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\]\"" {  } { { "altsqrt.tdf" "subtractors\[3\]" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543172346 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\] sqroot:sqroot_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\]\", which is child of megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "rtl/cyclone_ip/sqroot.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/cyclone_ip/sqroot.v" 66 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543172349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_5pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_5pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_5pc " "Found entity 1: add_sub_5pc" {  } { { "db/add_sub_5pc.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/add_sub_5pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543172460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543172460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_5pc sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\]\|add_sub_5pc:auto_generated " "Elaborating entity \"add_sub_5pc\" for hierarchy \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\]\|add_sub_5pc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543172461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\]\"" {  } { { "altsqrt.tdf" "subtractors\[2\]" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543172474 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\] sqroot:sqroot_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\]\", which is child of megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "rtl/cyclone_ip/sqroot.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/cyclone_ip/sqroot.v" 66 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543172476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_4pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_4pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_4pc " "Found entity 1: add_sub_4pc" {  } { { "db/add_sub_4pc.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/add_sub_4pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543172580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543172580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_4pc sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\]\|add_sub_4pc:auto_generated " "Elaborating entity \"add_sub_4pc\" for hierarchy \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\]\|add_sub_4pc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543172582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\]\"" {  } { { "altsqrt.tdf" "subtractors\[1\]" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543172591 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\] sqroot:sqroot_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\]\", which is child of megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "rtl/cyclone_ip/sqroot.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/cyclone_ip/sqroot.v" 66 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543172593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_3pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3pc " "Found entity 1: add_sub_3pc" {  } { { "db/add_sub_3pc.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/add_sub_3pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543172692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543172692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_3pc sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\]\|add_sub_3pc:auto_generated " "Elaborating entity \"add_sub_3pc\" for hierarchy \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\]\|add_sub_3pc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543172693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\]\"" {  } { { "altsqrt.tdf" "subtractors\[0\]" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543172706 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\] sqroot:sqroot_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\]\", which is child of megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "rtl/cyclone_ip/sqroot.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/cyclone_ip/sqroot.v" 66 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543172709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1pc " "Found entity 1: add_sub_1pc" {  } { { "db/add_sub_1pc.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/add_sub_1pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543172823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543172823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_1pc sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\]\|add_sub_1pc:auto_generated " "Elaborating entity \"add_sub_1pc\" for hierarchy \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\]\|add_sub_1pc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543172824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:a_delay " "Elaborating entity \"dffpipe\" for hierarchy \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:a_delay\"" {  } { { "altsqrt.tdf" "a_delay" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 100 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543172873 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:a_delay sqroot:sqroot_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:a_delay\", which is child of megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 100 2 0 } } { "rtl/cyclone_ip/sqroot.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/cyclone_ip/sqroot.v" 66 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543172918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[15\] " "Elaborating entity \"dffpipe\" for hierarchy \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[15\]\"" {  } { { "altsqrt.tdf" "b_dffe\[15\]" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543172923 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[15\] sqroot:sqroot_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[15\]\", which is child of megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "rtl/cyclone_ip/sqroot.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/cyclone_ip/sqroot.v" 66 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543172926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[14\] " "Elaborating entity \"dffpipe\" for hierarchy \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[14\]\"" {  } { { "altsqrt.tdf" "b_dffe\[14\]" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543172929 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[14\] sqroot:sqroot_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[14\]\", which is child of megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "rtl/cyclone_ip/sqroot.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/cyclone_ip/sqroot.v" 66 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543172931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[13\] " "Elaborating entity \"dffpipe\" for hierarchy \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[13\]\"" {  } { { "altsqrt.tdf" "b_dffe\[13\]" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543172935 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[13\] sqroot:sqroot_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[13\]\", which is child of megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "rtl/cyclone_ip/sqroot.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/cyclone_ip/sqroot.v" 66 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543172937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[12\] " "Elaborating entity \"dffpipe\" for hierarchy \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[12\]\"" {  } { { "altsqrt.tdf" "b_dffe\[12\]" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543172942 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[12\] sqroot:sqroot_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[12\]\", which is child of megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "rtl/cyclone_ip/sqroot.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/cyclone_ip/sqroot.v" 66 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543172945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[11\] " "Elaborating entity \"dffpipe\" for hierarchy \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[11\]\"" {  } { { "altsqrt.tdf" "b_dffe\[11\]" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543172948 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[11\] sqroot:sqroot_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[11\]\", which is child of megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "rtl/cyclone_ip/sqroot.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/cyclone_ip/sqroot.v" 66 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543172952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[10\] " "Elaborating entity \"dffpipe\" for hierarchy \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[10\]\"" {  } { { "altsqrt.tdf" "b_dffe\[10\]" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543172956 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[10\] sqroot:sqroot_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[10\]\", which is child of megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "rtl/cyclone_ip/sqroot.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/cyclone_ip/sqroot.v" 66 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543172960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\] " "Elaborating entity \"dffpipe\" for hierarchy \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\]\"" {  } { { "altsqrt.tdf" "b_dffe\[9\]" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543172964 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\] sqroot:sqroot_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\]\", which is child of megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "rtl/cyclone_ip/sqroot.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/cyclone_ip/sqroot.v" 66 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543172967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\] " "Elaborating entity \"dffpipe\" for hierarchy \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\]\"" {  } { { "altsqrt.tdf" "b_dffe\[8\]" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543172971 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\] sqroot:sqroot_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\]\", which is child of megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "rtl/cyclone_ip/sqroot.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/cyclone_ip/sqroot.v" 66 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543172973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\] " "Elaborating entity \"dffpipe\" for hierarchy \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\]\"" {  } { { "altsqrt.tdf" "b_dffe\[7\]" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543172978 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\] sqroot:sqroot_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\]\", which is child of megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "rtl/cyclone_ip/sqroot.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/cyclone_ip/sqroot.v" 66 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543172980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\] " "Elaborating entity \"dffpipe\" for hierarchy \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\]\"" {  } { { "altsqrt.tdf" "b_dffe\[6\]" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543172984 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\] sqroot:sqroot_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\]\", which is child of megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "rtl/cyclone_ip/sqroot.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/cyclone_ip/sqroot.v" 66 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543172988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\] " "Elaborating entity \"dffpipe\" for hierarchy \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\]\"" {  } { { "altsqrt.tdf" "b_dffe\[5\]" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543172991 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\] sqroot:sqroot_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\]\", which is child of megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "rtl/cyclone_ip/sqroot.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/cyclone_ip/sqroot.v" 66 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543172993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\] " "Elaborating entity \"dffpipe\" for hierarchy \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\]\"" {  } { { "altsqrt.tdf" "b_dffe\[4\]" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543172996 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\] sqroot:sqroot_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\]\", which is child of megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "rtl/cyclone_ip/sqroot.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/cyclone_ip/sqroot.v" 66 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543172998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\] " "Elaborating entity \"dffpipe\" for hierarchy \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\]\"" {  } { { "altsqrt.tdf" "b_dffe\[3\]" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543173002 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\] sqroot:sqroot_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\]\", which is child of megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "rtl/cyclone_ip/sqroot.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/cyclone_ip/sqroot.v" 66 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543173004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\] " "Elaborating entity \"dffpipe\" for hierarchy \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\]\"" {  } { { "altsqrt.tdf" "b_dffe\[2\]" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543173007 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\] sqroot:sqroot_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\]\", which is child of megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "rtl/cyclone_ip/sqroot.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/cyclone_ip/sqroot.v" 66 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543173009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\] " "Elaborating entity \"dffpipe\" for hierarchy \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\]\"" {  } { { "altsqrt.tdf" "b_dffe\[1\]" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543173012 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\] sqroot:sqroot_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\]\", which is child of megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "rtl/cyclone_ip/sqroot.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/cyclone_ip/sqroot.v" 66 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543173013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\] " "Elaborating entity \"dffpipe\" for hierarchy \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\]\"" {  } { { "altsqrt.tdf" "b_dffe\[0\]" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543173016 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\] sqroot:sqroot_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\]\", which is child of megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "rtl/cyclone_ip/sqroot.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/cyclone_ip/sqroot.v" 66 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543173018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[15\] " "Elaborating entity \"dffpipe\" for hierarchy \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[15\]\"" {  } { { "altsqrt.tdf" "r_dffe\[15\]" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543173022 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[15\] sqroot:sqroot_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[15\]\", which is child of megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "rtl/cyclone_ip/sqroot.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/cyclone_ip/sqroot.v" 66 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543173023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[14\] " "Elaborating entity \"dffpipe\" for hierarchy \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[14\]\"" {  } { { "altsqrt.tdf" "r_dffe\[14\]" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543173027 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[14\] sqroot:sqroot_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[14\]\", which is child of megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "rtl/cyclone_ip/sqroot.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/cyclone_ip/sqroot.v" 66 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543173029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[13\] " "Elaborating entity \"dffpipe\" for hierarchy \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[13\]\"" {  } { { "altsqrt.tdf" "r_dffe\[13\]" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543173033 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[13\] sqroot:sqroot_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[13\]\", which is child of megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "rtl/cyclone_ip/sqroot.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/cyclone_ip/sqroot.v" 66 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543173036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[12\] " "Elaborating entity \"dffpipe\" for hierarchy \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[12\]\"" {  } { { "altsqrt.tdf" "r_dffe\[12\]" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543173039 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[12\] sqroot:sqroot_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[12\]\", which is child of megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "rtl/cyclone_ip/sqroot.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/cyclone_ip/sqroot.v" 66 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543173042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[11\] " "Elaborating entity \"dffpipe\" for hierarchy \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[11\]\"" {  } { { "altsqrt.tdf" "r_dffe\[11\]" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543173046 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[11\] sqroot:sqroot_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[11\]\", which is child of megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "rtl/cyclone_ip/sqroot.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/cyclone_ip/sqroot.v" 66 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543173049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[10\] " "Elaborating entity \"dffpipe\" for hierarchy \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[10\]\"" {  } { { "altsqrt.tdf" "r_dffe\[10\]" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543173052 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[10\] sqroot:sqroot_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[10\]\", which is child of megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "rtl/cyclone_ip/sqroot.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/cyclone_ip/sqroot.v" 66 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543173055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\] " "Elaborating entity \"dffpipe\" for hierarchy \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\]\"" {  } { { "altsqrt.tdf" "r_dffe\[9\]" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543173058 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\] sqroot:sqroot_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\]\", which is child of megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "rtl/cyclone_ip/sqroot.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/cyclone_ip/sqroot.v" 66 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543173061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\] " "Elaborating entity \"dffpipe\" for hierarchy \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\]\"" {  } { { "altsqrt.tdf" "r_dffe\[8\]" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543173065 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\] sqroot:sqroot_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\]\", which is child of megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "rtl/cyclone_ip/sqroot.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/cyclone_ip/sqroot.v" 66 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543173067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\] " "Elaborating entity \"dffpipe\" for hierarchy \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\]\"" {  } { { "altsqrt.tdf" "r_dffe\[7\]" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543173070 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\] sqroot:sqroot_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\]\", which is child of megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "rtl/cyclone_ip/sqroot.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/cyclone_ip/sqroot.v" 66 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543173073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\] " "Elaborating entity \"dffpipe\" for hierarchy \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\]\"" {  } { { "altsqrt.tdf" "r_dffe\[6\]" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543173075 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\] sqroot:sqroot_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\]\", which is child of megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "rtl/cyclone_ip/sqroot.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/cyclone_ip/sqroot.v" 66 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543173077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\] " "Elaborating entity \"dffpipe\" for hierarchy \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\]\"" {  } { { "altsqrt.tdf" "r_dffe\[5\]" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543173081 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\] sqroot:sqroot_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\]\", which is child of megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "rtl/cyclone_ip/sqroot.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/cyclone_ip/sqroot.v" 66 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543173084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\] " "Elaborating entity \"dffpipe\" for hierarchy \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\]\"" {  } { { "altsqrt.tdf" "r_dffe\[4\]" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543173086 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\] sqroot:sqroot_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\]\", which is child of megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "rtl/cyclone_ip/sqroot.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/cyclone_ip/sqroot.v" 66 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543173089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\] " "Elaborating entity \"dffpipe\" for hierarchy \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\]\"" {  } { { "altsqrt.tdf" "r_dffe\[3\]" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543173091 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\] sqroot:sqroot_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\]\", which is child of megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "rtl/cyclone_ip/sqroot.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/cyclone_ip/sqroot.v" 66 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543173093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\] " "Elaborating entity \"dffpipe\" for hierarchy \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\]\"" {  } { { "altsqrt.tdf" "r_dffe\[2\]" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543173095 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\] sqroot:sqroot_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\]\", which is child of megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "rtl/cyclone_ip/sqroot.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/cyclone_ip/sqroot.v" 66 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543173099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\] " "Elaborating entity \"dffpipe\" for hierarchy \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\]\"" {  } { { "altsqrt.tdf" "r_dffe\[1\]" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543173103 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\] sqroot:sqroot_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\]\", which is child of megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "rtl/cyclone_ip/sqroot.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/cyclone_ip/sqroot.v" 66 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543173105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\] " "Elaborating entity \"dffpipe\" for hierarchy \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\]\"" {  } { { "altsqrt.tdf" "r_dffe\[0\]" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543173109 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\] sqroot:sqroot_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\]\", which is child of megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "rtl/cyclone_ip/sqroot.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/cyclone_ip/sqroot.v" 66 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543173112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:q_final_dff " "Elaborating entity \"dffpipe\" for hierarchy \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:q_final_dff\"" {  } { { "altsqrt.tdf" "q_final_dff" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 120 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543173114 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:q_final_dff sqroot:sqroot_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:q_final_dff\", which is child of megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 120 2 0 } } { "rtl/cyclone_ip/sqroot.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/cyclone_ip/sqroot.v" 66 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543173132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_final_dff " "Elaborating entity \"dffpipe\" for hierarchy \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_final_dff\"" {  } { { "altsqrt.tdf" "r_final_dff" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 124 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543173135 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_final_dff sqroot:sqroot_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_final_dff\", which is child of megafunction instantiation \"sqroot:sqroot_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 124 2 0 } } { "rtl/cyclone_ip/sqroot.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/cyclone_ip/sqroot.v" 66 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543173155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:counter_inst " "Elaborating entity \"counter\" for hierarchy \"counter:counter_inst\"" {  } { { "rtl/radioberry.v" "counter_inst" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v" 445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543173159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter counter:counter_inst\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"counter:counter_inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "rtl/cyclone_ip/counter.v" "LPM_COUNTER_component" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/cyclone_ip/counter.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543173236 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "counter:counter_inst\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"counter:counter_inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "rtl/cyclone_ip/counter.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/cyclone_ip/counter.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543173240 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counter:counter_inst\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"counter:counter_inst\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543173240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 1024 " "Parameter \"lpm_modulus\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543173240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543173240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543173240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 11 " "Parameter \"lpm_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543173240 ""}  } { { "rtl/cyclone_ip/counter.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/cyclone_ip/counter.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544543173240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_69j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_69j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_69j " "Found entity 1: cntr_69j" {  } { { "db/cntr_69j.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/cntr_69j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543173333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543173333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_69j counter:counter_inst\|lpm_counter:LPM_COUNTER_component\|cntr_69j:auto_generated " "Elaborating entity \"cntr_69j\" for hierarchy \"counter:counter_inst\|lpm_counter:LPM_COUNTER_component\|cntr_69j:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543173334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_1ic.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_1ic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_1ic " "Found entity 1: cmpr_1ic" {  } { { "db/cmpr_1ic.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/cmpr_1ic.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543173450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543173450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_1ic counter:counter_inst\|lpm_counter:LPM_COUNTER_component\|cntr_69j:auto_generated\|cmpr_1ic:cmpr1 " "Elaborating entity \"cmpr_1ic\" for hierarchy \"counter:counter_inst\|lpm_counter:LPM_COUNTER_component\|cntr_69j:auto_generated\|cmpr_1ic:cmpr1\"" {  } { { "db/cntr_69j.tdf" "cmpr1" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/cntr_69j.tdf" 90 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543173451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad9866pll ad9866pll:ad9866pll_inst " "Elaborating entity \"ad9866pll\" for hierarchy \"ad9866pll:ad9866pll_inst\"" {  } { { "rtl/radioberry.v" "ad9866pll_inst" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v" 462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543173457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll ad9866pll:ad9866pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"ad9866pll:ad9866pll_inst\|altpll:altpll_component\"" {  } { { "rtl/cyclone_ip/ad9866pll.v" "altpll_component" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/cyclone_ip/ad9866pll.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543173542 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ad9866pll:ad9866pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"ad9866pll:ad9866pll_inst\|altpll:altpll_component\"" {  } { { "rtl/cyclone_ip/ad9866pll.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/cyclone_ip/ad9866pll.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543173545 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ad9866pll:ad9866pll_inst\|altpll:altpll_component " "Instantiated megafunction \"ad9866pll:ad9866pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543173546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543173546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543173546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543173546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543173546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543173546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543173546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543173546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543173546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 5 " "Parameter \"clk2_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543173546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543173546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 16 " "Parameter \"clk2_multiply_by\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543173546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543173546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 192 " "Parameter \"clk3_divide_by\" = \"192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543173546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543173546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 25 " "Parameter \"clk3_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543173546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543173546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543173546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 13020 " "Parameter \"inclk0_input_frequency\" = \"13020\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543173546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543173546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=ad9866pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=ad9866pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543173546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543173546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543173546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543173546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543173546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543173546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543173546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543173546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543173546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543173546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543173546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543173546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543173546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543173546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543173546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543173546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543173546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543173546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543173546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543173546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543173546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543173546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543173546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543173546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543173546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543173546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543173546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543173546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543173546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543173546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543173546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543173546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543173546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543173546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543173546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543173546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543173546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543173546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543173546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543173546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543173546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543173546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543173546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543173546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543173546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock ON " "Parameter \"self_reset_on_loss_lock\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543173546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543173546 ""}  } { { "rtl/cyclone_ip/ad9866pll.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/cyclone_ip/ad9866pll.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544543173546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ad9866pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ad9866pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad9866pll_altpll " "Found entity 1: ad9866pll_altpll" {  } { { "db/ad9866pll_altpll.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/ad9866pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543173655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543173655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad9866pll_altpll ad9866pll:ad9866pll_inst\|altpll:altpll_component\|ad9866pll_altpll:auto_generated " "Elaborating entity \"ad9866pll_altpll\" for hierarchy \"ad9866pll:ad9866pll_inst\|altpll:altpll_component\|ad9866pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543173656 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "commandFIFO:commandFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_umj1:auto_generated\|altsyncram_dv61:fifo_ram\|q_b\[38\] " "Synthesized away node \"commandFIFO:commandFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_umj1:auto_generated\|altsyncram_dv61:fifo_ram\|q_b\[38\]\"" {  } { { "db/altsyncram_dv61.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/altsyncram_dv61.tdf" 1258 2 0 } } { "db/dcfifo_umj1.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/dcfifo_umj1.tdf" 53 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "rtl/cyclone_ip/commandFIFO.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/cyclone_ip/commandFIFO.v" 85 0 0 } } { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544543177822 "|radioberry|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "commandFIFO:commandFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_umj1:auto_generated\|altsyncram_dv61:fifo_ram\|q_b\[39\] " "Synthesized away node \"commandFIFO:commandFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_umj1:auto_generated\|altsyncram_dv61:fifo_ram\|q_b\[39\]\"" {  } { { "db/altsyncram_dv61.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/altsyncram_dv61.tdf" 1290 2 0 } } { "db/dcfifo_umj1.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/dcfifo_umj1.tdf" 53 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "rtl/cyclone_ip/commandFIFO.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/cyclone_ip/commandFIFO.v" 85 0 0 } } { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544543177822 "|radioberry|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "commandFIFO:commandFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_umj1:auto_generated\|altsyncram_dv61:fifo_ram\|q_b\[42\] " "Synthesized away node \"commandFIFO:commandFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_umj1:auto_generated\|altsyncram_dv61:fifo_ram\|q_b\[42\]\"" {  } { { "db/altsyncram_dv61.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/altsyncram_dv61.tdf" 1386 2 0 } } { "db/dcfifo_umj1.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/dcfifo_umj1.tdf" 53 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "rtl/cyclone_ip/commandFIFO.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/cyclone_ip/commandFIFO.v" 85 0 0 } } { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544543177822 "|radioberry|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "commandFIFO:commandFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_umj1:auto_generated\|altsyncram_dv61:fifo_ram\|q_b\[43\] " "Synthesized away node \"commandFIFO:commandFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_umj1:auto_generated\|altsyncram_dv61:fifo_ram\|q_b\[43\]\"" {  } { { "db/altsyncram_dv61.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/altsyncram_dv61.tdf" 1418 2 0 } } { "db/dcfifo_umj1.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/dcfifo_umj1.tdf" 53 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "rtl/cyclone_ip/commandFIFO.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/cyclone_ip/commandFIFO.v" 85 0 0 } } { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544543177822 "|radioberry|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a43"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1544543177822 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1544543177822 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "743 " "Ignored 743 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "11 " "Ignored 11 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1544543178678 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "732 " "Ignored 732 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1544543178678 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1544543178678 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "20 " "Inferred 20 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "receiver:receiver_rx_inst\|firX8R8:fir2\|fir256:BF\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"receiver:receiver_rx_inst\|firX8R8:fir2\|fir256:BF\|Mult0\"" {  } { { "rtl/radio_openhpsdr/firfilt.v" "Mult0" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/firfilt.v" 289 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544543202158 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "receiver:receiver_rx_inst\|firX8R8:fir2\|fir256:CG\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"receiver:receiver_rx_inst\|firX8R8:fir2\|fir256:CG\|Mult0\"" {  } { { "rtl/radio_openhpsdr/firfilt.v" "Mult0" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/firfilt.v" 289 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544543202158 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "receiver:receiver_rx_inst\|firX8R8:fir2\|fir256:AE\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"receiver:receiver_rx_inst\|firX8R8:fir2\|fir256:AE\|Mult0\"" {  } { { "rtl/radio_openhpsdr/firfilt.v" "Mult0" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/firfilt.v" 289 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544543202158 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "receiver:receiver_rx_inst\|firX8R8:fir2\|fir256:DH\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"receiver:receiver_rx_inst\|firX8R8:fir2\|fir256:DH\|Mult0\"" {  } { { "rtl/radio_openhpsdr/firfilt.v" "Mult0" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/firfilt.v" 289 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544543202158 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "receiver:receiver_rx_inst\|firX8R8:fir2\|fir256:CG\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"receiver:receiver_rx_inst\|firX8R8:fir2\|fir256:CG\|Mult1\"" {  } { { "rtl/radio_openhpsdr/firfilt.v" "Mult1" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/firfilt.v" 295 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544543202158 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "receiver:receiver_rx_inst\|firX8R8:fir2\|fir256:BF\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"receiver:receiver_rx_inst\|firX8R8:fir2\|fir256:BF\|Mult1\"" {  } { { "rtl/radio_openhpsdr/firfilt.v" "Mult1" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/firfilt.v" 295 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544543202158 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "receiver:receiver_rx_inst\|firX8R8:fir2\|fir256:AE\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"receiver:receiver_rx_inst\|firX8R8:fir2\|fir256:AE\|Mult1\"" {  } { { "rtl/radio_openhpsdr/firfilt.v" "Mult1" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/firfilt.v" 295 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544543202158 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "receiver:receiver_rx_inst\|firX8R8:fir2\|fir256:DH\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"receiver:receiver_rx_inst\|firX8R8:fir2\|fir256:DH\|Mult1\"" {  } { { "rtl/radio_openhpsdr/firfilt.v" "Mult1" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/firfilt.v" 295 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544543202158 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "receiver:receiver_rx2_inst\|firX8R8:fir2\|fir256:BF\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"receiver:receiver_rx2_inst\|firX8R8:fir2\|fir256:BF\|Mult0\"" {  } { { "rtl/radio_openhpsdr/firfilt.v" "Mult0" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/firfilt.v" 289 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544543202158 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "receiver:receiver_rx2_inst\|firX8R8:fir2\|fir256:CG\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"receiver:receiver_rx2_inst\|firX8R8:fir2\|fir256:CG\|Mult0\"" {  } { { "rtl/radio_openhpsdr/firfilt.v" "Mult0" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/firfilt.v" 289 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544543202158 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "receiver:receiver_rx2_inst\|firX8R8:fir2\|fir256:AE\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"receiver:receiver_rx2_inst\|firX8R8:fir2\|fir256:AE\|Mult0\"" {  } { { "rtl/radio_openhpsdr/firfilt.v" "Mult0" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/firfilt.v" 289 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544543202158 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "receiver:receiver_rx2_inst\|firX8R8:fir2\|fir256:DH\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"receiver:receiver_rx2_inst\|firX8R8:fir2\|fir256:DH\|Mult0\"" {  } { { "rtl/radio_openhpsdr/firfilt.v" "Mult0" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/firfilt.v" 289 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544543202158 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "receiver:receiver_rx2_inst\|firX8R8:fir2\|fir256:BF\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"receiver:receiver_rx2_inst\|firX8R8:fir2\|fir256:BF\|Mult1\"" {  } { { "rtl/radio_openhpsdr/firfilt.v" "Mult1" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/firfilt.v" 295 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544543202158 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "receiver:receiver_rx2_inst\|firX8R8:fir2\|fir256:CG\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"receiver:receiver_rx2_inst\|firX8R8:fir2\|fir256:CG\|Mult1\"" {  } { { "rtl/radio_openhpsdr/firfilt.v" "Mult1" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/firfilt.v" 295 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544543202158 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "receiver:receiver_rx2_inst\|firX8R8:fir2\|fir256:AE\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"receiver:receiver_rx2_inst\|firX8R8:fir2\|fir256:AE\|Mult1\"" {  } { { "rtl/radio_openhpsdr/firfilt.v" "Mult1" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/firfilt.v" 295 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544543202158 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "receiver:receiver_rx2_inst\|firX8R8:fir2\|fir256:DH\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"receiver:receiver_rx2_inst\|firX8R8:fir2\|fir256:DH\|Mult1\"" {  } { { "rtl/radio_openhpsdr/firfilt.v" "Mult1" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/firfilt.v" 295 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544543202158 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "transmitter:transmitter_inst\|FirInterp8_1024:fi\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"transmitter:transmitter_inst\|FirInterp8_1024:fi\|Mult0\"" {  } { { "rtl/radio_openhpsdr/FirInterp8_1024.v" "Mult0" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/FirInterp8_1024.v" 203 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544543202158 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "transmitter:transmitter_inst\|FirInterp8_1024:fi\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"transmitter:transmitter_inst\|FirInterp8_1024:fi\|Mult1\"" {  } { { "rtl/radio_openhpsdr/FirInterp8_1024.v" "Mult1" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/FirInterp8_1024.v" 204 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544543202158 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FirInterp5_1025_EER:fiEER\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FirInterp5_1025_EER:fiEER\|Mult1\"" {  } { { "rtl/radio_openhpsdr/FirInterp5_1025_EER.v" "Mult1" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/FirInterp5_1025_EER.v" 201 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544543202158 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FirInterp5_1025_EER:fiEER\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FirInterp5_1025_EER:fiEER\|Mult0\"" {  } { { "rtl/radio_openhpsdr/FirInterp5_1025_EER.v" "Mult0" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/FirInterp5_1025_EER.v" 200 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544543202158 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1544543202158 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "receiver:receiver_rx_inst\|firX8R8:fir2\|fir256:BF\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"receiver:receiver_rx_inst\|firX8R8:fir2\|fir256:BF\|lpm_mult:Mult0\"" {  } { { "rtl/radio_openhpsdr/firfilt.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/firfilt.v" 289 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543202413 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "receiver:receiver_rx_inst\|firX8R8:fir2\|fir256:BF\|lpm_mult:Mult0 " "Instantiated megafunction \"receiver:receiver_rx_inst\|firX8R8:fir2\|fir256:BF\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543202414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543202414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 36 " "Parameter \"LPM_WIDTHP\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543202414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 36 " "Parameter \"LPM_WIDTHR\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543202414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543202414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543202414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543202414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543202414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543202414 ""}  } { { "rtl/radio_openhpsdr/firfilt.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/firfilt.v" 289 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544543202414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_56t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_56t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_56t " "Found entity 1: mult_56t" {  } { { "db/mult_56t.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/mult_56t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543202540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543202540 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "transmitter:transmitter_inst\|FirInterp8_1024:fi\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"transmitter:transmitter_inst\|FirInterp8_1024:fi\|lpm_mult:Mult0\"" {  } { { "rtl/radio_openhpsdr/FirInterp8_1024.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/FirInterp8_1024.v" 203 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543202733 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "transmitter:transmitter_inst\|FirInterp8_1024:fi\|lpm_mult:Mult0 " "Instantiated megafunction \"transmitter:transmitter_inst\|FirInterp8_1024:fi\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543202733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543202733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 36 " "Parameter \"LPM_WIDTHP\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543202733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 36 " "Parameter \"LPM_WIDTHR\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543202733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543202733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543202733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543202733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543202733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543202733 ""}  } { { "rtl/radio_openhpsdr/FirInterp8_1024.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/FirInterp8_1024.v" 203 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544543202733 ""}
{ "Info" "IBAL_BAL_CONVERTED_RAM_SLICES_TOP_MSG" "1 " "Converted the following 1 logical RAM block slices to smaller depth" { { "Info" "IBAL_BAL_CONVERTED_LOGICAL_RAM_GROUP" "FirInterp5_1025_EER:fiEER\|firrom1_1025:rom\|altsyncram:altsyncram_component\|altsyncram_a2c1:auto_generated\|ALTSYNCRAM 1024 " "Converted the following logical RAM block \"FirInterp5_1025_EER:fiEER\|firrom1_1025:rom\|altsyncram:altsyncram_component\|altsyncram_a2c1:auto_generated\|ALTSYNCRAM\" slices to smaller maximum block depth of 1024" { { "Info" "IBAL_BAL_RAM_SLICE" "FirInterp5_1025_EER:fiEER\|firrom1_1025:rom\|altsyncram:altsyncram_component\|altsyncram_a2c1:auto_generated\|ram_block1a0 " "RAM block slice \"FirInterp5_1025_EER:fiEER\|firrom1_1025:rom\|altsyncram:altsyncram_component\|altsyncram_a2c1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_a2c1.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/altsyncram_a2c1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rtl/radio_openhpsdr/firrom1_1025.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/firrom1_1025.v" 82 0 0 } } { "rtl/radio_openhpsdr/FirInterp5_1025_EER.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/FirInterp5_1025_EER.v" 150 0 0 } } { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v" 420 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1544543203326 ""} { "Info" "IBAL_BAL_RAM_SLICE" "FirInterp5_1025_EER:fiEER\|firrom1_1025:rom\|altsyncram:altsyncram_component\|altsyncram_a2c1:auto_generated\|ram_block1a1 " "RAM block slice \"FirInterp5_1025_EER:fiEER\|firrom1_1025:rom\|altsyncram:altsyncram_component\|altsyncram_a2c1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_a2c1.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/altsyncram_a2c1.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rtl/radio_openhpsdr/firrom1_1025.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/firrom1_1025.v" 82 0 0 } } { "rtl/radio_openhpsdr/FirInterp5_1025_EER.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/FirInterp5_1025_EER.v" 150 0 0 } } { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v" 420 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1544543203326 ""} { "Info" "IBAL_BAL_RAM_SLICE" "FirInterp5_1025_EER:fiEER\|firrom1_1025:rom\|altsyncram:altsyncram_component\|altsyncram_a2c1:auto_generated\|ram_block1a2 " "RAM block slice \"FirInterp5_1025_EER:fiEER\|firrom1_1025:rom\|altsyncram:altsyncram_component\|altsyncram_a2c1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_a2c1.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/altsyncram_a2c1.tdf" 79 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rtl/radio_openhpsdr/firrom1_1025.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/firrom1_1025.v" 82 0 0 } } { "rtl/radio_openhpsdr/FirInterp5_1025_EER.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/FirInterp5_1025_EER.v" 150 0 0 } } { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v" 420 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1544543203326 ""} { "Info" "IBAL_BAL_RAM_SLICE" "FirInterp5_1025_EER:fiEER\|firrom1_1025:rom\|altsyncram:altsyncram_component\|altsyncram_a2c1:auto_generated\|ram_block1a3 " "RAM block slice \"FirInterp5_1025_EER:fiEER\|firrom1_1025:rom\|altsyncram:altsyncram_component\|altsyncram_a2c1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_a2c1.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/altsyncram_a2c1.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rtl/radio_openhpsdr/firrom1_1025.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/firrom1_1025.v" 82 0 0 } } { "rtl/radio_openhpsdr/FirInterp5_1025_EER.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/FirInterp5_1025_EER.v" 150 0 0 } } { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v" 420 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1544543203326 ""} { "Info" "IBAL_BAL_RAM_SLICE" "FirInterp5_1025_EER:fiEER\|firrom1_1025:rom\|altsyncram:altsyncram_component\|altsyncram_a2c1:auto_generated\|ram_block1a4 " "RAM block slice \"FirInterp5_1025_EER:fiEER\|firrom1_1025:rom\|altsyncram:altsyncram_component\|altsyncram_a2c1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_a2c1.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/altsyncram_a2c1.tdf" 123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rtl/radio_openhpsdr/firrom1_1025.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/firrom1_1025.v" 82 0 0 } } { "rtl/radio_openhpsdr/FirInterp5_1025_EER.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/FirInterp5_1025_EER.v" 150 0 0 } } { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v" 420 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1544543203326 ""} { "Info" "IBAL_BAL_RAM_SLICE" "FirInterp5_1025_EER:fiEER\|firrom1_1025:rom\|altsyncram:altsyncram_component\|altsyncram_a2c1:auto_generated\|ram_block1a5 " "RAM block slice \"FirInterp5_1025_EER:fiEER\|firrom1_1025:rom\|altsyncram:altsyncram_component\|altsyncram_a2c1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_a2c1.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/altsyncram_a2c1.tdf" 145 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rtl/radio_openhpsdr/firrom1_1025.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/firrom1_1025.v" 82 0 0 } } { "rtl/radio_openhpsdr/FirInterp5_1025_EER.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/FirInterp5_1025_EER.v" 150 0 0 } } { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v" 420 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1544543203326 ""} { "Info" "IBAL_BAL_RAM_SLICE" "FirInterp5_1025_EER:fiEER\|firrom1_1025:rom\|altsyncram:altsyncram_component\|altsyncram_a2c1:auto_generated\|ram_block1a6 " "RAM block slice \"FirInterp5_1025_EER:fiEER\|firrom1_1025:rom\|altsyncram:altsyncram_component\|altsyncram_a2c1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_a2c1.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/altsyncram_a2c1.tdf" 167 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rtl/radio_openhpsdr/firrom1_1025.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/firrom1_1025.v" 82 0 0 } } { "rtl/radio_openhpsdr/FirInterp5_1025_EER.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/FirInterp5_1025_EER.v" 150 0 0 } } { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v" 420 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1544543203326 ""} { "Info" "IBAL_BAL_RAM_SLICE" "FirInterp5_1025_EER:fiEER\|firrom1_1025:rom\|altsyncram:altsyncram_component\|altsyncram_a2c1:auto_generated\|ram_block1a7 " "RAM block slice \"FirInterp5_1025_EER:fiEER\|firrom1_1025:rom\|altsyncram:altsyncram_component\|altsyncram_a2c1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_a2c1.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/altsyncram_a2c1.tdf" 189 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rtl/radio_openhpsdr/firrom1_1025.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/firrom1_1025.v" 82 0 0 } } { "rtl/radio_openhpsdr/FirInterp5_1025_EER.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/FirInterp5_1025_EER.v" 150 0 0 } } { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v" 420 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1544543203326 ""} { "Info" "IBAL_BAL_RAM_SLICE" "FirInterp5_1025_EER:fiEER\|firrom1_1025:rom\|altsyncram:altsyncram_component\|altsyncram_a2c1:auto_generated\|ram_block1a8 " "RAM block slice \"FirInterp5_1025_EER:fiEER\|firrom1_1025:rom\|altsyncram:altsyncram_component\|altsyncram_a2c1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_a2c1.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/altsyncram_a2c1.tdf" 211 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rtl/radio_openhpsdr/firrom1_1025.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/firrom1_1025.v" 82 0 0 } } { "rtl/radio_openhpsdr/FirInterp5_1025_EER.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/FirInterp5_1025_EER.v" 150 0 0 } } { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v" 420 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1544543203326 ""} { "Info" "IBAL_BAL_RAM_SLICE" "FirInterp5_1025_EER:fiEER\|firrom1_1025:rom\|altsyncram:altsyncram_component\|altsyncram_a2c1:auto_generated\|ram_block1a9 " "RAM block slice \"FirInterp5_1025_EER:fiEER\|firrom1_1025:rom\|altsyncram:altsyncram_component\|altsyncram_a2c1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_a2c1.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/altsyncram_a2c1.tdf" 233 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rtl/radio_openhpsdr/firrom1_1025.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/firrom1_1025.v" 82 0 0 } } { "rtl/radio_openhpsdr/FirInterp5_1025_EER.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/FirInterp5_1025_EER.v" 150 0 0 } } { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v" 420 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1544543203326 ""} { "Info" "IBAL_BAL_RAM_SLICE" "FirInterp5_1025_EER:fiEER\|firrom1_1025:rom\|altsyncram:altsyncram_component\|altsyncram_a2c1:auto_generated\|ram_block1a10 " "RAM block slice \"FirInterp5_1025_EER:fiEER\|firrom1_1025:rom\|altsyncram:altsyncram_component\|altsyncram_a2c1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_a2c1.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/altsyncram_a2c1.tdf" 255 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rtl/radio_openhpsdr/firrom1_1025.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/firrom1_1025.v" 82 0 0 } } { "rtl/radio_openhpsdr/FirInterp5_1025_EER.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/FirInterp5_1025_EER.v" 150 0 0 } } { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v" 420 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1544543203326 ""} { "Info" "IBAL_BAL_RAM_SLICE" "FirInterp5_1025_EER:fiEER\|firrom1_1025:rom\|altsyncram:altsyncram_component\|altsyncram_a2c1:auto_generated\|ram_block1a11 " "RAM block slice \"FirInterp5_1025_EER:fiEER\|firrom1_1025:rom\|altsyncram:altsyncram_component\|altsyncram_a2c1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_a2c1.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/altsyncram_a2c1.tdf" 277 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rtl/radio_openhpsdr/firrom1_1025.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/firrom1_1025.v" 82 0 0 } } { "rtl/radio_openhpsdr/FirInterp5_1025_EER.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/FirInterp5_1025_EER.v" 150 0 0 } } { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v" 420 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1544543203326 ""} { "Info" "IBAL_BAL_RAM_SLICE" "FirInterp5_1025_EER:fiEER\|firrom1_1025:rom\|altsyncram:altsyncram_component\|altsyncram_a2c1:auto_generated\|ram_block1a12 " "RAM block slice \"FirInterp5_1025_EER:fiEER\|firrom1_1025:rom\|altsyncram:altsyncram_component\|altsyncram_a2c1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_a2c1.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/altsyncram_a2c1.tdf" 299 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rtl/radio_openhpsdr/firrom1_1025.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/firrom1_1025.v" 82 0 0 } } { "rtl/radio_openhpsdr/FirInterp5_1025_EER.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/FirInterp5_1025_EER.v" 150 0 0 } } { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v" 420 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1544543203326 ""} { "Info" "IBAL_BAL_RAM_SLICE" "FirInterp5_1025_EER:fiEER\|firrom1_1025:rom\|altsyncram:altsyncram_component\|altsyncram_a2c1:auto_generated\|ram_block1a13 " "RAM block slice \"FirInterp5_1025_EER:fiEER\|firrom1_1025:rom\|altsyncram:altsyncram_component\|altsyncram_a2c1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_a2c1.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/altsyncram_a2c1.tdf" 321 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rtl/radio_openhpsdr/firrom1_1025.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/firrom1_1025.v" 82 0 0 } } { "rtl/radio_openhpsdr/FirInterp5_1025_EER.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/FirInterp5_1025_EER.v" 150 0 0 } } { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v" 420 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1544543203326 ""} { "Info" "IBAL_BAL_RAM_SLICE" "FirInterp5_1025_EER:fiEER\|firrom1_1025:rom\|altsyncram:altsyncram_component\|altsyncram_a2c1:auto_generated\|ram_block1a14 " "RAM block slice \"FirInterp5_1025_EER:fiEER\|firrom1_1025:rom\|altsyncram:altsyncram_component\|altsyncram_a2c1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_a2c1.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/altsyncram_a2c1.tdf" 343 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rtl/radio_openhpsdr/firrom1_1025.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/firrom1_1025.v" 82 0 0 } } { "rtl/radio_openhpsdr/FirInterp5_1025_EER.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/FirInterp5_1025_EER.v" 150 0 0 } } { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v" 420 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1544543203326 ""} { "Info" "IBAL_BAL_RAM_SLICE" "FirInterp5_1025_EER:fiEER\|firrom1_1025:rom\|altsyncram:altsyncram_component\|altsyncram_a2c1:auto_generated\|ram_block1a15 " "RAM block slice \"FirInterp5_1025_EER:fiEER\|firrom1_1025:rom\|altsyncram:altsyncram_component\|altsyncram_a2c1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_a2c1.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/altsyncram_a2c1.tdf" 365 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rtl/radio_openhpsdr/firrom1_1025.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/firrom1_1025.v" 82 0 0 } } { "rtl/radio_openhpsdr/FirInterp5_1025_EER.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/FirInterp5_1025_EER.v" 150 0 0 } } { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v" 420 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1544543203326 ""} { "Info" "IBAL_BAL_RAM_SLICE" "FirInterp5_1025_EER:fiEER\|firrom1_1025:rom\|altsyncram:altsyncram_component\|altsyncram_a2c1:auto_generated\|ram_block1a16 " "RAM block slice \"FirInterp5_1025_EER:fiEER\|firrom1_1025:rom\|altsyncram:altsyncram_component\|altsyncram_a2c1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_a2c1.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/altsyncram_a2c1.tdf" 387 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rtl/radio_openhpsdr/firrom1_1025.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/firrom1_1025.v" 82 0 0 } } { "rtl/radio_openhpsdr/FirInterp5_1025_EER.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/FirInterp5_1025_EER.v" 150 0 0 } } { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v" 420 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1544543203326 ""} { "Info" "IBAL_BAL_RAM_SLICE" "FirInterp5_1025_EER:fiEER\|firrom1_1025:rom\|altsyncram:altsyncram_component\|altsyncram_a2c1:auto_generated\|ram_block1a17 " "RAM block slice \"FirInterp5_1025_EER:fiEER\|firrom1_1025:rom\|altsyncram:altsyncram_component\|altsyncram_a2c1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_a2c1.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/altsyncram_a2c1.tdf" 409 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rtl/radio_openhpsdr/firrom1_1025.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/firrom1_1025.v" 82 0 0 } } { "rtl/radio_openhpsdr/FirInterp5_1025_EER.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radio_openhpsdr/FirInterp5_1025_EER.v" 150 0 0 } } { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v" 420 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1544543203326 ""}  } {  } 0 270020 "Converted the following logical RAM block \"%1!s!\" slices to smaller maximum block depth of %2!d!" 0 0 "Design Software" 0 -1 1544543203326 ""}  } {  } 0 270021 "Converted the following %1!d! logical RAM block slices to smaller depth" 0 0 "Analysis & Synthesis" 0 -1 1544543203326 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FirInterp5_1025_EER:fiEER\|firrom1_1025:rom\|altsyncram:altsyncram_component\|altsyncram_a2c1:auto_generated\|altsyncram:ram_block1a0 " "Elaborated megafunction instantiation \"FirInterp5_1025_EER:fiEER\|firrom1_1025:rom\|altsyncram:altsyncram_component\|altsyncram_a2c1:auto_generated\|altsyncram:ram_block1a0\"" {  } { { "db/altsyncram_a2c1.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/altsyncram_a2c1.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543203432 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FirInterp5_1025_EER:fiEER\|firrom1_1025:rom\|altsyncram:altsyncram_component\|altsyncram_a2c1:auto_generated\|altsyncram:ram_block1a0 " "Instantiated megafunction \"FirInterp5_1025_EER:fiEER\|firrom1_1025:rom\|altsyncram:altsyncram_component\|altsyncram_a2c1:auto_generated\|altsyncram:ram_block1a0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543203432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543203432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 18 " "Parameter \"WIDTH_A\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543203432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543203432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1025 " "Parameter \"NUMWORDS_A\" = \"1025\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543203432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A CLOCK0 " "Parameter \"OUTDATA_REG_A\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543203432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543203432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543203432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543203432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543203432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_A NONE " "Parameter \"BYTEENA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543203432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543203432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543203432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 1 " "Parameter \"WIDTH_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543203432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 1 " "Parameter \"WIDTHAD_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543203432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1 " "Parameter \"NUMWORDS_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543203432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B UNUSED " "Parameter \"INDATA_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543203432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B UNUSED " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543203432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B UNUSED " "Parameter \"RDCONTROL_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543203432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B UNUSED " "Parameter \"ADDRESS_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543203432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_REG_B UNUSED " "Parameter \"BYTEENA_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543203432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543203432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_B NONE " "Parameter \"INDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543203432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_B NONE " "Parameter \"WRCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543203432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543203432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543203432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_ACLR_B NONE " "Parameter \"RDCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543203432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_B NONE " "Parameter \"BYTEENA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543203432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543203432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543203432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543203432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543203432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543203432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTE_SIZE 8 " "Parameter \"BYTE_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543203432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543203432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./rtl/radio_openhpsdr/coefI5_1025_EER.mif " "Parameter \"INIT_FILE\" = \"./rtl/radio_openhpsdr/coefI5_1025_EER.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543203432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE_LAYOUT PORT_A " "Parameter \"INIT_FILE_LAYOUT\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543203432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMUM_DEPTH 1024 " "Parameter \"MAXIMUM_DEPTH\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543203432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_RUNTIME_MOD NO " "Parameter \"ENABLE_RUNTIME_MOD\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543203432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_NAME UNUSED " "Parameter \"INSTANCE_NAME\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543203432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_ECC FALSE " "Parameter \"ENABLE_ECC\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543203432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ECCSTATUS_REG UNREGISTERED " "Parameter \"ECCSTATUS_REG\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543203432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_A BYPASS " "Parameter \"CLOCK_ENABLE_CORE_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543203432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_B BYPASS " "Parameter \"CLOCK_ENABLE_CORE_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543203432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A NEW_DATA_WITH_NBE_READ " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543203432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_B NEW_DATA_WITH_NBE_READ " "Parameter \"READ_DURING_WRITE_MODE_PORT_B\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543203432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_ECC_STATUS NORMAL " "Parameter \"CLOCK_ENABLE_ECC_STATUS\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544543203432 ""}  } { { "db/altsyncram_a2c1.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/altsyncram_a2c1.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544543203432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vg93.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vg93.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vg93 " "Found entity 1: altsyncram_vg93" {  } { { "db/altsyncram_vg93.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/altsyncram_vg93.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543203542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543203542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_58a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_58a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_58a " "Found entity 1: decode_58a" {  } { { "db/decode_58a.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/decode_58a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543203673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543203673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_dob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_dob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_dob " "Found entity 1: mux_dob" {  } { { "db/mux_dob.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/mux_dob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544543203802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543203802 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1544543205628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ad9866:ad9866_inst\|datain\[12\] " "Latch ad9866:ad9866_inst\|datain\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ad9866:ad9866_inst\|dut1_pc\[5\] " "Ports D and ENA on the latch are fed by the same signal ad9866:ad9866_inst\|dut1_pc\[5\]" {  } { { "rtl/ad9866.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/ad9866.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544543206504 ""}  } { { "rtl/ad9866.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/ad9866.v" 97 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544543206504 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ad9866:ad9866_inst\|datain\[11\] " "Latch ad9866:ad9866_inst\|datain\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ad9866:ad9866_inst\|dut1_pc\[4\] " "Ports D and ENA on the latch are fed by the same signal ad9866:ad9866_inst\|dut1_pc\[4\]" {  } { { "rtl/ad9866.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/ad9866.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544543206504 ""}  } { { "rtl/ad9866.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/ad9866.v" 97 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544543206504 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ad9866:ad9866_inst\|datain\[10\] " "Latch ad9866:ad9866_inst\|datain\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ad9866:ad9866_inst\|dut1_pc\[3\] " "Ports D and ENA on the latch are fed by the same signal ad9866:ad9866_inst\|dut1_pc\[3\]" {  } { { "rtl/ad9866.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/ad9866.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544543206504 ""}  } { { "rtl/ad9866.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/ad9866.v" 97 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544543206504 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ad9866:ad9866_inst\|datain\[9\] " "Latch ad9866:ad9866_inst\|datain\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ad9866:ad9866_inst\|sen_n " "Ports D and ENA on the latch are fed by the same signal ad9866:ad9866_inst\|sen_n" {  } { { "rtl/ad9866.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/ad9866.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544543206505 ""}  } { { "rtl/ad9866.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/ad9866.v" 97 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544543206505 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ad9866:ad9866_inst\|datain\[8\] " "Latch ad9866:ad9866_inst\|datain\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ad9866:ad9866_inst\|sen_n " "Ports D and ENA on the latch are fed by the same signal ad9866:ad9866_inst\|sen_n" {  } { { "rtl/ad9866.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/ad9866.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544543206505 ""}  } { { "rtl/ad9866.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/ad9866.v" 97 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544543206505 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ad9866:ad9866_inst\|datain\[7\] " "Latch ad9866:ad9866_inst\|datain\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ad9866:ad9866_inst\|dut1_pc\[3\] " "Ports D and ENA on the latch are fed by the same signal ad9866:ad9866_inst\|dut1_pc\[3\]" {  } { { "rtl/ad9866.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/ad9866.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544543206505 ""}  } { { "rtl/ad9866.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/ad9866.v" 97 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544543206505 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ad9866:ad9866_inst\|datain\[6\] " "Latch ad9866:ad9866_inst\|datain\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ad9866:ad9866_inst\|sen_n " "Ports D and ENA on the latch are fed by the same signal ad9866:ad9866_inst\|sen_n" {  } { { "rtl/ad9866.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/ad9866.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544543206505 ""}  } { { "rtl/ad9866.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/ad9866.v" 97 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544543206505 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ad9866:ad9866_inst\|datain\[5\] " "Latch ad9866:ad9866_inst\|datain\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ad9866:ad9866_inst\|dut1_pc\[5\] " "Ports D and ENA on the latch are fed by the same signal ad9866:ad9866_inst\|dut1_pc\[5\]" {  } { { "rtl/ad9866.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/ad9866.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544543206506 ""}  } { { "rtl/ad9866.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/ad9866.v" 97 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544543206506 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ad9866:ad9866_inst\|datain\[4\] " "Latch ad9866:ad9866_inst\|datain\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ad9866:ad9866_inst\|dut1_pc\[3\] " "Ports D and ENA on the latch are fed by the same signal ad9866:ad9866_inst\|dut1_pc\[3\]" {  } { { "rtl/ad9866.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/ad9866.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544543206506 ""}  } { { "rtl/ad9866.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/ad9866.v" 97 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544543206506 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ad9866:ad9866_inst\|datain\[3\] " "Latch ad9866:ad9866_inst\|datain\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ad9866:ad9866_inst\|dut1_pc\[3\] " "Ports D and ENA on the latch are fed by the same signal ad9866:ad9866_inst\|dut1_pc\[3\]" {  } { { "rtl/ad9866.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/ad9866.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544543206506 ""}  } { { "rtl/ad9866.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/ad9866.v" 97 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544543206506 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ad9866:ad9866_inst\|datain\[2\] " "Latch ad9866:ad9866_inst\|datain\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ad9866:ad9866_inst\|dut1_pc\[4\] " "Ports D and ENA on the latch are fed by the same signal ad9866:ad9866_inst\|dut1_pc\[4\]" {  } { { "rtl/ad9866.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/ad9866.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544543206506 ""}  } { { "rtl/ad9866.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/ad9866.v" 97 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544543206506 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ad9866:ad9866_inst\|datain\[1\] " "Latch ad9866:ad9866_inst\|datain\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ad9866:ad9866_inst\|dut1_pc\[5\] " "Ports D and ENA on the latch are fed by the same signal ad9866:ad9866_inst\|dut1_pc\[5\]" {  } { { "rtl/ad9866.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/ad9866.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544543206507 ""}  } { { "rtl/ad9866.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/ad9866.v" 97 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544543206507 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ad9866:ad9866_inst\|datain\[0\] " "Latch ad9866:ad9866_inst\|datain\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ad9866:ad9866_inst\|dut1_pc\[5\] " "Ports D and ENA on the latch are fed by the same signal ad9866:ad9866_inst\|dut1_pc\[5\]" {  } { { "rtl/ad9866.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/ad9866.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544543206507 ""}  } { { "rtl/ad9866.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/ad9866.v" 97 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544543206507 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "rtl/ad9866.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/ad9866.v" 28 -1 0 } } { "db/a_graycounter_rkc.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/a_graycounter_rkc.tdf" 33 2 0 } } { "db/a_graycounter_v67.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/a_graycounter_v67.tdf" 33 2 0 } } { "db/a_graycounter_rkc.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/a_graycounter_rkc.tdf" 47 2 0 } } { "db/a_graycounter_v67.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/a_graycounter_v67.tdf" 47 2 0 } } { "db/dcfifo_umj1.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/dcfifo_umj1.tdf" 55 2 0 } } { "db/dcfifo_umj1.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/dcfifo_umj1.tdf" 59 2 0 } } { "db/a_graycounter_g57.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/a_graycounter_g57.tdf" 33 2 0 } } { "db/a_graycounter_cjc.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/a_graycounter_cjc.tdf" 33 2 0 } } { "rtl/spi_slave.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/spi_slave.v" 56 -1 0 } } { "db/dcfifo_tln1.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/dcfifo_tln1.tdf" 72 2 0 } } { "db/dcfifo_tln1.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/dcfifo_tln1.tdf" 76 2 0 } } { "db/a_graycounter_177.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/a_graycounter_177.tdf" 33 2 0 } } { "db/a_graycounter_177.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/a_graycounter_177.tdf" 49 2 0 } } { "db/a_graycounter_tkc.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/a_graycounter_tkc.tdf" 33 2 0 } } { "db/a_graycounter_tkc.tdf" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/a_graycounter_tkc.tdf" 49 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1544543206640 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1544543206641 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ad9866_mode VCC " "Pin \"ad9866_mode\" is stuck at VCC" {  } { { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544543212517 "|radioberry|ad9866_mode"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1544543212517 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] spi_sck " "The launch and latch times for the relationship between source clock: ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] and destination clock: spi_sck are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Analysis & Synthesis" 0 -1 1544543214081 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] spi_sck " "The launch and latch times for the relationship between source clock: ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] and destination clock: spi_sck are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Analysis & Synthesis" 0 -1 1544543214081 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1544543214452 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] spi_sck " "The launch and latch times for the relationship between source clock: ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] and destination clock: spi_sck are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Analysis & Synthesis" 0 -1 1544543216586 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] spi_sck " "The launch and latch times for the relationship between source clock: ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] and destination clock: spi_sck are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Analysis & Synthesis" 0 -1 1544543216587 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] spi_sck " "The launch and latch times for the relationship between source clock: ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] and destination clock: spi_sck are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Analysis & Synthesis" 0 -1 1544543222565 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] spi_sck " "The launch and latch times for the relationship between source clock: ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] and destination clock: spi_sck are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Analysis & Synthesis" 0 -1 1544543222565 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "264 " "264 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1544543225086 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543226757 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "13 " "TimeQuest Timing Analyzer is analyzing 13 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Analysis & Synthesis" 0 -1 1544543229096 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_nkk1 " "Entity dcfifo_nkk1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_1f9:dffpipe20\|dffe21a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_1f9:dffpipe20\|dffe21a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1544543229146 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1544543229146 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_tln1 " "Entity dcfifo_tln1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_3f9:dffpipe22\|dffe23a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_3f9:dffpipe22\|dffe23a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1544543229146 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_2f9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_2f9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1544543229146 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1544543229146 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_umj1 " "Entity dcfifo_umj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe8\|dffe9a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe8\|dffe9a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1544543229146 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1544543229146 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Analysis & Synthesis" 0 -1 1544543229146 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "*ws_dgrp\|dffpipe_3f9:dffpipe22\|dffe23a* clock or keeper or register or port or pin or cell or partition " "Ignored filter: *ws_dgrp\|dffpipe_3f9:dffpipe22\|dffe23a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } {  } 0 332173 "Ignored filter: %1!s! could not be matched with a %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543229387 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON" "set_false_path Argument <to> is not an object ID " "Ignored set_false_path: Argument <to> is not an object ID" {  } {  } 0 332048 "Ignored %1!s!: %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543229387 ""}
{ "Info" "ISTA_SDC_FOUND" "sdc/radioberry.sdc " "Reading SDC File: 'sdc/radioberry.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Analysis & Synthesis" 0 -1 1544543229423 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1544543229476 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1544543229476 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 16 -duty_cycle 50.00 -name \{ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 16 -duty_cycle 50.00 -name \{ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1544543229476 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 192 -multiply_by 25 -duty_cycle 50.00 -name \{ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 192 -multiply_by 25 -duty_cycle 50.00 -name \{ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1544543229476 ""}  } {  } 0 332110 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543229476 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Analysis & Synthesis" 0 -1 1544543229477 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] spi_sck " "The launch and latch times for the relationship between source clock: ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] and destination clock: spi_sck are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Analysis & Synthesis" 0 -1 1544543229746 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] spi_sck " "The launch and latch times for the relationship between source clock: ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] and destination clock: spi_sck are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Analysis & Synthesis" 0 -1 1544543229747 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543229993 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] spi_sck " "The launch and latch times for the relationship between source clock: ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] and destination clock: spi_sck are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Analysis & Synthesis" 0 -1 1544543230050 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] spi_sck " "The launch and latch times for the relationship between source clock: ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] and destination clock: spi_sck are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Analysis & Synthesis" 0 -1 1544543230051 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Analysis & Synthesis" 0 -1 1544543230312 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 17 clocks " "Found 17 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544543230314 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544543230314 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 ad9866:ad9866_inst\|dut1_pc\[0\] " "  10.000 ad9866:ad9866_inst\|dut1_pc\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544543230314 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  13.020 ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  13.020 ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544543230314 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.510 ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "   6.510 ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544543230314 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.068 ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "   4.068 ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544543230314 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  99.993 ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "  99.993 ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544543230314 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  13.020     clk_76m8 " "  13.020     clk_76m8" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544543230314 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "5000.000 ddr_mux:ddr_mux_inst1\|rd_req " "5000.000 ddr_mux:ddr_mux_inst1\|rd_req" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544543230314 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "5000.000 ddr_mux:ddr_mux_inst2\|rd_req " "5000.000 ddr_mux:ddr_mux_inst2\|rd_req" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544543230314 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 208.333       pi_clk " " 208.333       pi_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544543230314 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 208.333      pi_clk2 " " 208.333      pi_clk2" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544543230314 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "2500.000      spi_ce0 " "2500.000      spi_ce0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544543230314 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "2500.000      spi_ce1 " "2500.000      spi_ce1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544543230314 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  64.000      spi_sck " "  64.000      spi_sck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544543230314 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "2500.000 spi_slave:spi_slave_rx2_inst\|done " "2500.000 spi_slave:spi_slave_rx2_inst\|done" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544543230314 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "2500.000 spi_slave:spi_slave_rx_inst\|done " "2500.000 spi_slave:spi_slave_rx_inst\|done" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544543230314 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.510 virt_ad9866_rxclk_rx " "   6.510 virt_ad9866_rxclk_rx" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544543230314 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.510 virt_ad9866_rxclk_tx " "   6.510 virt_ad9866_rxclk_tx" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544543230314 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543230314 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543232235 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1544543232925 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:06 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:06" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543232986 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/output_files/radioberry.map.smsg " "Generated suppressed messages file C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/output_files/radioberry.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543234651 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1544543237526 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544543237526 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ad9866_clk " "No output dependent on input pin \"ad9866_clk\"" {  } { { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544543241566 "|radioberry|ad9866_clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ad9866_rxclk " "No output dependent on input pin \"ad9866_rxclk\"" {  } { { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544543241566 "|radioberry|ad9866_rxclk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1544543241566 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "21732 " "Implemented 21732 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1544543241568 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1544543241568 ""} { "Info" "ICUT_CUT_TM_LCELLS" "20887 " "Implemented 20887 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1544543241568 ""} { "Info" "ICUT_CUT_TM_RAMS" "762 " "Implemented 762 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1544543241568 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1544543241568 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "40 " "Implemented 40 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1544543241568 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1544543241568 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 74 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 74 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5070 " "Peak virtual memory: 5070 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544543241898 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 11 16:47:21 2018 " "Processing ended: Tue Dec 11 16:47:21 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544543241898 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:09 " "Elapsed time: 00:02:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544543241898 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:09 " "Total CPU time (on all processors): 00:02:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544543241898 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1544543241898 ""}
