Timing Analyzer report for lab2
Sat Apr 09 00:56:09 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 13. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 22. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 30. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; lab2                                                ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.12        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ;   0.8%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; CLOCK_50   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 218.72 MHz ; 218.72 MHz      ; CLOCK_50   ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+----------+--------+-----------------+
; Clock    ; Slack  ; End Point TNS   ;
+----------+--------+-----------------+
; CLOCK_50 ; -3.572 ; -449.589        ;
+----------+--------+-----------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; CLOCK_50 ; 0.384 ; 0.000           ;
+----------+-------+-----------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+----------+--------+-------------------------------+
; Clock    ; Slack  ; End Point TNS                 ;
+----------+--------+-------------------------------+
; CLOCK_50 ; -3.000 ; -231.730                      ;
+----------+--------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                             ;
+--------+--------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; -3.572 ; mod_1sec:u1|counter[25]  ; counter:c|sec_h[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 4.494      ;
; -3.572 ; mod_1sec:u1|counter[25]  ; counter:c|sec_h[0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 4.494      ;
; -3.509 ; mod_1sec:u1|counter[22]  ; counter:c|sec_h[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 4.431      ;
; -3.509 ; mod_1sec:u1|counter[22]  ; counter:c|sec_h[0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 4.431      ;
; -3.505 ; mod_1sec:u1|counter[24]  ; counter:c|sec_h[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 4.427      ;
; -3.505 ; mod_1sec:u1|counter[24]  ; counter:c|sec_h[0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 4.427      ;
; -3.453 ; mod_1sec:u1|counter[3]   ; counter:c|sec_h[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.372      ;
; -3.453 ; mod_1sec:u1|counter[3]   ; counter:c|sec_h[0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.372      ;
; -3.436 ; mod_1sec:u1|counter[23]  ; counter:c|sec_h[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 4.358      ;
; -3.436 ; mod_1sec:u1|counter[23]  ; counter:c|sec_h[0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 4.358      ;
; -3.367 ; mod_1sec:u1|counter[16]  ; counter:c|sec_h[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.287      ;
; -3.367 ; mod_1sec:u1|counter[16]  ; counter:c|sec_h[0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.287      ;
; -3.360 ; mod_1sec:u1|counter[13]  ; counter:c|sec_h[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.280      ;
; -3.360 ; mod_1sec:u1|counter[13]  ; counter:c|sec_h[0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.280      ;
; -3.353 ; mod_1sec:u1|counter[12]  ; counter:c|sec_h[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.273      ;
; -3.353 ; mod_1sec:u1|counter[12]  ; counter:c|sec_h[0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.273      ;
; -3.351 ; debounce:d3|counter[0]   ; debounce:d3|counter[0]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.268      ;
; -3.351 ; debounce:d3|counter[0]   ; debounce:d3|counter[1]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.268      ;
; -3.351 ; debounce:d3|counter[0]   ; debounce:d3|counter[2]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.268      ;
; -3.351 ; debounce:d3|counter[0]   ; debounce:d3|counter[3]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.268      ;
; -3.351 ; debounce:d3|counter[0]   ; debounce:d3|counter[5]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.268      ;
; -3.351 ; debounce:d3|counter[0]   ; debounce:d3|counter[8]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.268      ;
; -3.351 ; debounce:d3|counter[0]   ; debounce:d3|counter[9]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.268      ;
; -3.343 ; debounce:d3|counter[3]   ; debounce:d3|counter[0]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.260      ;
; -3.343 ; debounce:d3|counter[3]   ; debounce:d3|counter[1]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.260      ;
; -3.343 ; debounce:d3|counter[3]   ; debounce:d3|counter[2]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.260      ;
; -3.343 ; debounce:d3|counter[3]   ; debounce:d3|counter[3]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.260      ;
; -3.343 ; debounce:d3|counter[3]   ; debounce:d3|counter[5]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.260      ;
; -3.343 ; debounce:d3|counter[3]   ; debounce:d3|counter[8]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.260      ;
; -3.343 ; debounce:d3|counter[3]   ; debounce:d3|counter[9]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.260      ;
; -3.299 ; mod_1sec:u1|counter[25]  ; counter:c|sec_l[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.222      ;
; -3.298 ; mod_1sec:u1|counter[10]  ; counter:c|sec_h[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.217      ;
; -3.298 ; mod_1sec:u1|counter[10]  ; counter:c|sec_h[0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.217      ;
; -3.295 ; mod_1sec:u1|counter[25]  ; counter:c|sec_l[0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.218      ;
; -3.275 ; mod_1sec:u1|counter[20]  ; counter:c|sec_h[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.195      ;
; -3.275 ; mod_1sec:u1|counter[20]  ; counter:c|sec_h[0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.195      ;
; -3.269 ; mod_1sec:u1|counter[21]  ; counter:c|sec_h[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.189      ;
; -3.269 ; mod_1sec:u1|counter[21]  ; counter:c|sec_h[0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.189      ;
; -3.263 ; debounce:d3|counter[7]   ; debounce:d3|counter[0]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.483     ; 3.778      ;
; -3.263 ; debounce:d3|counter[4]   ; debounce:d3|counter[0]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.483     ; 3.778      ;
; -3.263 ; debounce:d3|counter[7]   ; debounce:d3|counter[1]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.483     ; 3.778      ;
; -3.263 ; debounce:d3|counter[4]   ; debounce:d3|counter[1]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.483     ; 3.778      ;
; -3.263 ; debounce:d3|counter[7]   ; debounce:d3|counter[2]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.483     ; 3.778      ;
; -3.263 ; debounce:d3|counter[4]   ; debounce:d3|counter[2]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.483     ; 3.778      ;
; -3.263 ; debounce:d3|counter[7]   ; debounce:d3|counter[3]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.483     ; 3.778      ;
; -3.263 ; debounce:d3|counter[4]   ; debounce:d3|counter[3]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.483     ; 3.778      ;
; -3.263 ; debounce:d3|counter[7]   ; debounce:d3|counter[5]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.483     ; 3.778      ;
; -3.263 ; debounce:d3|counter[4]   ; debounce:d3|counter[5]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.483     ; 3.778      ;
; -3.263 ; debounce:d3|counter[7]   ; debounce:d3|counter[8]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.483     ; 3.778      ;
; -3.263 ; debounce:d3|counter[4]   ; debounce:d3|counter[8]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.483     ; 3.778      ;
; -3.263 ; debounce:d3|counter[7]   ; debounce:d3|counter[9]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.483     ; 3.778      ;
; -3.263 ; debounce:d3|counter[4]   ; debounce:d3|counter[9]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.483     ; 3.778      ;
; -3.238 ; mod_1sec:u1|counter[22]  ; counter:c|sec_l[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.161      ;
; -3.236 ; debounce:d1|counter[12]  ; debounce:d1|counter[19]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 4.152      ;
; -3.236 ; debounce:d1|counter[12]  ; debounce:d1|counter[15]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 4.152      ;
; -3.236 ; debounce:d1|counter[12]  ; debounce:d1|counter[11]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 4.152      ;
; -3.236 ; debounce:d1|counter[12]  ; debounce:d1|counter[12]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 4.152      ;
; -3.236 ; debounce:d1|counter[12]  ; debounce:d1|counter[13]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 4.152      ;
; -3.236 ; debounce:d1|counter[12]  ; debounce:d1|counter[14]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 4.152      ;
; -3.236 ; debounce:d1|counter[12]  ; debounce:d1|counter[16]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 4.152      ;
; -3.234 ; mod_1sec:u1|counter[22]  ; counter:c|sec_l[0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.157      ;
; -3.233 ; debounce:d1|counter[13]  ; debounce:d1|counter[19]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 4.149      ;
; -3.233 ; debounce:d1|counter[13]  ; debounce:d1|counter[15]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 4.149      ;
; -3.233 ; debounce:d1|counter[13]  ; debounce:d1|counter[11]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 4.149      ;
; -3.233 ; debounce:d1|counter[13]  ; debounce:d1|counter[12]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 4.149      ;
; -3.233 ; debounce:d1|counter[13]  ; debounce:d1|counter[13]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 4.149      ;
; -3.233 ; debounce:d1|counter[13]  ; debounce:d1|counter[14]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 4.149      ;
; -3.233 ; debounce:d1|counter[13]  ; debounce:d1|counter[16]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 4.149      ;
; -3.224 ; debounce:d1|counter[17]  ; debounce:d1|counter[19]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.477     ; 3.745      ;
; -3.224 ; debounce:d1|counter[17]  ; debounce:d1|counter[15]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.477     ; 3.745      ;
; -3.224 ; debounce:d1|counter[17]  ; debounce:d1|counter[11]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.477     ; 3.745      ;
; -3.224 ; debounce:d1|counter[17]  ; debounce:d1|counter[12]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.477     ; 3.745      ;
; -3.224 ; debounce:d1|counter[17]  ; debounce:d1|counter[13]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.477     ; 3.745      ;
; -3.224 ; debounce:d1|counter[17]  ; debounce:d1|counter[14]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.477     ; 3.745      ;
; -3.224 ; debounce:d1|counter[17]  ; debounce:d1|counter[16]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.477     ; 3.745      ;
; -3.219 ; lcm_ctrl:ctrl|cnt_30m[7] ; lcm_ctrl:ctrl|cnt_30m[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 4.135      ;
; -3.219 ; lcm_ctrl:ctrl|cnt_30m[7] ; lcm_ctrl:ctrl|cnt_30m[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 4.135      ;
; -3.219 ; lcm_ctrl:ctrl|cnt_30m[7] ; lcm_ctrl:ctrl|cnt_30m[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 4.135      ;
; -3.219 ; lcm_ctrl:ctrl|cnt_30m[7] ; lcm_ctrl:ctrl|cnt_30m[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 4.135      ;
; -3.219 ; lcm_ctrl:ctrl|cnt_30m[7] ; lcm_ctrl:ctrl|cnt_30m[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 4.135      ;
; -3.219 ; lcm_ctrl:ctrl|cnt_30m[7] ; lcm_ctrl:ctrl|cnt_30m[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 4.135      ;
; -3.219 ; lcm_ctrl:ctrl|cnt_30m[7] ; lcm_ctrl:ctrl|cnt_30m[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 4.135      ;
; -3.219 ; lcm_ctrl:ctrl|cnt_30m[7] ; lcm_ctrl:ctrl|cnt_30m[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 4.135      ;
; -3.219 ; lcm_ctrl:ctrl|cnt_30m[7] ; lcm_ctrl:ctrl|cnt_30m[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 4.135      ;
; -3.219 ; lcm_ctrl:ctrl|cnt_30m[7] ; lcm_ctrl:ctrl|cnt_30m[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 4.135      ;
; -3.216 ; mod_1sec:u1|counter[4]   ; counter:c|sec_h[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.135      ;
; -3.216 ; mod_1sec:u1|counter[4]   ; counter:c|sec_h[0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.135      ;
; -3.212 ; lcm_ctrl:ctrl|cnt_30m[6] ; lcm_ctrl:ctrl|cnt_30m[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 4.128      ;
; -3.212 ; lcm_ctrl:ctrl|cnt_30m[6] ; lcm_ctrl:ctrl|cnt_30m[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 4.128      ;
; -3.212 ; lcm_ctrl:ctrl|cnt_30m[6] ; lcm_ctrl:ctrl|cnt_30m[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 4.128      ;
; -3.212 ; lcm_ctrl:ctrl|cnt_30m[6] ; lcm_ctrl:ctrl|cnt_30m[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 4.128      ;
; -3.212 ; lcm_ctrl:ctrl|cnt_30m[6] ; lcm_ctrl:ctrl|cnt_30m[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 4.128      ;
; -3.212 ; lcm_ctrl:ctrl|cnt_30m[6] ; lcm_ctrl:ctrl|cnt_30m[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 4.128      ;
; -3.212 ; lcm_ctrl:ctrl|cnt_30m[6] ; lcm_ctrl:ctrl|cnt_30m[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 4.128      ;
; -3.212 ; lcm_ctrl:ctrl|cnt_30m[6] ; lcm_ctrl:ctrl|cnt_30m[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 4.128      ;
; -3.212 ; lcm_ctrl:ctrl|cnt_30m[6] ; lcm_ctrl:ctrl|cnt_30m[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 4.128      ;
; -3.212 ; lcm_ctrl:ctrl|cnt_30m[6] ; lcm_ctrl:ctrl|cnt_30m[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 4.128      ;
; -3.197 ; debounce:d3|counter[6]   ; debounce:d3|counter[0]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.483     ; 3.712      ;
; -3.197 ; debounce:d3|counter[6]   ; debounce:d3|counter[1]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.483     ; 3.712      ;
; -3.197 ; debounce:d3|counter[6]   ; debounce:d3|counter[2]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.483     ; 3.712      ;
+--------+--------------------------+---------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.384 ; counter:c|hr_l[1]                  ; counter:c|hr_l[1]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; counter:c|hr_l[3]                  ; counter:c|hr_l[3]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; counter:c|hr_l[2]                  ; counter:c|hr_l[2]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 0.669      ;
; 0.385 ; counter:c|min_h[1]                 ; counter:c|min_h[1]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.669      ;
; 0.386 ; counter:c|hr_h[1]                  ; counter:c|hr_h[1]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; counter:c|hr_h[3]                  ; counter:c|hr_h[3]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; counter:c|hr_h[2]                  ; counter:c|hr_h[2]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; counter:c|hr_h[0]                  ; counter:c|hr_h[0]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; counter:c|min_l[2]                 ; counter:c|min_l[2]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; counter:c|sec_h[2]                 ; counter:c|sec_h[2]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.669      ;
; 0.389 ; counter:c|hr_l[0]                  ; counter:c|hr_l[0]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 0.674      ;
; 0.390 ; counter:c|min_h[0]                 ; counter:c|min_h[0]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.674      ;
; 0.391 ; counter:c|min_l[3]                 ; counter:c|min_l[3]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.674      ;
; 0.401 ; counter:c|sec_h[1]                 ; counter:c|sec_h[1]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; lcm_ctrl:ctrl|state.entry_mode     ; lcm_ctrl:ctrl|state.entry_mode     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; lcm_ctrl:ctrl|state.000            ; lcm_ctrl:ctrl|state.000            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; lcm_ctrl:ctrl|digit_send[6]        ; lcm_ctrl:ctrl|digit_send[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; counter:c|min_l[0]                 ; counter:c|min_l[0]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; counter:c|min_h[3]                 ; counter:c|min_h[3]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; counter:c|min_h[2]                 ; counter:c|min_h[2]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; counter:c|min_l[1]                 ; counter:c|min_l[1]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; counter:c|sec_l[3]                 ; counter:c|sec_l[3]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; counter:c|sec_l[1]                 ; counter:c|sec_l[1]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; counter:c|sec_l[0]                 ; counter:c|sec_l[0]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; counter:c|sec_l[2]                 ; counter:c|sec_l[2]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcm_ctrl:ctrl|digit_state.0000     ; lcm_ctrl:ctrl|digit_state.0000     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcm_ctrl:ctrl|state.ntust_clock    ; lcm_ctrl:ctrl|state.ntust_clock    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcm_ctrl:ctrl|next_ntust_state[0]  ; lcm_ctrl:ctrl|next_ntust_state[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcm_ctrl:ctrl|next_ntust_state[3]  ; lcm_ctrl:ctrl|next_ntust_state[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcm_ctrl:ctrl|next_ntust_state[2]  ; lcm_ctrl:ctrl|next_ntust_state[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcm_ctrl:ctrl|next_ntust_state[1]  ; lcm_ctrl:ctrl|next_ntust_state[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcm_ctrl:ctrl|state.send_data      ; lcm_ctrl:ctrl|state.send_data      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcm_ctrl:ctrl|state.idle           ; lcm_ctrl:ctrl|state.idle           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.406 ; counter:c|sec_h[0]                 ; counter:c|sec_h[0]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.674      ;
; 0.406 ; lcm_ctrl:ctrl|cnt_30m[0]           ; lcm_ctrl:ctrl|cnt_30m[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.674      ;
; 0.426 ; debounce:d1|counter[19]            ; debounce:d1|counter[19]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.694      ;
; 0.426 ; debounce:d3|counter[19]            ; debounce:d3|counter[19]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.694      ;
; 0.427 ; debounce:d2|counter[19]            ; debounce:d2|counter[19]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.694      ;
; 0.438 ; lcm_ctrl:ctrl|next_ntust_state[1]  ; lcm_ctrl:ctrl|ntust_state[1]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.705      ;
; 0.444 ; counter:c|hr_l[0]                  ; counter:c|hr_l[1]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 0.729      ;
; 0.447 ; lcm_ctrl:ctrl|send_counter[11]     ; lcm_ctrl:ctrl|send_counter[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.714      ;
; 0.447 ; counter:c|hr_l[0]                  ; counter:c|hr_l[2]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 0.732      ;
; 0.448 ; lcm_ctrl:ctrl|next_ntust_state[0]  ; lcm_ctrl:ctrl|next_ntust_state[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.715      ;
; 0.456 ; lcm_ctrl:ctrl|cnt_30m[20]          ; lcm_ctrl:ctrl|cnt_30m[20]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.724      ;
; 0.459 ; lcm_ctrl:ctrl|digit_state.min_L    ; lcm_ctrl:ctrl|digit_state.dotdot_L ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.726      ;
; 0.465 ; lcm_ctrl:ctrl|cnt_30m[20]          ; lcm_ctrl:ctrl|state.000            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.733      ;
; 0.556 ; debounce:d3|counter[5]             ; debounce:d3|counter[6]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.483      ; 1.225      ;
; 0.558 ; debounce:d3|counter[3]             ; debounce:d3|counter[4]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.483      ; 1.227      ;
; 0.564 ; debounce:d1|counter[9]             ; debounce:d1|counter[10]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.474      ; 1.224      ;
; 0.575 ; debounce:d1|counter[16]            ; debounce:d1|counter[17]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.477      ; 1.238      ;
; 0.576 ; debounce:d3|counter[2]             ; debounce:d3|counter[4]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.483      ; 1.245      ;
; 0.580 ; debounce:d1|counter[16]            ; debounce:d1|counter[18]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.477      ; 1.243      ;
; 0.583 ; lcm_ctrl:ctrl|digit_state.hr_H     ; lcm_ctrl:ctrl|digit_state.hr_L     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.850      ;
; 0.583 ; debounce:d1|counter[8]             ; debounce:d1|counter[10]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.474      ; 1.243      ;
; 0.585 ; lcm_ctrl:ctrl|digit_state.min_H    ; lcm_ctrl:ctrl|digit_state.min_L    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.852      ;
; 0.598 ; lcm_ctrl:ctrl|digit_state.hr_L     ; lcm_ctrl:ctrl|digit_state.dotdot_H ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.865      ;
; 0.603 ; lcm_ctrl:ctrl|next_ntust_state[3]  ; lcm_ctrl:ctrl|ntust_state[3]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.870      ;
; 0.608 ; counter:c|min_h[0]                 ; counter:c|min_h[1]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.892      ;
; 0.609 ; lcm_ctrl:ctrl|next_ntust_state[2]  ; lcm_ctrl:ctrl|ntust_state[2]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.876      ;
; 0.621 ; lcm_ctrl:ctrl|digit_state.sec_H    ; lcm_ctrl:ctrl|digit_state.sec_L    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.888      ;
; 0.622 ; debounce:d3|counter[7]             ; debounce:d3|counter[7]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.906      ;
; 0.628 ; debounce:d3|counter[6]             ; debounce:d3|counter[6]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.912      ;
; 0.629 ; debounce:d3|counter[4]             ; debounce:d3|counter[4]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.913      ;
; 0.629 ; debounce:d1|counter[17]            ; debounce:d1|counter[17]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.912      ;
; 0.632 ; debounce:d1|counter[18]            ; debounce:d1|counter[18]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.915      ;
; 0.636 ; lcm_ctrl:ctrl|digit_state.fin_send ; lcm_ctrl:ctrl|digit_send[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.903      ;
; 0.639 ; lcm_ctrl:ctrl|cnt_30m[14]          ; lcm_ctrl:ctrl|cnt_30m[14]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.907      ;
; 0.639 ; lcm_ctrl:ctrl|cnt_30m[6]           ; lcm_ctrl:ctrl|cnt_30m[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.907      ;
; 0.639 ; debounce:d1|counter[7]             ; debounce:d1|counter[7]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.906      ;
; 0.639 ; debounce:d1|counter[9]             ; debounce:d1|counter[9]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.906      ;
; 0.639 ; debounce:d1|counter[13]            ; debounce:d1|counter[13]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.907      ;
; 0.639 ; debounce:d3|counter[13]            ; debounce:d3|counter[13]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.907      ;
; 0.639 ; debounce:d2|counter[5]             ; debounce:d2|counter[5]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.907      ;
; 0.640 ; lcm_ctrl:ctrl|cnt_30m[12]          ; lcm_ctrl:ctrl|cnt_30m[12]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.908      ;
; 0.640 ; lcm_ctrl:ctrl|cnt_30m[16]          ; lcm_ctrl:ctrl|cnt_30m[16]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.908      ;
; 0.640 ; debounce:d1|counter[5]             ; debounce:d1|counter[5]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.907      ;
; 0.640 ; debounce:d3|counter[5]             ; debounce:d3|counter[5]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.907      ;
; 0.640 ; debounce:d3|counter[11]            ; debounce:d3|counter[11]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.908      ;
; 0.640 ; debounce:d3|counter[15]            ; debounce:d3|counter[15]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.908      ;
; 0.640 ; debounce:d2|counter[13]            ; debounce:d2|counter[13]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.907      ;
; 0.641 ; mod_1sec:u1|counter[9]             ; mod_1sec:u1|counter[9]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.908      ;
; 0.641 ; mod_1sec:u1|counter[8]             ; mod_1sec:u1|counter[8]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.908      ;
; 0.641 ; debounce:d2|counter[11]            ; debounce:d2|counter[11]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.908      ;
; 0.641 ; debounce:d2|counter[15]            ; debounce:d2|counter[15]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.908      ;
; 0.642 ; lcm_ctrl:ctrl|cnt_30m[4]           ; lcm_ctrl:ctrl|cnt_30m[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.910      ;
; 0.643 ; lcm_ctrl:ctrl|cnt_30m[2]           ; lcm_ctrl:ctrl|cnt_30m[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.911      ;
; 0.643 ; lcm_ctrl:ctrl|cnt_30m[11]          ; lcm_ctrl:ctrl|cnt_30m[11]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.911      ;
; 0.643 ; lcm_ctrl:ctrl|cnt_30m[17]          ; lcm_ctrl:ctrl|cnt_30m[17]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.911      ;
; 0.643 ; debounce:d1|counter[3]             ; debounce:d1|counter[3]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.910      ;
; 0.643 ; debounce:d1|counter[16]            ; debounce:d1|counter[16]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.911      ;
; 0.643 ; debounce:d3|counter[3]             ; debounce:d3|counter[3]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.910      ;
; 0.643 ; debounce:d3|counter[10]            ; debounce:d3|counter[10]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.911      ;
; 0.643 ; debounce:d3|counter[16]            ; debounce:d3|counter[16]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.911      ;
; 0.643 ; debounce:d2|counter[1]             ; debounce:d2|counter[1]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.911      ;
; 0.643 ; debounce:d1|counter[10]            ; debounce:d1|counter[10]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.926      ;
; 0.644 ; lcm_ctrl:ctrl|send_counter[1]      ; lcm_ctrl:ctrl|send_counter[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.911      ;
; 0.644 ; lcm_ctrl:ctrl|send_counter[2]      ; lcm_ctrl:ctrl|send_counter[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.911      ;
; 0.644 ; lcm_ctrl:ctrl|cnt_30m[13]          ; lcm_ctrl:ctrl|cnt_30m[13]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.912      ;
; 0.644 ; lcm_ctrl:ctrl|cnt_30m[7]           ; lcm_ctrl:ctrl|cnt_30m[7]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.912      ;
; 0.644 ; lcm_ctrl:ctrl|cnt_30m[18]          ; lcm_ctrl:ctrl|cnt_30m[18]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.912      ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 235.57 MHz ; 235.57 MHz      ; CLOCK_50   ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; -3.245 ; -394.544       ;
+----------+--------+----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.337 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; CLOCK_50 ; -3.000 ; -231.730                     ;
+----------+--------+------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                              ;
+--------+--------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; -3.245 ; mod_1sec:u1|counter[25]  ; counter:c|sec_h[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 4.179      ;
; -3.245 ; mod_1sec:u1|counter[25]  ; counter:c|sec_h[0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 4.179      ;
; -3.183 ; mod_1sec:u1|counter[22]  ; counter:c|sec_h[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 4.117      ;
; -3.183 ; mod_1sec:u1|counter[22]  ; counter:c|sec_h[0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 4.117      ;
; -3.138 ; mod_1sec:u1|counter[24]  ; counter:c|sec_h[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 4.072      ;
; -3.138 ; mod_1sec:u1|counter[24]  ; counter:c|sec_h[0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 4.072      ;
; -3.124 ; mod_1sec:u1|counter[23]  ; counter:c|sec_h[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 4.058      ;
; -3.124 ; mod_1sec:u1|counter[23]  ; counter:c|sec_h[0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 4.058      ;
; -3.096 ; mod_1sec:u1|counter[3]   ; counter:c|sec_h[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.027      ;
; -3.096 ; mod_1sec:u1|counter[3]   ; counter:c|sec_h[0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.027      ;
; -3.019 ; mod_1sec:u1|counter[16]  ; counter:c|sec_h[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.951      ;
; -3.019 ; mod_1sec:u1|counter[16]  ; counter:c|sec_h[0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.951      ;
; -2.961 ; debounce:d3|counter[0]   ; debounce:d3|counter[0]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.887      ;
; -2.961 ; debounce:d3|counter[0]   ; debounce:d3|counter[1]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.887      ;
; -2.961 ; debounce:d3|counter[0]   ; debounce:d3|counter[2]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.887      ;
; -2.961 ; debounce:d3|counter[0]   ; debounce:d3|counter[3]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.887      ;
; -2.961 ; debounce:d3|counter[0]   ; debounce:d3|counter[5]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.887      ;
; -2.961 ; debounce:d3|counter[0]   ; debounce:d3|counter[8]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.887      ;
; -2.961 ; debounce:d3|counter[0]   ; debounce:d3|counter[9]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.887      ;
; -2.958 ; mod_1sec:u1|counter[10]  ; counter:c|sec_h[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.889      ;
; -2.958 ; mod_1sec:u1|counter[10]  ; counter:c|sec_h[0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.889      ;
; -2.955 ; debounce:d3|counter[3]   ; debounce:d3|counter[0]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.881      ;
; -2.955 ; debounce:d3|counter[3]   ; debounce:d3|counter[1]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.881      ;
; -2.955 ; debounce:d3|counter[3]   ; debounce:d3|counter[2]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.881      ;
; -2.955 ; debounce:d3|counter[3]   ; debounce:d3|counter[3]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.881      ;
; -2.955 ; debounce:d3|counter[3]   ; debounce:d3|counter[5]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.881      ;
; -2.955 ; debounce:d3|counter[3]   ; debounce:d3|counter[8]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.881      ;
; -2.955 ; debounce:d3|counter[3]   ; debounce:d3|counter[9]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.881      ;
; -2.954 ; mod_1sec:u1|counter[25]  ; counter:c|sec_l[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 3.888      ;
; -2.950 ; mod_1sec:u1|counter[25]  ; counter:c|sec_l[0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 3.884      ;
; -2.921 ; mod_1sec:u1|counter[13]  ; counter:c|sec_h[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.853      ;
; -2.921 ; mod_1sec:u1|counter[13]  ; counter:c|sec_h[0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.853      ;
; -2.915 ; mod_1sec:u1|counter[12]  ; counter:c|sec_h[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.847      ;
; -2.915 ; mod_1sec:u1|counter[12]  ; counter:c|sec_h[0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.847      ;
; -2.892 ; mod_1sec:u1|counter[22]  ; counter:c|sec_l[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 3.826      ;
; -2.888 ; mod_1sec:u1|counter[22]  ; counter:c|sec_l[0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 3.822      ;
; -2.886 ; mod_1sec:u1|counter[4]   ; counter:c|sec_h[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.817      ;
; -2.886 ; mod_1sec:u1|counter[4]   ; counter:c|sec_h[0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.817      ;
; -2.886 ; debounce:d3|counter[4]   ; debounce:d3|counter[0]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.440     ; 3.445      ;
; -2.886 ; debounce:d3|counter[4]   ; debounce:d3|counter[1]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.440     ; 3.445      ;
; -2.886 ; debounce:d3|counter[4]   ; debounce:d3|counter[2]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.440     ; 3.445      ;
; -2.886 ; debounce:d3|counter[4]   ; debounce:d3|counter[3]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.440     ; 3.445      ;
; -2.886 ; debounce:d3|counter[4]   ; debounce:d3|counter[5]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.440     ; 3.445      ;
; -2.886 ; debounce:d3|counter[4]   ; debounce:d3|counter[8]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.440     ; 3.445      ;
; -2.886 ; debounce:d3|counter[4]   ; debounce:d3|counter[9]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.440     ; 3.445      ;
; -2.885 ; debounce:d3|counter[7]   ; debounce:d3|counter[0]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.440     ; 3.444      ;
; -2.885 ; debounce:d3|counter[7]   ; debounce:d3|counter[1]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.440     ; 3.444      ;
; -2.885 ; debounce:d3|counter[7]   ; debounce:d3|counter[2]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.440     ; 3.444      ;
; -2.885 ; debounce:d3|counter[7]   ; debounce:d3|counter[3]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.440     ; 3.444      ;
; -2.885 ; debounce:d3|counter[7]   ; debounce:d3|counter[5]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.440     ; 3.444      ;
; -2.885 ; debounce:d3|counter[7]   ; debounce:d3|counter[8]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.440     ; 3.444      ;
; -2.885 ; debounce:d3|counter[7]   ; debounce:d3|counter[9]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.440     ; 3.444      ;
; -2.881 ; lcm_ctrl:ctrl|cnt_30m[6] ; lcm_ctrl:ctrl|cnt_30m[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.807      ;
; -2.881 ; lcm_ctrl:ctrl|cnt_30m[6] ; lcm_ctrl:ctrl|cnt_30m[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.807      ;
; -2.881 ; lcm_ctrl:ctrl|cnt_30m[6] ; lcm_ctrl:ctrl|cnt_30m[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.807      ;
; -2.881 ; lcm_ctrl:ctrl|cnt_30m[6] ; lcm_ctrl:ctrl|cnt_30m[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.807      ;
; -2.881 ; lcm_ctrl:ctrl|cnt_30m[6] ; lcm_ctrl:ctrl|cnt_30m[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.807      ;
; -2.881 ; lcm_ctrl:ctrl|cnt_30m[6] ; lcm_ctrl:ctrl|cnt_30m[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.807      ;
; -2.881 ; lcm_ctrl:ctrl|cnt_30m[6] ; lcm_ctrl:ctrl|cnt_30m[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.807      ;
; -2.881 ; lcm_ctrl:ctrl|cnt_30m[6] ; lcm_ctrl:ctrl|cnt_30m[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.807      ;
; -2.881 ; lcm_ctrl:ctrl|cnt_30m[6] ; lcm_ctrl:ctrl|cnt_30m[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.807      ;
; -2.881 ; lcm_ctrl:ctrl|cnt_30m[6] ; lcm_ctrl:ctrl|cnt_30m[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.807      ;
; -2.862 ; lcm_ctrl:ctrl|cnt_30m[5] ; lcm_ctrl:ctrl|cnt_30m[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.788      ;
; -2.862 ; lcm_ctrl:ctrl|cnt_30m[5] ; lcm_ctrl:ctrl|cnt_30m[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.788      ;
; -2.862 ; lcm_ctrl:ctrl|cnt_30m[5] ; lcm_ctrl:ctrl|cnt_30m[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.788      ;
; -2.862 ; lcm_ctrl:ctrl|cnt_30m[5] ; lcm_ctrl:ctrl|cnt_30m[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.788      ;
; -2.862 ; lcm_ctrl:ctrl|cnt_30m[5] ; lcm_ctrl:ctrl|cnt_30m[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.788      ;
; -2.862 ; lcm_ctrl:ctrl|cnt_30m[5] ; lcm_ctrl:ctrl|cnt_30m[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.788      ;
; -2.862 ; lcm_ctrl:ctrl|cnt_30m[5] ; lcm_ctrl:ctrl|cnt_30m[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.788      ;
; -2.862 ; lcm_ctrl:ctrl|cnt_30m[5] ; lcm_ctrl:ctrl|cnt_30m[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.788      ;
; -2.862 ; lcm_ctrl:ctrl|cnt_30m[5] ; lcm_ctrl:ctrl|cnt_30m[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.788      ;
; -2.862 ; lcm_ctrl:ctrl|cnt_30m[5] ; lcm_ctrl:ctrl|cnt_30m[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.788      ;
; -2.860 ; debounce:d1|counter[12]  ; debounce:d1|counter[19]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.786      ;
; -2.860 ; debounce:d1|counter[17]  ; debounce:d1|counter[19]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.434     ; 3.425      ;
; -2.860 ; debounce:d1|counter[12]  ; debounce:d1|counter[15]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.786      ;
; -2.860 ; debounce:d1|counter[17]  ; debounce:d1|counter[15]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.434     ; 3.425      ;
; -2.860 ; debounce:d1|counter[12]  ; debounce:d1|counter[11]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.786      ;
; -2.860 ; debounce:d1|counter[17]  ; debounce:d1|counter[11]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.434     ; 3.425      ;
; -2.860 ; debounce:d1|counter[12]  ; debounce:d1|counter[12]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.786      ;
; -2.860 ; debounce:d1|counter[17]  ; debounce:d1|counter[12]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.434     ; 3.425      ;
; -2.860 ; debounce:d1|counter[12]  ; debounce:d1|counter[13]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.786      ;
; -2.860 ; debounce:d1|counter[17]  ; debounce:d1|counter[13]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.434     ; 3.425      ;
; -2.860 ; debounce:d1|counter[12]  ; debounce:d1|counter[14]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.786      ;
; -2.860 ; debounce:d1|counter[17]  ; debounce:d1|counter[14]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.434     ; 3.425      ;
; -2.860 ; debounce:d1|counter[12]  ; debounce:d1|counter[16]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.786      ;
; -2.860 ; debounce:d1|counter[17]  ; debounce:d1|counter[16]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.434     ; 3.425      ;
; -2.857 ; debounce:d1|counter[13]  ; debounce:d1|counter[19]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.783      ;
; -2.857 ; debounce:d1|counter[13]  ; debounce:d1|counter[15]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.783      ;
; -2.857 ; debounce:d1|counter[13]  ; debounce:d1|counter[11]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.783      ;
; -2.857 ; debounce:d1|counter[13]  ; debounce:d1|counter[12]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.783      ;
; -2.857 ; debounce:d1|counter[13]  ; debounce:d1|counter[13]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.783      ;
; -2.857 ; debounce:d1|counter[13]  ; debounce:d1|counter[14]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.783      ;
; -2.857 ; debounce:d1|counter[13]  ; debounce:d1|counter[16]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.783      ;
; -2.850 ; mod_1sec:u1|counter[21]  ; counter:c|sec_h[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.782      ;
; -2.850 ; mod_1sec:u1|counter[21]  ; counter:c|sec_h[0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.782      ;
; -2.847 ; mod_1sec:u1|counter[24]  ; counter:c|sec_l[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 3.781      ;
; -2.847 ; mod_1sec:u1|counter[20]  ; counter:c|sec_h[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.779      ;
; -2.847 ; mod_1sec:u1|counter[20]  ; counter:c|sec_h[0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.779      ;
; -2.846 ; mod_1sec:u1|counter[11]  ; counter:c|sec_h[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.777      ;
; -2.846 ; mod_1sec:u1|counter[11]  ; counter:c|sec_h[0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.777      ;
+--------+--------------------------+---------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                ;
+-------+-----------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.337 ; counter:c|hr_l[1]                 ; counter:c|hr_l[1]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; counter:c|hr_l[3]                 ; counter:c|hr_l[3]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; counter:c|hr_l[2]                 ; counter:c|hr_l[2]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.597      ;
; 0.338 ; counter:c|hr_h[1]                 ; counter:c|hr_h[1]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; counter:c|hr_h[3]                 ; counter:c|hr_h[3]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; counter:c|hr_h[2]                 ; counter:c|hr_h[2]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; counter:c|hr_h[0]                 ; counter:c|hr_h[0]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.597      ;
; 0.339 ; counter:c|min_h[1]                ; counter:c|min_h[1]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; counter:c|min_l[2]                ; counter:c|min_l[2]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; counter:c|sec_h[2]                ; counter:c|sec_h[2]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.597      ;
; 0.348 ; counter:c|hr_l[0]                 ; counter:c|hr_l[0]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.608      ;
; 0.350 ; counter:c|min_h[0]                ; counter:c|min_h[0]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.608      ;
; 0.350 ; counter:c|min_l[3]                ; counter:c|min_l[3]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.608      ;
; 0.353 ; lcm_ctrl:ctrl|digit_send[6]       ; lcm_ctrl:ctrl|digit_send[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; counter:c|min_l[0]                ; counter:c|min_l[0]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; counter:c|min_h[3]                ; counter:c|min_h[3]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; counter:c|min_h[2]                ; counter:c|min_h[2]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; counter:c|min_l[1]                ; counter:c|min_l[1]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; counter:c|sec_l[3]                ; counter:c|sec_l[3]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; counter:c|sec_l[1]                ; counter:c|sec_l[1]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; counter:c|sec_l[0]                ; counter:c|sec_l[0]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; counter:c|sec_l[2]                ; counter:c|sec_l[2]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lcm_ctrl:ctrl|digit_state.0000    ; lcm_ctrl:ctrl|digit_state.0000     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lcm_ctrl:ctrl|state.ntust_clock   ; lcm_ctrl:ctrl|state.ntust_clock    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lcm_ctrl:ctrl|state.entry_mode    ; lcm_ctrl:ctrl|state.entry_mode     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lcm_ctrl:ctrl|next_ntust_state[0] ; lcm_ctrl:ctrl|next_ntust_state[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lcm_ctrl:ctrl|next_ntust_state[3] ; lcm_ctrl:ctrl|next_ntust_state[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lcm_ctrl:ctrl|next_ntust_state[2] ; lcm_ctrl:ctrl|next_ntust_state[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lcm_ctrl:ctrl|next_ntust_state[1] ; lcm_ctrl:ctrl|next_ntust_state[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lcm_ctrl:ctrl|state.send_data     ; lcm_ctrl:ctrl|state.send_data      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lcm_ctrl:ctrl|state.idle          ; lcm_ctrl:ctrl|state.idle           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lcm_ctrl:ctrl|state.000           ; lcm_ctrl:ctrl|state.000            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; counter:c|sec_h[1]                ; counter:c|sec_h[1]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.364 ; lcm_ctrl:ctrl|cnt_30m[0]          ; lcm_ctrl:ctrl|cnt_30m[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.608      ;
; 0.365 ; counter:c|sec_h[0]                ; counter:c|sec_h[0]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.608      ;
; 0.386 ; debounce:d1|counter[19]           ; debounce:d1|counter[19]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.630      ;
; 0.386 ; debounce:d3|counter[19]           ; debounce:d3|counter[19]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.630      ;
; 0.386 ; debounce:d2|counter[19]           ; debounce:d2|counter[19]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.630      ;
; 0.401 ; counter:c|hr_l[0]                 ; counter:c|hr_l[1]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.661      ;
; 0.403 ; lcm_ctrl:ctrl|send_counter[11]    ; lcm_ctrl:ctrl|send_counter[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.647      ;
; 0.404 ; lcm_ctrl:ctrl|next_ntust_state[1] ; lcm_ctrl:ctrl|ntust_state[1]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.648      ;
; 0.404 ; counter:c|hr_l[0]                 ; counter:c|hr_l[2]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.664      ;
; 0.405 ; lcm_ctrl:ctrl|next_ntust_state[0] ; lcm_ctrl:ctrl|next_ntust_state[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.649      ;
; 0.413 ; lcm_ctrl:ctrl|cnt_30m[20]         ; lcm_ctrl:ctrl|cnt_30m[20]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.657      ;
; 0.422 ; lcm_ctrl:ctrl|digit_state.min_L   ; lcm_ctrl:ctrl|digit_state.dotdot_L ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.666      ;
; 0.428 ; lcm_ctrl:ctrl|cnt_30m[20]         ; lcm_ctrl:ctrl|state.000            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.672      ;
; 0.503 ; debounce:d3|counter[5]            ; debounce:d3|counter[6]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.114      ;
; 0.508 ; debounce:d3|counter[3]            ; debounce:d3|counter[4]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.119      ;
; 0.510 ; debounce:d1|counter[9]            ; debounce:d1|counter[10]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.432      ; 1.113      ;
; 0.515 ; debounce:d1|counter[16]           ; debounce:d1|counter[17]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.434      ; 1.120      ;
; 0.522 ; debounce:d3|counter[2]            ; debounce:d3|counter[4]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.133      ;
; 0.526 ; debounce:d1|counter[16]           ; debounce:d1|counter[18]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.434      ; 1.131      ;
; 0.528 ; debounce:d1|counter[8]            ; debounce:d1|counter[10]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.432      ; 1.131      ;
; 0.534 ; lcm_ctrl:ctrl|digit_state.hr_H    ; lcm_ctrl:ctrl|digit_state.hr_L     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.778      ;
; 0.535 ; lcm_ctrl:ctrl|digit_state.min_H   ; lcm_ctrl:ctrl|digit_state.min_L    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.779      ;
; 0.546 ; lcm_ctrl:ctrl|digit_state.hr_L    ; lcm_ctrl:ctrl|digit_state.dotdot_H ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.790      ;
; 0.550 ; lcm_ctrl:ctrl|next_ntust_state[3] ; lcm_ctrl:ctrl|ntust_state[3]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.794      ;
; 0.556 ; lcm_ctrl:ctrl|next_ntust_state[2] ; lcm_ctrl:ctrl|ntust_state[2]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.800      ;
; 0.560 ; counter:c|min_h[0]                ; counter:c|min_h[1]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.818      ;
; 0.567 ; lcm_ctrl:ctrl|digit_state.sec_H   ; lcm_ctrl:ctrl|digit_state.sec_L    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.811      ;
; 0.570 ; debounce:d3|counter[7]            ; debounce:d3|counter[7]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.828      ;
; 0.575 ; debounce:d3|counter[6]            ; debounce:d3|counter[6]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.833      ;
; 0.576 ; debounce:d3|counter[4]            ; debounce:d3|counter[4]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.834      ;
; 0.576 ; debounce:d1|counter[17]           ; debounce:d1|counter[17]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.834      ;
; 0.578 ; debounce:d1|counter[18]           ; debounce:d1|counter[18]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.836      ;
; 0.583 ; debounce:d1|counter[9]            ; debounce:d1|counter[9]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.827      ;
; 0.584 ; debounce:d1|counter[5]            ; debounce:d1|counter[5]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.828      ;
; 0.584 ; debounce:d1|counter[7]            ; debounce:d1|counter[7]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.828      ;
; 0.584 ; debounce:d3|counter[5]            ; debounce:d3|counter[5]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.828      ;
; 0.584 ; debounce:d3|counter[13]           ; debounce:d3|counter[13]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.828      ;
; 0.584 ; debounce:d2|counter[13]           ; debounce:d2|counter[13]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.828      ;
; 0.585 ; lcm_ctrl:ctrl|cnt_30m[14]         ; lcm_ctrl:ctrl|cnt_30m[14]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.829      ;
; 0.585 ; lcm_ctrl:ctrl|cnt_30m[6]          ; lcm_ctrl:ctrl|cnt_30m[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.829      ;
; 0.585 ; lcm_ctrl:ctrl|cnt_30m[16]         ; lcm_ctrl:ctrl|cnt_30m[16]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.829      ;
; 0.585 ; debounce:d1|counter[13]           ; debounce:d1|counter[13]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.829      ;
; 0.585 ; mod_1sec:u1|counter[8]            ; mod_1sec:u1|counter[8]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.829      ;
; 0.585 ; debounce:d2|counter[5]            ; debounce:d2|counter[5]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.829      ;
; 0.586 ; lcm_ctrl:ctrl|cnt_30m[12]         ; lcm_ctrl:ctrl|cnt_30m[12]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.830      ;
; 0.586 ; mod_1sec:u1|counter[9]            ; mod_1sec:u1|counter[9]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.830      ;
; 0.586 ; debounce:d3|counter[11]           ; debounce:d3|counter[11]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.830      ;
; 0.586 ; debounce:d3|counter[15]           ; debounce:d3|counter[15]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.830      ;
; 0.586 ; debounce:d2|counter[15]           ; debounce:d2|counter[15]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.830      ;
; 0.587 ; debounce:d2|counter[11]           ; debounce:d2|counter[11]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.831      ;
; 0.588 ; lcm_ctrl:ctrl|send_counter[2]     ; lcm_ctrl:ctrl|send_counter[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.832      ;
; 0.588 ; lcm_ctrl:ctrl|cnt_30m[11]         ; lcm_ctrl:ctrl|cnt_30m[11]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.832      ;
; 0.588 ; lcm_ctrl:ctrl|cnt_30m[4]          ; lcm_ctrl:ctrl|cnt_30m[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.832      ;
; 0.588 ; lcm_ctrl:ctrl|cnt_30m[17]         ; lcm_ctrl:ctrl|cnt_30m[17]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.832      ;
; 0.588 ; debounce:d1|counter[3]            ; debounce:d1|counter[3]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.832      ;
; 0.588 ; debounce:d1|counter[8]            ; debounce:d1|counter[8]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.832      ;
; 0.588 ; debounce:d1|counter[16]           ; debounce:d1|counter[16]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.832      ;
; 0.588 ; debounce:d3|counter[3]            ; debounce:d3|counter[3]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.832      ;
; 0.588 ; debounce:d3|counter[10]           ; debounce:d3|counter[10]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.832      ;
; 0.588 ; debounce:d3|counter[16]           ; debounce:d3|counter[16]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.832      ;
; 0.588 ; debounce:d2|counter[10]           ; debounce:d2|counter[10]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.832      ;
; 0.588 ; debounce:d2|counter[16]           ; debounce:d2|counter[16]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.832      ;
; 0.588 ; debounce:d1|counter[10]           ; debounce:d1|counter[10]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.846      ;
; 0.589 ; lcm_ctrl:ctrl|send_counter[1]     ; lcm_ctrl:ctrl|send_counter[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.833      ;
; 0.589 ; lcm_ctrl:ctrl|cnt_30m[2]          ; lcm_ctrl:ctrl|cnt_30m[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.833      ;
; 0.589 ; lcm_ctrl:ctrl|cnt_30m[13]         ; lcm_ctrl:ctrl|cnt_30m[13]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.833      ;
; 0.589 ; lcm_ctrl:ctrl|cnt_30m[7]          ; lcm_ctrl:ctrl|cnt_30m[7]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.833      ;
+-------+-----------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; -1.279 ; -130.545       ;
+----------+--------+----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.172 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; CLOCK_50 ; -3.000 ; -192.227                     ;
+----------+--------+------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                  ;
+--------+--------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; -1.279 ; mod_1sec:u1|counter[25]  ; counter:c|sec_h[1]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.231      ;
; -1.279 ; mod_1sec:u1|counter[25]  ; counter:c|sec_h[0]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.231      ;
; -1.249 ; mod_1sec:u1|counter[22]  ; counter:c|sec_h[1]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.201      ;
; -1.249 ; mod_1sec:u1|counter[22]  ; counter:c|sec_h[0]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.201      ;
; -1.210 ; mod_1sec:u1|counter[23]  ; counter:c|sec_h[1]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.162      ;
; -1.210 ; mod_1sec:u1|counter[23]  ; counter:c|sec_h[0]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.162      ;
; -1.172 ; mod_1sec:u1|counter[25]  ; counter:c|sec_l[1]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.124      ;
; -1.170 ; mod_1sec:u1|counter[13]  ; counter:c|sec_h[1]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.120      ;
; -1.170 ; mod_1sec:u1|counter[13]  ; counter:c|sec_h[0]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.120      ;
; -1.169 ; mod_1sec:u1|counter[12]  ; counter:c|sec_h[1]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.119      ;
; -1.169 ; mod_1sec:u1|counter[12]  ; counter:c|sec_h[0]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.119      ;
; -1.168 ; mod_1sec:u1|counter[25]  ; counter:c|sec_l[0]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.120      ;
; -1.168 ; mod_1sec:u1|counter[24]  ; counter:c|sec_h[1]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.120      ;
; -1.168 ; mod_1sec:u1|counter[24]  ; counter:c|sec_h[0]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.120      ;
; -1.142 ; mod_1sec:u1|counter[22]  ; counter:c|sec_l[1]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.094      ;
; -1.138 ; mod_1sec:u1|counter[22]  ; counter:c|sec_l[0]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.090      ;
; -1.129 ; mod_1sec:u1|counter[20]  ; counter:c|sec_h[1]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.079      ;
; -1.129 ; mod_1sec:u1|counter[20]  ; counter:c|sec_h[0]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.079      ;
; -1.129 ; mod_1sec:u1|counter[21]  ; counter:c|sec_h[1]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.079      ;
; -1.129 ; mod_1sec:u1|counter[21]  ; counter:c|sec_h[0]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.079      ;
; -1.122 ; mod_1sec:u1|counter[3]   ; counter:c|sec_h[1]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.072      ;
; -1.122 ; mod_1sec:u1|counter[3]   ; counter:c|sec_h[0]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.072      ;
; -1.120 ; mod_1sec:u1|counter[16]  ; counter:c|sec_h[1]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.070      ;
; -1.120 ; mod_1sec:u1|counter[16]  ; counter:c|sec_h[0]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.070      ;
; -1.104 ; lcm_ctrl:ctrl|cnt_30m[7] ; lcm_ctrl:ctrl|cnt_30m[2]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.049      ;
; -1.104 ; lcm_ctrl:ctrl|cnt_30m[7] ; lcm_ctrl:ctrl|cnt_30m[3]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.049      ;
; -1.104 ; lcm_ctrl:ctrl|cnt_30m[7] ; lcm_ctrl:ctrl|cnt_30m[1]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.049      ;
; -1.104 ; lcm_ctrl:ctrl|cnt_30m[7] ; lcm_ctrl:ctrl|cnt_30m[8]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.049      ;
; -1.104 ; lcm_ctrl:ctrl|cnt_30m[7] ; lcm_ctrl:ctrl|cnt_30m[9]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.049      ;
; -1.104 ; lcm_ctrl:ctrl|cnt_30m[7] ; lcm_ctrl:ctrl|cnt_30m[10]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.049      ;
; -1.104 ; lcm_ctrl:ctrl|cnt_30m[7] ; lcm_ctrl:ctrl|cnt_30m[4]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.049      ;
; -1.104 ; lcm_ctrl:ctrl|cnt_30m[7] ; lcm_ctrl:ctrl|cnt_30m[5]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.049      ;
; -1.104 ; lcm_ctrl:ctrl|cnt_30m[7] ; lcm_ctrl:ctrl|cnt_30m[7]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.049      ;
; -1.104 ; lcm_ctrl:ctrl|cnt_30m[7] ; lcm_ctrl:ctrl|cnt_30m[6]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.049      ;
; -1.103 ; mod_1sec:u1|counter[23]  ; counter:c|sec_l[1]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.055      ;
; -1.102 ; mod_1sec:u1|counter[10]  ; counter:c|sec_h[1]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.052      ;
; -1.102 ; mod_1sec:u1|counter[10]  ; counter:c|sec_h[0]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.052      ;
; -1.099 ; mod_1sec:u1|counter[23]  ; counter:c|sec_l[0]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.051      ;
; -1.085 ; mod_1sec:u1|counter[25]  ; lcm_ctrl:ctrl|state.send_data ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.037      ;
; -1.075 ; debounce:d3|counter[0]   ; debounce:d3|counter[0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.020      ;
; -1.075 ; debounce:d3|counter[0]   ; debounce:d3|counter[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.020      ;
; -1.075 ; debounce:d3|counter[0]   ; debounce:d3|counter[2]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.020      ;
; -1.075 ; debounce:d3|counter[0]   ; debounce:d3|counter[3]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.020      ;
; -1.075 ; debounce:d3|counter[0]   ; debounce:d3|counter[5]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.020      ;
; -1.075 ; debounce:d3|counter[0]   ; debounce:d3|counter[8]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.020      ;
; -1.075 ; debounce:d3|counter[0]   ; debounce:d3|counter[9]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.020      ;
; -1.073 ; mod_1sec:u1|counter[25]  ; counter:c|sec_l[3]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.025      ;
; -1.073 ; mod_1sec:u1|counter[25]  ; counter:c|sec_l[2]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.025      ;
; -1.073 ; mod_1sec:u1|counter[15]  ; counter:c|sec_h[1]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.023      ;
; -1.073 ; mod_1sec:u1|counter[15]  ; counter:c|sec_h[0]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.023      ;
; -1.072 ; mod_1sec:u1|counter[14]  ; counter:c|sec_h[1]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.022      ;
; -1.072 ; mod_1sec:u1|counter[14]  ; counter:c|sec_h[0]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.022      ;
; -1.072 ; debounce:d3|counter[3]   ; debounce:d3|counter[0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.017      ;
; -1.072 ; debounce:d3|counter[3]   ; debounce:d3|counter[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.017      ;
; -1.072 ; debounce:d3|counter[3]   ; debounce:d3|counter[2]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.017      ;
; -1.072 ; debounce:d3|counter[3]   ; debounce:d3|counter[3]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.017      ;
; -1.072 ; debounce:d3|counter[3]   ; debounce:d3|counter[5]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.017      ;
; -1.072 ; debounce:d3|counter[3]   ; debounce:d3|counter[8]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.017      ;
; -1.072 ; debounce:d3|counter[3]   ; debounce:d3|counter[9]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.017      ;
; -1.063 ; mod_1sec:u1|counter[13]  ; counter:c|sec_l[1]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.013      ;
; -1.062 ; mod_1sec:u1|counter[12]  ; counter:c|sec_l[1]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.012      ;
; -1.061 ; mod_1sec:u1|counter[24]  ; counter:c|sec_l[1]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.013      ;
; -1.059 ; mod_1sec:u1|counter[13]  ; counter:c|sec_l[0]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.009      ;
; -1.058 ; mod_1sec:u1|counter[12]  ; counter:c|sec_l[0]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.008      ;
; -1.057 ; mod_1sec:u1|counter[24]  ; counter:c|sec_l[0]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.009      ;
; -1.055 ; mod_1sec:u1|counter[22]  ; lcm_ctrl:ctrl|state.send_data ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.007      ;
; -1.047 ; lcm_ctrl:ctrl|cnt_30m[5] ; lcm_ctrl:ctrl|cnt_30m[2]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.992      ;
; -1.047 ; lcm_ctrl:ctrl|cnt_30m[5] ; lcm_ctrl:ctrl|cnt_30m[3]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.992      ;
; -1.047 ; lcm_ctrl:ctrl|cnt_30m[5] ; lcm_ctrl:ctrl|cnt_30m[1]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.992      ;
; -1.047 ; lcm_ctrl:ctrl|cnt_30m[5] ; lcm_ctrl:ctrl|cnt_30m[8]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.992      ;
; -1.047 ; lcm_ctrl:ctrl|cnt_30m[5] ; lcm_ctrl:ctrl|cnt_30m[9]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.992      ;
; -1.047 ; lcm_ctrl:ctrl|cnt_30m[5] ; lcm_ctrl:ctrl|cnt_30m[10]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.992      ;
; -1.047 ; lcm_ctrl:ctrl|cnt_30m[5] ; lcm_ctrl:ctrl|cnt_30m[4]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.992      ;
; -1.047 ; lcm_ctrl:ctrl|cnt_30m[5] ; lcm_ctrl:ctrl|cnt_30m[5]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.992      ;
; -1.047 ; lcm_ctrl:ctrl|cnt_30m[5] ; lcm_ctrl:ctrl|cnt_30m[7]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.992      ;
; -1.047 ; lcm_ctrl:ctrl|cnt_30m[5] ; lcm_ctrl:ctrl|cnt_30m[6]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.992      ;
; -1.045 ; lcm_ctrl:ctrl|cnt_30m[6] ; lcm_ctrl:ctrl|cnt_30m[2]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.990      ;
; -1.045 ; lcm_ctrl:ctrl|cnt_30m[6] ; lcm_ctrl:ctrl|cnt_30m[3]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.990      ;
; -1.045 ; lcm_ctrl:ctrl|cnt_30m[6] ; lcm_ctrl:ctrl|cnt_30m[1]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.990      ;
; -1.045 ; lcm_ctrl:ctrl|cnt_30m[6] ; lcm_ctrl:ctrl|cnt_30m[8]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.990      ;
; -1.045 ; lcm_ctrl:ctrl|cnt_30m[6] ; lcm_ctrl:ctrl|cnt_30m[9]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.990      ;
; -1.045 ; lcm_ctrl:ctrl|cnt_30m[6] ; lcm_ctrl:ctrl|cnt_30m[10]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.990      ;
; -1.045 ; lcm_ctrl:ctrl|cnt_30m[6] ; lcm_ctrl:ctrl|cnt_30m[4]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.990      ;
; -1.045 ; lcm_ctrl:ctrl|cnt_30m[6] ; lcm_ctrl:ctrl|cnt_30m[5]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.990      ;
; -1.045 ; lcm_ctrl:ctrl|cnt_30m[6] ; lcm_ctrl:ctrl|cnt_30m[7]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.990      ;
; -1.045 ; lcm_ctrl:ctrl|cnt_30m[6] ; lcm_ctrl:ctrl|cnt_30m[6]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.990      ;
; -1.043 ; mod_1sec:u1|counter[22]  ; counter:c|sec_l[3]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.995      ;
; -1.043 ; mod_1sec:u1|counter[22]  ; counter:c|sec_l[2]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.995      ;
; -1.042 ; mod_1sec:u1|counter[11]  ; counter:c|sec_h[1]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.992      ;
; -1.042 ; mod_1sec:u1|counter[11]  ; counter:c|sec_h[0]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.992      ;
; -1.037 ; debounce:d3|counter[7]   ; debounce:d3|counter[0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.232     ; 1.792      ;
; -1.037 ; debounce:d3|counter[7]   ; debounce:d3|counter[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.232     ; 1.792      ;
; -1.037 ; debounce:d3|counter[7]   ; debounce:d3|counter[2]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.232     ; 1.792      ;
; -1.037 ; debounce:d3|counter[7]   ; debounce:d3|counter[3]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.232     ; 1.792      ;
; -1.037 ; debounce:d3|counter[7]   ; debounce:d3|counter[5]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.232     ; 1.792      ;
; -1.037 ; debounce:d3|counter[7]   ; debounce:d3|counter[8]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.232     ; 1.792      ;
; -1.037 ; debounce:d3|counter[7]   ; debounce:d3|counter[9]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.232     ; 1.792      ;
; -1.036 ; debounce:d3|counter[4]   ; debounce:d3|counter[0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.232     ; 1.791      ;
; -1.036 ; debounce:d3|counter[4]   ; debounce:d3|counter[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.232     ; 1.791      ;
; -1.036 ; debounce:d3|counter[4]   ; debounce:d3|counter[2]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.232     ; 1.791      ;
+--------+--------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                 ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.172 ; counter:c|hr_l[1]                  ; counter:c|hr_l[1]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; counter:c|hr_l[3]                  ; counter:c|hr_l[3]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; counter:c|hr_l[2]                  ; counter:c|hr_l[2]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 0.307      ;
; 0.173 ; counter:c|hr_h[1]                  ; counter:c|hr_h[1]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; counter:c|hr_h[3]                  ; counter:c|hr_h[3]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; counter:c|hr_h[2]                  ; counter:c|hr_h[2]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; counter:c|hr_h[0]                  ; counter:c|hr_h[0]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; counter:c|min_h[1]                 ; counter:c|min_h[1]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; counter:c|min_l[2]                 ; counter:c|min_l[2]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; counter:c|sec_h[2]                 ; counter:c|sec_h[2]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.307      ;
; 0.179 ; counter:c|hr_l[0]                  ; counter:c|hr_l[0]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 0.314      ;
; 0.180 ; counter:c|min_h[0]                 ; counter:c|min_h[0]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; counter:c|min_l[3]                 ; counter:c|min_l[3]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; lcm_ctrl:ctrl|state.entry_mode     ; lcm_ctrl:ctrl|state.entry_mode     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; lcm_ctrl:ctrl|next_ntust_state[0]  ; lcm_ctrl:ctrl|next_ntust_state[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; lcm_ctrl:ctrl|next_ntust_state[3]  ; lcm_ctrl:ctrl|next_ntust_state[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; lcm_ctrl:ctrl|next_ntust_state[2]  ; lcm_ctrl:ctrl|next_ntust_state[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; lcm_ctrl:ctrl|next_ntust_state[1]  ; lcm_ctrl:ctrl|next_ntust_state[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; lcm_ctrl:ctrl|digit_send[6]        ; lcm_ctrl:ctrl|digit_send[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; counter:c|min_l[0]                 ; counter:c|min_l[0]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; counter:c|min_h[3]                 ; counter:c|min_h[3]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; counter:c|min_h[2]                 ; counter:c|min_h[2]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; counter:c|min_l[1]                 ; counter:c|min_l[1]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; counter:c|sec_l[3]                 ; counter:c|sec_l[3]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; counter:c|sec_h[1]                 ; counter:c|sec_h[1]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; counter:c|sec_l[1]                 ; counter:c|sec_l[1]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; counter:c|sec_l[0]                 ; counter:c|sec_l[0]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; counter:c|sec_l[2]                 ; counter:c|sec_l[2]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcm_ctrl:ctrl|digit_state.0000     ; lcm_ctrl:ctrl|digit_state.0000     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcm_ctrl:ctrl|state.ntust_clock    ; lcm_ctrl:ctrl|state.ntust_clock    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcm_ctrl:ctrl|state.send_data      ; lcm_ctrl:ctrl|state.send_data      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcm_ctrl:ctrl|state.idle           ; lcm_ctrl:ctrl|state.idle           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcm_ctrl:ctrl|state.000            ; lcm_ctrl:ctrl|state.000            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.188 ; counter:c|sec_h[0]                 ; counter:c|sec_h[0]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; lcm_ctrl:ctrl|cnt_30m[0]           ; lcm_ctrl:ctrl|cnt_30m[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.314      ;
; 0.192 ; debounce:d1|counter[19]            ; debounce:d1|counter[19]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; debounce:d3|counter[19]            ; debounce:d3|counter[19]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; debounce:d2|counter[19]            ; debounce:d2|counter[19]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.318      ;
; 0.193 ; lcm_ctrl:ctrl|next_ntust_state[1]  ; lcm_ctrl:ctrl|ntust_state[1]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.320      ;
; 0.200 ; counter:c|hr_l[0]                  ; counter:c|hr_l[1]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 0.335      ;
; 0.201 ; lcm_ctrl:ctrl|send_counter[11]     ; lcm_ctrl:ctrl|send_counter[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.327      ;
; 0.202 ; lcm_ctrl:ctrl|next_ntust_state[0]  ; lcm_ctrl:ctrl|next_ntust_state[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.329      ;
; 0.203 ; counter:c|hr_l[0]                  ; counter:c|hr_l[2]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 0.338      ;
; 0.204 ; lcm_ctrl:ctrl|digit_state.min_L    ; lcm_ctrl:ctrl|digit_state.dotdot_L ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.330      ;
; 0.207 ; lcm_ctrl:ctrl|cnt_30m[20]          ; lcm_ctrl:ctrl|cnt_30m[20]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.333      ;
; 0.207 ; lcm_ctrl:ctrl|cnt_30m[20]          ; lcm_ctrl:ctrl|state.000            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.333      ;
; 0.251 ; debounce:d3|counter[5]             ; debounce:d3|counter[6]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 0.567      ;
; 0.252 ; debounce:d3|counter[3]             ; debounce:d3|counter[4]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 0.568      ;
; 0.255 ; debounce:d1|counter[9]             ; debounce:d1|counter[10]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.565      ;
; 0.263 ; lcm_ctrl:ctrl|next_ntust_state[3]  ; lcm_ctrl:ctrl|ntust_state[3]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.390      ;
; 0.264 ; debounce:d3|counter[2]             ; debounce:d3|counter[4]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 0.580      ;
; 0.265 ; lcm_ctrl:ctrl|digit_state.hr_H     ; lcm_ctrl:ctrl|digit_state.hr_L     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.391      ;
; 0.266 ; lcm_ctrl:ctrl|digit_state.min_H    ; lcm_ctrl:ctrl|digit_state.min_L    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.392      ;
; 0.266 ; debounce:d1|counter[16]            ; debounce:d1|counter[17]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.578      ;
; 0.267 ; lcm_ctrl:ctrl|next_ntust_state[2]  ; lcm_ctrl:ctrl|ntust_state[2]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.394      ;
; 0.269 ; debounce:d1|counter[16]            ; debounce:d1|counter[18]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.581      ;
; 0.269 ; debounce:d1|counter[8]             ; debounce:d1|counter[10]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.579      ;
; 0.270 ; counter:c|min_h[0]                 ; counter:c|min_h[1]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.404      ;
; 0.271 ; lcm_ctrl:ctrl|digit_state.hr_L     ; lcm_ctrl:ctrl|digit_state.dotdot_H ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.397      ;
; 0.273 ; lcm_ctrl:ctrl|digit_state.sec_H    ; lcm_ctrl:ctrl|digit_state.sec_L    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.399      ;
; 0.280 ; lcm_ctrl:ctrl|digit_state.fin_send ; lcm_ctrl:ctrl|digit_send[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.406      ;
; 0.283 ; debounce:d3|counter[7]             ; debounce:d3|counter[7]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.417      ;
; 0.286 ; debounce:d3|counter[6]             ; debounce:d3|counter[6]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.420      ;
; 0.286 ; debounce:d3|counter[4]             ; debounce:d3|counter[4]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.420      ;
; 0.287 ; debounce:d1|counter[17]            ; debounce:d1|counter[17]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.420      ;
; 0.287 ; debounce:d1|counter[18]            ; debounce:d1|counter[18]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.420      ;
; 0.290 ; debounce:d1|counter[9]             ; debounce:d1|counter[9]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.416      ;
; 0.291 ; lcm_ctrl:ctrl|cnt_30m[12]          ; lcm_ctrl:ctrl|cnt_30m[12]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.417      ;
; 0.291 ; debounce:d1|counter[7]             ; debounce:d1|counter[7]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.417      ;
; 0.291 ; debounce:d3|counter[13]            ; debounce:d3|counter[13]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.417      ;
; 0.291 ; debounce:d3|counter[11]            ; debounce:d3|counter[11]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.417      ;
; 0.291 ; debounce:d2|counter[13]            ; debounce:d2|counter[13]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.417      ;
; 0.291 ; debounce:d2|counter[11]            ; debounce:d2|counter[11]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.417      ;
; 0.292 ; lcm_ctrl:ctrl|cnt_30m[11]          ; lcm_ctrl:ctrl|cnt_30m[11]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; lcm_ctrl:ctrl|cnt_30m[14]          ; lcm_ctrl:ctrl|cnt_30m[14]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; lcm_ctrl:ctrl|cnt_30m[6]           ; lcm_ctrl:ctrl|cnt_30m[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; lcm_ctrl:ctrl|cnt_30m[16]          ; lcm_ctrl:ctrl|cnt_30m[16]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; debounce:d1|counter[5]             ; debounce:d1|counter[5]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; debounce:d1|counter[8]             ; debounce:d1|counter[8]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; debounce:d1|counter[13]            ; debounce:d1|counter[13]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; mod_1sec:u1|counter[9]             ; mod_1sec:u1|counter[9]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; debounce:d3|counter[5]             ; debounce:d3|counter[5]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; debounce:d3|counter[10]            ; debounce:d3|counter[10]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; debounce:d2|counter[5]             ; debounce:d2|counter[5]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; lcm_ctrl:ctrl|state.ntust_clock    ; lcm_ctrl:ctrl|next_ntust_state[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.419      ;
; 0.293 ; lcm_ctrl:ctrl|cnt_30m[2]           ; lcm_ctrl:ctrl|cnt_30m[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; lcm_ctrl:ctrl|cnt_30m[4]           ; lcm_ctrl:ctrl|cnt_30m[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; debounce:d1|counter[2]             ; debounce:d1|counter[2]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; debounce:d1|counter[3]             ; debounce:d1|counter[3]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; mod_1sec:u1|counter[8]             ; mod_1sec:u1|counter[8]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; debounce:d3|counter[1]             ; debounce:d3|counter[1]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; debounce:d3|counter[2]             ; debounce:d3|counter[2]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; debounce:d3|counter[3]             ; debounce:d3|counter[3]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; debounce:d3|counter[15]            ; debounce:d3|counter[15]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; debounce:d2|counter[6]             ; debounce:d2|counter[6]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; debounce:d2|counter[1]             ; debounce:d2|counter[1]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; debounce:d2|counter[10]            ; debounce:d2|counter[10]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; debounce:d2|counter[15]            ; debounce:d2|counter[15]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; debounce:d1|counter[10]            ; debounce:d1|counter[10]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.426      ;
; 0.294 ; lcm_ctrl:ctrl|send_counter[1]      ; lcm_ctrl:ctrl|send_counter[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.420      ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -3.572   ; 0.172 ; N/A      ; N/A     ; -3.000              ;
;  CLOCK_50        ; -3.572   ; 0.172 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -449.589 ; 0.0   ; 0.0      ; 0.0     ; -231.73             ;
;  CLOCK_50        ; -449.589 ; 0.000 ; N/A      ; N/A     ; -231.730            ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LCD_DATA[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_EN        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RW        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_ON        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_BLON      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LCD_DATA[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; LCD_DATA[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LCD_EN        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LCD_RW        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LCD_RS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LCD_ON        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LCD_BLON      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LCD_DATA[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; LCD_DATA[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LCD_EN        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LCD_RW        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LCD_RS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LCD_ON        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LCD_BLON      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LCD_DATA[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LCD_DATA[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LCD_DATA[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LCD_DATA[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; LCD_DATA[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LCD_DATA[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LCD_DATA[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LCD_EN        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LCD_RW        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LCD_RS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LCD_ON        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LCD_BLON      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 5322     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 5322     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 238   ; 238  ;
; Unconstrained Output Ports      ; 10    ; 10   ;
; Unconstrained Output Port Paths ; 63    ; 63   ;
+---------------------------------+-------+------+


+------------------------------------------+
; Clock Status Summary                     ;
+----------+----------+------+-------------+
; Target   ; Clock    ; Type ; Status      ;
+----------+----------+------+-------------+
; CLOCK_50 ; CLOCK_50 ; Base ; Constrained ;
+----------+----------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; KEY[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LCD_DATA[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_EN      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_RS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; KEY[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LCD_DATA[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_EN      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_RS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sat Apr 09 00:56:08 2022
Info: Command: quartus_sta lab2 -c lab2
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'lab2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.572
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.572            -449.589 CLOCK_50 
Info (332146): Worst-case hold slack is 0.384
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.384               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -231.730 CLOCK_50 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.245
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.245            -394.544 CLOCK_50 
Info (332146): Worst-case hold slack is 0.337
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.337               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -231.730 CLOCK_50 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.279
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.279            -130.545 CLOCK_50 
Info (332146): Worst-case hold slack is 0.172
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.172               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -192.227 CLOCK_50 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4984 megabytes
    Info: Processing ended: Sat Apr 09 00:56:09 2022
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


