var pairs =
{
"dynamic":{"quadrant":1}
,"quadrant":{"clock":1,"dynamic":1,"primary":1}
,"clock":{"enable":1,"network":1}
,"enable":{"disable":1}
,"architectures":{"supported":1}
,"platform":{"manager":1}
,"inputs":{"clki":1}
,"output":{"clko":1,"center":1,"clock":1}
,"dcca":{"dynamic":1,"order":1,"description":1,"usage":1,"instantiation":1,"clki":1,".clki":1,"primitive":1}
,"disable":{"primitive":1,"available":1,"feature":1,"function":1}
,"primitive":{"quadrant":1,"dcca":1}
,"available":{"output":1}
,"center":{"mux":1}
,"mux":{"primary":1}
,"primary":{"clocks":1,"clock":1}
,"clocks":{"clk":1}
,"clk":{"5:0":1}
,"5:0":{"dynamic":1}
,"feature":{"lets":1}
,"lets":{"internal":1}
,"internal":{"logic":1}
,"logic":{"control":1,"fed":1}
,"control":{"quadrant":1,"enable":1}
,"network":{"clock":1,"disabled":1,"toggle":1}
,"disabled":{"logic":1}
,"fed":{"clock":1}
,"toggle":{"reducing":1}
,"reducing":{"overall":1}
,"overall":{"power":1}
,"power":{"consumption":1}
,"consumption":{"device":1}
,"device":{"need":1}
,"need":{"instantiate":1}
,"instantiate":{"primitive":1}
,"order":{"control":1}
,"description":{"shown":1}
,"shown":{"below":1}
,"port":{"name":1,"clki":1,"map":1}
,"unused":{"nets":1}
,"tie":{"low":1,"high":1}
,"input":{"clock":1,"clki":1}
,"usage":{"vhdl":1,"verilog":1,"guide":1}
,"library":{"instantiation":1}
,"component":{"declaration":1,"dcca":1}
,"clki":{"std_logic":1,"clki":1}
,"clko":{"std_logic":1,"clko":1}
,"end":{"component":1}
,"map":{"clki":1}
,"verilog":{"hdl":1}
,"module":{"dcca":1}
,".clki":{"clki":1}
,".clko":{"clko":1}
,"information":{"refer":1}
,"refer":{"following":1}
,"following":{"technical":1}
,"technical":{"note":1}
,"note":{"web":1}
,"web":{"site":1}
,"tn1199":{"machxo2":1}
,"machxo2":{"sysclock":1}
,"sysclock":{"pll":1}
,"pll":{"design":1}
,"design":{"usage":1}
}
;Search.control.loadWordPairs(pairs);
