Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fe453e39ddef479c8b3640813cba4c8e --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 19 differs from formal bit length 17 for port 'addra' [C:/Different/Semester-4/Digital Systems/cnn2/cnn2.srcs/sources_1/new/top_module.sv:1310]
WARNING: [VRFC 10-3091] actual bit length 19 differs from formal bit length 17 for port 'addrb' [C:/Different/Semester-4/Digital Systems/cnn2/cnn2.srcs/sources_1/new/top_module.sv:1314]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 10 for port 'addra' [C:/Different/Semester-4/Digital Systems/cnn2/cnn2.srcs/sources_1/new/top_module.sv:1407]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 10 for port 'addrb' [C:/Different/Semester-4/Digital Systems/cnn2/cnn2.srcs/sources_1/new/top_module.sv:1411]
WARNING: [VRFC 10-3823] variable 'over6' might have multiple concurrent drivers [C:/Different/Semester-4/Digital Systems/cnn2/cnn2.srcs/sources_1/new/top_module.sv:938]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.reading
Compiling module xil_defaultlib.convolution
Compiling module xil_defaultlib.max_pooling
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.neurons1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_3
Compiling module xil_defaultlib.neurons2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_4
Compiling module xil_defaultlib.neurons3
Compiling module xil_defaultlib.fully_connected_module
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_5
Compiling module xil_defaultlib.neurons_last
Compiling module xil_defaultlib.output_layer_module
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
