/* Contents of Memory Array starting from address 0.  This is a standard Verilog readmemh format. */
73 70 04 30 B7 27 01 10 D8 5F B7 06 FD FF 75 8F
D8 DF 98 5F B7 06 03 00 55 8F 98 DF 37 37 01 10
A1 47 1C CF 1C 47 93 E7 17 00 1C C7 5C 47 93 E7
17 00 5C C7 93 07 30 08 A3 01 F7 00 A1 47 23 00
F7 00 81 47 A3 00 F7 00 8D 47 A3 01 F7 00 93 07
10 03 23 00 F7 00 93 07 20 03 23 00 F7 00 83 07
07 00 83 07 17 00 83 07 27 00 83 07 37 00 83 07
47 00 83 07 57 00 E5 B7 97 11 00 70 93 81 01 90
17 01 01 70 13 01 01 F8 17 05 00 00 13 05 05 0C
97 05 00 60 93 85 05 F7 63 00 B5 02 17 26 00 60
13 06 06 80 63 FA C5 00 83 22 05 00 23 A0 55 00
11 05 91 05 E3 EA C5 FE 17 25 00 00 13 05 C5 92
97 05 00 70 93 85 05 F4 13 86 81 80 63 FA C5 00
83 22 05 00 23 A0 55 00 11 05 91 05 E3 EA C5 FE
13 85 81 80 93 85 81 8A 63 77 B5 00 23 20 05 00
11 05 E3 6D B5 FE 37 37 01 10 93 07 10 03 23 00
F7 00 17 05 00 60 13 05 65 2F 97 00 00 60 E7 80
A0 2B 97 00 00 60 E7 80 E0 31 37 37 01 10 93 07
10 03 23 00 F7 00 37 37 01 10 93 07 10 03 23 00
F7 00 01 45 81 45 97 00 00 60 E7 80 A0 EC 17 03
00 60 67 00 03 29 01 A0 ff ff ff ff ff ff ff ff
ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff
ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff
ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff
