set_property SRC_FILE_INFO {cfile:/home/anshul/fpga/bitfilegeneration/constraint/KC705_TOP.xdc rfile:../../constraint/KC705_TOP.xdc id:1} [current_design]
set_property src_info {type:XDC file:1 line:110 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC IBUFDS_GTE2_X0Y1 [get_cells refclk_ibuf]
