Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Mon Apr  7 18:24:54 2025
| Host              : localhost.localdomain running 64-bit unknown
| Command           : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design            : top
| Device            : xcku5p-ffvb676
| Speed File        : -2  PRODUCTION 1.23 10-29-2018
| Temperature Grade : I
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 878 register/latch pins with no clock driven by root clock pin: x_soc/x_c906_wrap/sys_apb_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2539 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.089    -4126.723                  12680                77276        0.014        0.000                      0                77276        1.958        0.000                       0                 29759  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 2.500}        5.000           200.000         
tck          {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.089    -4126.723                  12680                63785        0.014        0.000                      0                63785        1.958        0.000                       0                 29643  
tck                34.840        0.000                      0                  243        0.036        0.000                      0                  243       49.725        0.000                       0                   116  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              1.615        0.000                      0                13248        0.701        0.000                      0                13248  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :        12680  Failing Endpoints,  Worst Slack       -1.089ns,  Total Violation    -4126.723ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.958ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.089ns  (required time - arrival time)
  Source:                 x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/dc_pa_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry2/entry_inst_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.860ns  (logic 1.679ns (28.652%)  route 4.181ns (71.348%))
  Logic Levels:           21  (CARRY8=2 LUT2=1 LUT4=3 LUT5=1 LUT6=14)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 7.648 - 5.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.135ns (routing 0.932ns, distribution 1.203ns)
  Clock Net Delay (Destination): 1.912ns (routing 0.847ns, distribution 1.065ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    X_IBUFDS/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.469 r  X_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.519    X_IBUFDS/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.519 r  X_IBUFDS/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336     0.855    sys_clk
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.883 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=26747, routed)       2.135     3.018    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/sys_clk_BUFG
    SLICE_X86Y89         FDRE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/dc_pa_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y89         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.096 f  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/dc_pa_reg[27]/Q
                         net (fo=18, routed)          0.180     3.276    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/dc_pfb_ld_init_pa[27]
    SLICE_X86Y87         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     3.424 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/stb_entry_alias_idx[0]_i_28/O
                         net (fo=8, routed)           0.255     3.679    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[45].ram_instance/lfb_alias_way_reg[1]_i_4_1
    SLICE_X84Y88         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     3.827 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[45].ram_instance/lfb_alias_way[1]_i_12/O
                         net (fo=1, routed)           0.011     3.838    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[51].ram_instance/S[5]
    SLICE_X84Y88         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     3.993 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[51].ram_instance/lfb_alias_way_reg[1]_i_4/CO[7]
                         net (fo=1, routed)           0.026     4.019    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[51].ram_instance/lfb_alias_way_reg[1]_i_4_n_0
    SLICE_X84Y89         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042     4.061 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[51].ram_instance/lfb_alias_way_reg[1]_i_2/CO[1]
                         net (fo=4, routed)           0.477     4.538    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[28].ram_instance/pf_cache_hit_i_2_1[0]
    SLICE_X80Y90         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.050     4.588 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[28].ram_instance/stb_entry_cache_hit_i_13/O
                         net (fo=2, routed)           0.148     4.736    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[28].ram_instance/PortADataOut_reg[0]_1
    SLICE_X80Y90         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     4.859 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[28].ram_instance/stb_entry_cache_hit_i_5/O
                         net (fo=20, routed)          0.354     5.213    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_stb/x_aq_lsu_stb_entry_2/dc_stb_cache_hit
    SLICE_X79Y90         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     5.311 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_stb/x_aq_lsu_stb_entry_2/i___126_i_34/O
                         net (fo=2, routed)           0.341     5.652    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/i___126_i_10_0
    SLICE_X80Y86         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     5.687 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/lsu_hpcp_cache_read_miss_i_7/O
                         net (fo=2, routed)           0.089     5.776    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/lsu_hpcp_cache_read_miss_i_7_n_0
    SLICE_X80Y85         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     5.873 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/FSM_sequential_dc_cur_state[1]_i_4/O
                         net (fo=3, routed)           0.157     6.030    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/dc_reply
    SLICE_X80Y79         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.035     6.065 f  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/lsu_hpcp_cache_read_access_i_2/O
                         net (fo=10, routed)          0.294     6.359    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/lsu_hpcp_cache_read_access_i_2_n_0
    SLICE_X79Y75         LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.037     6.396 f  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/i___126_i_12/O
                         net (fo=4, routed)           0.044     6.440    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/p_61_in
    SLICE_X79Y75         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.037     6.477 f  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/i___126_i_4/O
                         net (fo=5, routed)           0.143     6.620    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/lsu_iu_ex2_data_vld
    SLICE_X78Y73         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     6.655 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___160/O
                         net (fo=65, routed)          0.147     6.802    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/ex1_int_inst_data_reg[212]_1
    SLICE_X78Y70         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.035     6.837 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/i___348_i_3/O
                         net (fo=69, routed)          0.111     6.948    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/ex1_int_inst_data_reg[212]_0
    SLICE_X78Y70         LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.098     7.046 f  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___13_i_16/O
                         net (fo=2, routed)           0.103     7.149    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___13_i_16_n_0
    SLICE_X79Y70         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     7.274 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___13_i_4/O
                         net (fo=2, routed)           0.357     7.631    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___13_i_4_n_0
    SLICE_X81Y58         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.088     7.719 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___39_i_3/O
                         net (fo=2, routed)           0.053     7.772    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/ctrl_xx_dis_stall
    SLICE_X81Y57         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     7.811 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___39_i_2/O
                         net (fo=51, routed)          0.207     8.018    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/ex1_int_inst_data_reg[245][0]
    SLICE_X82Y56         LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.090     8.108 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_acc_err_i_4/O
                         net (fo=24, routed)          0.195     8.303    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/ibuf_create2_en
    SLICE_X84Y56         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     8.339 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_inst[15]_i_3__4/O
                         net (fo=2, routed)           0.154     8.493    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_inst[15]_i_3__4_n_0
    SLICE_X84Y51         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050     8.543 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_inst[15]_i_1__2/O
                         net (fo=16, routed)          0.335     8.878    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry2/entry_inst_reg[15]_1[0]
    SLICE_X85Y45         FDRE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry2/entry_inst_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    K22                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    X_IBUFDS/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     5.374 r  X_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.414    X_IBUFDS/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.414 r  X_IBUFDS/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.298     5.712    sys_clk
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.736 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=26747, routed)       1.912     7.648    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry2/sys_clk_BUFG
    SLICE_X85Y45         FDRE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry2/entry_inst_reg[3]/C
                         clock pessimism              0.237     7.884    
                         clock uncertainty           -0.035     7.849    
    SLICE_X85Y45         FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060     7.789    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry2/entry_inst_reg[3]
  -------------------------------------------------------------------
                         required time                          7.789    
                         arrival time                          -8.878    
  -------------------------------------------------------------------
                         slack                                 -1.089    

Slack (VIOLATED) :        -1.086ns  (required time - arrival time)
  Source:                 x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/dc_pa_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry4/entry_inst_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.942ns  (logic 1.775ns (29.872%)  route 4.167ns (70.128%))
  Logic Levels:           22  (CARRY8=2 LUT4=4 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 7.648 - 5.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.135ns (routing 0.932ns, distribution 1.203ns)
  Clock Net Delay (Destination): 1.912ns (routing 0.847ns, distribution 1.065ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    X_IBUFDS/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.469 r  X_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.519    X_IBUFDS/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.519 r  X_IBUFDS/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336     0.855    sys_clk
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.883 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=26747, routed)       2.135     3.018    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/sys_clk_BUFG
    SLICE_X86Y89         FDRE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/dc_pa_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y89         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.096 f  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/dc_pa_reg[27]/Q
                         net (fo=18, routed)          0.180     3.276    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/dc_pfb_ld_init_pa[27]
    SLICE_X86Y87         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     3.424 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/stb_entry_alias_idx[0]_i_28/O
                         net (fo=8, routed)           0.255     3.679    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[45].ram_instance/lfb_alias_way_reg[1]_i_4_1
    SLICE_X84Y88         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     3.827 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[45].ram_instance/lfb_alias_way[1]_i_12/O
                         net (fo=1, routed)           0.011     3.838    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[51].ram_instance/S[5]
    SLICE_X84Y88         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     3.993 f  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[51].ram_instance/lfb_alias_way_reg[1]_i_4/CO[7]
                         net (fo=1, routed)           0.026     4.019    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[51].ram_instance/lfb_alias_way_reg[1]_i_4_n_0
    SLICE_X84Y89         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042     4.061 f  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[51].ram_instance/lfb_alias_way_reg[1]_i_2/CO[1]
                         net (fo=4, routed)           0.477     4.538    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[28].ram_instance/pf_cache_hit_i_2_1[0]
    SLICE_X80Y90         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.050     4.588 f  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[28].ram_instance/stb_entry_cache_hit_i_13/O
                         net (fo=2, routed)           0.148     4.736    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[28].ram_instance/PortADataOut_reg[0]_1
    SLICE_X80Y90         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     4.859 f  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[28].ram_instance/stb_entry_cache_hit_i_5/O
                         net (fo=20, routed)          0.354     5.213    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_stb/x_aq_lsu_stb_entry_2/dc_stb_cache_hit
    SLICE_X79Y90         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     5.311 f  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_stb/x_aq_lsu_stb_entry_2/i___126_i_34/O
                         net (fo=2, routed)           0.341     5.652    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/i___126_i_10_0
    SLICE_X80Y86         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     5.687 f  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/lsu_hpcp_cache_read_miss_i_7/O
                         net (fo=2, routed)           0.089     5.776    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/lsu_hpcp_cache_read_miss_i_7_n_0
    SLICE_X80Y85         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     5.873 f  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/FSM_sequential_dc_cur_state[1]_i_4/O
                         net (fo=3, routed)           0.157     6.030    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/dc_reply
    SLICE_X80Y79         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.035     6.065 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/lsu_hpcp_cache_read_access_i_2/O
                         net (fo=10, routed)          0.294     6.359    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/lsu_hpcp_cache_read_access_i_2_n_0
    SLICE_X79Y75         LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.037     6.396 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/i___126_i_12/O
                         net (fo=4, routed)           0.044     6.440    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/p_61_in
    SLICE_X79Y75         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.037     6.477 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/i___126_i_4/O
                         net (fo=5, routed)           0.143     6.620    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/lsu_iu_ex2_data_vld
    SLICE_X78Y73         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     6.655 f  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___160/O
                         net (fo=65, routed)          0.147     6.802    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/ex1_int_inst_data_reg[212]_1
    SLICE_X78Y70         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.035     6.837 f  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/i___348_i_3/O
                         net (fo=69, routed)          0.111     6.948    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/ex1_int_inst_data_reg[212]_0
    SLICE_X78Y70         LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.098     7.046 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___13_i_16/O
                         net (fo=2, routed)           0.103     7.149    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___13_i_16_n_0
    SLICE_X79Y70         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     7.274 f  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___13_i_4/O
                         net (fo=2, routed)           0.357     7.631    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___13_i_4_n_0
    SLICE_X81Y58         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.088     7.719 f  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___39_i_3/O
                         net (fo=2, routed)           0.053     7.772    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/ctrl_xx_dis_stall
    SLICE_X81Y57         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     7.811 f  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___39_i_2/O
                         net (fo=51, routed)          0.254     8.065    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/ex1_int_inst_data_reg[245][0]
    SLICE_X85Y57         LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.035     8.100 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_inst[15]_i_11/O
                         net (fo=16, routed)          0.319     8.419    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/entry_inst[0]_i_2__1
    SLICE_X86Y45         LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.098     8.517 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/entry_inst[14]_i_4__1/O
                         net (fo=1, routed)           0.039     8.556    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_inst_reg[14]_0
    SLICE_X86Y45         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     8.645 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_inst[14]_i_2__1/O
                         net (fo=6, routed)           0.216     8.861    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry3/ibuf_create0_inst[14]
    SLICE_X84Y45         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     8.911 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry3/entry_inst[14]_i_1__0/O
                         net (fo=1, routed)           0.049     8.960    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry4/entry_inst_reg[15]_2[14]
    SLICE_X84Y45         FDRE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry4/entry_inst_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    K22                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    X_IBUFDS/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     5.374 r  X_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.414    X_IBUFDS/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.414 r  X_IBUFDS/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.298     5.712    sys_clk
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.736 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=26747, routed)       1.912     7.648    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry4/sys_clk_BUFG
    SLICE_X84Y45         FDRE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry4/entry_inst_reg[14]/C
                         clock pessimism              0.237     7.884    
                         clock uncertainty           -0.035     7.849    
    SLICE_X84Y45         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     7.874    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry4/entry_inst_reg[14]
  -------------------------------------------------------------------
                         required time                          7.874    
                         arrival time                          -8.960    
  -------------------------------------------------------------------
                         slack                                 -1.086    

Slack (VIOLATED) :        -1.083ns  (required time - arrival time)
  Source:                 x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/dc_pa_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry2/entry_inst_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.893ns  (logic 1.679ns (28.491%)  route 4.214ns (71.509%))
  Logic Levels:           21  (CARRY8=2 LUT2=1 LUT4=3 LUT5=1 LUT6=14)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 7.687 - 5.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.135ns (routing 0.932ns, distribution 1.203ns)
  Clock Net Delay (Destination): 1.951ns (routing 0.847ns, distribution 1.104ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    X_IBUFDS/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.469 r  X_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.519    X_IBUFDS/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.519 r  X_IBUFDS/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336     0.855    sys_clk
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.883 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=26747, routed)       2.135     3.018    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/sys_clk_BUFG
    SLICE_X86Y89         FDRE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/dc_pa_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y89         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.096 f  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/dc_pa_reg[27]/Q
                         net (fo=18, routed)          0.180     3.276    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/dc_pfb_ld_init_pa[27]
    SLICE_X86Y87         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     3.424 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/stb_entry_alias_idx[0]_i_28/O
                         net (fo=8, routed)           0.255     3.679    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[45].ram_instance/lfb_alias_way_reg[1]_i_4_1
    SLICE_X84Y88         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     3.827 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[45].ram_instance/lfb_alias_way[1]_i_12/O
                         net (fo=1, routed)           0.011     3.838    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[51].ram_instance/S[5]
    SLICE_X84Y88         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     3.993 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[51].ram_instance/lfb_alias_way_reg[1]_i_4/CO[7]
                         net (fo=1, routed)           0.026     4.019    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[51].ram_instance/lfb_alias_way_reg[1]_i_4_n_0
    SLICE_X84Y89         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042     4.061 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[51].ram_instance/lfb_alias_way_reg[1]_i_2/CO[1]
                         net (fo=4, routed)           0.477     4.538    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[28].ram_instance/pf_cache_hit_i_2_1[0]
    SLICE_X80Y90         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.050     4.588 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[28].ram_instance/stb_entry_cache_hit_i_13/O
                         net (fo=2, routed)           0.148     4.736    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[28].ram_instance/PortADataOut_reg[0]_1
    SLICE_X80Y90         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     4.859 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[28].ram_instance/stb_entry_cache_hit_i_5/O
                         net (fo=20, routed)          0.354     5.213    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_stb/x_aq_lsu_stb_entry_2/dc_stb_cache_hit
    SLICE_X79Y90         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     5.311 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_stb/x_aq_lsu_stb_entry_2/i___126_i_34/O
                         net (fo=2, routed)           0.341     5.652    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/i___126_i_10_0
    SLICE_X80Y86         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     5.687 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/lsu_hpcp_cache_read_miss_i_7/O
                         net (fo=2, routed)           0.089     5.776    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/lsu_hpcp_cache_read_miss_i_7_n_0
    SLICE_X80Y85         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     5.873 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/FSM_sequential_dc_cur_state[1]_i_4/O
                         net (fo=3, routed)           0.157     6.030    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/dc_reply
    SLICE_X80Y79         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.035     6.065 f  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/lsu_hpcp_cache_read_access_i_2/O
                         net (fo=10, routed)          0.294     6.359    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/lsu_hpcp_cache_read_access_i_2_n_0
    SLICE_X79Y75         LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.037     6.396 f  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/i___126_i_12/O
                         net (fo=4, routed)           0.044     6.440    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/p_61_in
    SLICE_X79Y75         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.037     6.477 f  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/i___126_i_4/O
                         net (fo=5, routed)           0.143     6.620    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/lsu_iu_ex2_data_vld
    SLICE_X78Y73         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     6.655 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___160/O
                         net (fo=65, routed)          0.147     6.802    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/ex1_int_inst_data_reg[212]_1
    SLICE_X78Y70         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.035     6.837 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/i___348_i_3/O
                         net (fo=69, routed)          0.111     6.948    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/ex1_int_inst_data_reg[212]_0
    SLICE_X78Y70         LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.098     7.046 f  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___13_i_16/O
                         net (fo=2, routed)           0.103     7.149    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___13_i_16_n_0
    SLICE_X79Y70         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     7.274 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___13_i_4/O
                         net (fo=2, routed)           0.357     7.631    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___13_i_4_n_0
    SLICE_X81Y58         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.088     7.719 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___39_i_3/O
                         net (fo=2, routed)           0.053     7.772    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/ctrl_xx_dis_stall
    SLICE_X81Y57         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     7.811 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___39_i_2/O
                         net (fo=51, routed)          0.207     8.018    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/ex1_int_inst_data_reg[245][0]
    SLICE_X82Y56         LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.090     8.108 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_acc_err_i_4/O
                         net (fo=24, routed)          0.195     8.303    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/ibuf_create2_en
    SLICE_X84Y56         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     8.339 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_inst[15]_i_3__4/O
                         net (fo=2, routed)           0.154     8.493    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_inst[15]_i_3__4_n_0
    SLICE_X84Y51         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050     8.543 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_inst[15]_i_1__2/O
                         net (fo=16, routed)          0.368     8.911    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry2/entry_inst_reg[15]_1[0]
    SLICE_X85Y53         FDRE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry2/entry_inst_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    K22                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    X_IBUFDS/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     5.374 r  X_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.414    X_IBUFDS/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.414 r  X_IBUFDS/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.298     5.712    sys_clk
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.736 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=26747, routed)       1.951     7.687    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry2/sys_clk_BUFG
    SLICE_X85Y53         FDRE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry2/entry_inst_reg[9]/C
                         clock pessimism              0.237     7.923    
                         clock uncertainty           -0.035     7.888    
    SLICE_X85Y53         FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060     7.828    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry2/entry_inst_reg[9]
  -------------------------------------------------------------------
                         required time                          7.828    
                         arrival time                          -8.911    
  -------------------------------------------------------------------
                         slack                                 -1.083    

Slack (VIOLATED) :        -1.080ns  (required time - arrival time)
  Source:                 x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/dc_pa_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry3/entry_inst_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.972ns  (logic 1.815ns (30.392%)  route 4.157ns (69.608%))
  Logic Levels:           22  (CARRY8=2 LUT4=4 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 7.684 - 5.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.135ns (routing 0.932ns, distribution 1.203ns)
  Clock Net Delay (Destination): 1.948ns (routing 0.847ns, distribution 1.101ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    X_IBUFDS/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.469 r  X_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.519    X_IBUFDS/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.519 r  X_IBUFDS/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336     0.855    sys_clk
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.883 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=26747, routed)       2.135     3.018    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/sys_clk_BUFG
    SLICE_X86Y89         FDRE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/dc_pa_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y89         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.096 f  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/dc_pa_reg[27]/Q
                         net (fo=18, routed)          0.180     3.276    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/dc_pfb_ld_init_pa[27]
    SLICE_X86Y87         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     3.424 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/stb_entry_alias_idx[0]_i_28/O
                         net (fo=8, routed)           0.255     3.679    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[45].ram_instance/lfb_alias_way_reg[1]_i_4_1
    SLICE_X84Y88         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     3.827 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[45].ram_instance/lfb_alias_way[1]_i_12/O
                         net (fo=1, routed)           0.011     3.838    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[51].ram_instance/S[5]
    SLICE_X84Y88         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     3.993 f  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[51].ram_instance/lfb_alias_way_reg[1]_i_4/CO[7]
                         net (fo=1, routed)           0.026     4.019    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[51].ram_instance/lfb_alias_way_reg[1]_i_4_n_0
    SLICE_X84Y89         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042     4.061 f  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[51].ram_instance/lfb_alias_way_reg[1]_i_2/CO[1]
                         net (fo=4, routed)           0.477     4.538    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[28].ram_instance/pf_cache_hit_i_2_1[0]
    SLICE_X80Y90         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.050     4.588 f  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[28].ram_instance/stb_entry_cache_hit_i_13/O
                         net (fo=2, routed)           0.148     4.736    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[28].ram_instance/PortADataOut_reg[0]_1
    SLICE_X80Y90         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     4.859 f  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[28].ram_instance/stb_entry_cache_hit_i_5/O
                         net (fo=20, routed)          0.354     5.213    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_stb/x_aq_lsu_stb_entry_2/dc_stb_cache_hit
    SLICE_X79Y90         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     5.311 f  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_stb/x_aq_lsu_stb_entry_2/i___126_i_34/O
                         net (fo=2, routed)           0.341     5.652    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/i___126_i_10_0
    SLICE_X80Y86         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     5.687 f  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/lsu_hpcp_cache_read_miss_i_7/O
                         net (fo=2, routed)           0.089     5.776    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/lsu_hpcp_cache_read_miss_i_7_n_0
    SLICE_X80Y85         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     5.873 f  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/FSM_sequential_dc_cur_state[1]_i_4/O
                         net (fo=3, routed)           0.157     6.030    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/dc_reply
    SLICE_X80Y79         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.035     6.065 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/lsu_hpcp_cache_read_access_i_2/O
                         net (fo=10, routed)          0.294     6.359    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/lsu_hpcp_cache_read_access_i_2_n_0
    SLICE_X79Y75         LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.037     6.396 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/i___126_i_12/O
                         net (fo=4, routed)           0.044     6.440    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/p_61_in
    SLICE_X79Y75         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.037     6.477 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/i___126_i_4/O
                         net (fo=5, routed)           0.143     6.620    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/lsu_iu_ex2_data_vld
    SLICE_X78Y73         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     6.655 f  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___160/O
                         net (fo=65, routed)          0.147     6.802    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/ex1_int_inst_data_reg[212]_1
    SLICE_X78Y70         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.035     6.837 f  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/i___348_i_3/O
                         net (fo=69, routed)          0.111     6.948    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/ex1_int_inst_data_reg[212]_0
    SLICE_X78Y70         LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.098     7.046 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___13_i_16/O
                         net (fo=2, routed)           0.103     7.149    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___13_i_16_n_0
    SLICE_X79Y70         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     7.274 f  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___13_i_4/O
                         net (fo=2, routed)           0.357     7.631    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___13_i_4_n_0
    SLICE_X81Y58         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.088     7.719 f  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___39_i_3/O
                         net (fo=2, routed)           0.053     7.772    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/ctrl_xx_dis_stall
    SLICE_X81Y57         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     7.811 f  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___39_i_2/O
                         net (fo=51, routed)          0.254     8.065    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/ex1_int_inst_data_reg[245][0]
    SLICE_X85Y57         LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.035     8.100 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_inst[15]_i_11/O
                         net (fo=16, routed)          0.319     8.419    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/entry_inst[0]_i_2__1
    SLICE_X86Y45         LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.098     8.517 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/entry_inst[14]_i_4__1/O
                         net (fo=1, routed)           0.039     8.556    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_inst_reg[14]_0
    SLICE_X86Y45         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     8.645 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_inst[14]_i_2__1/O
                         net (fo=6, routed)           0.207     8.852    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry3/ibuf_create0_inst[14]
    SLICE_X85Y46         LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.090     8.942 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry3/entry_inst[14]_i_1__1/O
                         net (fo=1, routed)           0.048     8.990    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry3/entry_inst_upd_2[14]
    SLICE_X85Y46         FDRE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry3/entry_inst_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    K22                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    X_IBUFDS/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     5.374 r  X_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.414    X_IBUFDS/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.414 r  X_IBUFDS/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.298     5.712    sys_clk
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.736 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=26747, routed)       1.948     7.684    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry3/sys_clk_BUFG
    SLICE_X85Y46         FDRE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry3/entry_inst_reg[14]/C
                         clock pessimism              0.237     7.920    
                         clock uncertainty           -0.035     7.885    
    SLICE_X85Y46         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     7.910    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry3/entry_inst_reg[14]
  -------------------------------------------------------------------
                         required time                          7.910    
                         arrival time                          -8.990    
  -------------------------------------------------------------------
                         slack                                 -1.080    

Slack (VIOLATED) :        -1.079ns  (required time - arrival time)
  Source:                 x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/dc_pa_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry4/entry_inst_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.845ns  (logic 1.686ns (28.845%)  route 4.159ns (71.155%))
  Logic Levels:           21  (CARRY8=2 LUT4=3 LUT5=1 LUT6=15)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 7.644 - 5.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.135ns (routing 0.932ns, distribution 1.203ns)
  Clock Net Delay (Destination): 1.908ns (routing 0.847ns, distribution 1.061ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    X_IBUFDS/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.469 r  X_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.519    X_IBUFDS/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.519 r  X_IBUFDS/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336     0.855    sys_clk
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.883 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=26747, routed)       2.135     3.018    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/sys_clk_BUFG
    SLICE_X86Y89         FDRE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/dc_pa_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y89         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.096 f  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/dc_pa_reg[27]/Q
                         net (fo=18, routed)          0.180     3.276    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/dc_pfb_ld_init_pa[27]
    SLICE_X86Y87         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     3.424 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/stb_entry_alias_idx[0]_i_28/O
                         net (fo=8, routed)           0.255     3.679    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[45].ram_instance/lfb_alias_way_reg[1]_i_4_1
    SLICE_X84Y88         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     3.827 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[45].ram_instance/lfb_alias_way[1]_i_12/O
                         net (fo=1, routed)           0.011     3.838    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[51].ram_instance/S[5]
    SLICE_X84Y88         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     3.993 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[51].ram_instance/lfb_alias_way_reg[1]_i_4/CO[7]
                         net (fo=1, routed)           0.026     4.019    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[51].ram_instance/lfb_alias_way_reg[1]_i_4_n_0
    SLICE_X84Y89         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042     4.061 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[51].ram_instance/lfb_alias_way_reg[1]_i_2/CO[1]
                         net (fo=4, routed)           0.477     4.538    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[28].ram_instance/pf_cache_hit_i_2_1[0]
    SLICE_X80Y90         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.050     4.588 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[28].ram_instance/stb_entry_cache_hit_i_13/O
                         net (fo=2, routed)           0.148     4.736    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[28].ram_instance/PortADataOut_reg[0]_1
    SLICE_X80Y90         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     4.859 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[28].ram_instance/stb_entry_cache_hit_i_5/O
                         net (fo=20, routed)          0.354     5.213    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_stb/x_aq_lsu_stb_entry_2/dc_stb_cache_hit
    SLICE_X79Y90         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     5.311 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_stb/x_aq_lsu_stb_entry_2/i___126_i_34/O
                         net (fo=2, routed)           0.341     5.652    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/i___126_i_10_0
    SLICE_X80Y86         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     5.687 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/lsu_hpcp_cache_read_miss_i_7/O
                         net (fo=2, routed)           0.089     5.776    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/lsu_hpcp_cache_read_miss_i_7_n_0
    SLICE_X80Y85         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     5.873 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/FSM_sequential_dc_cur_state[1]_i_4/O
                         net (fo=3, routed)           0.157     6.030    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/dc_reply
    SLICE_X80Y79         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.035     6.065 f  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/lsu_hpcp_cache_read_access_i_2/O
                         net (fo=10, routed)          0.294     6.359    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/lsu_hpcp_cache_read_access_i_2_n_0
    SLICE_X79Y75         LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.037     6.396 f  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/i___126_i_12/O
                         net (fo=4, routed)           0.044     6.440    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/p_61_in
    SLICE_X79Y75         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.037     6.477 f  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/i___126_i_4/O
                         net (fo=5, routed)           0.143     6.620    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/lsu_iu_ex2_data_vld
    SLICE_X78Y73         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     6.655 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___160/O
                         net (fo=65, routed)          0.147     6.802    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/ex1_int_inst_data_reg[212]_1
    SLICE_X78Y70         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.035     6.837 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/i___348_i_3/O
                         net (fo=69, routed)          0.111     6.948    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/ex1_int_inst_data_reg[212]_0
    SLICE_X78Y70         LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.098     7.046 f  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___13_i_16/O
                         net (fo=2, routed)           0.103     7.149    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___13_i_16_n_0
    SLICE_X79Y70         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     7.274 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___13_i_4/O
                         net (fo=2, routed)           0.357     7.631    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___13_i_4_n_0
    SLICE_X81Y58         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.088     7.719 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___39_i_3/O
                         net (fo=2, routed)           0.053     7.772    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/ctrl_xx_dis_stall
    SLICE_X81Y57         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     7.811 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___39_i_2/O
                         net (fo=51, routed)          0.260     8.071    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/ex1_int_inst_data_reg[245][0]
    SLICE_X83Y53         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     8.121 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_acc_err_i_9/O
                         net (fo=7, routed)           0.090     8.211    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_acc_err_i_9_n_0
    SLICE_X83Y53         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.035     8.246 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_acc_err_i_3__0/O
                         net (fo=13, routed)          0.209     8.455    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_inst_reg[1]_0
    SLICE_X84Y51         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.098     8.553 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_inst[15]_i_1__0/O
                         net (fo=16, routed)          0.310     8.863    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry4/entry_inst_reg[15]_1[0]
    SLICE_X86Y48         FDRE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry4/entry_inst_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    K22                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    X_IBUFDS/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     5.374 r  X_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.414    X_IBUFDS/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.414 r  X_IBUFDS/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.298     5.712    sys_clk
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.736 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=26747, routed)       1.908     7.644    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry4/sys_clk_BUFG
    SLICE_X86Y48         FDRE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry4/entry_inst_reg[0]/C
                         clock pessimism              0.237     7.880    
                         clock uncertainty           -0.035     7.845    
    SLICE_X86Y48         FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.061     7.784    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry4/entry_inst_reg[0]
  -------------------------------------------------------------------
                         required time                          7.784    
                         arrival time                          -8.863    
  -------------------------------------------------------------------
                         slack                                 -1.079    

Slack (VIOLATED) :        -1.079ns  (required time - arrival time)
  Source:                 x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/dc_pa_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry4/entry_inst_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.845ns  (logic 1.686ns (28.845%)  route 4.159ns (71.155%))
  Logic Levels:           21  (CARRY8=2 LUT4=3 LUT5=1 LUT6=15)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 7.644 - 5.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.135ns (routing 0.932ns, distribution 1.203ns)
  Clock Net Delay (Destination): 1.908ns (routing 0.847ns, distribution 1.061ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    X_IBUFDS/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.469 r  X_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.519    X_IBUFDS/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.519 r  X_IBUFDS/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336     0.855    sys_clk
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.883 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=26747, routed)       2.135     3.018    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/sys_clk_BUFG
    SLICE_X86Y89         FDRE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/dc_pa_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y89         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.096 f  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/dc_pa_reg[27]/Q
                         net (fo=18, routed)          0.180     3.276    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/dc_pfb_ld_init_pa[27]
    SLICE_X86Y87         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     3.424 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/stb_entry_alias_idx[0]_i_28/O
                         net (fo=8, routed)           0.255     3.679    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[45].ram_instance/lfb_alias_way_reg[1]_i_4_1
    SLICE_X84Y88         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     3.827 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[45].ram_instance/lfb_alias_way[1]_i_12/O
                         net (fo=1, routed)           0.011     3.838    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[51].ram_instance/S[5]
    SLICE_X84Y88         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     3.993 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[51].ram_instance/lfb_alias_way_reg[1]_i_4/CO[7]
                         net (fo=1, routed)           0.026     4.019    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[51].ram_instance/lfb_alias_way_reg[1]_i_4_n_0
    SLICE_X84Y89         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042     4.061 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[51].ram_instance/lfb_alias_way_reg[1]_i_2/CO[1]
                         net (fo=4, routed)           0.477     4.538    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[28].ram_instance/pf_cache_hit_i_2_1[0]
    SLICE_X80Y90         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.050     4.588 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[28].ram_instance/stb_entry_cache_hit_i_13/O
                         net (fo=2, routed)           0.148     4.736    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[28].ram_instance/PortADataOut_reg[0]_1
    SLICE_X80Y90         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     4.859 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[28].ram_instance/stb_entry_cache_hit_i_5/O
                         net (fo=20, routed)          0.354     5.213    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_stb/x_aq_lsu_stb_entry_2/dc_stb_cache_hit
    SLICE_X79Y90         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     5.311 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_stb/x_aq_lsu_stb_entry_2/i___126_i_34/O
                         net (fo=2, routed)           0.341     5.652    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/i___126_i_10_0
    SLICE_X80Y86         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     5.687 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/lsu_hpcp_cache_read_miss_i_7/O
                         net (fo=2, routed)           0.089     5.776    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/lsu_hpcp_cache_read_miss_i_7_n_0
    SLICE_X80Y85         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     5.873 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/FSM_sequential_dc_cur_state[1]_i_4/O
                         net (fo=3, routed)           0.157     6.030    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/dc_reply
    SLICE_X80Y79         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.035     6.065 f  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/lsu_hpcp_cache_read_access_i_2/O
                         net (fo=10, routed)          0.294     6.359    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/lsu_hpcp_cache_read_access_i_2_n_0
    SLICE_X79Y75         LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.037     6.396 f  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/i___126_i_12/O
                         net (fo=4, routed)           0.044     6.440    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/p_61_in
    SLICE_X79Y75         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.037     6.477 f  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/i___126_i_4/O
                         net (fo=5, routed)           0.143     6.620    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/lsu_iu_ex2_data_vld
    SLICE_X78Y73         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     6.655 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___160/O
                         net (fo=65, routed)          0.147     6.802    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/ex1_int_inst_data_reg[212]_1
    SLICE_X78Y70         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.035     6.837 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/i___348_i_3/O
                         net (fo=69, routed)          0.111     6.948    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/ex1_int_inst_data_reg[212]_0
    SLICE_X78Y70         LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.098     7.046 f  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___13_i_16/O
                         net (fo=2, routed)           0.103     7.149    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___13_i_16_n_0
    SLICE_X79Y70         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     7.274 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___13_i_4/O
                         net (fo=2, routed)           0.357     7.631    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___13_i_4_n_0
    SLICE_X81Y58         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.088     7.719 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___39_i_3/O
                         net (fo=2, routed)           0.053     7.772    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/ctrl_xx_dis_stall
    SLICE_X81Y57         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     7.811 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___39_i_2/O
                         net (fo=51, routed)          0.260     8.071    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/ex1_int_inst_data_reg[245][0]
    SLICE_X83Y53         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     8.121 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_acc_err_i_9/O
                         net (fo=7, routed)           0.090     8.211    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_acc_err_i_9_n_0
    SLICE_X83Y53         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.035     8.246 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_acc_err_i_3__0/O
                         net (fo=13, routed)          0.209     8.455    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_inst_reg[1]_0
    SLICE_X84Y51         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.098     8.553 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_inst[15]_i_1__0/O
                         net (fo=16, routed)          0.310     8.863    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry4/entry_inst_reg[15]_1[0]
    SLICE_X86Y48         FDRE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry4/entry_inst_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    K22                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    X_IBUFDS/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     5.374 r  X_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.414    X_IBUFDS/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.414 r  X_IBUFDS/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.298     5.712    sys_clk
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.736 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=26747, routed)       1.908     7.644    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry4/sys_clk_BUFG
    SLICE_X86Y48         FDRE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry4/entry_inst_reg[6]/C
                         clock pessimism              0.237     7.880    
                         clock uncertainty           -0.035     7.845    
    SLICE_X86Y48         FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.061     7.784    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry4/entry_inst_reg[6]
  -------------------------------------------------------------------
                         required time                          7.784    
                         arrival time                          -8.863    
  -------------------------------------------------------------------
                         slack                                 -1.079    

Slack (VIOLATED) :        -1.079ns  (required time - arrival time)
  Source:                 x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/dc_pa_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry1/entry_inst_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.924ns  (logic 1.822ns (30.756%)  route 4.102ns (69.244%))
  Logic Levels:           22  (CARRY8=2 LUT4=4 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.637ns = ( 7.637 - 5.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.135ns (routing 0.932ns, distribution 1.203ns)
  Clock Net Delay (Destination): 1.901ns (routing 0.847ns, distribution 1.054ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    X_IBUFDS/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.469 r  X_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.519    X_IBUFDS/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.519 r  X_IBUFDS/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336     0.855    sys_clk
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.883 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=26747, routed)       2.135     3.018    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/sys_clk_BUFG
    SLICE_X86Y89         FDRE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/dc_pa_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y89         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.096 f  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/dc_pa_reg[27]/Q
                         net (fo=18, routed)          0.180     3.276    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/dc_pfb_ld_init_pa[27]
    SLICE_X86Y87         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     3.424 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/stb_entry_alias_idx[0]_i_28/O
                         net (fo=8, routed)           0.255     3.679    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[45].ram_instance/lfb_alias_way_reg[1]_i_4_1
    SLICE_X84Y88         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     3.827 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[45].ram_instance/lfb_alias_way[1]_i_12/O
                         net (fo=1, routed)           0.011     3.838    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[51].ram_instance/S[5]
    SLICE_X84Y88         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     3.993 f  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[51].ram_instance/lfb_alias_way_reg[1]_i_4/CO[7]
                         net (fo=1, routed)           0.026     4.019    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[51].ram_instance/lfb_alias_way_reg[1]_i_4_n_0
    SLICE_X84Y89         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042     4.061 f  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[51].ram_instance/lfb_alias_way_reg[1]_i_2/CO[1]
                         net (fo=4, routed)           0.477     4.538    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[28].ram_instance/pf_cache_hit_i_2_1[0]
    SLICE_X80Y90         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.050     4.588 f  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[28].ram_instance/stb_entry_cache_hit_i_13/O
                         net (fo=2, routed)           0.148     4.736    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[28].ram_instance/PortADataOut_reg[0]_1
    SLICE_X80Y90         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     4.859 f  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[28].ram_instance/stb_entry_cache_hit_i_5/O
                         net (fo=20, routed)          0.354     5.213    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_stb/x_aq_lsu_stb_entry_2/dc_stb_cache_hit
    SLICE_X79Y90         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     5.311 f  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_stb/x_aq_lsu_stb_entry_2/i___126_i_34/O
                         net (fo=2, routed)           0.341     5.652    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/i___126_i_10_0
    SLICE_X80Y86         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     5.687 f  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/lsu_hpcp_cache_read_miss_i_7/O
                         net (fo=2, routed)           0.089     5.776    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/lsu_hpcp_cache_read_miss_i_7_n_0
    SLICE_X80Y85         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     5.873 f  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/FSM_sequential_dc_cur_state[1]_i_4/O
                         net (fo=3, routed)           0.157     6.030    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/dc_reply
    SLICE_X80Y79         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.035     6.065 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/lsu_hpcp_cache_read_access_i_2/O
                         net (fo=10, routed)          0.294     6.359    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/lsu_hpcp_cache_read_access_i_2_n_0
    SLICE_X79Y75         LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.037     6.396 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/i___126_i_12/O
                         net (fo=4, routed)           0.044     6.440    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/p_61_in
    SLICE_X79Y75         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.037     6.477 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/i___126_i_4/O
                         net (fo=5, routed)           0.143     6.620    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/lsu_iu_ex2_data_vld
    SLICE_X78Y73         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     6.655 f  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___160/O
                         net (fo=65, routed)          0.147     6.802    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/ex1_int_inst_data_reg[212]_1
    SLICE_X78Y70         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.035     6.837 f  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/i___348_i_3/O
                         net (fo=69, routed)          0.111     6.948    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/ex1_int_inst_data_reg[212]_0
    SLICE_X78Y70         LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.098     7.046 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___13_i_16/O
                         net (fo=2, routed)           0.103     7.149    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___13_i_16_n_0
    SLICE_X79Y70         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     7.274 f  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___13_i_4/O
                         net (fo=2, routed)           0.357     7.631    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___13_i_4_n_0
    SLICE_X81Y58         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.088     7.719 f  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___39_i_3/O
                         net (fo=2, routed)           0.053     7.772    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/ctrl_xx_dis_stall
    SLICE_X81Y57         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     7.811 f  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___39_i_2/O
                         net (fo=51, routed)          0.254     8.065    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/ex1_int_inst_data_reg[245][0]
    SLICE_X85Y57         LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.035     8.100 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_inst[15]_i_11/O
                         net (fo=16, routed)          0.319     8.419    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/entry_inst[0]_i_2__1
    SLICE_X86Y45         LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.098     8.517 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/entry_inst[14]_i_4__1/O
                         net (fo=1, routed)           0.039     8.556    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_inst_reg[14]_0
    SLICE_X86Y45         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     8.645 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_inst[14]_i_2__1/O
                         net (fo=6, routed)           0.152     8.797    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry3/ibuf_create0_inst[14]
    SLICE_X87Y46         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.097     8.894 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry3/entry_inst[14]_i_1__3/O
                         net (fo=1, routed)           0.048     8.942    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry1/entry_inst_reg[15]_10[14]
    SLICE_X87Y46         FDRE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry1/entry_inst_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    K22                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    X_IBUFDS/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     5.374 r  X_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.414    X_IBUFDS/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.414 r  X_IBUFDS/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.298     5.712    sys_clk
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.736 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=26747, routed)       1.901     7.637    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry1/sys_clk_BUFG
    SLICE_X87Y46         FDRE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry1/entry_inst_reg[14]/C
                         clock pessimism              0.237     7.873    
                         clock uncertainty           -0.035     7.838    
    SLICE_X87Y46         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     7.863    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry1/entry_inst_reg[14]
  -------------------------------------------------------------------
                         required time                          7.863    
                         arrival time                          -8.942    
  -------------------------------------------------------------------
                         slack                                 -1.079    

Slack (VIOLATED) :        -1.078ns  (required time - arrival time)
  Source:                 x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/dc_pa_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/push0_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.883ns  (logic 1.677ns (28.506%)  route 4.206ns (71.494%))
  Logic Levels:           21  (CARRY8=2 LUT4=4 LUT5=1 LUT6=14)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 7.682 - 5.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.135ns (routing 0.932ns, distribution 1.203ns)
  Clock Net Delay (Destination): 1.946ns (routing 0.847ns, distribution 1.099ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    X_IBUFDS/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.469 r  X_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.519    X_IBUFDS/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.519 r  X_IBUFDS/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336     0.855    sys_clk
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.883 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=26747, routed)       2.135     3.018    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/sys_clk_BUFG
    SLICE_X86Y89         FDRE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/dc_pa_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y89         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.096 f  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/dc_pa_reg[27]/Q
                         net (fo=18, routed)          0.180     3.276    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/dc_pfb_ld_init_pa[27]
    SLICE_X86Y87         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     3.424 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/stb_entry_alias_idx[0]_i_28/O
                         net (fo=8, routed)           0.255     3.679    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[45].ram_instance/lfb_alias_way_reg[1]_i_4_1
    SLICE_X84Y88         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     3.827 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[45].ram_instance/lfb_alias_way[1]_i_12/O
                         net (fo=1, routed)           0.011     3.838    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[51].ram_instance/S[5]
    SLICE_X84Y88         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     3.993 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[51].ram_instance/lfb_alias_way_reg[1]_i_4/CO[7]
                         net (fo=1, routed)           0.026     4.019    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[51].ram_instance/lfb_alias_way_reg[1]_i_4_n_0
    SLICE_X84Y89         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042     4.061 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[51].ram_instance/lfb_alias_way_reg[1]_i_2/CO[1]
                         net (fo=4, routed)           0.477     4.538    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[28].ram_instance/pf_cache_hit_i_2_1[0]
    SLICE_X80Y90         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.050     4.588 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[28].ram_instance/stb_entry_cache_hit_i_13/O
                         net (fo=2, routed)           0.148     4.736    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[28].ram_instance/PortADataOut_reg[0]_1
    SLICE_X80Y90         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     4.859 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[28].ram_instance/stb_entry_cache_hit_i_5/O
                         net (fo=20, routed)          0.354     5.213    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_stb/x_aq_lsu_stb_entry_2/dc_stb_cache_hit
    SLICE_X79Y90         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     5.311 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_stb/x_aq_lsu_stb_entry_2/i___126_i_34/O
                         net (fo=2, routed)           0.341     5.652    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/i___126_i_10_0
    SLICE_X80Y86         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     5.687 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/lsu_hpcp_cache_read_miss_i_7/O
                         net (fo=2, routed)           0.089     5.776    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/lsu_hpcp_cache_read_miss_i_7_n_0
    SLICE_X80Y85         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     5.873 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/FSM_sequential_dc_cur_state[1]_i_4/O
                         net (fo=3, routed)           0.157     6.030    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/dc_reply
    SLICE_X80Y79         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.035     6.065 f  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/lsu_hpcp_cache_read_access_i_2/O
                         net (fo=10, routed)          0.294     6.359    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/lsu_hpcp_cache_read_access_i_2_n_0
    SLICE_X79Y75         LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.037     6.396 f  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/i___126_i_12/O
                         net (fo=4, routed)           0.044     6.440    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/p_61_in
    SLICE_X79Y75         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.037     6.477 f  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/i___126_i_4/O
                         net (fo=5, routed)           0.143     6.620    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/lsu_iu_ex2_data_vld
    SLICE_X78Y73         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     6.655 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___160/O
                         net (fo=65, routed)          0.147     6.802    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/ex1_int_inst_data_reg[212]_1
    SLICE_X78Y70         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.035     6.837 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/i___348_i_3/O
                         net (fo=69, routed)          0.111     6.948    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/ex1_int_inst_data_reg[212]_0
    SLICE_X78Y70         LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.098     7.046 f  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___13_i_16/O
                         net (fo=2, routed)           0.103     7.149    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___13_i_16_n_0
    SLICE_X79Y70         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     7.274 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___13_i_4/O
                         net (fo=2, routed)           0.357     7.631    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___13_i_4_n_0
    SLICE_X81Y58         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.088     7.719 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___39_i_3/O
                         net (fo=2, routed)           0.053     7.772    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/ctrl_xx_dis_stall
    SLICE_X81Y57         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     7.811 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___39_i_2/O
                         net (fo=51, routed)          0.260     8.071    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/ex1_int_inst_data_reg[245][0]
    SLICE_X83Y53         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     8.121 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_acc_err_i_9/O
                         net (fo=7, routed)           0.090     8.211    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_acc_err_i_9_n_0
    SLICE_X83Y53         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.035     8.246 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_acc_err_i_3__0/O
                         net (fo=13, routed)          0.277     8.523    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_rtu_top/x_aq_rtu_retire/p_0_in0_out_0
    SLICE_X83Y44         LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089     8.612 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_rtu_top/x_aq_rtu_retire/push0[5]_i_1/O
                         net (fo=6, routed)           0.289     8.901    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/push0_reg[1]_0[0]
    SLICE_X84Y44         FDCE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/push0_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    K22                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    X_IBUFDS/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     5.374 r  X_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.414    X_IBUFDS/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.414 r  X_IBUFDS/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.298     5.712    sys_clk
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.736 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=26747, routed)       1.946     7.682    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/sys_clk_BUFG
    SLICE_X84Y44         FDCE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/push0_reg[2]/C
                         clock pessimism              0.237     7.918    
                         clock uncertainty           -0.035     7.883    
    SLICE_X84Y44         FDCE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060     7.823    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/push0_reg[2]
  -------------------------------------------------------------------
                         required time                          7.823    
                         arrival time                          -8.901    
  -------------------------------------------------------------------
                         slack                                 -1.078    

Slack (VIOLATED) :        -1.077ns  (required time - arrival time)
  Source:                 x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/dc_pa_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry3/entry_inst_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.887ns  (logic 1.677ns (28.486%)  route 4.210ns (71.514%))
  Logic Levels:           21  (CARRY8=2 LUT4=3 LUT5=1 LUT6=15)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 7.687 - 5.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.135ns (routing 0.932ns, distribution 1.203ns)
  Clock Net Delay (Destination): 1.951ns (routing 0.847ns, distribution 1.104ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    X_IBUFDS/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.469 r  X_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.519    X_IBUFDS/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.519 r  X_IBUFDS/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336     0.855    sys_clk
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.883 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=26747, routed)       2.135     3.018    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/sys_clk_BUFG
    SLICE_X86Y89         FDRE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/dc_pa_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y89         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.096 f  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/dc_pa_reg[27]/Q
                         net (fo=18, routed)          0.180     3.276    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/dc_pfb_ld_init_pa[27]
    SLICE_X86Y87         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     3.424 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/stb_entry_alias_idx[0]_i_28/O
                         net (fo=8, routed)           0.255     3.679    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[45].ram_instance/lfb_alias_way_reg[1]_i_4_1
    SLICE_X84Y88         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     3.827 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[45].ram_instance/lfb_alias_way[1]_i_12/O
                         net (fo=1, routed)           0.011     3.838    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[51].ram_instance/S[5]
    SLICE_X84Y88         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     3.993 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[51].ram_instance/lfb_alias_way_reg[1]_i_4/CO[7]
                         net (fo=1, routed)           0.026     4.019    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[51].ram_instance/lfb_alias_way_reg[1]_i_4_n_0
    SLICE_X84Y89         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042     4.061 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[51].ram_instance/lfb_alias_way_reg[1]_i_2/CO[1]
                         net (fo=4, routed)           0.477     4.538    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[28].ram_instance/pf_cache_hit_i_2_1[0]
    SLICE_X80Y90         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.050     4.588 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[28].ram_instance/stb_entry_cache_hit_i_13/O
                         net (fo=2, routed)           0.148     4.736    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[28].ram_instance/PortADataOut_reg[0]_1
    SLICE_X80Y90         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     4.859 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[28].ram_instance/stb_entry_cache_hit_i_5/O
                         net (fo=20, routed)          0.354     5.213    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_stb/x_aq_lsu_stb_entry_2/dc_stb_cache_hit
    SLICE_X79Y90         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     5.311 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_stb/x_aq_lsu_stb_entry_2/i___126_i_34/O
                         net (fo=2, routed)           0.341     5.652    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/i___126_i_10_0
    SLICE_X80Y86         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     5.687 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/lsu_hpcp_cache_read_miss_i_7/O
                         net (fo=2, routed)           0.089     5.776    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/lsu_hpcp_cache_read_miss_i_7_n_0
    SLICE_X80Y85         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     5.873 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/FSM_sequential_dc_cur_state[1]_i_4/O
                         net (fo=3, routed)           0.157     6.030    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/dc_reply
    SLICE_X80Y79         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.035     6.065 f  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/lsu_hpcp_cache_read_access_i_2/O
                         net (fo=10, routed)          0.294     6.359    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/lsu_hpcp_cache_read_access_i_2_n_0
    SLICE_X79Y75         LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.037     6.396 f  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/i___126_i_12/O
                         net (fo=4, routed)           0.044     6.440    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/p_61_in
    SLICE_X79Y75         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.037     6.477 f  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/i___126_i_4/O
                         net (fo=5, routed)           0.143     6.620    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/lsu_iu_ex2_data_vld
    SLICE_X78Y73         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     6.655 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___160/O
                         net (fo=65, routed)          0.147     6.802    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/ex1_int_inst_data_reg[212]_1
    SLICE_X78Y70         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.035     6.837 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/i___348_i_3/O
                         net (fo=69, routed)          0.111     6.948    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/ex1_int_inst_data_reg[212]_0
    SLICE_X78Y70         LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.098     7.046 f  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___13_i_16/O
                         net (fo=2, routed)           0.103     7.149    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___13_i_16_n_0
    SLICE_X79Y70         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     7.274 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___13_i_4/O
                         net (fo=2, routed)           0.357     7.631    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___13_i_4_n_0
    SLICE_X81Y58         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.088     7.719 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___39_i_3/O
                         net (fo=2, routed)           0.053     7.772    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/ctrl_xx_dis_stall
    SLICE_X81Y57         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     7.811 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___39_i_2/O
                         net (fo=51, routed)          0.260     8.071    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/ex1_int_inst_data_reg[245][0]
    SLICE_X83Y53         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     8.121 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_acc_err_i_9/O
                         net (fo=7, routed)           0.090     8.211    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_acc_err_i_9_n_0
    SLICE_X83Y53         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.035     8.246 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_acc_err_i_3__0/O
                         net (fo=13, routed)          0.198     8.444    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_inst_reg[1]_0
    SLICE_X85Y52         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089     8.533 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_inst[15]_i_1__1/O
                         net (fo=16, routed)          0.372     8.905    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry3/entry_inst_reg[15]_6[0]
    SLICE_X87Y48         FDRE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry3/entry_inst_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    K22                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    X_IBUFDS/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     5.374 r  X_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.414    X_IBUFDS/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.414 r  X_IBUFDS/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.298     5.712    sys_clk
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.736 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=26747, routed)       1.951     7.687    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry3/sys_clk_BUFG
    SLICE_X87Y48         FDRE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry3/entry_inst_reg[6]/C
                         clock pessimism              0.237     7.923    
                         clock uncertainty           -0.035     7.888    
    SLICE_X87Y48         FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060     7.828    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry3/entry_inst_reg[6]
  -------------------------------------------------------------------
                         required time                          7.828    
                         arrival time                          -8.905    
  -------------------------------------------------------------------
                         slack                                 -1.077    

Slack (VIOLATED) :        -1.073ns  (required time - arrival time)
  Source:                 x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/dc_pa_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry2/entry_halt_info_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.837ns  (logic 1.637ns (28.045%)  route 4.200ns (71.955%))
  Logic Levels:           21  (CARRY8=2 LUT4=3 LUT5=1 LUT6=15)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 7.642 - 5.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.135ns (routing 0.932ns, distribution 1.203ns)
  Clock Net Delay (Destination): 1.906ns (routing 0.847ns, distribution 1.059ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    X_IBUFDS/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.469 r  X_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.519    X_IBUFDS/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.519 r  X_IBUFDS/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336     0.855    sys_clk
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.883 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=26747, routed)       2.135     3.018    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/sys_clk_BUFG
    SLICE_X86Y89         FDRE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/dc_pa_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y89         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.096 f  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/dc_pa_reg[27]/Q
                         net (fo=18, routed)          0.180     3.276    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/dc_pfb_ld_init_pa[27]
    SLICE_X86Y87         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     3.424 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/stb_entry_alias_idx[0]_i_28/O
                         net (fo=8, routed)           0.255     3.679    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[45].ram_instance/lfb_alias_way_reg[1]_i_4_1
    SLICE_X84Y88         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     3.827 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[45].ram_instance/lfb_alias_way[1]_i_12/O
                         net (fo=1, routed)           0.011     3.838    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[51].ram_instance/S[5]
    SLICE_X84Y88         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     3.993 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[51].ram_instance/lfb_alias_way_reg[1]_i_4/CO[7]
                         net (fo=1, routed)           0.026     4.019    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[51].ram_instance/lfb_alias_way_reg[1]_i_4_n_0
    SLICE_X84Y89         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042     4.061 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[51].ram_instance/lfb_alias_way_reg[1]_i_2/CO[1]
                         net (fo=4, routed)           0.477     4.538    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[28].ram_instance/pf_cache_hit_i_2_1[0]
    SLICE_X80Y90         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.050     4.588 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[28].ram_instance/stb_entry_cache_hit_i_13/O
                         net (fo=2, routed)           0.148     4.736    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[28].ram_instance/PortADataOut_reg[0]_1
    SLICE_X80Y90         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     4.859 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[28].ram_instance/stb_entry_cache_hit_i_5/O
                         net (fo=20, routed)          0.354     5.213    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_stb/x_aq_lsu_stb_entry_2/dc_stb_cache_hit
    SLICE_X79Y90         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     5.311 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_stb/x_aq_lsu_stb_entry_2/i___126_i_34/O
                         net (fo=2, routed)           0.341     5.652    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/i___126_i_10_0
    SLICE_X80Y86         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     5.687 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/lsu_hpcp_cache_read_miss_i_7/O
                         net (fo=2, routed)           0.089     5.776    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/lsu_hpcp_cache_read_miss_i_7_n_0
    SLICE_X80Y85         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     5.873 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/FSM_sequential_dc_cur_state[1]_i_4/O
                         net (fo=3, routed)           0.157     6.030    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/dc_reply
    SLICE_X80Y79         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.035     6.065 f  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/lsu_hpcp_cache_read_access_i_2/O
                         net (fo=10, routed)          0.294     6.359    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/lsu_hpcp_cache_read_access_i_2_n_0
    SLICE_X79Y75         LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.037     6.396 f  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/i___126_i_12/O
                         net (fo=4, routed)           0.044     6.440    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/p_61_in
    SLICE_X79Y75         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.037     6.477 f  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/i___126_i_4/O
                         net (fo=5, routed)           0.143     6.620    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/lsu_iu_ex2_data_vld
    SLICE_X78Y73         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     6.655 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___160/O
                         net (fo=65, routed)          0.147     6.802    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/ex1_int_inst_data_reg[212]_1
    SLICE_X78Y70         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.035     6.837 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/i___348_i_3/O
                         net (fo=69, routed)          0.111     6.948    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/ex1_int_inst_data_reg[212]_0
    SLICE_X78Y70         LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.098     7.046 f  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___13_i_16/O
                         net (fo=2, routed)           0.103     7.149    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___13_i_16_n_0
    SLICE_X79Y70         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     7.274 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___13_i_4/O
                         net (fo=2, routed)           0.357     7.631    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___13_i_4_n_0
    SLICE_X81Y58         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.088     7.719 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___39_i_3/O
                         net (fo=2, routed)           0.053     7.772    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/ctrl_xx_dis_stall
    SLICE_X81Y57         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     7.811 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___39_i_2/O
                         net (fo=51, routed)          0.260     8.071    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/ex1_int_inst_data_reg[245][0]
    SLICE_X83Y53         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     8.121 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_acc_err_i_9/O
                         net (fo=7, routed)           0.090     8.211    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_acc_err_i_9_n_0
    SLICE_X83Y53         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.035     8.246 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_acc_err_i_3__0/O
                         net (fo=13, routed)          0.150     8.396    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_inst_reg[1]_0
    SLICE_X83Y52         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.049     8.445 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_acc_err_i_1__2/O
                         net (fo=25, routed)          0.410     8.855    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry2/E[0]
    SLICE_X82Y47         FDCE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry2/entry_halt_info_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    K22                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    X_IBUFDS/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     5.374 r  X_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.414    X_IBUFDS/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.414 r  X_IBUFDS/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.298     5.712    sys_clk
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.736 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=26747, routed)       1.906     7.642    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry2/sys_clk_BUFG
    SLICE_X82Y47         FDCE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry2/entry_halt_info_reg[11]/C
                         clock pessimism              0.237     7.878    
                         clock uncertainty           -0.035     7.843    
    SLICE_X82Y47         FDCE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.061     7.782    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry2/entry_halt_info_reg[11]
  -------------------------------------------------------------------
                         required time                          7.782    
                         arrival time                          -8.855    
  -------------------------------------------------------------------
                         slack                                 -1.073    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 x_soc/x_c906_wrap/x_cpu_top/x_aq_biu_top/x_aq_biu_apbif/apbif_addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            x_soc/x_c906_wrap/x_cpu_top/x_aq_plic_top/x_csky_apb_1tox_matrix/MST_FLOP[0].mst_paddr_flop_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.271ns  (logic 0.058ns (4.563%)  route 1.213ns (95.437%))
  Logic Levels:           0  
  Clock Path Skew:        1.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.004ns
    Source Clock Delay      (SCD):    2.701ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      1.965ns (routing 0.847ns, distribution 1.118ns)
  Clock Net Delay (Destination): 1.783ns (routing 0.874ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    X_IBUFDS/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  X_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.414    X_IBUFDS/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.414 r  X_IBUFDS/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.298     0.712    sys_clk
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.736 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=26747, routed)       1.965     2.701    x_soc/x_c906_wrap/x_cpu_top/x_aq_biu_top/x_aq_biu_apbif/sys_clk_BUFG
    SLICE_X94Y108        FDCE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_aq_biu_top/x_aq_biu_apbif/apbif_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y108        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     2.759 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_biu_top/x_aq_biu_apbif/apbif_addr_reg[4]/Q
                         net (fo=2, routed)           1.213     3.972    x_soc/x_c906_wrap/x_cpu_top/x_aq_plic_top/x_csky_apb_1tox_matrix/slv_prdata_flop[31]_i_6_1[4]
    SLICE_X94Y156        FDCE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_aq_plic_top/x_csky_apb_1tox_matrix/MST_FLOP[0].mst_paddr_flop_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    X_IBUFDS/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.469 r  X_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.519    X_IBUFDS/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.519 r  X_IBUFDS/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.101     1.620    x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_clk_top/apb_clk_buf/sys_clk
    SLICE_X0Y151         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     1.770 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_clk_top/apb_clk_buf/FSM_sequential_arb_state[1]_i_4/O
                         net (fo=1, routed)           0.423     2.193    x_soc_n_0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.221 r  FSM_sequential_arb_state_reg[1]_i_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=2894, routed)        1.783     4.004    x_soc/x_c906_wrap/x_cpu_top/x_aq_plic_top/x_csky_apb_1tox_matrix/apb_clk
    SLICE_X94Y156        FDCE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_aq_plic_top/x_csky_apb_1tox_matrix/MST_FLOP[0].mst_paddr_flop_reg[4]/C
                         clock pessimism             -0.107     3.898    
    SLICE_X94Y156        FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.060     3.958    x_soc/x_c906_wrap/x_cpu_top/x_aq_plic_top/x_csky_apb_1tox_matrix/MST_FLOP[0].mst_paddr_flop_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.958    
                         arrival time                           3.972    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 x_soc/x_c906_wrap/x_cpu_top/x_aq_biu_top/x_aq_biu_apbif/apbif_data_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            x_soc/x_c906_wrap/x_cpu_top/x_clint_top/x_clint_func/stimecmph0_reg_reg[26]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.274ns  (logic 0.058ns (4.553%)  route 1.216ns (95.447%))
  Logic Levels:           0  
  Clock Path Skew:        1.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.051ns
    Source Clock Delay      (SCD):    2.748ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      2.012ns (routing 0.847ns, distribution 1.165ns)
  Clock Net Delay (Destination): 1.830ns (routing 0.874ns, distribution 0.956ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    X_IBUFDS/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  X_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.414    X_IBUFDS/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.414 r  X_IBUFDS/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.298     0.712    sys_clk
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.736 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=26747, routed)       2.012     2.748    x_soc/x_c906_wrap/x_cpu_top/x_aq_biu_top/x_aq_biu_apbif/sys_clk_BUFG
    SLICE_X93Y132        FDCE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_aq_biu_top/x_aq_biu_apbif/apbif_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y132        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     2.806 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_biu_top/x_aq_biu_apbif/apbif_data_reg[26]/Q
                         net (fo=5, routed)           1.216     4.022    x_soc/x_c906_wrap/x_cpu_top/x_clint_top/x_clint_func/D[26]
    SLICE_X91Y120        FDPE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_clint_top/x_clint_func/stimecmph0_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    X_IBUFDS/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.469 r  X_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.519    X_IBUFDS/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.519 r  X_IBUFDS/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.101     1.620    x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_clk_top/apb_clk_buf/sys_clk
    SLICE_X0Y151         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     1.770 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_clk_top/apb_clk_buf/FSM_sequential_arb_state[1]_i_4/O
                         net (fo=1, routed)           0.423     2.193    x_soc_n_0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.221 r  FSM_sequential_arb_state_reg[1]_i_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=2894, routed)        1.830     4.051    x_soc/x_c906_wrap/x_cpu_top/x_clint_top/x_clint_func/apb_clk
    SLICE_X91Y120        FDPE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_clint_top/x_clint_func/stimecmph0_reg_reg[26]/C
                         clock pessimism             -0.107     3.945    
    SLICE_X91Y120        FDPE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     4.007    x_soc/x_c906_wrap/x_cpu_top/x_clint_top/x_clint_func/stimecmph0_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -4.007    
                         arrival time                           4.022    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 x_soc/x_c906_wrap/x_cpu_top/x_aq_biu_top/x_aq_biu_apbif/apbif_data_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            x_soc/x_c906_wrap/x_cpu_top/x_clint_top/x_clint_func/stimecmp0_reg_reg[23]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.196ns  (logic 0.057ns (4.766%)  route 1.139ns (95.234%))
  Logic Levels:           0  
  Clock Path Skew:        1.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.971ns
    Source Clock Delay      (SCD):    2.746ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      2.010ns (routing 0.847ns, distribution 1.163ns)
  Clock Net Delay (Destination): 1.750ns (routing 0.874ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    X_IBUFDS/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  X_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.414    X_IBUFDS/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.414 r  X_IBUFDS/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.298     0.712    sys_clk
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.736 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=26747, routed)       2.010     2.746    x_soc/x_c906_wrap/x_cpu_top/x_aq_biu_top/x_aq_biu_apbif/sys_clk_BUFG
    SLICE_X93Y133        FDCE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_aq_biu_top/x_aq_biu_apbif/apbif_data_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y133        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     2.803 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_biu_top/x_aq_biu_apbif/apbif_data_reg[23]/Q
                         net (fo=5, routed)           1.139     3.942    x_soc/x_c906_wrap/x_cpu_top/x_clint_top/x_clint_func/D[23]
    SLICE_X89Y121        FDPE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_clint_top/x_clint_func/stimecmp0_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    X_IBUFDS/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.469 r  X_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.519    X_IBUFDS/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.519 r  X_IBUFDS/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.101     1.620    x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_clk_top/apb_clk_buf/sys_clk
    SLICE_X0Y151         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     1.770 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_clk_top/apb_clk_buf/FSM_sequential_arb_state[1]_i_4/O
                         net (fo=1, routed)           0.423     2.193    x_soc_n_0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.221 r  FSM_sequential_arb_state_reg[1]_i_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=2894, routed)        1.750     3.971    x_soc/x_c906_wrap/x_cpu_top/x_clint_top/x_clint_func/apb_clk
    SLICE_X89Y121        FDPE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_clint_top/x_clint_func/stimecmp0_reg_reg[23]/C
                         clock pessimism             -0.107     3.865    
    SLICE_X89Y121        FDPE (Hold_BFF_SLICEM_C_D)
                                                      0.060     3.925    x_soc/x_c906_wrap/x_cpu_top/x_clint_top/x_clint_func/stimecmp0_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -3.925    
                         arrival time                           3.942    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 x_soc/x_c906_wrap/x_cpu_top/x_aq_biu_top/x_aq_biu_apbif/apbif_data_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            x_soc/x_c906_wrap/x_cpu_top/x_clint_top/x_clint_func/mtimecmph0_reg_reg[31]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.211ns  (logic 0.058ns (4.789%)  route 1.153ns (95.211%))
  Logic Levels:           0  
  Clock Path Skew:        1.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.971ns
    Source Clock Delay      (SCD):    2.733ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      1.997ns (routing 0.847ns, distribution 1.150ns)
  Clock Net Delay (Destination): 1.750ns (routing 0.874ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    X_IBUFDS/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  X_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.414    X_IBUFDS/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.414 r  X_IBUFDS/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.298     0.712    sys_clk
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.736 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=26747, routed)       1.997     2.733    x_soc/x_c906_wrap/x_cpu_top/x_aq_biu_top/x_aq_biu_apbif/sys_clk_BUFG
    SLICE_X92Y135        FDCE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_aq_biu_top/x_aq_biu_apbif/apbif_data_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y135        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     2.791 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_biu_top/x_aq_biu_apbif/apbif_data_reg[31]/Q
                         net (fo=5, routed)           1.153     3.944    x_soc/x_c906_wrap/x_cpu_top/x_clint_top/x_clint_func/D[31]
    SLICE_X89Y120        FDPE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_clint_top/x_clint_func/mtimecmph0_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    X_IBUFDS/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.469 r  X_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.519    X_IBUFDS/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.519 r  X_IBUFDS/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.101     1.620    x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_clk_top/apb_clk_buf/sys_clk
    SLICE_X0Y151         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     1.770 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_clk_top/apb_clk_buf/FSM_sequential_arb_state[1]_i_4/O
                         net (fo=1, routed)           0.423     2.193    x_soc_n_0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.221 r  FSM_sequential_arb_state_reg[1]_i_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=2894, routed)        1.750     3.971    x_soc/x_c906_wrap/x_cpu_top/x_clint_top/x_clint_func/apb_clk
    SLICE_X89Y120        FDPE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_clint_top/x_clint_func/mtimecmph0_reg_reg[31]/C
                         clock pessimism             -0.107     3.865    
    SLICE_X89Y120        FDPE (Hold_AFF2_SLICEM_C_D)
                                                      0.062     3.927    x_soc/x_c906_wrap/x_cpu_top/x_clint_top/x_clint_func/mtimecmph0_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         -3.927    
                         arrival time                           3.944    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 x_soc/x_c906_wrap/x_cpu_top/x_aq_biu_top/x_aq_biu_apbif/apbif_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            x_soc/x_c906_wrap/x_cpu_top/x_clint_top/x_clint_func/mtimecmp0_reg_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.193ns  (logic 0.058ns (4.862%)  route 1.135ns (95.138%))
  Logic Levels:           0  
  Clock Path Skew:        1.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.970ns
    Source Clock Delay      (SCD):    2.749ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      2.013ns (routing 0.847ns, distribution 1.166ns)
  Clock Net Delay (Destination): 1.749ns (routing 0.874ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    X_IBUFDS/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  X_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.414    X_IBUFDS/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.414 r  X_IBUFDS/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.298     0.712    sys_clk
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.736 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=26747, routed)       2.013     2.749    x_soc/x_c906_wrap/x_cpu_top/x_aq_biu_top/x_aq_biu_apbif/sys_clk_BUFG
    SLICE_X93Y129        FDCE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_aq_biu_top/x_aq_biu_apbif/apbif_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y129        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     2.807 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_biu_top/x_aq_biu_apbif/apbif_data_reg[1]/Q
                         net (fo=5, routed)           1.135     3.942    x_soc/x_c906_wrap/x_cpu_top/x_clint_top/x_clint_func/D[1]
    SLICE_X89Y121        FDPE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_clint_top/x_clint_func/mtimecmp0_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    X_IBUFDS/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.469 r  X_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.519    X_IBUFDS/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.519 r  X_IBUFDS/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.101     1.620    x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_clk_top/apb_clk_buf/sys_clk
    SLICE_X0Y151         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     1.770 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_clk_top/apb_clk_buf/FSM_sequential_arb_state[1]_i_4/O
                         net (fo=1, routed)           0.423     2.193    x_soc_n_0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.221 r  FSM_sequential_arb_state_reg[1]_i_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=2894, routed)        1.749     3.970    x_soc/x_c906_wrap/x_cpu_top/x_clint_top/x_clint_func/apb_clk
    SLICE_X89Y121        FDPE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_clint_top/x_clint_func/mtimecmp0_reg_reg[1]/C
                         clock pessimism             -0.107     3.864    
    SLICE_X89Y121        FDPE (Hold_GFF_SLICEM_C_D)
                                                      0.060     3.924    x_soc/x_c906_wrap/x_cpu_top/x_clint_top/x_clint_func/mtimecmp0_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.924    
                         arrival time                           3.942    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 x_soc/x_c906_wrap/x_cpu_top/x_aq_biu_top/x_aq_biu_write_channel/biu_pad_wstrb_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            x_soc/x_axi_interconnect_wrap/x_axi_interconnect/temp_m_axi_wstrb_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.059ns (19.156%)  route 0.249ns (80.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.146ns
    Source Clock Delay      (SCD):    2.688ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Net Delay (Source):      1.952ns (routing 0.847ns, distribution 1.105ns)
  Clock Net Delay (Destination): 2.263ns (routing 0.932ns, distribution 1.331ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    X_IBUFDS/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  X_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.414    X_IBUFDS/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.414 r  X_IBUFDS/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.298     0.712    sys_clk
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.736 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=26747, routed)       1.952     2.688    x_soc/x_c906_wrap/x_cpu_top/x_aq_biu_top/x_aq_biu_write_channel/sys_clk_BUFG
    SLICE_X92Y118        FDCE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_aq_biu_top/x_aq_biu_write_channel/biu_pad_wstrb_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y118        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     2.747 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_biu_top/x_aq_biu_write_channel/biu_pad_wstrb_reg[8]/Q
                         net (fo=2, routed)           0.249     2.996    x_soc/x_axi_interconnect_wrap/x_axi_interconnect/temp_m_axi_wstrb_reg_reg[15]_0[8]
    SLICE_X93Y136        FDRE                                         r  x_soc/x_axi_interconnect_wrap/x_axi_interconnect/temp_m_axi_wstrb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    X_IBUFDS/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.469 r  X_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.519    X_IBUFDS/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.519 r  X_IBUFDS/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336     0.855    sys_clk
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.883 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=26747, routed)       2.263     3.146    x_soc/x_axi_interconnect_wrap/x_axi_interconnect/sys_clk_BUFG
    SLICE_X93Y136        FDRE                                         r  x_soc/x_axi_interconnect_wrap/x_axi_interconnect/temp_m_axi_wstrb_reg_reg[8]/C
                         clock pessimism             -0.233     2.914    
    SLICE_X93Y136        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     2.976    x_soc/x_axi_interconnect_wrap/x_axi_interconnect/temp_m_axi_wstrb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.976    
                         arrival time                           2.996    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 x_soc/x_c906_wrap/x_cpu_top/x_aq_biu_top/x_aq_biu_apbif/apbif_addr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            x_soc/x_c906_wrap/x_cpu_top/x_aq_plic_top/x_csky_apb_1tox_matrix/MST_FLOP[0].mst_paddr_flop_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.286ns  (logic 0.058ns (4.510%)  route 1.228ns (95.490%))
  Logic Levels:           0  
  Clock Path Skew:        1.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.015ns
    Source Clock Delay      (SCD):    2.704ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      1.968ns (routing 0.847ns, distribution 1.121ns)
  Clock Net Delay (Destination): 1.794ns (routing 0.874ns, distribution 0.920ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    X_IBUFDS/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  X_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.414    X_IBUFDS/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.414 r  X_IBUFDS/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.298     0.712    sys_clk
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.736 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=26747, routed)       1.968     2.704    x_soc/x_c906_wrap/x_cpu_top/x_aq_biu_top/x_aq_biu_apbif/sys_clk_BUFG
    SLICE_X93Y112        FDCE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_aq_biu_top/x_aq_biu_apbif/apbif_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y112        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     2.762 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_biu_top/x_aq_biu_apbif/apbif_addr_reg[8]/Q
                         net (fo=2, routed)           1.228     3.990    x_soc/x_c906_wrap/x_cpu_top/x_aq_plic_top/x_csky_apb_1tox_matrix/slv_prdata_flop[31]_i_6_1[8]
    SLICE_X95Y145        FDCE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_aq_plic_top/x_csky_apb_1tox_matrix/MST_FLOP[0].mst_paddr_flop_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    X_IBUFDS/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.469 r  X_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.519    X_IBUFDS/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.519 r  X_IBUFDS/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.101     1.620    x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_clk_top/apb_clk_buf/sys_clk
    SLICE_X0Y151         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     1.770 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_clk_top/apb_clk_buf/FSM_sequential_arb_state[1]_i_4/O
                         net (fo=1, routed)           0.423     2.193    x_soc_n_0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.221 r  FSM_sequential_arb_state_reg[1]_i_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=2894, routed)        1.794     4.015    x_soc/x_c906_wrap/x_cpu_top/x_aq_plic_top/x_csky_apb_1tox_matrix/apb_clk
    SLICE_X95Y145        FDCE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_aq_plic_top/x_csky_apb_1tox_matrix/MST_FLOP[0].mst_paddr_flop_reg[8]/C
                         clock pessimism             -0.107     3.909    
    SLICE_X95Y145        FDCE (Hold_FFF_SLICEM_C_D)
                                                      0.060     3.969    x_soc/x_c906_wrap/x_cpu_top/x_aq_plic_top/x_csky_apb_1tox_matrix/MST_FLOP[0].mst_paddr_flop_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.969    
                         arrival time                           3.990    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 x_soc/x_c906_wrap/x_cpu_top/x_aq_biu_top/x_aq_biu_apbif/apbif_data_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            x_soc/x_c906_wrap/x_cpu_top/x_clint_top/x_clint_func/mtimecmph0_reg_reg[17]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.205ns  (logic 0.058ns (4.813%)  route 1.147ns (95.187%))
  Logic Levels:           0  
  Clock Path Skew:        1.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.971ns
    Source Clock Delay      (SCD):    2.743ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      2.007ns (routing 0.847ns, distribution 1.160ns)
  Clock Net Delay (Destination): 1.750ns (routing 0.874ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    X_IBUFDS/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  X_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.414    X_IBUFDS/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.414 r  X_IBUFDS/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.298     0.712    sys_clk
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.736 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=26747, routed)       2.007     2.743    x_soc/x_c906_wrap/x_cpu_top/x_aq_biu_top/x_aq_biu_apbif/sys_clk_BUFG
    SLICE_X95Y125        FDCE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_aq_biu_top/x_aq_biu_apbif/apbif_data_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y125        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.801 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_biu_top/x_aq_biu_apbif/apbif_data_reg[17]/Q
                         net (fo=5, routed)           1.147     3.948    x_soc/x_c906_wrap/x_cpu_top/x_clint_top/x_clint_func/D[17]
    SLICE_X89Y120        FDPE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_clint_top/x_clint_func/mtimecmph0_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    X_IBUFDS/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.469 r  X_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.519    X_IBUFDS/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.519 r  X_IBUFDS/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.101     1.620    x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_clk_top/apb_clk_buf/sys_clk
    SLICE_X0Y151         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     1.770 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_clk_top/apb_clk_buf/FSM_sequential_arb_state[1]_i_4/O
                         net (fo=1, routed)           0.423     2.193    x_soc_n_0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.221 r  FSM_sequential_arb_state_reg[1]_i_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=2894, routed)        1.750     3.971    x_soc/x_c906_wrap/x_cpu_top/x_clint_top/x_clint_func/apb_clk
    SLICE_X89Y120        FDPE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_clint_top/x_clint_func/mtimecmph0_reg_reg[17]/C
                         clock pessimism             -0.107     3.865    
    SLICE_X89Y120        FDPE (Hold_BFF2_SLICEM_C_D)
                                                      0.062     3.927    x_soc/x_c906_wrap/x_cpu_top/x_clint_top/x_clint_func/mtimecmph0_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -3.927    
                         arrival time                           3.948    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 x_soc/x_c906_wrap/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/x_prio_1tox_matrix/MST_FLOP[0].mst_pwdata_flop_reg[4]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            x_soc/x_c906_wrap/x_cpu_top/x_aq_plic_top/x_plic_kid_busif/INT_KID[47].x_plic_int_kid/int_priority_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.058ns (28.293%)  route 0.147ns (71.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.065ns
    Source Clock Delay      (SCD):    3.406ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Net Delay (Source):      1.606ns (routing 0.801ns, distribution 0.805ns)
  Clock Net Delay (Destination): 1.844ns (routing 0.874ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    X_IBUFDS/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  X_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.414    X_IBUFDS/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.414 r  X_IBUFDS/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.946     1.360    x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_clk_top/apb_clk_buf/sys_clk
    SLICE_X0Y151         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.095     1.455 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_clk_top/apb_clk_buf/FSM_sequential_arb_state[1]_i_4/O
                         net (fo=1, routed)           0.321     1.776    x_soc_n_0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.800 r  FSM_sequential_arb_state_reg[1]_i_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=2894, routed)        1.606     3.406    x_soc/x_c906_wrap/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/x_prio_1tox_matrix/apb_clk
    SLICE_X95Y162        FDCE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/x_prio_1tox_matrix/MST_FLOP[0].mst_pwdata_flop_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y162        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     3.464 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/x_prio_1tox_matrix/MST_FLOP[0].mst_pwdata_flop_reg[4]_rep__0/Q
                         net (fo=127, routed)         0.147     3.611    x_soc/x_c906_wrap/x_cpu_top/x_aq_plic_top/x_plic_kid_busif/INT_KID[47].x_plic_int_kid/int_priority_reg[4]_0[4]
    SLICE_X98Y162        FDCE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_aq_plic_top/x_plic_kid_busif/INT_KID[47].x_plic_int_kid/int_priority_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    X_IBUFDS/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.469 r  X_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.519    X_IBUFDS/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.519 r  X_IBUFDS/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.101     1.620    x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_clk_top/apb_clk_buf/sys_clk
    SLICE_X0Y151         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     1.770 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_clk_top/apb_clk_buf/FSM_sequential_arb_state[1]_i_4/O
                         net (fo=1, routed)           0.423     2.193    x_soc_n_0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.221 r  FSM_sequential_arb_state_reg[1]_i_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=2894, routed)        1.844     4.065    x_soc/x_c906_wrap/x_cpu_top/x_aq_plic_top/x_plic_kid_busif/INT_KID[47].x_plic_int_kid/apb_clk
    SLICE_X98Y162        FDCE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_aq_plic_top/x_plic_kid_busif/INT_KID[47].x_plic_int_kid/int_priority_reg[4]/C
                         clock pessimism             -0.539     3.526    
    SLICE_X98Y162        FDCE (Hold_AFF2_SLICEM_C_D)
                                                      0.062     3.588    x_soc/x_c906_wrap/x_cpu_top/x_aq_plic_top/x_plic_kid_busif/INT_KID[47].x_plic_int_kid/int_priority_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.588    
                         arrival time                           3.611    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 x_soc/x_c906_wrap/x_cpu_top/x_aq_biu_top/x_aq_biu_write_channel/biu_pad_wdata_reg[44]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            x_soc/x_axi_interconnect_wrap/x_axi_interconnect/temp_m_axi_wdata_reg_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.060ns (32.432%)  route 0.125ns (67.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.149ns
    Source Clock Delay      (SCD):    2.742ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Net Delay (Source):      2.006ns (routing 0.847ns, distribution 1.159ns)
  Clock Net Delay (Destination): 2.266ns (routing 0.932ns, distribution 1.334ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    X_IBUFDS/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  X_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.414    X_IBUFDS/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.414 r  X_IBUFDS/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.298     0.712    sys_clk
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.736 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=26747, routed)       2.006     2.742    x_soc/x_c906_wrap/x_cpu_top/x_aq_biu_top/x_aq_biu_write_channel/sys_clk_BUFG
    SLICE_X95Y129        FDCE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_aq_biu_top/x_aq_biu_write_channel/biu_pad_wdata_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y129        FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.060     2.802 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_biu_top/x_aq_biu_write_channel/biu_pad_wdata_reg[44]/Q
                         net (fo=2, routed)           0.125     2.927    x_soc/x_axi_interconnect_wrap/x_axi_interconnect/temp_m_axi_wdata_reg_reg[127]_0[44]
    SLICE_X94Y133        FDRE                                         r  x_soc/x_axi_interconnect_wrap/x_axi_interconnect/temp_m_axi_wdata_reg_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    X_IBUFDS/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.469 r  X_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.519    X_IBUFDS/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.519 r  X_IBUFDS/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336     0.855    sys_clk
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.883 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=26747, routed)       2.266     3.149    x_soc/x_axi_interconnect_wrap/x_axi_interconnect/sys_clk_BUFG
    SLICE_X94Y133        FDRE                                         r  x_soc/x_axi_interconnect_wrap/x_axi_interconnect/temp_m_axi_wdata_reg_reg[44]/C
                         clock pessimism             -0.307     2.842    
    SLICE_X94Y133        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     2.904    x_soc/x_axi_interconnect_wrap/x_axi_interconnect/temp_m_axi_wdata_reg_reg[44]
  -------------------------------------------------------------------
                         required time                         -2.904    
                         arrival time                           2.927    
  -------------------------------------------------------------------
                         slack                                  0.022    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         5.000       3.431      RAMB36_X7Y36  x_soc/x_axi_slave_warp/x_axi_slave128/x_f_spsram_16384x128/mem_reg_2_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         5.000       3.431      RAMB36_X7Y37  x_soc/x_axi_slave_warp/x_axi_slave128/x_f_spsram_16384x128/mem_reg_2_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         5.000       3.431      RAMB36_X7Y38  x_soc/x_axi_slave_warp/x_axi_slave128/x_f_spsram_16384x128/mem_reg_2_bram_2/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         5.000       3.431      RAMB36_X7Y39  x_soc/x_axi_slave_warp/x_axi_slave128/x_f_spsram_16384x128/mem_reg_2_bram_3/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         5.000       3.431      RAMB36_X9Y24  x_soc/x_axi_slave_warp/x_axi_slave128/x_f_spsram_16384x128/mem_reg_3_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         5.000       3.431      RAMB36_X9Y25  x_soc/x_axi_slave_warp/x_axi_slave128/x_f_spsram_16384x128/mem_reg_3_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         5.000       3.431      RAMB36_X9Y26  x_soc/x_axi_slave_warp/x_axi_slave128/x_f_spsram_16384x128/mem_reg_3_bram_2/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         5.000       3.431      RAMB36_X9Y27  x_soc/x_axi_slave_warp/x_axi_slave128/x_f_spsram_16384x128/mem_reg_3_bram_3/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         5.000       3.431      RAMB36_X7Y20  x_soc/x_axi_slave_warp/x_axi_slave128/x_f_spsram_16384x128/mem_reg_4_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         5.000       3.431      RAMB36_X7Y21  x_soc/x_axi_slave_warp/x_axi_slave128/x_f_spsram_16384x128/mem_reg_4_bram_1/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB18_X3Y31  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[27].ram_instance/mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB18_X2Y42  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[2].ram_instance/mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X9Y26  x_soc/x_axi_slave_warp/x_axi_slave128/x_f_spsram_16384x128/mem_reg_3_bram_2/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X7Y20  x_soc/x_axi_slave_warp/x_axi_slave128/x_f_spsram_16384x128/mem_reg_4_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X7Y20  x_soc/x_axi_slave_warp/x_axi_slave128/x_f_spsram_16384x128/mem_reg_4_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB18_X4Y23  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_mmu_top/x_aq_mmu_jtlb/x_aq_mmu_jtlb_data_array/x_aq_spsram_64x88/x_aq_f_spsram_64x88/ram0/mem_reg_1/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X8Y38  x_soc/x_axi_slave_warp/x_axi_slave128/x_f_spsram_16384x128/mem_reg_5_bram_2/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB18_X6Y57  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[43].ram_instance/mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB18_X6Y25  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_3/x_aq_f_spsram_2048x32/ram1/mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB18_X5Y62  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[25].ram_instance/mem_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB18_X3Y31  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[27].ram_instance/mem_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X9Y27  x_soc/x_axi_slave_warp/x_axi_slave128/x_f_spsram_16384x128/mem_reg_3_bram_3/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB18_X7Y20  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_1/x_aq_f_spsram_2048x32/ram1/mem_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB18_X5Y56  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[15].ram_instance/mem_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB18_X7Y24  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_2/x_aq_f_spsram_2048x32/ram0/mem_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB18_X3Y51  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_data_array_bank1/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[3].ram_instance/mem_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB18_X3Y44  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_data_array_bank3/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[21].ram_instance/mem_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB18_X4Y18  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_mmu_top/x_aq_mmu_jtlb/x_aq_mmu_jtlb_tag_array/x_aq_spsram_64x98/x_aq_f_spsram_64x98/ram1/mem_reg_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X7Y32  x_soc/x_axi_slave_warp/x_axi_slave128/x_f_spsram_16384x128/mem_reg_7_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB18_X6Y28  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_tag_array/x_aq_spsram_256x59/x_aq_f_spsram_256x59/ram1/mem_reg/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  tck
  To Clock:  tck

Setup :            0  Failing Endpoints,  Worst Slack       34.840ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.840ns  (required time - arrival time)
  Source:                 x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_chain/tdo_reg/C
                            (falling edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tdo
                            (output port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (tck rise@100.000ns - tck fall@50.000ns)
  Data Path Delay:        5.722ns  (logic 2.873ns (50.213%)  route 2.849ns (49.787%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -3.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    3.737ns = ( 53.737 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.701ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.264ns (routing 1.452ns, distribution 0.812ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)       50.000    50.000 f  
    D14                                               0.000    50.000 f  tck (IN)
                         net (fo=0)                   0.000    50.000    tck_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.241    51.241 f  tck_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    51.241    tck_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    51.241 f  tck_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204    51.445    tck_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028    51.473 f  tck_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=115, routed)         2.264    53.737    x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_chain/pad_dtm_jtg_tclk
    SLICE_X105Y71        FDRE                                         r  x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_chain/tdo_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y71        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079    53.816 r  x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_chain/tdo_reg/Q
                         net (fo=1, routed)           2.849    56.665    tdo_OBUF
    E13                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.794    59.459 r  tdo_OBUF_inst/O
                         net (fo=0)                   0.000    59.459    tdo
    E13                                                               r  tdo (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)      100.000   100.000 r  
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.701    99.299    
                         output delay                -5.000    94.299    
  -------------------------------------------------------------------
                         required time                         94.299    
                         arrival time                         -59.459    
  -------------------------------------------------------------------
                         slack                                 34.840    

Slack (MET) :             42.790ns  (required time - arrival time)
  Source:                 tdi
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_chain/chain_shifter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (tck rise@100.000ns - tck fall@50.000ns)
  Data Path Delay:        4.576ns  (logic 1.536ns (33.565%)  route 3.040ns (66.436%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=2)
  Input Delay:            5.000ns
  Clock Path Skew:        3.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.042ns = ( 103.042 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 50.000 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.701ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 2.031ns (routing 1.323ns, distribution 0.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)       50.000    50.000 f  
                         input delay                  5.000    55.000    
    G12                                               0.000    55.000 r  tdi (IN)
                         net (fo=0)                   0.000    55.000    tdi_IBUF_inst/I
    G12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.244    56.244 r  tdi_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    56.244    tdi_IBUF_inst/OUT
    G12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    56.244 r  tdi_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5, routed)           2.708    58.952    x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_idr/pad_dtm_jtg_tdi
    SLICE_X105Y68        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.146    59.098 f  x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_idr/chain_shifter[31]_i_2/O
                         net (fo=1, routed)           0.104    59.202    x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_idr/chain_shifter[31]_i_2_n_0
    SLICE_X105Y68        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.146    59.348 r  x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_idr/chain_shifter[31]_i_1/O
                         net (fo=1, routed)           0.228    59.576    x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_chain/chain_shifter_reg[31]_1
    SLICE_X105Y68        FDRE                                         r  x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_chain/chain_shifter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)      100.000   100.000 r  
    D14                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.818   100.818 r  tck_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   100.818    tck_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   100.818 r  tck_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   100.987    tck_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   101.011 r  tck_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=115, routed)         2.031   103.042    x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_chain/pad_dtm_jtg_tclk
    SLICE_X105Y68        FDRE                                         r  x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_chain/chain_shifter_reg[31]/C
                         clock pessimism              0.000   103.042    
                         clock uncertainty           -0.701   102.341    
    SLICE_X105Y68        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025   102.366    x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_chain/chain_shifter_reg[31]
  -------------------------------------------------------------------
                         required time                        102.366    
                         arrival time                         -59.576    
  -------------------------------------------------------------------
                         slack                                 42.790    

Slack (MET) :             42.899ns  (required time - arrival time)
  Source:                 tdi
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_chain/chain_shifter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (tck rise@100.000ns - tck fall@50.000ns)
  Data Path Delay:        4.481ns  (logic 1.420ns (31.687%)  route 3.061ns (68.313%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT5=1 LUT6=1)
  Input Delay:            5.000ns
  Clock Path Skew:        3.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.056ns = ( 103.056 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 50.000 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.701ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 2.045ns (routing 1.323ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)       50.000    50.000 f  
                         input delay                  5.000    55.000    
    G12                                               0.000    55.000 r  tdi (IN)
                         net (fo=0)                   0.000    55.000    tdi_IBUF_inst/I
    G12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.244    56.244 r  tdi_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    56.244    tdi_IBUF_inst/OUT
    G12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    56.244 r  tdi_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5, routed)           2.707    58.951    x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_ctrl/pad_dtm_jtg_tdi
    SLICE_X105Y69        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051    59.002 f  x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_ctrl/chain_shifter[4]_i_5/O
                         net (fo=1, routed)           0.295    59.297    x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_idr/chain_shifter_reg[4]_0
    SLICE_X107Y69        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.125    59.422 r  x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_idr/chain_shifter[4]_i_1/O
                         net (fo=1, routed)           0.059    59.481    x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_chain/D[4]
    SLICE_X107Y69        FDRE                                         r  x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_chain/chain_shifter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)      100.000   100.000 r  
    D14                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.818   100.818 r  tck_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   100.818    tck_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   100.818 r  tck_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   100.987    tck_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   101.011 r  tck_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=115, routed)         2.045   103.056    x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_chain/pad_dtm_jtg_tclk
    SLICE_X107Y69        FDRE                                         r  x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_chain/chain_shifter_reg[4]/C
                         clock pessimism              0.000   103.056    
                         clock uncertainty           -0.701   102.355    
    SLICE_X107Y69        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025   102.380    x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_chain/chain_shifter_reg[4]
  -------------------------------------------------------------------
                         required time                        102.380    
                         arrival time                         -59.481    
  -------------------------------------------------------------------
                         slack                                 42.899    

Slack (MET) :             42.933ns  (required time - arrival time)
  Source:                 tdi
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_chain/chain_shifter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (tck rise@100.000ns - tck fall@50.000ns)
  Data Path Delay:        4.431ns  (logic 1.444ns (32.587%)  route 2.987ns (67.414%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT6=2)
  Input Delay:            5.000ns
  Clock Path Skew:        3.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.040ns = ( 103.040 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 50.000 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.701ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 2.029ns (routing 1.323ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)       50.000    50.000 f  
                         input delay                  5.000    55.000    
    G12                                               0.000    55.000 r  tdi (IN)
                         net (fo=0)                   0.000    55.000    tdi_IBUF_inst/I
    G12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.244    56.244 r  tdi_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    56.244    tdi_IBUF_inst/OUT
    G12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    56.244 r  tdi_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5, routed)           2.681    58.925    x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_ctrl/pad_dtm_jtg_tdi
    SLICE_X106Y71        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.101    59.026 r  x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_ctrl/chain_shifter[0]_i_2/O
                         net (fo=1, routed)           0.234    59.260    x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_ctrl/chain_shifter[0]_i_2_n_0
    SLICE_X106Y71        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099    59.359 r  x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_ctrl/chain_shifter[0]_i_1/O
                         net (fo=1, routed)           0.072    59.431    x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_chain/D[0]
    SLICE_X106Y71        FDRE                                         r  x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_chain/chain_shifter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)      100.000   100.000 r  
    D14                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.818   100.818 r  tck_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   100.818    tck_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   100.818 r  tck_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   100.987    tck_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   101.011 r  tck_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=115, routed)         2.029   103.040    x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_chain/pad_dtm_jtg_tclk
    SLICE_X106Y71        FDRE                                         r  x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_chain/chain_shifter_reg[0]/C
                         clock pessimism              0.000   103.040    
                         clock uncertainty           -0.701   102.339    
    SLICE_X106Y71        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025   102.364    x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_chain/chain_shifter_reg[0]
  -------------------------------------------------------------------
                         required time                        102.364    
                         arrival time                         -59.431    
  -------------------------------------------------------------------
                         slack                                 42.933    

Slack (MET) :             43.062ns  (required time - arrival time)
  Source:                 tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_ctrl/tap5_cur_st_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (tck rise@100.000ns - tck fall@50.000ns)
  Data Path Delay:        4.301ns  (logic 1.351ns (31.413%)  route 2.950ns (68.587%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Input Delay:            5.000ns
  Clock Path Skew:        3.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.040ns = ( 103.040 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 50.000 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.701ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 2.029ns (routing 1.323ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)       50.000    50.000 f  
                         input delay                  5.000    55.000    
    A13                                               0.000    55.000 r  tms (IN)
                         net (fo=0)                   0.000    55.000    tms_IBUF_inst/I
    A13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.252    56.252 r  tms_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    56.252    tms_IBUF_inst/OUT
    A13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    56.252 r  tms_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           2.901    59.153    x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_ctrl/pad_dtm_jtg_tms
    SLICE_X105Y69        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.099    59.252 r  x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_ctrl/tap5_cur_st[1]_i_1/O
                         net (fo=1, routed)           0.049    59.301    x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_ctrl/tap5_cur_st[1]_i_1_n_0
    SLICE_X105Y69        FDRE                                         r  x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_ctrl/tap5_cur_st_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)      100.000   100.000 r  
    D14                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.818   100.818 r  tck_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   100.818    tck_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   100.818 r  tck_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   100.987    tck_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   101.011 r  tck_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=115, routed)         2.029   103.040    x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_ctrl/pad_dtm_jtg_tclk
    SLICE_X105Y69        FDRE                                         r  x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_ctrl/tap5_cur_st_reg[1]/C
                         clock pessimism              0.000   103.040    
                         clock uncertainty           -0.701   102.339    
    SLICE_X105Y69        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025   102.364    x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_ctrl/tap5_cur_st_reg[1]
  -------------------------------------------------------------------
                         required time                        102.364    
                         arrival time                         -59.301    
  -------------------------------------------------------------------
                         slack                                 43.062    

Slack (MET) :             43.067ns  (required time - arrival time)
  Source:                 tdi
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_chain/chain_shifter_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (tck rise@100.000ns - tck fall@50.000ns)
  Data Path Delay:        4.304ns  (logic 1.372ns (31.875%)  route 2.932ns (68.125%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=1)
  Input Delay:            5.000ns
  Clock Path Skew:        3.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.047ns = ( 103.047 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 50.000 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.701ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 2.036ns (routing 1.323ns, distribution 0.713ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)       50.000    50.000 f  
                         input delay                  5.000    55.000    
    G12                                               0.000    55.000 r  tdi (IN)
                         net (fo=0)                   0.000    55.000    tdi_IBUF_inst/I
    G12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.244    56.244 r  tdi_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    56.244    tdi_IBUF_inst/OUT
    G12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    56.244 r  tdi_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5, routed)           2.826    59.070    x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_idr/pad_dtm_jtg_tdi
    SLICE_X107Y68        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.091    59.161 r  x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_idr/chain_shifter[43]_i_4/O
                         net (fo=1, routed)           0.040    59.201    x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_idr/chain_shifter[43]_i_4_n_0
    SLICE_X107Y68        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.037    59.238 r  x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_idr/chain_shifter[43]_i_2/O
                         net (fo=1, routed)           0.066    59.304    x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_chain/D[6]
    SLICE_X107Y68        FDRE                                         r  x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_chain/chain_shifter_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)      100.000   100.000 r  
    D14                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.818   100.818 r  tck_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   100.818    tck_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   100.818 r  tck_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   100.987    tck_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   101.011 r  tck_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=115, routed)         2.036   103.047    x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_chain/pad_dtm_jtg_tclk
    SLICE_X107Y68        FDRE                                         r  x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_chain/chain_shifter_reg[43]/C
                         clock pessimism              0.000   103.047    
                         clock uncertainty           -0.701   102.346    
    SLICE_X107Y68        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025   102.371    x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_chain/chain_shifter_reg[43]
  -------------------------------------------------------------------
                         required time                        102.371    
                         arrival time                         -59.304    
  -------------------------------------------------------------------
                         slack                                 43.067    

Slack (MET) :             43.067ns  (required time - arrival time)
  Source:                 tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_ctrl/tap5_cur_st_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (tck rise@100.000ns - tck fall@50.000ns)
  Data Path Delay:        4.296ns  (logic 1.348ns (31.380%)  route 2.948ns (68.620%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Input Delay:            5.000ns
  Clock Path Skew:        3.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.040ns = ( 103.040 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 50.000 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.701ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 2.029ns (routing 1.323ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)       50.000    50.000 f  
                         input delay                  5.000    55.000    
    A13                                               0.000    55.000 f  tms (IN)
                         net (fo=0)                   0.000    55.000    tms_IBUF_inst/I
    A13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.252    56.252 f  tms_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    56.252    tms_IBUF_inst/OUT
    A13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    56.252 f  tms_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           2.898    59.150    x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_ctrl/pad_dtm_jtg_tms
    SLICE_X105Y69        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.096    59.246 r  x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_ctrl/tap5_cur_st[2]_i_1/O
                         net (fo=1, routed)           0.050    59.296    x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_ctrl/tap5_cur_st[2]_i_1_n_0
    SLICE_X105Y69        FDRE                                         r  x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_ctrl/tap5_cur_st_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)      100.000   100.000 r  
    D14                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.818   100.818 r  tck_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   100.818    tck_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   100.818 r  tck_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   100.987    tck_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   101.011 r  tck_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=115, routed)         2.029   103.040    x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_ctrl/pad_dtm_jtg_tclk
    SLICE_X105Y69        FDRE                                         r  x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_ctrl/tap5_cur_st_reg[2]/C
                         clock pessimism              0.000   103.040    
                         clock uncertainty           -0.701   102.339    
    SLICE_X105Y69        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025   102.364    x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_ctrl/tap5_cur_st_reg[2]
  -------------------------------------------------------------------
                         required time                        102.364    
                         arrival time                         -59.296    
  -------------------------------------------------------------------
                         slack                                 43.067    

Slack (MET) :             43.069ns  (required time - arrival time)
  Source:                 tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_ctrl/tap5_cur_st_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (tck rise@100.000ns - tck fall@50.000ns)
  Data Path Delay:        4.294ns  (logic 1.350ns (31.441%)  route 2.944ns (68.559%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Input Delay:            5.000ns
  Clock Path Skew:        3.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.040ns = ( 103.040 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 50.000 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.701ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 2.029ns (routing 1.323ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)       50.000    50.000 f  
                         input delay                  5.000    55.000    
    A13                                               0.000    55.000 r  tms (IN)
                         net (fo=0)                   0.000    55.000    tms_IBUF_inst/I
    A13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.252    56.252 r  tms_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    56.252    tms_IBUF_inst/OUT
    A13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    56.252 r  tms_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           2.896    59.148    x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_ctrl/pad_dtm_jtg_tms
    SLICE_X105Y69        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.098    59.246 r  x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_ctrl/tap5_cur_st[0]_i_1/O
                         net (fo=1, routed)           0.048    59.294    x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_ctrl/tap5_cur_st[0]_i_1_n_0
    SLICE_X105Y69        FDRE                                         r  x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_ctrl/tap5_cur_st_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)      100.000   100.000 r  
    D14                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.818   100.818 r  tck_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   100.818    tck_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   100.818 r  tck_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   100.987    tck_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   101.011 r  tck_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=115, routed)         2.029   103.040    x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_ctrl/pad_dtm_jtg_tclk
    SLICE_X105Y69        FDRE                                         r  x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_ctrl/tap5_cur_st_reg[0]/C
                         clock pessimism              0.000   103.040    
                         clock uncertainty           -0.701   102.339    
    SLICE_X105Y69        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025   102.364    x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_ctrl/tap5_cur_st_reg[0]
  -------------------------------------------------------------------
                         required time                        102.364    
                         arrival time                         -59.294    
  -------------------------------------------------------------------
                         slack                                 43.069    

Slack (MET) :             43.069ns  (required time - arrival time)
  Source:                 tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_ctrl/tap5_cur_st_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (tck rise@100.000ns - tck fall@50.000ns)
  Data Path Delay:        4.294ns  (logic 1.350ns (31.441%)  route 2.944ns (68.559%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Input Delay:            5.000ns
  Clock Path Skew:        3.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.040ns = ( 103.040 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 50.000 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.701ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 2.029ns (routing 1.323ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)       50.000    50.000 f  
                         input delay                  5.000    55.000    
    A13                                               0.000    55.000 f  tms (IN)
                         net (fo=0)                   0.000    55.000    tms_IBUF_inst/I
    A13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.252    56.252 f  tms_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    56.252    tms_IBUF_inst/OUT
    A13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    56.252 f  tms_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           2.895    59.147    x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_ctrl/pad_dtm_jtg_tms
    SLICE_X105Y69        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.098    59.245 r  x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_ctrl/tap5_cur_st[3]_i_1/O
                         net (fo=1, routed)           0.049    59.294    x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_ctrl/tap5_cur_st[3]_i_1_n_0
    SLICE_X105Y69        FDRE                                         r  x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_ctrl/tap5_cur_st_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)      100.000   100.000 r  
    D14                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.818   100.818 r  tck_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   100.818    tck_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   100.818 r  tck_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   100.987    tck_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   101.011 r  tck_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=115, routed)         2.029   103.040    x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_ctrl/pad_dtm_jtg_tclk
    SLICE_X105Y69        FDRE                                         r  x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_ctrl/tap5_cur_st_reg[3]/C
                         clock pessimism              0.000   103.040    
                         clock uncertainty           -0.701   102.339    
    SLICE_X105Y69        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025   102.364    x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_ctrl/tap5_cur_st_reg[3]
  -------------------------------------------------------------------
                         required time                        102.364    
                         arrival time                         -59.294    
  -------------------------------------------------------------------
                         slack                                 43.069    

Slack (MET) :             43.072ns  (required time - arrival time)
  Source:                 tdi
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_chain/chain_shifter_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (tck rise@100.000ns - tck fall@50.000ns)
  Data Path Delay:        4.307ns  (logic 1.396ns (32.410%)  route 2.911ns (67.590%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Input Delay:            5.000ns
  Clock Path Skew:        3.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.055ns = ( 103.055 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 50.000 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.701ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 2.044ns (routing 1.323ns, distribution 0.721ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)       50.000    50.000 f  
                         input delay                  5.000    55.000    
    G12                                               0.000    55.000 r  tdi (IN)
                         net (fo=0)                   0.000    55.000    tdi_IBUF_inst/I
    G12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.244    56.244 r  tdi_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    56.244    tdi_IBUF_inst/OUT
    G12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    56.244 r  tdi_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5, routed)           2.853    59.097    x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_idr/pad_dtm_jtg_tdi
    SLICE_X107Y69        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152    59.249 r  x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_idr/chain_shifter[33]_i_1/O
                         net (fo=1, routed)           0.058    59.307    x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_chain/chain_shifter_reg[33]_1
    SLICE_X107Y69        FDRE                                         r  x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_chain/chain_shifter_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)      100.000   100.000 r  
    D14                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.818   100.818 r  tck_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   100.818    tck_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   100.818 r  tck_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   100.987    tck_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   101.011 r  tck_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=115, routed)         2.044   103.055    x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_chain/pad_dtm_jtg_tclk
    SLICE_X107Y69        FDRE                                         r  x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_chain/chain_shifter_reg[33]/C
                         clock pessimism              0.000   103.055    
                         clock uncertainty           -0.701   102.354    
    SLICE_X107Y69        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025   102.379    x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_chain/chain_shifter_reg[33]
  -------------------------------------------------------------------
                         required time                        102.379    
                         arrival time                         -59.307    
  -------------------------------------------------------------------
                         slack                                 43.072    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_idr/data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_chain/chain_shifter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.053ns (54.639%)  route 0.044ns (45.361%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.605ns
    Source Clock Delay      (SCD):    2.177ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Net Delay (Source):      1.251ns (routing 0.791ns, distribution 0.460ns)
  Clock Net Delay (Destination): 1.411ns (routing 0.878ns, distribution 0.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.818     0.818 r  tck_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.818    tck_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.818 r  tck_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.909    tck_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.926 r  tck_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=115, routed)         1.251     2.177    x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_idr/pad_dtm_jtg_tclk
    SLICE_X108Y66        FDRE                                         r  x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_idr/data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y66        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.216 r  x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_idr/data_reg[7]/Q
                         net (fo=2, routed)           0.029     2.245    x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_idr/data[7]
    SLICE_X108Y66        LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.014     2.259 r  x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_idr/chain_shifter[9]_i_1/O
                         net (fo=1, routed)           0.015     2.274    x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_chain/chain_shifter_reg[9]_1
    SLICE_X108Y66        FDRE                                         r  x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_chain/chain_shifter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.062     1.062 r  tck_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.062    tck_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.062 r  tck_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.175    tck_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.194 r  tck_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=115, routed)         1.411     2.605    x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_chain/pad_dtm_jtg_tclk
    SLICE_X108Y66        FDRE                                         r  x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_chain/chain_shifter_reg[9]/C
                         clock pessimism             -0.413     2.192    
    SLICE_X108Y66        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     2.238    x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_chain/chain_shifter_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.238    
                         arrival time                           2.274    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_chain/chain_shifter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_chain/chain_shifter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.091ns  (logic 0.059ns (64.835%)  route 0.032ns (35.165%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.614ns
    Source Clock Delay      (SCD):    2.187ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Net Delay (Source):      1.261ns (routing 0.791ns, distribution 0.470ns)
  Clock Net Delay (Destination): 1.420ns (routing 0.878ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.818     0.818 r  tck_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.818    tck_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.818 r  tck_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.909    tck_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.926 r  tck_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=115, routed)         1.261     2.187    x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_chain/pad_dtm_jtg_tclk
    SLICE_X108Y67        FDRE                                         r  x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_chain/chain_shifter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y67        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.226 r  x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_chain/chain_shifter_reg[13]/Q
                         net (fo=2, routed)           0.026     2.252    x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_idr/chain_shifter_reg[12]_0
    SLICE_X108Y67        LUT5 (Prop_G5LUT_SLICEL_I4_O)
                                                      0.020     2.272 r  x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_idr/chain_shifter[12]_i_1/O
                         net (fo=1, routed)           0.006     2.278    x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_chain/chain_shifter_reg[12]_1
    SLICE_X108Y67        FDRE                                         r  x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_chain/chain_shifter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.062     1.062 r  tck_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.062    tck_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.062 r  tck_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.175    tck_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.194 r  tck_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=115, routed)         1.420     2.614    x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_chain/pad_dtm_jtg_tclk
    SLICE_X108Y67        FDRE                                         r  x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_chain/chain_shifter_reg[12]/C
                         clock pessimism             -0.421     2.193    
    SLICE_X108Y67        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     2.240    x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_chain/chain_shifter_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.240    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_chain/chain_shifter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_idr/dtm_ir_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.063ns (61.165%)  route 0.040ns (38.835%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.605ns
    Source Clock Delay      (SCD):    2.177ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Net Delay (Source):      1.251ns (routing 0.791ns, distribution 0.460ns)
  Clock Net Delay (Destination): 1.411ns (routing 0.878ns, distribution 0.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.818     0.818 r  tck_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.818    tck_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.818 r  tck_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.909    tck_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.926 r  tck_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=115, routed)         1.251     2.177    x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_chain/pad_dtm_jtg_tclk
    SLICE_X106Y68        FDRE                                         r  x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_chain/chain_shifter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y68        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     2.216 r  x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_chain/chain_shifter_reg[3]/Q
                         net (fo=3, routed)           0.031     2.247    x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_chain/Q[3]
    SLICE_X106Y68        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.024     2.271 r  x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_chain/dtm_ir[3]_i_1/O
                         net (fo=1, routed)           0.009     2.280    x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_idr/dtm_ir_reg[3]_0
    SLICE_X106Y68        FDRE                                         r  x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_idr/dtm_ir_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.062     1.062 r  tck_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.062    tck_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.062 r  tck_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.175    tck_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.194 r  tck_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=115, routed)         1.411     2.605    x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_idr/pad_dtm_jtg_tclk
    SLICE_X106Y68        FDRE                                         r  x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_idr/dtm_ir_reg[3]/C
                         clock pessimism             -0.414     2.191    
    SLICE_X106Y68        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     2.238    x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_idr/dtm_ir_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.238    
                         arrival time                           2.280    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_dmihardreset/x_tdt_dmi_sync_dff_back/sync_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_dmihardreset/dst_lvl_src_d_reg/D
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.039ns (33.621%)  route 0.077ns (66.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.604ns
    Source Clock Delay      (SCD):    2.174ns
    Clock Pessimism Removal (CPR):    0.407ns
  Clock Net Delay (Source):      1.248ns (routing 0.791ns, distribution 0.457ns)
  Clock Net Delay (Destination): 1.410ns (routing 0.878ns, distribution 0.532ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.818     0.818 r  tck_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.818    tck_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.818 r  tck_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.909    tck_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.926 r  tck_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=115, routed)         1.248     2.174    x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_dmihardreset/x_tdt_dmi_sync_dff_back/pad_dtm_jtg_tclk
    SLICE_X110Y72        FDRE                                         r  x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_dmihardreset/x_tdt_dmi_sync_dff_back/sync_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y72        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.213 r  x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_dmihardreset/x_tdt_dmi_sync_dff_back/sync_ff_reg[1]/Q
                         net (fo=2, routed)           0.077     2.290    x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_dmihardreset/dst_lvl_src
    SLICE_X110Y71        FDRE                                         r  x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_dmihardreset/dst_lvl_src_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.062     1.062 r  tck_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.062    tck_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.062 r  tck_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.175    tck_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.194 r  tck_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=115, routed)         1.410     2.604    x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_dmihardreset/pad_dtm_jtg_tclk
    SLICE_X110Y71        FDRE                                         r  x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_dmihardreset/dst_lvl_src_d_reg/C
                         clock pessimism             -0.407     2.197    
    SLICE_X110Y71        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.046     2.243    x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_dmihardreset/dst_lvl_src_d_reg
  -------------------------------------------------------------------
                         required time                         -2.243    
                         arrival time                           2.290    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_cmd_vld/x_tdt_dmi_sync_dff_back/sync_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_cmd_vld/dst_lvl_src_d_reg/D
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.040ns (40.000%)  route 0.060ns (60.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.614ns
    Source Clock Delay      (SCD):    2.186ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Net Delay (Source):      1.260ns (routing 0.791ns, distribution 0.469ns)
  Clock Net Delay (Destination): 1.420ns (routing 0.878ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.818     0.818 r  tck_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.818    tck_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.818 r  tck_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.909    tck_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.926 r  tck_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=115, routed)         1.260     2.186    x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_cmd_vld/x_tdt_dmi_sync_dff_back/pad_dtm_jtg_tclk
    SLICE_X108Y69        FDRE                                         r  x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_cmd_vld/x_tdt_dmi_sync_dff_back/sync_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y69        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     2.226 r  x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_cmd_vld/x_tdt_dmi_sync_dff_back/sync_ff_reg[1]/Q
                         net (fo=2, routed)           0.060     2.286    x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_cmd_vld/dst_lvl_src
    SLICE_X108Y69        FDRE                                         r  x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_cmd_vld/dst_lvl_src_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.062     1.062 r  tck_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.062    tck_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.062 r  tck_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.175    tck_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.194 r  tck_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=115, routed)         1.420     2.614    x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_cmd_vld/pad_dtm_jtg_tclk
    SLICE_X108Y69        FDRE                                         r  x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_cmd_vld/dst_lvl_src_d_reg/C
                         clock pessimism             -0.422     2.192    
    SLICE_X108Y69        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.239    x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_cmd_vld/dst_lvl_src_d_reg
  -------------------------------------------------------------------
                         required time                         -2.239    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_dmihardreset/x_tdt_dmi_sync_dff_back/sync_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_dmihardreset/x_tdt_dmi_sync_dff_back/sync_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.038ns (36.893%)  route 0.065ns (63.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.600ns
    Source Clock Delay      (SCD):    2.174ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Net Delay (Source):      1.248ns (routing 0.791ns, distribution 0.457ns)
  Clock Net Delay (Destination): 1.406ns (routing 0.878ns, distribution 0.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.818     0.818 r  tck_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.818    tck_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.818 r  tck_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.909    tck_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.926 r  tck_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=115, routed)         1.248     2.174    x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_dmihardreset/x_tdt_dmi_sync_dff_back/pad_dtm_jtg_tclk
    SLICE_X110Y72        FDRE                                         r  x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_dmihardreset/x_tdt_dmi_sync_dff_back/sync_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y72        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.212 r  x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_dmihardreset/x_tdt_dmi_sync_dff_back/sync_ff_reg[0]/Q
                         net (fo=1, routed)           0.065     2.277    x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_dmihardreset/x_tdt_dmi_sync_dff_back/sync_ff_reg_n_0_[0]
    SLICE_X110Y72        FDRE                                         r  x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_dmihardreset/x_tdt_dmi_sync_dff_back/sync_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.062     1.062 r  tck_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.062    tck_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.062 r  tck_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.175    tck_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.194 r  tck_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=115, routed)         1.406     2.600    x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_dmihardreset/x_tdt_dmi_sync_dff_back/pad_dtm_jtg_tclk
    SLICE_X110Y72        FDRE                                         r  x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_dmihardreset/x_tdt_dmi_sync_dff_back/sync_ff_reg[1]/C
                         clock pessimism             -0.420     2.180    
    SLICE_X110Y72        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     2.227    x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_dmihardreset/x_tdt_dmi_sync_dff_back/sync_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.227    
                         arrival time                           2.277    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_chain/chain_shifter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_chain/chain_shifter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.061ns (58.095%)  route 0.044ns (41.905%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.605ns
    Source Clock Delay      (SCD):    2.180ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Net Delay (Source):      1.254ns (routing 0.791ns, distribution 0.463ns)
  Clock Net Delay (Destination): 1.411ns (routing 0.878ns, distribution 0.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.818     0.818 r  tck_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.818    tck_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.818 r  tck_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.909    tck_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.926 r  tck_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=115, routed)         1.254     2.180    x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_chain/pad_dtm_jtg_tclk
    SLICE_X108Y66        FDRE                                         r  x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_chain/chain_shifter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y66        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.219 r  x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_chain/chain_shifter_reg[9]/Q
                         net (fo=2, routed)           0.026     2.245    x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_idr/chain_shifter_reg[8]
    SLICE_X108Y66        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.022     2.267 r  x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_idr/chain_shifter[8]_i_1/O
                         net (fo=1, routed)           0.018     2.285    x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_chain/chain_shifter_reg[8]_1
    SLICE_X108Y66        FDRE                                         r  x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_chain/chain_shifter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.062     1.062 r  tck_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.062    tck_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.062 r  tck_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.175    tck_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.194 r  tck_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=115, routed)         1.411     2.605    x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_chain/pad_dtm_jtg_tclk
    SLICE_X108Y66        FDRE                                         r  x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_chain/chain_shifter_reg[8]/C
                         clock pessimism             -0.419     2.186    
    SLICE_X108Y66        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     2.232    x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_chain/chain_shifter_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.232    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_idr/wr_vld_reg/C
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_idr/wr_vld_reg/D
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.061ns (58.095%)  route 0.044ns (41.905%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.603ns
    Source Clock Delay      (SCD):    2.177ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Net Delay (Source):      1.251ns (routing 0.791ns, distribution 0.460ns)
  Clock Net Delay (Destination): 1.409ns (routing 0.878ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.818     0.818 r  tck_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.818    tck_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.818 r  tck_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.909    tck_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.926 r  tck_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=115, routed)         1.251     2.177    x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_idr/pad_dtm_jtg_tclk
    SLICE_X105Y69        FDRE                                         r  x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_idr/wr_vld_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y69        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     2.216 f  x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_idr/wr_vld_reg/Q
                         net (fo=3, routed)           0.028     2.244    x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_idr/dtm_apbm_wr_vld
    SLICE_X105Y69        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.022     2.266 r  x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_idr/wr_vld_i_1/O
                         net (fo=1, routed)           0.016     2.282    x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_idr/wr_vld_i_1_n_0
    SLICE_X105Y69        FDRE                                         r  x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_idr/wr_vld_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.062     1.062 r  tck_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.062    tck_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.062 r  tck_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.175    tck_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.194 r  tck_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=115, routed)         1.409     2.603    x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_idr/pad_dtm_jtg_tclk
    SLICE_X105Y69        FDRE                                         r  x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_idr/wr_vld_reg/C
                         clock pessimism             -0.420     2.183    
    SLICE_X105Y69        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     2.229    x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_idr/wr_vld_reg
  -------------------------------------------------------------------
                         required time                         -2.229    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_idr/data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_chain/chain_shifter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.053ns (45.299%)  route 0.064ns (54.701%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.614ns
    Source Clock Delay      (SCD):    2.184ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Net Delay (Source):      1.258ns (routing 0.791ns, distribution 0.467ns)
  Clock Net Delay (Destination): 1.420ns (routing 0.878ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.818     0.818 r  tck_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.818    tck_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.818 r  tck_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.909    tck_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.926 r  tck_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=115, routed)         1.258     2.184    x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_idr/pad_dtm_jtg_tclk
    SLICE_X108Y67        FDRE                                         r  x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_idr/data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y67        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.223 r  x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_idr/data_reg[12]/Q
                         net (fo=2, routed)           0.049     2.272    x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_idr/data[12]
    SLICE_X108Y67        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.014     2.286 r  x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_idr/chain_shifter[14]_i_1/O
                         net (fo=1, routed)           0.015     2.301    x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_chain/chain_shifter_reg[14]_1
    SLICE_X108Y67        FDRE                                         r  x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_chain/chain_shifter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.062     1.062 r  tck_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.062    tck_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.062 r  tck_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.175    tck_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.194 r  tck_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=115, routed)         1.420     2.614    x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_chain/pad_dtm_jtg_tclk
    SLICE_X108Y67        FDRE                                         r  x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_chain/chain_shifter_reg[14]/C
                         clock pessimism             -0.413     2.201    
    SLICE_X108Y67        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     2.247    x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_chain/chain_shifter_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.247    
                         arrival time                           2.301    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_ctrl/tap5_cur_st_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_ctrl/tap5_cur_st_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.054ns (50.467%)  route 0.053ns (49.533%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.599ns
    Source Clock Delay      (SCD):    2.174ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Net Delay (Source):      1.248ns (routing 0.791ns, distribution 0.457ns)
  Clock Net Delay (Destination): 1.405ns (routing 0.878ns, distribution 0.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.818     0.818 r  tck_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.818    tck_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.818 r  tck_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.909    tck_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.926 r  tck_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=115, routed)         1.248     2.174    x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_ctrl/pad_dtm_jtg_tclk
    SLICE_X105Y69        FDRE                                         r  x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_ctrl/tap5_cur_st_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y69        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.213 r  x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_ctrl/tap5_cur_st_reg[3]/Q
                         net (fo=25, routed)          0.038     2.251    x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_ctrl/tap5_cur_st[3]
    SLICE_X105Y69        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.015     2.266 r  x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_ctrl/tap5_cur_st[3]_i_1/O
                         net (fo=1, routed)           0.015     2.281    x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_ctrl/tap5_cur_st[3]_i_1_n_0
    SLICE_X105Y69        FDRE                                         r  x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_ctrl/tap5_cur_st_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.062     1.062 r  tck_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.062    tck_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.062 r  tck_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.175    tck_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.194 r  tck_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=115, routed)         1.405     2.599    x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_ctrl/pad_dtm_jtg_tclk
    SLICE_X105Y69        FDRE                                         r  x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_ctrl/tap5_cur_st_reg[3]/C
                         clock pessimism             -0.419     2.180    
    SLICE_X105Y69        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     2.226    x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_ctrl/tap5_cur_st_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.226    
                         arrival time                           2.281    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tck }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         100.000     98.710     BUFGCE_HDIO_X1Y7  tck_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C    n/a            0.550         100.000     99.450     SLICE_X108Y69     x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_cmd_vld/dst_lvl_src_d_reg/C
Min Period        n/a     FDRE/C    n/a            0.550         100.000     99.450     SLICE_X108Y69     x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_cmd_vld/src_pulse_2_lvl_reg/C
Min Period        n/a     FDRE/C    n/a            0.550         100.000     99.450     SLICE_X108Y69     x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_cmd_vld/x_tdt_dmi_sync_dff_back/sync_ff_reg[0]/C
Min Period        n/a     FDRE/C    n/a            0.550         100.000     99.450     SLICE_X108Y69     x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_cmd_vld/x_tdt_dmi_sync_dff_back/sync_ff_reg[1]/C
Min Period        n/a     FDRE/C    n/a            0.550         100.000     99.450     SLICE_X110Y71     x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_dmihardreset/dst_lvl_src_d_reg/C
Min Period        n/a     FDRE/C    n/a            0.550         100.000     99.450     SLICE_X110Y71     x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_dmihardreset/src_pulse_2_lvl_reg/C
Min Period        n/a     FDRE/C    n/a            0.550         100.000     99.450     SLICE_X110Y72     x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_dmihardreset/x_tdt_dmi_sync_dff_back/sync_ff_reg[0]/C
Min Period        n/a     FDRE/C    n/a            0.550         100.000     99.450     SLICE_X110Y72     x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_dmihardreset/x_tdt_dmi_sync_dff_back/sync_ff_reg[1]/C
Min Period        n/a     FDRE/C    n/a            0.550         100.000     99.450     SLICE_X108Y69     x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_sync_1/dst_lvl_d_reg/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         50.000      49.725     SLICE_X107Y69     x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_chain/chain_shifter_reg[33]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         50.000      49.725     SLICE_X107Y70     x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_chain/chain_shifter_reg[34]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         50.000      49.725     SLICE_X107Y70     x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_chain/chain_shifter_reg[35]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         50.000      49.725     SLICE_X108Y69     x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_cmd_vld/dst_lvl_src_d_reg/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         50.000      49.725     SLICE_X108Y69     x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_cmd_vld/dst_lvl_src_d_reg/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         50.000      49.725     SLICE_X108Y69     x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_cmd_vld/src_pulse_2_lvl_reg/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         50.000      49.725     SLICE_X108Y69     x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_cmd_vld/x_tdt_dmi_sync_dff_back/sync_ff_reg[0]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         50.000      49.725     SLICE_X108Y69     x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_cmd_vld/x_tdt_dmi_sync_dff_back/sync_ff_reg[0]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         50.000      49.725     SLICE_X108Y69     x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_cmd_vld/x_tdt_dmi_sync_dff_back/sync_ff_reg[1]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         50.000      49.725     SLICE_X108Y69     x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_cmd_vld/x_tdt_dmi_sync_dff_back/sync_ff_reg[1]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         50.000      49.725     SLICE_X105Y71     x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_chain/tdo_reg/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         50.000      49.725     SLICE_X108Y69     x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_cmd_vld/dst_lvl_src_d_reg/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         50.000      49.725     SLICE_X108Y69     x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_cmd_vld/dst_lvl_src_d_reg/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         50.000      49.725     SLICE_X108Y69     x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_cmd_vld/src_pulse_2_lvl_reg/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         50.000      49.725     SLICE_X108Y69     x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_cmd_vld/x_tdt_dmi_sync_dff_back/sync_ff_reg[0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         50.000      49.725     SLICE_X108Y69     x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_cmd_vld/x_tdt_dmi_sync_dff_back/sync_ff_reg[0]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         50.000      49.725     SLICE_X108Y69     x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_cmd_vld/x_tdt_dmi_sync_dff_back/sync_ff_reg[1]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         50.000      49.725     SLICE_X108Y69     x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_cmd_vld/x_tdt_dmi_sync_dff_back/sync_ff_reg[1]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         50.000      49.725     SLICE_X110Y71     x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_dmihardreset/dst_lvl_src_d_reg/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         50.000      49.725     SLICE_X110Y71     x_soc/x_c906_wrap/x_c906_dtm_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_dmihardreset/src_pulse_2_lvl_reg/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.615ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.701ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.615ns  (required time - arrival time)
  Source:                 x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg_bufg_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_btb/x_aq_ifu_btb_entry12/btb_tgt_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.386ns  (logic 0.107ns (3.160%)  route 3.279ns (96.840%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.772ns = ( 7.772 - 5.000 ) 
    Source Clock Delay      (SCD):    2.902ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.019ns (routing 0.932ns, distribution 1.087ns)
  Clock Net Delay (Destination): 2.036ns (routing 0.847ns, distribution 1.189ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    X_IBUFDS/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.469 r  X_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.519    X_IBUFDS/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.519 r  X_IBUFDS/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336     0.855    sys_clk
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.883 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=26747, routed)       2.019     2.902    x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/sys_clk_BUFG
    SLICE_X48Y123        FDCE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y123        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.981 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg_bufg_rep/Q
                         net (fo=1, routed)           1.410     4.391    x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_b_bufg_place_bufg_rep
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.419 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg_bufg_place/O
                         net (fo=13248, routed)       1.869     6.288    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_btb/x_aq_ifu_btb_entry12/btb_tgt_reg[0]_0
    SLICE_X103Y16        FDCE                                         f  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_btb/x_aq_ifu_btb_entry12/btb_tgt_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    K22                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    X_IBUFDS/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     5.374 r  X_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.414    X_IBUFDS/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.414 r  X_IBUFDS/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.298     5.712    sys_clk
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.736 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=26747, routed)       2.036     7.772    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_btb/x_aq_ifu_btb_entry12/sys_clk_BUFG
    SLICE_X103Y16        FDCE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_btb/x_aq_ifu_btb_entry12/btb_tgt_reg[2]/C
                         clock pessimism              0.233     8.004    
                         clock uncertainty           -0.035     7.969    
    SLICE_X103Y16        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066     7.903    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_btb/x_aq_ifu_btb_entry12/btb_tgt_reg[2]
  -------------------------------------------------------------------
                         required time                          7.903    
                         arrival time                          -6.288    
  -------------------------------------------------------------------
                         slack                                  1.615    

Slack (MET) :             1.615ns  (required time - arrival time)
  Source:                 x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg_bufg_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_btb/x_aq_ifu_btb_entry6/btb_tgt_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.385ns  (logic 0.107ns (3.161%)  route 3.278ns (96.839%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.771ns = ( 7.771 - 5.000 ) 
    Source Clock Delay      (SCD):    2.902ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.019ns (routing 0.932ns, distribution 1.087ns)
  Clock Net Delay (Destination): 2.035ns (routing 0.847ns, distribution 1.188ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    X_IBUFDS/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.469 r  X_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.519    X_IBUFDS/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.519 r  X_IBUFDS/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336     0.855    sys_clk
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.883 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=26747, routed)       2.019     2.902    x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/sys_clk_BUFG
    SLICE_X48Y123        FDCE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y123        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.981 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg_bufg_rep/Q
                         net (fo=1, routed)           1.410     4.391    x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_b_bufg_place_bufg_rep
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.419 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg_bufg_place/O
                         net (fo=13248, routed)       1.868     6.287    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_btb/x_aq_ifu_btb_entry6/btb_tgt_reg[0]_0
    SLICE_X103Y17        FDCE                                         f  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_btb/x_aq_ifu_btb_entry6/btb_tgt_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    K22                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    X_IBUFDS/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     5.374 r  X_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.414    X_IBUFDS/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.414 r  X_IBUFDS/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.298     5.712    sys_clk
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.736 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=26747, routed)       2.035     7.771    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_btb/x_aq_ifu_btb_entry6/sys_clk_BUFG
    SLICE_X103Y17        FDCE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_btb/x_aq_ifu_btb_entry6/btb_tgt_reg[10]/C
                         clock pessimism              0.233     8.003    
                         clock uncertainty           -0.035     7.968    
    SLICE_X103Y17        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066     7.902    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_btb/x_aq_ifu_btb_entry6/btb_tgt_reg[10]
  -------------------------------------------------------------------
                         required time                          7.902    
                         arrival time                          -6.287    
  -------------------------------------------------------------------
                         slack                                  1.615    

Slack (MET) :             1.615ns  (required time - arrival time)
  Source:                 x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg_bufg_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/tdata2_ldst_bytes_vld_reg_0_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.385ns  (logic 0.107ns (3.161%)  route 3.278ns (96.839%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.771ns = ( 7.771 - 5.000 ) 
    Source Clock Delay      (SCD):    2.902ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.019ns (routing 0.932ns, distribution 1.087ns)
  Clock Net Delay (Destination): 2.035ns (routing 0.847ns, distribution 1.188ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    X_IBUFDS/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.469 r  X_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.519    X_IBUFDS/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.519 r  X_IBUFDS/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336     0.855    sys_clk
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.883 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=26747, routed)       2.019     2.902    x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/sys_clk_BUFG
    SLICE_X48Y123        FDCE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y123        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.981 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg_bufg_rep/Q
                         net (fo=1, routed)           1.410     4.391    x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_b_bufg_place_bufg_rep
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.419 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg_bufg_place/O
                         net (fo=13248, routed)       1.868     6.287    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/tdata2_ldst_bytes_vld_reg_0_reg[0]_0
    SLICE_X103Y17        FDCE                                         f  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/tdata2_ldst_bytes_vld_reg_0_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    K22                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    X_IBUFDS/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     5.374 r  X_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.414    X_IBUFDS/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.414 r  X_IBUFDS/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.298     5.712    sys_clk
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.736 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=26747, routed)       2.035     7.771    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/sys_clk_BUFG
    SLICE_X103Y17        FDCE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/tdata2_ldst_bytes_vld_reg_0_reg[10]/C
                         clock pessimism              0.233     8.003    
                         clock uncertainty           -0.035     7.968    
    SLICE_X103Y17        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066     7.902    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/tdata2_ldst_bytes_vld_reg_0_reg[10]
  -------------------------------------------------------------------
                         required time                          7.902    
                         arrival time                          -6.287    
  -------------------------------------------------------------------
                         slack                                  1.615    

Slack (MET) :             1.615ns  (required time - arrival time)
  Source:                 x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg_bufg_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/tdata2_ldst_bytes_vld_reg_0_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.385ns  (logic 0.107ns (3.161%)  route 3.278ns (96.839%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.771ns = ( 7.771 - 5.000 ) 
    Source Clock Delay      (SCD):    2.902ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.019ns (routing 0.932ns, distribution 1.087ns)
  Clock Net Delay (Destination): 2.035ns (routing 0.847ns, distribution 1.188ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    X_IBUFDS/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.469 r  X_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.519    X_IBUFDS/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.519 r  X_IBUFDS/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336     0.855    sys_clk
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.883 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=26747, routed)       2.019     2.902    x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/sys_clk_BUFG
    SLICE_X48Y123        FDCE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y123        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.981 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg_bufg_rep/Q
                         net (fo=1, routed)           1.410     4.391    x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_b_bufg_place_bufg_rep
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.419 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg_bufg_place/O
                         net (fo=13248, routed)       1.868     6.287    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/tdata2_ldst_bytes_vld_reg_0_reg[0]_0
    SLICE_X103Y17        FDCE                                         f  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/tdata2_ldst_bytes_vld_reg_0_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    K22                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    X_IBUFDS/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     5.374 r  X_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.414    X_IBUFDS/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.414 r  X_IBUFDS/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.298     5.712    sys_clk
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.736 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=26747, routed)       2.035     7.771    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/sys_clk_BUFG
    SLICE_X103Y17        FDCE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/tdata2_ldst_bytes_vld_reg_0_reg[9]/C
                         clock pessimism              0.233     8.003    
                         clock uncertainty           -0.035     7.968    
    SLICE_X103Y17        FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066     7.902    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/tdata2_ldst_bytes_vld_reg_0_reg[9]
  -------------------------------------------------------------------
                         required time                          7.902    
                         arrival time                          -6.287    
  -------------------------------------------------------------------
                         slack                                  1.615    

Slack (MET) :             1.616ns  (required time - arrival time)
  Source:                 x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg_bufg_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/m_mask_reg_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.383ns  (logic 0.107ns (3.163%)  route 3.276ns (96.837%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 7.770 - 5.000 ) 
    Source Clock Delay      (SCD):    2.902ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.019ns (routing 0.932ns, distribution 1.087ns)
  Clock Net Delay (Destination): 2.034ns (routing 0.847ns, distribution 1.187ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    X_IBUFDS/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.469 r  X_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.519    X_IBUFDS/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.519 r  X_IBUFDS/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336     0.855    sys_clk
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.883 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=26747, routed)       2.019     2.902    x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/sys_clk_BUFG
    SLICE_X48Y123        FDCE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y123        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.981 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg_bufg_rep/Q
                         net (fo=1, routed)           1.410     4.391    x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_b_bufg_place_bufg_rep
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.419 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg_bufg_place/O
                         net (fo=13248, routed)       1.866     6.285    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/m_mask_reg_reg[0]_0
    SLICE_X107Y44        FDPE                                         f  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/m_mask_reg_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    K22                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    X_IBUFDS/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     5.374 r  X_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.414    X_IBUFDS/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.414 r  X_IBUFDS/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.298     5.712    sys_clk
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.736 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=26747, routed)       2.034     7.770    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/sys_clk_BUFG
    SLICE_X107Y44        FDPE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/m_mask_reg_reg[1]/C
                         clock pessimism              0.233     8.002    
                         clock uncertainty           -0.035     7.967    
    SLICE_X107Y44        FDPE (Recov_AFF_SLICEM_C_PRE)
                                                     -0.066     7.901    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/m_mask_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.901    
                         arrival time                          -6.285    
  -------------------------------------------------------------------
                         slack                                  1.616    

Slack (MET) :             1.616ns  (required time - arrival time)
  Source:                 x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg_bufg_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/m_mask_reg_reg[2]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.383ns  (logic 0.107ns (3.163%)  route 3.276ns (96.837%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 7.770 - 5.000 ) 
    Source Clock Delay      (SCD):    2.902ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.019ns (routing 0.932ns, distribution 1.087ns)
  Clock Net Delay (Destination): 2.034ns (routing 0.847ns, distribution 1.187ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    X_IBUFDS/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.469 r  X_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.519    X_IBUFDS/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.519 r  X_IBUFDS/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336     0.855    sys_clk
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.883 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=26747, routed)       2.019     2.902    x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/sys_clk_BUFG
    SLICE_X48Y123        FDCE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y123        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.981 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg_bufg_rep/Q
                         net (fo=1, routed)           1.410     4.391    x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_b_bufg_place_bufg_rep
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.419 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg_bufg_place/O
                         net (fo=13248, routed)       1.866     6.285    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/m_mask_reg_reg[0]_0
    SLICE_X107Y44        FDPE                                         f  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/m_mask_reg_reg[2]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    K22                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    X_IBUFDS/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     5.374 r  X_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.414    X_IBUFDS/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.414 r  X_IBUFDS/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.298     5.712    sys_clk
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.736 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=26747, routed)       2.034     7.770    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/sys_clk_BUFG
    SLICE_X107Y44        FDPE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/m_mask_reg_reg[2]/C
                         clock pessimism              0.233     8.002    
                         clock uncertainty           -0.035     7.967    
    SLICE_X107Y44        FDPE (Recov_BFF_SLICEM_C_PRE)
                                                     -0.066     7.901    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/m_mask_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.901    
                         arrival time                          -6.285    
  -------------------------------------------------------------------
                         slack                                  1.616    

Slack (MET) :             1.617ns  (required time - arrival time)
  Source:                 x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg_bufg_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_btb/x_aq_ifu_btb_entry13/btb_tgt_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.383ns  (logic 0.107ns (3.163%)  route 3.276ns (96.837%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.771ns = ( 7.771 - 5.000 ) 
    Source Clock Delay      (SCD):    2.902ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.019ns (routing 0.932ns, distribution 1.087ns)
  Clock Net Delay (Destination): 2.035ns (routing 0.847ns, distribution 1.188ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    X_IBUFDS/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.469 r  X_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.519    X_IBUFDS/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.519 r  X_IBUFDS/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336     0.855    sys_clk
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.883 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=26747, routed)       2.019     2.902    x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/sys_clk_BUFG
    SLICE_X48Y123        FDCE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y123        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.981 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg_bufg_rep/Q
                         net (fo=1, routed)           1.410     4.391    x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_b_bufg_place_bufg_rep
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.419 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg_bufg_place/O
                         net (fo=13248, routed)       1.866     6.285    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_btb/x_aq_ifu_btb_entry13/btb_tag_reg[2]_1
    SLICE_X103Y16        FDCE                                         f  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_btb/x_aq_ifu_btb_entry13/btb_tgt_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    K22                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    X_IBUFDS/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     5.374 r  X_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.414    X_IBUFDS/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.414 r  X_IBUFDS/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.298     5.712    sys_clk
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.736 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=26747, routed)       2.035     7.771    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_btb/x_aq_ifu_btb_entry13/sys_clk_BUFG
    SLICE_X103Y16        FDCE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_btb/x_aq_ifu_btb_entry13/btb_tgt_reg[2]/C
                         clock pessimism              0.233     8.003    
                         clock uncertainty           -0.035     7.968    
    SLICE_X103Y16        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066     7.902    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_btb/x_aq_ifu_btb_entry13/btb_tgt_reg[2]
  -------------------------------------------------------------------
                         required time                          7.902    
                         arrival time                          -6.285    
  -------------------------------------------------------------------
                         slack                                  1.617    

Slack (MET) :             1.617ns  (required time - arrival time)
  Source:                 x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg_bufg_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_btb/x_aq_ifu_btb_entry14/btb_tgt_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.383ns  (logic 0.107ns (3.163%)  route 3.276ns (96.837%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.771ns = ( 7.771 - 5.000 ) 
    Source Clock Delay      (SCD):    2.902ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.019ns (routing 0.932ns, distribution 1.087ns)
  Clock Net Delay (Destination): 2.035ns (routing 0.847ns, distribution 1.188ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    X_IBUFDS/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.469 r  X_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.519    X_IBUFDS/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.519 r  X_IBUFDS/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336     0.855    sys_clk
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.883 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=26747, routed)       2.019     2.902    x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/sys_clk_BUFG
    SLICE_X48Y123        FDCE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y123        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.981 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg_bufg_rep/Q
                         net (fo=1, routed)           1.410     4.391    x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_b_bufg_place_bufg_rep
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.419 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg_bufg_place/O
                         net (fo=13248, routed)       1.866     6.285    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_btb/x_aq_ifu_btb_entry14/btb_tgt_reg[0]_0
    SLICE_X103Y16        FDCE                                         f  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_btb/x_aq_ifu_btb_entry14/btb_tgt_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    K22                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    X_IBUFDS/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     5.374 r  X_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.414    X_IBUFDS/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.414 r  X_IBUFDS/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.298     5.712    sys_clk
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.736 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=26747, routed)       2.035     7.771    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_btb/x_aq_ifu_btb_entry14/sys_clk_BUFG
    SLICE_X103Y16        FDCE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_btb/x_aq_ifu_btb_entry14/btb_tgt_reg[2]/C
                         clock pessimism              0.233     8.003    
                         clock uncertainty           -0.035     7.968    
    SLICE_X103Y16        FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.066     7.902    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_btb/x_aq_ifu_btb_entry14/btb_tgt_reg[2]
  -------------------------------------------------------------------
                         required time                          7.902    
                         arrival time                          -6.285    
  -------------------------------------------------------------------
                         slack                                  1.617    

Slack (MET) :             1.617ns  (required time - arrival time)
  Source:                 x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg_bufg_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_btb/x_aq_ifu_btb_entry7/btb_tgt_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.382ns  (logic 0.107ns (3.164%)  route 3.275ns (96.836%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 7.770 - 5.000 ) 
    Source Clock Delay      (SCD):    2.902ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.019ns (routing 0.932ns, distribution 1.087ns)
  Clock Net Delay (Destination): 2.034ns (routing 0.847ns, distribution 1.187ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    X_IBUFDS/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.469 r  X_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.519    X_IBUFDS/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.519 r  X_IBUFDS/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336     0.855    sys_clk
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.883 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=26747, routed)       2.019     2.902    x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/sys_clk_BUFG
    SLICE_X48Y123        FDCE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y123        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.981 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg_bufg_rep/Q
                         net (fo=1, routed)           1.410     4.391    x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_b_bufg_place_bufg_rep
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.419 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg_bufg_place/O
                         net (fo=13248, routed)       1.865     6.284    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_btb/x_aq_ifu_btb_entry7/btb_tag_reg[2]_1
    SLICE_X103Y17        FDCE                                         f  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_btb/x_aq_ifu_btb_entry7/btb_tgt_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    K22                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    X_IBUFDS/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     5.374 r  X_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.414    X_IBUFDS/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.414 r  X_IBUFDS/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.298     5.712    sys_clk
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.736 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=26747, routed)       2.034     7.770    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_btb/x_aq_ifu_btb_entry7/sys_clk_BUFG
    SLICE_X103Y17        FDCE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_btb/x_aq_ifu_btb_entry7/btb_tgt_reg[10]/C
                         clock pessimism              0.233     8.002    
                         clock uncertainty           -0.035     7.967    
    SLICE_X103Y17        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066     7.901    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_btb/x_aq_ifu_btb_entry7/btb_tgt_reg[10]
  -------------------------------------------------------------------
                         required time                          7.901    
                         arrival time                          -6.284    
  -------------------------------------------------------------------
                         slack                                  1.617    

Slack (MET) :             1.617ns  (required time - arrival time)
  Source:                 x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg_bufg_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_btb/x_aq_ifu_btb_entry8/btb_tgt_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.382ns  (logic 0.107ns (3.164%)  route 3.275ns (96.836%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 7.770 - 5.000 ) 
    Source Clock Delay      (SCD):    2.902ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.019ns (routing 0.932ns, distribution 1.087ns)
  Clock Net Delay (Destination): 2.034ns (routing 0.847ns, distribution 1.187ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    X_IBUFDS/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.469 r  X_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.519    X_IBUFDS/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.519 r  X_IBUFDS/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336     0.855    sys_clk
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.883 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=26747, routed)       2.019     2.902    x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/sys_clk_BUFG
    SLICE_X48Y123        FDCE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y123        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.981 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg_bufg_rep/Q
                         net (fo=1, routed)           1.410     4.391    x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_b_bufg_place_bufg_rep
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.419 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg_bufg_place/O
                         net (fo=13248, routed)       1.865     6.284    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_btb/x_aq_ifu_btb_entry8/btb_tgt_reg[0]_0
    SLICE_X103Y17        FDCE                                         f  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_btb/x_aq_ifu_btb_entry8/btb_tgt_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    K22                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    X_IBUFDS/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     5.374 r  X_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.414    X_IBUFDS/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.414 r  X_IBUFDS/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.298     5.712    sys_clk
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.736 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=26747, routed)       2.034     7.770    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_btb/x_aq_ifu_btb_entry8/sys_clk_BUFG
    SLICE_X103Y17        FDCE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_btb/x_aq_ifu_btb_entry8/btb_tgt_reg[10]/C
                         clock pessimism              0.233     8.002    
                         clock uncertainty           -0.035     7.967    
    SLICE_X103Y17        FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.066     7.901    x_soc/x_c906_wrap/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_btb/x_aq_ifu_btb_entry8/btb_tgt_reg[10]
  -------------------------------------------------------------------
                         required time                          7.901    
                         arrival time                          -6.284    
  -------------------------------------------------------------------
                         slack                                  1.617    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg_bufg_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            x_soc/x_c906_wrap/x_cpu_top/x_aq_plic_top/x_plic_kid_busif/INT_KID[64].x_plic_int_kid/int_priority_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.663ns  (logic 0.056ns (3.367%)  route 1.607ns (96.633%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.636ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      1.109ns (routing 0.512ns, distribution 0.597ns)
  Clock Net Delay (Destination): 1.166ns (routing 0.522ns, distribution 0.644ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    X_IBUFDS/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.229 r  X_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.269    X_IBUFDS/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.269 r  X_IBUFDS/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.151     0.420    sys_clk
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.437 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=26747, routed)       1.109     1.546    x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/sys_clk_BUFG
    SLICE_X48Y123        FDCE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y123        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.585 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg_bufg_rep/Q
                         net (fo=1, routed)           0.733     2.318    x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_b_bufg_place_bufg_rep
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.335 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg_bufg_place/O
                         net (fo=13248, routed)       0.874     3.209    x_soc/x_c906_wrap/x_cpu_top/x_aq_plic_top/x_plic_kid_busif/INT_KID[64].x_plic_int_kid/int_active_reg_2
    SLICE_X99Y192        FDCE                                         f  x_soc/x_c906_wrap/x_cpu_top/x_aq_plic_top/x_plic_kid_busif/INT_KID[64].x_plic_int_kid/int_priority_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    X_IBUFDS/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.326 r  X_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.376    X_IBUFDS/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.376 r  X_IBUFDS/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.686     1.062    x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_clk_top/apb_clk_buf/sys_clk
    SLICE_X0Y151         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.093     1.155 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_clk_top/apb_clk_buf/FSM_sequential_arb_state[1]_i_4/O
                         net (fo=1, routed)           0.296     1.451    x_soc_n_0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.470 r  FSM_sequential_arb_state_reg[1]_i_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=2894, routed)        1.166     2.636    x_soc/x_c906_wrap/x_cpu_top/x_aq_plic_top/x_plic_kid_busif/INT_KID[64].x_plic_int_kid/apb_clk
    SLICE_X99Y192        FDCE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_aq_plic_top/x_plic_kid_busif/INT_KID[64].x_plic_int_kid/int_priority_reg[0]/C
                         clock pessimism             -0.109     2.528    
    SLICE_X99Y192        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     2.508    x_soc/x_c906_wrap/x_cpu_top/x_aq_plic_top/x_plic_kid_busif/INT_KID[64].x_plic_int_kid/int_priority_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.508    
                         arrival time                           3.209    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg_bufg_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            x_soc/x_c906_wrap/x_cpu_top/x_aq_plic_top/x_plic_kid_busif/INT_KID[64].x_plic_int_kid/int_priority_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.663ns  (logic 0.056ns (3.367%)  route 1.607ns (96.633%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.636ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      1.109ns (routing 0.512ns, distribution 0.597ns)
  Clock Net Delay (Destination): 1.166ns (routing 0.522ns, distribution 0.644ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    X_IBUFDS/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.229 r  X_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.269    X_IBUFDS/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.269 r  X_IBUFDS/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.151     0.420    sys_clk
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.437 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=26747, routed)       1.109     1.546    x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/sys_clk_BUFG
    SLICE_X48Y123        FDCE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y123        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.585 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg_bufg_rep/Q
                         net (fo=1, routed)           0.733     2.318    x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_b_bufg_place_bufg_rep
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.335 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg_bufg_place/O
                         net (fo=13248, routed)       0.874     3.209    x_soc/x_c906_wrap/x_cpu_top/x_aq_plic_top/x_plic_kid_busif/INT_KID[64].x_plic_int_kid/int_active_reg_2
    SLICE_X99Y192        FDCE                                         f  x_soc/x_c906_wrap/x_cpu_top/x_aq_plic_top/x_plic_kid_busif/INT_KID[64].x_plic_int_kid/int_priority_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    X_IBUFDS/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.326 r  X_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.376    X_IBUFDS/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.376 r  X_IBUFDS/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.686     1.062    x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_clk_top/apb_clk_buf/sys_clk
    SLICE_X0Y151         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.093     1.155 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_clk_top/apb_clk_buf/FSM_sequential_arb_state[1]_i_4/O
                         net (fo=1, routed)           0.296     1.451    x_soc_n_0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.470 r  FSM_sequential_arb_state_reg[1]_i_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=2894, routed)        1.166     2.636    x_soc/x_c906_wrap/x_cpu_top/x_aq_plic_top/x_plic_kid_busif/INT_KID[64].x_plic_int_kid/apb_clk
    SLICE_X99Y192        FDCE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_aq_plic_top/x_plic_kid_busif/INT_KID[64].x_plic_int_kid/int_priority_reg[1]/C
                         clock pessimism             -0.109     2.528    
    SLICE_X99Y192        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     2.508    x_soc/x_c906_wrap/x_cpu_top/x_aq_plic_top/x_plic_kid_busif/INT_KID[64].x_plic_int_kid/int_priority_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.508    
                         arrival time                           3.209    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg_bufg_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            x_soc/x_c906_wrap/x_cpu_top/x_aq_plic_top/x_plic_kid_busif/INT_KID[64].x_plic_int_kid/int_priority_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.663ns  (logic 0.056ns (3.367%)  route 1.607ns (96.633%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.636ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      1.109ns (routing 0.512ns, distribution 0.597ns)
  Clock Net Delay (Destination): 1.166ns (routing 0.522ns, distribution 0.644ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    X_IBUFDS/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.229 r  X_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.269    X_IBUFDS/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.269 r  X_IBUFDS/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.151     0.420    sys_clk
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.437 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=26747, routed)       1.109     1.546    x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/sys_clk_BUFG
    SLICE_X48Y123        FDCE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y123        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.585 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg_bufg_rep/Q
                         net (fo=1, routed)           0.733     2.318    x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_b_bufg_place_bufg_rep
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.335 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg_bufg_place/O
                         net (fo=13248, routed)       0.874     3.209    x_soc/x_c906_wrap/x_cpu_top/x_aq_plic_top/x_plic_kid_busif/INT_KID[64].x_plic_int_kid/int_active_reg_2
    SLICE_X99Y192        FDCE                                         f  x_soc/x_c906_wrap/x_cpu_top/x_aq_plic_top/x_plic_kid_busif/INT_KID[64].x_plic_int_kid/int_priority_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    X_IBUFDS/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.326 r  X_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.376    X_IBUFDS/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.376 r  X_IBUFDS/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.686     1.062    x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_clk_top/apb_clk_buf/sys_clk
    SLICE_X0Y151         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.093     1.155 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_clk_top/apb_clk_buf/FSM_sequential_arb_state[1]_i_4/O
                         net (fo=1, routed)           0.296     1.451    x_soc_n_0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.470 r  FSM_sequential_arb_state_reg[1]_i_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=2894, routed)        1.166     2.636    x_soc/x_c906_wrap/x_cpu_top/x_aq_plic_top/x_plic_kid_busif/INT_KID[64].x_plic_int_kid/apb_clk
    SLICE_X99Y192        FDCE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_aq_plic_top/x_plic_kid_busif/INT_KID[64].x_plic_int_kid/int_priority_reg[2]/C
                         clock pessimism             -0.109     2.528    
    SLICE_X99Y192        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     2.508    x_soc/x_c906_wrap/x_cpu_top/x_aq_plic_top/x_plic_kid_busif/INT_KID[64].x_plic_int_kid/int_priority_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.508    
                         arrival time                           3.209    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg_bufg_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            x_soc/x_c906_wrap/x_cpu_top/x_aq_plic_top/x_plic_kid_busif/INT_KID[64].x_plic_int_kid/int_priority_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.663ns  (logic 0.056ns (3.367%)  route 1.607ns (96.633%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.636ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      1.109ns (routing 0.512ns, distribution 0.597ns)
  Clock Net Delay (Destination): 1.166ns (routing 0.522ns, distribution 0.644ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    X_IBUFDS/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.229 r  X_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.269    X_IBUFDS/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.269 r  X_IBUFDS/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.151     0.420    sys_clk
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.437 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=26747, routed)       1.109     1.546    x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/sys_clk_BUFG
    SLICE_X48Y123        FDCE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y123        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.585 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg_bufg_rep/Q
                         net (fo=1, routed)           0.733     2.318    x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_b_bufg_place_bufg_rep
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.335 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg_bufg_place/O
                         net (fo=13248, routed)       0.874     3.209    x_soc/x_c906_wrap/x_cpu_top/x_aq_plic_top/x_plic_kid_busif/INT_KID[64].x_plic_int_kid/int_active_reg_2
    SLICE_X99Y192        FDCE                                         f  x_soc/x_c906_wrap/x_cpu_top/x_aq_plic_top/x_plic_kid_busif/INT_KID[64].x_plic_int_kid/int_priority_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    X_IBUFDS/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.326 r  X_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.376    X_IBUFDS/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.376 r  X_IBUFDS/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.686     1.062    x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_clk_top/apb_clk_buf/sys_clk
    SLICE_X0Y151         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.093     1.155 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_clk_top/apb_clk_buf/FSM_sequential_arb_state[1]_i_4/O
                         net (fo=1, routed)           0.296     1.451    x_soc_n_0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.470 r  FSM_sequential_arb_state_reg[1]_i_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=2894, routed)        1.166     2.636    x_soc/x_c906_wrap/x_cpu_top/x_aq_plic_top/x_plic_kid_busif/INT_KID[64].x_plic_int_kid/apb_clk
    SLICE_X99Y192        FDCE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_aq_plic_top/x_plic_kid_busif/INT_KID[64].x_plic_int_kid/int_priority_reg[3]/C
                         clock pessimism             -0.109     2.528    
    SLICE_X99Y192        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     2.508    x_soc/x_c906_wrap/x_cpu_top/x_aq_plic_top/x_plic_kid_busif/INT_KID[64].x_plic_int_kid/int_priority_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.508    
                         arrival time                           3.209    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg_bufg_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            x_soc/x_c906_wrap/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/HART_IE[0].HART_IE_32[1].x_hart_mie_ff/data_flop_reg[31]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.664ns  (logic 0.056ns (3.365%)  route 1.608ns (96.635%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      1.109ns (routing 0.512ns, distribution 0.597ns)
  Clock Net Delay (Destination): 1.167ns (routing 0.522ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    X_IBUFDS/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.229 r  X_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.269    X_IBUFDS/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.269 r  X_IBUFDS/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.151     0.420    sys_clk
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.437 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=26747, routed)       1.109     1.546    x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/sys_clk_BUFG
    SLICE_X48Y123        FDCE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y123        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.585 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg_bufg_rep/Q
                         net (fo=1, routed)           0.733     2.318    x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_b_bufg_place_bufg_rep
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.335 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg_bufg_place/O
                         net (fo=13248, routed)       0.875     3.210    x_soc/x_c906_wrap/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/HART_IE[0].HART_IE_32[1].x_hart_mie_ff/data_flop_reg[31]_1
    SLICE_X99Y188        FDCE                                         f  x_soc/x_c906_wrap/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/HART_IE[0].HART_IE_32[1].x_hart_mie_ff/data_flop_reg[31]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    X_IBUFDS/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.326 r  X_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.376    X_IBUFDS/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.376 r  X_IBUFDS/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.686     1.062    x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_clk_top/apb_clk_buf/sys_clk
    SLICE_X0Y151         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.093     1.155 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_clk_top/apb_clk_buf/FSM_sequential_arb_state[1]_i_4/O
                         net (fo=1, routed)           0.296     1.451    x_soc_n_0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.470 r  FSM_sequential_arb_state_reg[1]_i_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=2894, routed)        1.167     2.637    x_soc/x_c906_wrap/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/HART_IE[0].HART_IE_32[1].x_hart_mie_ff/apb_clk
    SLICE_X99Y188        FDCE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/HART_IE[0].HART_IE_32[1].x_hart_mie_ff/data_flop_reg[31]/C
                         clock pessimism             -0.109     2.529    
    SLICE_X99Y188        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     2.509    x_soc/x_c906_wrap/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/HART_IE[0].HART_IE_32[1].x_hart_mie_ff/data_flop_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.509    
                         arrival time                           3.210    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg_bufg_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            x_soc/x_c906_wrap/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/HART_IE[0].HART_IE_32[4].x_hart_sie_ff/data_flop_reg[31]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.664ns  (logic 0.056ns (3.365%)  route 1.608ns (96.635%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      1.109ns (routing 0.512ns, distribution 0.597ns)
  Clock Net Delay (Destination): 1.167ns (routing 0.522ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    X_IBUFDS/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.229 r  X_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.269    X_IBUFDS/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.269 r  X_IBUFDS/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.151     0.420    sys_clk
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.437 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=26747, routed)       1.109     1.546    x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/sys_clk_BUFG
    SLICE_X48Y123        FDCE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y123        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.585 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg_bufg_rep/Q
                         net (fo=1, routed)           0.733     2.318    x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_b_bufg_place_bufg_rep
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.335 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg_bufg_place/O
                         net (fo=13248, routed)       0.875     3.210    x_soc/x_c906_wrap/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/HART_IE[0].HART_IE_32[4].x_hart_sie_ff/data_flop_reg[31]_0
    SLICE_X99Y188        FDCE                                         f  x_soc/x_c906_wrap/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/HART_IE[0].HART_IE_32[4].x_hart_sie_ff/data_flop_reg[31]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    X_IBUFDS/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.326 r  X_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.376    X_IBUFDS/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.376 r  X_IBUFDS/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.686     1.062    x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_clk_top/apb_clk_buf/sys_clk
    SLICE_X0Y151         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.093     1.155 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_clk_top/apb_clk_buf/FSM_sequential_arb_state[1]_i_4/O
                         net (fo=1, routed)           0.296     1.451    x_soc_n_0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.470 r  FSM_sequential_arb_state_reg[1]_i_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=2894, routed)        1.167     2.637    x_soc/x_c906_wrap/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/HART_IE[0].HART_IE_32[4].x_hart_sie_ff/apb_clk
    SLICE_X99Y188        FDCE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/HART_IE[0].HART_IE_32[4].x_hart_sie_ff/data_flop_reg[31]/C
                         clock pessimism             -0.109     2.529    
    SLICE_X99Y188        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     2.509    x_soc/x_c906_wrap/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/HART_IE[0].HART_IE_32[4].x_hart_sie_ff/data_flop_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.509    
                         arrival time                           3.210    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg_bufg_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            x_soc/x_c906_wrap/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/HART_IE[0].HART_IE_32[5].x_hart_sie_ff/data_flop_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.665ns  (logic 0.056ns (3.363%)  route 1.609ns (96.637%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.638ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      1.109ns (routing 0.512ns, distribution 0.597ns)
  Clock Net Delay (Destination): 1.168ns (routing 0.522ns, distribution 0.646ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    X_IBUFDS/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.229 r  X_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.269    X_IBUFDS/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.269 r  X_IBUFDS/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.151     0.420    sys_clk
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.437 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=26747, routed)       1.109     1.546    x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/sys_clk_BUFG
    SLICE_X48Y123        FDCE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y123        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.585 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg_bufg_rep/Q
                         net (fo=1, routed)           0.733     2.318    x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_b_bufg_place_bufg_rep
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.335 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg_bufg_place/O
                         net (fo=13248, routed)       0.876     3.211    x_soc/x_c906_wrap/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/HART_IE[0].HART_IE_32[5].x_hart_sie_ff/data_flop_reg[31]_1
    SLICE_X99Y180        FDCE                                         f  x_soc/x_c906_wrap/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/HART_IE[0].HART_IE_32[5].x_hart_sie_ff/data_flop_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    X_IBUFDS/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.326 r  X_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.376    X_IBUFDS/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.376 r  X_IBUFDS/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.686     1.062    x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_clk_top/apb_clk_buf/sys_clk
    SLICE_X0Y151         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.093     1.155 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_clk_top/apb_clk_buf/FSM_sequential_arb_state[1]_i_4/O
                         net (fo=1, routed)           0.296     1.451    x_soc_n_0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.470 r  FSM_sequential_arb_state_reg[1]_i_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=2894, routed)        1.168     2.638    x_soc/x_c906_wrap/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/HART_IE[0].HART_IE_32[5].x_hart_sie_ff/apb_clk
    SLICE_X99Y180        FDCE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/HART_IE[0].HART_IE_32[5].x_hart_sie_ff/data_flop_reg[0]/C
                         clock pessimism             -0.109     2.530    
    SLICE_X99Y180        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     2.510    x_soc/x_c906_wrap/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/HART_IE[0].HART_IE_32[5].x_hart_sie_ff/data_flop_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.510    
                         arrival time                           3.211    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg_bufg_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            x_soc/x_c906_wrap/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/HART_IE[0].HART_IE_32[5].x_hart_sie_ff/data_flop_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.665ns  (logic 0.056ns (3.363%)  route 1.609ns (96.637%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.638ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      1.109ns (routing 0.512ns, distribution 0.597ns)
  Clock Net Delay (Destination): 1.168ns (routing 0.522ns, distribution 0.646ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    X_IBUFDS/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.229 r  X_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.269    X_IBUFDS/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.269 r  X_IBUFDS/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.151     0.420    sys_clk
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.437 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=26747, routed)       1.109     1.546    x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/sys_clk_BUFG
    SLICE_X48Y123        FDCE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y123        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.585 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg_bufg_rep/Q
                         net (fo=1, routed)           0.733     2.318    x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_b_bufg_place_bufg_rep
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.335 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg_bufg_place/O
                         net (fo=13248, routed)       0.876     3.211    x_soc/x_c906_wrap/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/HART_IE[0].HART_IE_32[5].x_hart_sie_ff/data_flop_reg[31]_1
    SLICE_X99Y180        FDCE                                         f  x_soc/x_c906_wrap/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/HART_IE[0].HART_IE_32[5].x_hart_sie_ff/data_flop_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    X_IBUFDS/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.326 r  X_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.376    X_IBUFDS/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.376 r  X_IBUFDS/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.686     1.062    x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_clk_top/apb_clk_buf/sys_clk
    SLICE_X0Y151         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.093     1.155 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_clk_top/apb_clk_buf/FSM_sequential_arb_state[1]_i_4/O
                         net (fo=1, routed)           0.296     1.451    x_soc_n_0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.470 r  FSM_sequential_arb_state_reg[1]_i_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=2894, routed)        1.168     2.638    x_soc/x_c906_wrap/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/HART_IE[0].HART_IE_32[5].x_hart_sie_ff/apb_clk
    SLICE_X99Y180        FDCE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/HART_IE[0].HART_IE_32[5].x_hart_sie_ff/data_flop_reg[1]/C
                         clock pessimism             -0.109     2.530    
    SLICE_X99Y180        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     2.510    x_soc/x_c906_wrap/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/HART_IE[0].HART_IE_32[5].x_hart_sie_ff/data_flop_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.510    
                         arrival time                           3.211    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg_bufg_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            x_soc/x_c906_wrap/x_cpu_top/x_aq_plic_top/x_plic_kid_busif/INT_KID[160].x_plic_int_kid/int_active_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.665ns  (logic 0.056ns (3.363%)  route 1.609ns (96.637%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.638ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      1.109ns (routing 0.512ns, distribution 0.597ns)
  Clock Net Delay (Destination): 1.168ns (routing 0.522ns, distribution 0.646ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    X_IBUFDS/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.229 r  X_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.269    X_IBUFDS/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.269 r  X_IBUFDS/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.151     0.420    sys_clk
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.437 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=26747, routed)       1.109     1.546    x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/sys_clk_BUFG
    SLICE_X48Y123        FDCE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y123        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.585 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg_bufg_rep/Q
                         net (fo=1, routed)           0.733     2.318    x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_b_bufg_place_bufg_rep
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.335 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg_bufg_place/O
                         net (fo=13248, routed)       0.876     3.211    x_soc/x_c906_wrap/x_cpu_top/x_aq_plic_top/x_plic_kid_busif/INT_KID[160].x_plic_int_kid/int_active_reg_2
    SLICE_X99Y180        FDCE                                         f  x_soc/x_c906_wrap/x_cpu_top/x_aq_plic_top/x_plic_kid_busif/INT_KID[160].x_plic_int_kid/int_active_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    X_IBUFDS/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.326 r  X_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.376    X_IBUFDS/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.376 r  X_IBUFDS/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.686     1.062    x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_clk_top/apb_clk_buf/sys_clk
    SLICE_X0Y151         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.093     1.155 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_clk_top/apb_clk_buf/FSM_sequential_arb_state[1]_i_4/O
                         net (fo=1, routed)           0.296     1.451    x_soc_n_0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.470 r  FSM_sequential_arb_state_reg[1]_i_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=2894, routed)        1.168     2.638    x_soc/x_c906_wrap/x_cpu_top/x_aq_plic_top/x_plic_kid_busif/INT_KID[160].x_plic_int_kid/apb_clk
    SLICE_X99Y180        FDCE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_aq_plic_top/x_plic_kid_busif/INT_KID[160].x_plic_int_kid/int_active_reg/C
                         clock pessimism             -0.109     2.530    
    SLICE_X99Y180        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     2.510    x_soc/x_c906_wrap/x_cpu_top/x_aq_plic_top/x_plic_kid_busif/INT_KID[160].x_plic_int_kid/int_active_reg
  -------------------------------------------------------------------
                         required time                         -2.510    
                         arrival time                           3.211    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.702ns  (arrival time - required time)
  Source:                 x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg_bufg_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            x_soc/x_c906_wrap/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/HART_IE[0].HART_IE_32[0].x_hart_mie_ff/data_flop_reg[30]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.663ns  (logic 0.056ns (3.367%)  route 1.607ns (96.633%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      1.109ns (routing 0.512ns, distribution 0.597ns)
  Clock Net Delay (Destination): 1.165ns (routing 0.522ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    X_IBUFDS/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.229 r  X_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.269    X_IBUFDS/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.269 r  X_IBUFDS/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.151     0.420    sys_clk
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.437 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=26747, routed)       1.109     1.546    x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/sys_clk_BUFG
    SLICE_X48Y123        FDCE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y123        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.585 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg_bufg_rep/Q
                         net (fo=1, routed)           0.733     2.318    x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_b_bufg_place_bufg_rep
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.335 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg_bufg_place/O
                         net (fo=13248, routed)       0.874     3.209    x_soc/x_c906_wrap/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/HART_IE[0].HART_IE_32[0].x_hart_mie_ff/data_flop_reg[31]_0
    SLICE_X97Y183        FDCE                                         f  x_soc/x_c906_wrap/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/HART_IE[0].HART_IE_32[0].x_hart_mie_ff/data_flop_reg[30]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    X_IBUFDS/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.326 r  X_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.376    X_IBUFDS/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.376 r  X_IBUFDS/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.686     1.062    x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_clk_top/apb_clk_buf/sys_clk
    SLICE_X0Y151         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.093     1.155 r  x_soc/x_c906_wrap/x_cpu_top/x_aq_mp_clk_top/apb_clk_buf/FSM_sequential_arb_state[1]_i_4/O
                         net (fo=1, routed)           0.296     1.451    x_soc_n_0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.470 r  FSM_sequential_arb_state_reg[1]_i_2/O
    X2Y2 (CLOCK_ROOT)    net (fo=2894, routed)        1.165     2.635    x_soc/x_c906_wrap/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/HART_IE[0].HART_IE_32[0].x_hart_mie_ff/apb_clk
    SLICE_X97Y183        FDCE                                         r  x_soc/x_c906_wrap/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/HART_IE[0].HART_IE_32[0].x_hart_mie_ff/data_flop_reg[30]/C
                         clock pessimism             -0.109     2.527    
    SLICE_X97Y183        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     2.507    x_soc/x_c906_wrap/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/HART_IE[0].HART_IE_32[0].x_hart_mie_ff/data_flop_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.507    
                         arrival time                           3.209    
  -------------------------------------------------------------------
                         slack                                  0.702    





