$date
	Mon Sep 09 04:01:08 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_decoder3_8 $end
$var wire 8 ! out [7:0] $end
$var reg 3 " in [2:0] $end
$scope module uut $end
$var wire 3 # in [2:0] $end
$var wire 1 $ n0 $end
$var wire 1 % n1 $end
$var wire 1 & n2 $end
$var wire 8 ' out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 '
1&
1%
1$
b0 #
b0 "
b1 !
$end
#10000
0$
b10 !
b10 '
b1 "
b1 #
#20000
1$
0%
b100 !
b100 '
b10 "
b10 #
#30000
0$
b1000 !
b1000 '
b11 "
b11 #
#40000
1$
1%
0&
b10000 !
b10000 '
b100 "
b100 #
#50000
0$
b100000 !
b100000 '
b101 "
b101 #
#60000
1$
0%
b1000000 !
b1000000 '
b110 "
b110 #
#70000
0$
b10000000 !
b10000000 '
b111 "
b111 #
#80000
