-- VHDL Entity ece411.mem_wb_pipe.interface
--
-- Created:
--          by - wheele11.ews (gelib-057-06.ews.illinois.edu)
--          at - 19:30:46 03/09/12
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2005.3 (Build 75)
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.NUMERIC_STD.all;

LIBRARY ece411;
USE ece411.LC3b_types.all;

ENTITY mem_wb_pipe IS
   PORT( 
      CLK          : IN     std_logic;
      RESET_L      : IN     STD_LOGIC;
      mem_aluout   : IN     LC3B_WORD;
      mem_dr       : IN     LC3B_REG;
      mem_instr    : IN     LC3b_word;
      mem_opcode   : IN     LC3b_opcode;
      mem_pc       : IN     LC3b_word;
      mem_regwrite : IN     STD_LOGIC;
      mem_src_a    : IN     LC3b_word;
      mem_src_b    : IN     LC3b_word
   );

-- Declarations

END mem_wb_pipe ;

--
-- VHDL Architecture ece411.mem_wb_pipe.struct
--
-- Created:
--          by - wheele11.ews (gelib-057-06.ews.illinois.edu)
--          at - 19:30:46 03/09/12
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2005.3 (Build 75)
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.NUMERIC_STD.all;

LIBRARY ece411;
USE ece411.LC3b_types.all;


ARCHITECTURE struct OF mem_wb_pipe IS

   -- Architecture declarations

   -- Internal signal declarations



BEGIN

   -- Instance port mappings.

END struct;
