irun: 13.10-s005: (c) Copyright 1995-2013 Cadence Design Systems, Inc.
TOOL:	irun	13.10-s005: Started on Jan 10, 2020 at 19:50:57 CST
irun
	TESTBED_MEM.v
	-define RTL
	-define ONE_SRAM_CACHE
	-f file_list.f
	-debug
	-notimingchecks
file: TESTBED_MEM.v
	module worklib.TESTBD:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		TESTBD
	Building instance overlay tables: ....................
    $fdisplay(handle1,"   total score (time^1.5*area)  %d",(total_time**1.5)*total_area);
                                                                            |
ncelab: *W,REALCV (./TESTBED_MEM.v,222|76): Real argument converted to integer for (%d).
 Done
	Generating native compiled code:
		worklib.TESTBD:v <0x73623713>
			streams:  10, words: 20840
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                 1       1
		Registers:              28      28
		Always blocks:           2       2
		Initial blocks:          3       3
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.TESTBD:v
Loading snapshot worklib.TESTBD:v .................... Done
*Verdi3* Loading libsscore_ius131.so
*Verdi3* : Enable Parallel Dumping.
ncsim> source /usr/INCISIV/tools/inca/files/ncsimrc
ncsim> run
FSDB Dumper for IUS, Release Verdi3_K-2015.09-SP2, Linux, 02/26/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file 'CPU_MEM.fsdb'
*Verdi3* : Begin traversing the scopes, layer (0).
*Verdi3* : Enable +mda dumping.
*Verdi3* : End of traversing.
Simulation complete via $finish(1) at time 8205 NS + 0
./TESTBED_MEM.v:225     $finish;
ncsim> exit
TOOL:	irun	13.10-s005: Exiting on Jan 10, 2020 at 19:50:58 CST  (total: 00:00:01)
