----------------------------------------------------------------------------------------------------
-- Author      : Koray Karakurt, Mehmet Demir
-- Description : FirmWare Dictionary for FPGA/SoC/ASIC design and/or verification engineers
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
AMBA  : Advanced Microcontroller Bus Architecture
----------------------------------------------------------------------------------------------------
AXI   : Advanced eXtensible Interface
----------------------------------------------------------------------------------------------------
BFM   : Bus Functional Model
----------------------------------------------------------------------------------------------------
CDC   : CLock Domain Crossing
----------------------------------------------------------------------------------------------------
DSP   : Digita Signal Processing
----------------------------------------------------------------------------------------------------
DUT   : Design Under Test
----------------------------------------------------------------------------------------------------
DUV   : Design Under Verification
----------------------------------------------------------------------------------------------------
FF    : Flip Flop
----------------------------------------------------------------------------------------------------
LUT   : Look Up Table
----------------------------------------------------------------------------------------------------
MIT   : Model Independent Transaction
----------------------------------------------------------------------------------------------------
MTBF  : Mean Time Between Failures
----------------------------------------------------------------------------------------------------
OSVVM : Open Source VHDL Verification Methodology
----------------------------------------------------------------------------------------------------
RTL   : Register Transfer Level
----------------------------------------------------------------------------------------------------
SEU   : Single Event Upset(s)
----------------------------------------------------------------------------------------------------
STA   : Static Timing Analysis
----------------------------------------------------------------------------------------------------
UVM   : Universal Verification Methodology
----------------------------------------------------------------------------------------------------
UVVM  : Universal VHDL Verification Methodology
----------------------------------------------------------------------------------------------------
VC    : Verification Component
----------------------------------------------------------------------------------------------------
VHDL  : Very high speed integrated circuit Hardware Description Language
----------------------------------------------------------------------------------------------------
