# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do q_6_20_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/czhe/Downloads/digital_design/common {C:/Users/czhe/Downloads/digital_design/common/four_bit_sync_par_cntr.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:46:45 on Nov 09,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/czhe/Downloads/digital_design/common" C:/Users/czhe/Downloads/digital_design/common/four_bit_sync_par_cntr.v 
# -- Compiling module four_bit_sync_par_cntr
# 
# Top level modules:
# 	four_bit_sync_par_cntr
# End time: 17:46:45 on Nov 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/czhe/Downloads/digital_design/q_6_20 {C:/Users/czhe/Downloads/digital_design/q_6_20/q_6_20.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:46:45 on Nov 09,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/czhe/Downloads/digital_design/q_6_20" C:/Users/czhe/Downloads/digital_design/q_6_20/q_6_20.v 
# -- Compiling module q_6_20
# 
# Top level modules:
# 	q_6_20
# End time: 17:46:45 on Nov 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_6_20/q_6_20_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:46:56 on Nov 09,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_6_20/q_6_20_tb.v 
# -- Compiling module q_6_20_tb
# 
# Top level modules:
# 	q_6_20_tb
# End time: 17:46:56 on Nov 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.q_6_20_tb
# vsim work.q_6_20_tb 
# Start time: 17:47:00 on Nov 09,2019
# Loading work.q_6_20_tb
# Loading work.q_6_20
# Loading work.four_bit_sync_par_cntr
add wave -position insertpoint  \
sim:/q_6_20_tb/rstb \
sim:/q_6_20_tb/clk \
sim:/q_6_20_tb/cnt_en \
sim:/q_6_20_tb/count \
sim:/q_6_20_tb/carry
run
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_6_20/q_6_20_tb.v(26)
#    Time: 2 ns  Iteration: 0  Instance: /q_6_20_tb
# 1
# Break in Module q_6_20_tb at C:/Users/czhe/Downloads/digital_design/q_6_20/q_6_20_tb.v line 26
vlog -vlog01compat -work work +incdir+C:/Users/czhe/Downloads/digital_design/common C:/Users/czhe/Downloads/digital_design/common/four_bit_sync_par_cntr.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:10 on Nov 09,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/czhe/Downloads/digital_design/common" C:/Users/czhe/Downloads/digital_design/common/four_bit_sync_par_cntr.v 
# -- Compiling module four_bit_sync_par_cntr
# 
# Top level modules:
# 	four_bit_sync_par_cntr
# End time: 17:50:10 on Nov 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+C:/Users/czhe/Downloads/digital_design/q_6_20 C:/Users/czhe/Downloads/digital_design/q_6_20/q_6_20.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:10 on Nov 09,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/czhe/Downloads/digital_design/q_6_20" C:/Users/czhe/Downloads/digital_design/q_6_20/q_6_20.v 
# -- Compiling module q_6_20
# 
# Top level modules:
# 	q_6_20
# End time: 17:50:10 on Nov 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/czhe/Downloads/digital_design/q_6_20/q_6_20_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:10 on Nov 09,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_6_20/q_6_20_tb.v 
# -- Compiling module q_6_20_tb
# 
# Top level modules:
# 	q_6_20_tb
# End time: 17:50:10 on Nov 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.q_6_20_tb
# Loading work.q_6_20
# Loading work.four_bit_sync_par_cntr
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_6_20/q_6_20_tb.v(26)
#    Time: 2 ns  Iteration: 0  Instance: /q_6_20_tb
# 1
# Break in Module q_6_20_tb at C:/Users/czhe/Downloads/digital_design/q_6_20/q_6_20_tb.v line 26
vlog -vlog01compat -work work +incdir+C:/Users/czhe/Downloads/digital_design/common C:/Users/czhe/Downloads/digital_design/common/four_bit_sync_par_cntr.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:07 on Nov 09,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/czhe/Downloads/digital_design/common" C:/Users/czhe/Downloads/digital_design/common/four_bit_sync_par_cntr.v 
# -- Compiling module four_bit_sync_par_cntr
# 
# Top level modules:
# 	four_bit_sync_par_cntr
# End time: 17:52:07 on Nov 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+C:/Users/czhe/Downloads/digital_design/q_6_20 C:/Users/czhe/Downloads/digital_design/q_6_20/q_6_20.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:07 on Nov 09,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/czhe/Downloads/digital_design/q_6_20" C:/Users/czhe/Downloads/digital_design/q_6_20/q_6_20.v 
# -- Compiling module q_6_20
# 
# Top level modules:
# 	q_6_20
# End time: 17:52:07 on Nov 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/czhe/Downloads/digital_design/q_6_20/q_6_20_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:07 on Nov 09,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_6_20/q_6_20_tb.v 
# -- Compiling module q_6_20_tb
# 
# Top level modules:
# 	q_6_20_tb
# End time: 17:52:07 on Nov 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.q_6_20_tb
# Loading work.q_6_20
# Loading work.four_bit_sync_par_cntr
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_6_20/q_6_20_tb.v(26)
#    Time: 2 ns  Iteration: 0  Instance: /q_6_20_tb
# 1
# Break in Module q_6_20_tb at C:/Users/czhe/Downloads/digital_design/q_6_20/q_6_20_tb.v line 26
vlog -vlog01compat -work work +incdir+C:/Users/czhe/Downloads/digital_design/common C:/Users/czhe/Downloads/digital_design/common/four_bit_sync_par_cntr.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:41 on Nov 09,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/czhe/Downloads/digital_design/common" C:/Users/czhe/Downloads/digital_design/common/four_bit_sync_par_cntr.v 
# -- Compiling module four_bit_sync_par_cntr
# 
# Top level modules:
# 	four_bit_sync_par_cntr
# End time: 17:52:42 on Nov 09,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+C:/Users/czhe/Downloads/digital_design/q_6_20 C:/Users/czhe/Downloads/digital_design/q_6_20/q_6_20.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:42 on Nov 09,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/czhe/Downloads/digital_design/q_6_20" C:/Users/czhe/Downloads/digital_design/q_6_20/q_6_20.v 
# -- Compiling module q_6_20
# ** Error (suppressible): C:/Users/czhe/Downloads/digital_design/q_6_20/q_6_20.v(10): (vlog-2401) Extra semicolon found. This is permitted in SystemVerilog, but not permitted in Verilog.
# End time: 17:52:42 on Nov 09,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
vlog -work work C:/Users/czhe/Downloads/digital_design/q_6_20/q_6_20_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:42 on Nov 09,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_6_20/q_6_20_tb.v 
# -- Compiling module q_6_20_tb
# 
# Top level modules:
# 	q_6_20_tb
# End time: 17:52:42 on Nov 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+C:/Users/czhe/Downloads/digital_design/common C:/Users/czhe/Downloads/digital_design/common/four_bit_sync_par_cntr.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:00 on Nov 09,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/czhe/Downloads/digital_design/common" C:/Users/czhe/Downloads/digital_design/common/four_bit_sync_par_cntr.v 
# -- Compiling module four_bit_sync_par_cntr
# 
# Top level modules:
# 	four_bit_sync_par_cntr
# End time: 17:53:00 on Nov 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+C:/Users/czhe/Downloads/digital_design/q_6_20 C:/Users/czhe/Downloads/digital_design/q_6_20/q_6_20.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:00 on Nov 09,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/czhe/Downloads/digital_design/q_6_20" C:/Users/czhe/Downloads/digital_design/q_6_20/q_6_20.v 
# -- Compiling module q_6_20
# 
# Top level modules:
# 	q_6_20
# End time: 17:53:00 on Nov 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/czhe/Downloads/digital_design/q_6_20/q_6_20_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:00 on Nov 09,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_6_20/q_6_20_tb.v 
# -- Compiling module q_6_20_tb
# 
# Top level modules:
# 	q_6_20_tb
# End time: 17:53:01 on Nov 09,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+C:/Users/czhe/Downloads/digital_design/q_6_20 C:/Users/czhe/Downloads/digital_design/q_6_20/q_6_20.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:07 on Nov 09,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/czhe/Downloads/digital_design/q_6_20" C:/Users/czhe/Downloads/digital_design/q_6_20/q_6_20.v 
# -- Compiling module q_6_20
# 
# Top level modules:
# 	q_6_20
# End time: 17:53:07 on Nov 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.q_6_20_tb
# Loading work.q_6_20
# Loading work.four_bit_sync_par_cntr
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_6_20/q_6_20_tb.v(26)
#    Time: 2 ns  Iteration: 0  Instance: /q_6_20_tb
# 1
# Break in Module q_6_20_tb at C:/Users/czhe/Downloads/digital_design/q_6_20/q_6_20_tb.v line 26
# End time: 17:54:14 on Nov 09,2019, Elapsed time: 0:07:14
# Errors: 1, Warnings: 0
