
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001191                       # Number of seconds simulated
sim_ticks                                  1190725000                       # Number of ticks simulated
final_tick                                 1190725000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 142108                       # Simulator instruction rate (inst/s)
host_op_rate                                   276365                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               93673026                       # Simulator tick rate (ticks/s)
host_mem_usage                                 449392                       # Number of bytes of host memory used
host_seconds                                    12.71                       # Real time elapsed on the host
sim_insts                                     1806380                       # Number of instructions simulated
sim_ops                                       3513017                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   1190725000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          98752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2118848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2217600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        98752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         98752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       209856                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          209856                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1543                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           33107                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               34650                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3279                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               3279                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          82934347                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        1779460413                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1862394759                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     82934347                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         82934347                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      176242205                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            176242205                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      176242205                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         82934347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       1779460413                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2038636965                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2644.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1509.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     31253.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000640863500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          160                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          161                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               68793                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2466                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       34651                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       4311                       # Number of write requests accepted
system.mem_ctrls.readBursts                     34651                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     4311                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                2096704                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  120896                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  167488                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2217664                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               275904                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1889                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1667                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               558                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               821                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             12355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2068                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                90                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               295                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               523                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               55                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               34                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               74                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               58                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               39                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1190723000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 34651                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 4311                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   13173                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   10288                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6057                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    3167                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      52                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3694                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    612.314023                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   396.860877                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   417.287719                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          660     17.87%     17.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          534     14.46%     32.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          267      7.23%     39.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          159      4.30%     43.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          127      3.44%     47.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          109      2.95%     50.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           93      2.52%     52.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           61      1.65%     54.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1684     45.59%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3694                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          161                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     203.484472                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     48.721784                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    443.747987                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            122     75.78%     75.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           14      8.70%     84.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            2      1.24%     85.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            1      0.62%     86.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            1      0.62%     86.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            1      0.62%     87.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            1      0.62%     88.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.62%     88.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            3      1.86%     90.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            3      1.86%     92.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            1      0.62%     93.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            4      2.48%     95.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            1      0.62%     96.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            1      0.62%     96.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            2      1.24%     98.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727            2      1.24%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1855            1      0.62%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           161                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          160                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.318750                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.302692                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.747086                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              135     84.38%     84.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               24     15.00%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.62%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           160                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        96512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2000192                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       167488                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 81053139.893762215972                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1679810199.668269395828                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 140660521.950912266970                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1544                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        33107                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         4311                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     62026750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1024688000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  28969985250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     40172.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30950.80                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6720015.14                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                    472446000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1086714750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  163805000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     14420.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4999.85                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33169.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1760.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       140.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1862.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    231.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.86                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.10                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.15                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.15                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    29509                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2162                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.07                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.77                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      30561.14                       # Average gap between requests
system.mem_ctrls.pageHitRate                    89.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 15950760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  8447670                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               114618420                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               10413900                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         93425280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            173957730                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              2828640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       355474230                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         7056960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy          1499340                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              783672930                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            658.147708                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            801821750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1153000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      39520000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF      3945750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     18385000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     348230250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    779491000                       # Time in different power states
system.mem_ctrls_1.actEnergy                 10510080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  5567265                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               119295120                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                3220740                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         90966720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            191239560                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              3168960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       309927810                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        18916800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy          9302580                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              762115635                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            640.043364                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            763200750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3283500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      38480000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF     34159250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     49250500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     385760750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    679791000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   1190725000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  192128                       # Number of BP lookups
system.cpu.branchPred.condPredicted            192128                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              8746                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               100493                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   25572                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                376                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          100493                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              86949                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            13544                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1791                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1190725000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      737526                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      121750                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           650                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           129                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   1190725000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1190725000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      216919                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           599                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      1190725000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          2381451                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             262336                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2060469                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      192128                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             112521                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2022241                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   18314                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                          2                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                  346                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          3744                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          595                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           36                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    216432                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  3009                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            2298457                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.744717                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.105411                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1683460     73.24%     73.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    11861      0.52%     73.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    48940      2.13%     75.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    45052      1.96%     77.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    16787      0.73%     78.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    57445      2.50%     81.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    17947      0.78%     81.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    32515      1.41%     83.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   384450     16.73%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2298457                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.080677                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.865216                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   217158                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1515299                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    474626                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 82217                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   9157                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                3908237                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   9157                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   253189                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  723160                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           8005                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    514693                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                790253                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                3867258                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  4098                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 132017                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 597737                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  80052                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             4455007                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               8574025                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          3815833                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           2795195                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               4018241                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   436766                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                161                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            124                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    457829                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               688499                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              126337                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             41290                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            11434                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    3808723                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 275                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   3762059                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              3257                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          295980                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       448157                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            211                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       2298457                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.636776                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.442608                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1380179     60.05%     60.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              120228      5.23%     65.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              162258      7.06%     72.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              118276      5.15%     77.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              140542      6.11%     83.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              115637      5.03%     88.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              100260      4.36%     92.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               68042      2.96%     95.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               93035      4.05%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2298457                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   12725     13.04%     13.04% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     13.04% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     13.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  2693      2.76%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     15      0.02%     15.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     15.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     29      0.03%     15.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                 11472     11.76%     27.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     27.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     27.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    2      0.00%     27.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     27.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     27.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             28788     29.51%     57.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     57.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     57.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     57.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     57.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     57.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            20522     21.03%     78.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     78.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     78.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     78.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     78.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     78.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     78.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     78.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     78.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     78.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     78.15% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    910      0.93%     79.08% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   568      0.58%     79.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             19770     20.26%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               68      0.07%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              6530      0.17%      0.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1691388     44.96%     45.13% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 9073      0.24%     45.37% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1939      0.05%     45.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              429607     11.42%     56.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     56.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     56.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     56.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     56.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     56.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     56.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     56.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  656      0.02%     56.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     56.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                19449      0.52%     57.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     57.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1613      0.04%     57.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              296940      7.89%     65.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     65.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     65.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                707      0.02%     65.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     65.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     65.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          236002      6.27%     71.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     71.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            8007      0.21%     71.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     71.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     71.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         208002      5.53%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               237736      6.32%     83.67% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               96758      2.57%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          491738     13.07%     99.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          25850      0.69%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                3762059                       # Type of FU issued
system.cpu.iq.rate                           1.579734                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       97562                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.025933                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            5635402                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2028600                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1633852                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             4287992                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2076470                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2042582                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1667694                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2185397                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           108217                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        46687                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           77                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           97                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         9567                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1015                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         51223                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   9157                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  468784                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                105970                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             3808998                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1140                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                688499                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               126337                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                168                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  10708                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 88495                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             97                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           3425                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         7334                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                10759                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               3743684                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                723821                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             18375                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       845562                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   151465                       # Number of branches executed
system.cpu.iew.exec_stores                     121741                       # Number of stores executed
system.cpu.iew.exec_rate                     1.572018                       # Inst execution rate
system.cpu.iew.wb_sent                        3680472                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       3676434                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2402687                       # num instructions producing a value
system.cpu.iew.wb_consumers                   3867210                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.543779                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.621297                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          296342                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              9080                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      2251893                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.560028                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.905026                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1592101     70.70%     70.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       111850      4.97%     75.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        83410      3.70%     79.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        51849      2.30%     81.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        28341      1.26%     82.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        22870      1.02%     83.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        11661      0.52%     84.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        17368      0.77%     85.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       332443     14.76%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2251893                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              1806380                       # Number of instructions committed
system.cpu.commit.committedOps                3513017                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         758582                       # Number of memory references committed
system.cpu.commit.loads                        641812                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     139851                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2038362                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1930695                       # Number of committed integer instructions.
system.cpu.commit.function_calls                24884                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         3161      0.09%      0.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1543247     43.93%     44.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            9049      0.26%     44.28% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.04%     44.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         428154     12.19%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     56.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     56.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           18745      0.53%     57.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     57.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.03%     57.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         296724      8.45%     65.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     65.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     65.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           294      0.01%     65.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     65.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     65.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       236000      6.72%     72.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     72.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     72.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         8000      0.23%     72.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     72.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     72.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       208000      5.92%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          208574      5.94%     84.34% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          91288      2.60%     86.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       433238     12.33%     99.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        25482      0.73%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3513017                       # Class of committed instruction
system.cpu.commit.bw_lim_events                332443                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      5728809                       # The number of ROB reads
system.cpu.rob.rob_writes                     7665725                       # The number of ROB writes
system.cpu.timesIdled                             872                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           82994                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     1806380                       # Number of Instructions Simulated
system.cpu.committedOps                       3513017                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.318355                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.318355                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.758521                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.758521                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3597414                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1397987                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   2778514                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2016485                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    643117                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   793596                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1156075                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1190725000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           127.510327                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              636279                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             32979                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.293459                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   127.510327                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996174                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996174                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1419133                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1419133                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1190725000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       492964                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          492964                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       114710                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         114710                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       607674                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           607674                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       607674                       # number of overall hits
system.cpu.dcache.overall_hits::total          607674                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        83276                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         83276                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         2063                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2063                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        85339                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          85339                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        85339                       # number of overall misses
system.cpu.dcache.overall_misses::total         85339                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   4724251500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4724251500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     99129441                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     99129441                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   4823380941                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4823380941                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4823380941                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4823380941                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       576240                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       576240                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       116773                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       116773                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       693013                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       693013                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       693013                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       693013                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.144516                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.144516                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.017667                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.017667                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.123142                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.123142                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.123142                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.123142                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 56730.048273                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56730.048273                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 48051.110519                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 48051.110519                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 56520.242105                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56520.242105                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 56520.242105                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56520.242105                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       397527                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          521                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              8456                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               9                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    47.011235                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    57.888889                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3279                       # number of writebacks
system.cpu.dcache.writebacks::total              3279                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        51702                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        51702                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          530                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          530                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        52232                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        52232                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        52232                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        52232                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        31574                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        31574                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1533                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1533                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        33107                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        33107                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        33107                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        33107                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1977109000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1977109000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     84456944                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     84456944                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2061565944                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2061565944                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2061565944                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2061565944                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.054793                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.054793                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.013128                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013128                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.047773                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.047773                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.047773                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.047773                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 62618.261861                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 62618.261861                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 55092.592303                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 55092.592303                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62269.790195                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62269.790195                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62269.790195                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62269.790195                       # average overall mshr miss latency
system.cpu.dcache.replacements                  32979                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1190725000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           501.557517                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               90849                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1032                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             88.031977                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   501.557517                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.979605                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.979605                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          242                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          161                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            434408                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           434408                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1190725000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       214277                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          214277                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       214277                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           214277                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       214277                       # number of overall hits
system.cpu.icache.overall_hits::total          214277                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2155                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2155                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2155                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2155                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2155                       # number of overall misses
system.cpu.icache.overall_misses::total          2155                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    144933500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    144933500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    144933500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    144933500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    144933500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    144933500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       216432                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       216432                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       216432                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       216432                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       216432                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       216432                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009957                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009957                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009957                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009957                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009957                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009957                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 67254.524362                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 67254.524362                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 67254.524362                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 67254.524362                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 67254.524362                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 67254.524362                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1379                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                18                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    76.611111                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1032                       # number of writebacks
system.cpu.icache.writebacks::total              1032                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          610                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          610                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          610                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          610                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          610                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          610                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1545                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1545                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1545                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1545                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1545                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1545                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    111664500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    111664500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    111664500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    111664500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    111664500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    111664500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007139                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007139                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007139                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007139                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007139                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007139                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 72274.757282                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72274.757282                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 72274.757282                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 72274.757282                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 72274.757282                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 72274.757282                       # average overall mshr miss latency
system.cpu.icache.replacements                   1032                       # number of replacements
system.membus.snoop_filter.tot_requests         68663                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        34012                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests           13                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   1190725000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              33117                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3279                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1032                       # Transaction distribution
system.membus.trans_dist::CleanEvict            29700                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1534                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1534                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1545                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         31573                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         4120                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         4120                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        99193                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        99193                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 103313                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       164800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       164800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      2328704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      2328704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2493504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                1                       # Total snoops (count)
system.membus.snoopTraffic                         64                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             34652                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000404                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.020096                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   34638     99.96%     99.96% # Request fanout histogram
system.membus.snoop_fanout::1                      14      0.04%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               34652                       # Request fanout histogram
system.membus.reqLayer2.occupancy            92569500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               7.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8204998                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.membus.respLayer2.occupancy          172577245                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization             14.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
