// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1677\sampleModel1677_2_sub\Mysubsystem_29.v
// Created: 2024-06-10 10:27:56
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_29
// Source Path: sampleModel1677_2_sub/Subsystem/Mysubsystem_29
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_29
          (In1,
           In2,
           In3,
           Out1);


  input   [7:0] In1;  // uint8
  input   [7:0] In2;  // uint8
  input   [15:0] In3;  // uint16
  output  [15:0] Out1;  // uint16


  wire [15:0] cfblk58_out1;  // ufix16_En7
  wire [31:0] cfblk133_add_cast;  // ufix32_En7
  wire [31:0] cfblk133_add_cast_1;  // ufix32_En7
  wire [31:0] cfblk133_add_temp;  // ufix32_En7
  wire [15:0] cfblk133_out1;  // uint16
  wire [31:0] cfblk80_add_temp;  // ufix32
  wire [31:0] cfblk80_1;  // ufix32
  wire [31:0] cfblk80_2;  // ufix32
  wire [15:0] cfblk80_out1;  // uint16


  assign cfblk58_out1 = {1'b0, {In1, 7'b0000000}};



  assign cfblk133_add_cast = {16'b0, cfblk58_out1};
  assign cfblk133_add_cast_1 = {9'b0, {In3, 7'b0000000}};
  assign cfblk133_add_temp = cfblk133_add_cast + cfblk133_add_cast_1;
  assign cfblk133_out1 = cfblk133_add_temp[22:7];



  assign cfblk80_1 = {16'b0, cfblk133_out1};
  assign cfblk80_2 = {24'b0, In2};
  assign cfblk80_add_temp = cfblk80_1 + cfblk80_2;
  assign cfblk80_out1 = cfblk80_add_temp[15:0];



  assign Out1 = cfblk80_out1;

endmodule  // Mysubsystem_29

