{
    "job_id": 537,
    "job_details": {
        "job_id": 537,
        "Organisatienaam": "Nvidia's Dpus",
        "Type adverteerder": "Directe werkgever",
        "Vacaturetitel": "DPU Compiler Engineer",
        "Standplaats": null,
        "Vacaturelink (origineel)": "jobsonline.nl",
        "Contactpersoon": null,
        "Telefoonnummer": null,
        "E-mail": null,
        "Beroep": "Instrumentation engineer (m/v/x)",
        "Opleidingsniveau": "HBO",
        "Jobfeed feedbacklink": "Meld fout",
        "Functieomschrijving": "* Partner with a geographically distributed organization spanning Networking SW, HW, Customers to define, design and optimize DPU Compiler SW at NVIDIA.\n     * Invent and improve middle-end and back-end compiler optimizations in Clang/LLVM targeting NVIDIA DPU\n     * Implement complex back-end passes (register allocation, scheduling and others) for high performance custom processors that meet hard real time performance requirements\n     * Drive new compiler features that improve programmability of NVIDIA DPUs and contribute to definition of DPU programming model.\n     * Participate in complete HW / SW co-design cycle from pre-silicon to launch to customer support.\n     * Be part of a team that is at the centre of AI, HPC and data centre technologies.",
        "Datum gevonden": "2024-02-27",
        "Beroepsgroep": "Ingenieurs, constructeurs en technici elektro",
        "Beroepsklasse": "Engineering",
        "Contracttype": "Vast contract",
        "Parttime / fulltime": "Fulltime (> 32 uur)",
        "Branche": "Overig / Onbekend",
        "Organisatiegrootte": "Onbekend",
        "Jaar (van datum gevonden)": 2024,
        "Maand (van datum gevonden)": 2,
        "full_text": "DPU Compiler Engineer\n\n* Partner with a geographically distributed organization spanning Networking SW, HW, Customers to define, design and optimize DPU Compiler SW at NVIDIA.\n     * Invent and improve middle-end and back-end compiler optimizations in Clang/LLVM targeting NVIDIA DPU\n     * Implement complex back-end passes (register allocation, scheduling and others) for high performance custom processors that meet hard real time performance requirements\n     * Drive new compiler features that improve programmability of NVIDIA DPUs and contribute to definition of DPU programming model.\n     * Participate in complete HW / SW co-design cycle from pre-silicon to launch to customer support.\n     * Be part of a team that is at the centre of AI, HPC and data centre technologies."
    },
    "analysis": {
        "profile_classification": {
            "profile": "Ambiguous / Not Relevant",
            "confidence_score": 1,
            "rationale": "The job description focuses on compiler engineering for DPUs, specifically optimizing Clang/LLVM for custom processors. While it mentions AI and HPC contexts, the core tasks and technologies are not directly related to building or deploying AI models or GenAI applications, making it fall outside the scope of ML Engineer or GenAI Engineer profiles."
        },
        "thematic_analysis": {
            "job_tasks": [
                {
                    "task_category": "TASK4: Software Development",
                    "phrases": [
                        "define, design and optimize DPU Compiler SW",
                        "Invent and improve middle-end and back-end compiler optimizations in Clang/LLVM",
                        "Implement complex back-end passes (register allocation, scheduling and others)",
                        "Drive new compiler features that improve programmability of NVIDIA DPUs",
                        "contribute to definition of DPU programming model",
                        "Participate in complete HW / SW co-design cycle from pre-silicon to launch to customer support"
                    ],
                    "justification": "These phrases describe the development, implementation, and optimization of software components (compiler optimizations, back-end passes, new features) for specific hardware (DPUs), which aligns with the core principles of software development, particularly in a systems programming context."
                },
                {
                    "task_category": "TASK1: Business Understanding",
                    "phrases": [
                        "Partner with a geographically distributed organization spanning Networking SW, HW, Customers",
                        "Be part of a team that is at the centre of AI, HPC and data centre technologies."
                    ],
                    "justification": "These phrases indicate the need to collaborate with various stakeholders (SW, HW, Customers) and understand the broader technological landscape (AI, HPC, data centre) in which the DPU compiler operates, reflecting business and domain understanding."
                }
            ],
            "technologies": [
                {
                    "technology": "Clang/LLVM",
                    "category": "TECH4: LLM Frameworks & Libraries"
                },
                {
                    "technology": "NVIDIA DPU",
                    "category": "TECH2: Cloud Platforms & Services"
                }
            ],
            "soft_skills": [
                {
                    "skill_category": "SKILL1: Communication & Collaboration",
                    "phrases": [
                        "Partner with a geographically distributed organization spanning Networking SW, HW, Customers"
                    ]
                },
                {
                    "skill_category": "SKILL3: Problem Solving & Pragmatism",
                    "phrases": [
                        "optimize DPU Compiler SW",
                        "Invent and improve middle-end and back-end compiler optimizations",
                        "Implement complex back-end passes",
                        "high performance custom processors that meet hard real time performance requirements"
                    ]
                },
                {
                    "skill_category": "SKILL5: Innovation & Ownership",
                    "phrases": [
                        "Invent and improve middle-end and back-end compiler optimizations",
                        "Drive new compiler features",
                        "Participate in complete HW / SW co-design cycle"
                    ]
                }
            ]
        }
    }
}