// Seed: 2888223065
module module_0 (
    output tri1 id_0
    , id_3,
    output supply0 id_1
);
  wire id_4;
endmodule
module module_1 (
    input  tri0  id_0,
    input  wand  id_1,
    output tri0  id_2,
    output logic id_3
);
  always_ff
  fork
    id_3 = new;
    id_3 <= -1'b0;
  join
  module_0 modCall_1 (
      id_2,
      id_2
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  inout uwire id_2;
  inout wire id_1;
  assign id_2 = 1'b0;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output supply0 id_9;
  inout wire id_8;
  input wire id_7;
  inout reg id_6;
  output wire id_5;
  output logic [7:0] id_4;
  output wire id_3;
  inout wire id_2;
  module_2 modCall_1 (
      id_8,
      id_2
  );
  output wire id_1;
  id_10 :
  assert property (@(id_7) id_10)
  else id_6 <= -1;
  assign id_9 = -1'b0;
  wire id_11;
  wor  id_12 = 1'b0;
  assign id_6 = -1;
endmodule
