Analysis & Synthesis report for MultipleCoreFilter
Sat Sep  2 20:32:40 2017
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |multicore|multicore_sdram:sdram|m_next
 11. State Machine - |multicore|multicore_sdram:sdram|m_state
 12. State Machine - |multicore|multicore_sdram:sdram|i_next
 13. State Machine - |multicore|multicore_sdram:sdram|i_state
 14. State Machine - |multicore|multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_debug_slave_wrapper:the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_tck:the_multicore_nios_cpu_debug_slave_tck|DRsize
 15. Registers Protected by Synthesis
 16. Registers Removed During Synthesis
 17. Removed Registers Triggering Further Register Optimizations
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Registers Packed Into Inferred Megafunctions
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Source assignments for multicore_jtag_uart_0:jtag_uart_0|multicore_jtag_uart_0_scfifo_w:the_multicore_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 23. Source assignments for multicore_jtag_uart_0:jtag_uart_0|multicore_jtag_uart_0_scfifo_r:the_multicore_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 24. Source assignments for multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_register_bank_a_module:multicore_nios_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated
 25. Source assignments for multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_register_bank_b_module:multicore_nios_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated
 26. Source assignments for multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_oci_debug:the_multicore_nios_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 27. Source assignments for multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_ocimem:the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram_module:multicore_nios_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated
 28. Source assignments for multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_debug_slave_wrapper:the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_tck:the_multicore_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 29. Source assignments for multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_debug_slave_wrapper:the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_tck:the_multicore_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 30. Source assignments for multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_debug_slave_wrapper:the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_sysclk:the_multicore_nios_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 31. Source assignments for multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_debug_slave_wrapper:the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_sysclk:the_multicore_nios_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 32. Source assignments for multicore_onchip:onchip|altsyncram:the_altsyncram|altsyncram_hkm1:auto_generated
 33. Source assignments for multicore_sdram:sdram
 34. Source assignments for multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_demux:cmd_demux
 35. Source assignments for multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 36. Source assignments for multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_demux:rsp_demux
 37. Source assignments for multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_demux_001:rsp_demux_001
 38. Source assignments for multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_demux_001:rsp_demux_002
 39. Source assignments for multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_demux:rsp_demux_003
 40. Source assignments for multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_demux_001:rsp_demux_004
 41. Source assignments for altera_reset_controller:rst_controller
 42. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 43. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 44. Source assignments for multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated
 45. Parameter Settings for User Entity Instance: multicore_clocks:clocks|multicore_clocks_sys_pll:sys_pll|altera_pll:altera_pll_i
 46. Parameter Settings for User Entity Instance: multicore_jtag_uart_0:jtag_uart_0|multicore_jtag_uart_0_scfifo_w:the_multicore_jtag_uart_0_scfifo_w|scfifo:wfifo
 47. Parameter Settings for User Entity Instance: multicore_jtag_uart_0:jtag_uart_0|multicore_jtag_uart_0_scfifo_r:the_multicore_jtag_uart_0_scfifo_r|scfifo:rfifo
 48. Parameter Settings for User Entity Instance: multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_register_bank_a_module:multicore_nios_cpu_register_bank_a
 49. Parameter Settings for User Entity Instance: multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_register_bank_a_module:multicore_nios_cpu_register_bank_a|altsyncram:the_altsyncram
 50. Parameter Settings for User Entity Instance: multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_register_bank_b_module:multicore_nios_cpu_register_bank_b
 51. Parameter Settings for User Entity Instance: multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_register_bank_b_module:multicore_nios_cpu_register_bank_b|altsyncram:the_altsyncram
 52. Parameter Settings for User Entity Instance: multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_oci_debug:the_multicore_nios_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 53. Parameter Settings for User Entity Instance: multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_ocimem:the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram_module:multicore_nios_cpu_ociram_sp_ram
 54. Parameter Settings for User Entity Instance: multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_ocimem:the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram_module:multicore_nios_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 55. Parameter Settings for User Entity Instance: multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_debug_slave_wrapper:the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_tck:the_multicore_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 56. Parameter Settings for User Entity Instance: multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_debug_slave_wrapper:the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_tck:the_multicore_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 57. Parameter Settings for User Entity Instance: multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_debug_slave_wrapper:the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_sysclk:the_multicore_nios_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 58. Parameter Settings for User Entity Instance: multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_debug_slave_wrapper:the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_sysclk:the_multicore_nios_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 59. Parameter Settings for User Entity Instance: multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_debug_slave_wrapper:the_multicore_nios_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:multicore_nios_cpu_debug_slave_phy
 60. Parameter Settings for User Entity Instance: multicore_onchip:onchip
 61. Parameter Settings for User Entity Instance: multicore_onchip:onchip|altsyncram:the_altsyncram
 62. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator
 63. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_instruction_master_translator
 64. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
 65. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_debug_mem_slave_translator
 66. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_s1_translator
 67. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator
 68. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator
 69. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_data_master_agent
 70. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_instruction_master_agent
 71. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
 72. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 73. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
 74. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_debug_mem_slave_agent
 75. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 76. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo
 77. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_s1_agent
 78. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 79. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo
 80. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent
 81. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 82. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo
 83. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent
 84. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 85. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo
 86. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo
 87. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router:router|multicore_mm_interconnect_0_router_default_decode:the_default_decode
 88. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_001:router_001|multicore_mm_interconnect_0_router_001_default_decode:the_default_decode
 89. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_002:router_002|multicore_mm_interconnect_0_router_002_default_decode:the_default_decode
 90. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_003:router_003|multicore_mm_interconnect_0_router_003_default_decode:the_default_decode
 91. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_003:router_004|multicore_mm_interconnect_0_router_003_default_decode:the_default_decode
 92. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_002:router_005|multicore_mm_interconnect_0_router_002_default_decode:the_default_decode
 93. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_006:router_006|multicore_mm_interconnect_0_router_006_default_decode:the_default_decode
 94. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter
 95. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
 96. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb
 97. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 98. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb
 99. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
100. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb
101. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
102. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
103. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
104. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
105. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
106. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter
107. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
108. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter
109. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
110. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
111. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
112. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
113. Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004
114. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller
115. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
116. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
117. Parameter Settings for Inferred Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0
118. scfifo Parameter Settings by Entity Instance
119. altsyncram Parameter Settings by Entity Instance
120. Port Connectivity Checks: "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
121. Port Connectivity Checks: "altera_reset_controller:rst_controller"
122. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter"
123. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
124. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"
125. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
126. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
127. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
128. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_006:router_006|multicore_mm_interconnect_0_router_006_default_decode:the_default_decode"
129. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_003:router_003|multicore_mm_interconnect_0_router_003_default_decode:the_default_decode"
130. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_002:router_002|multicore_mm_interconnect_0_router_002_default_decode:the_default_decode"
131. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_001:router_001|multicore_mm_interconnect_0_router_001_default_decode:the_default_decode"
132. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router:router|multicore_mm_interconnect_0_router_default_decode:the_default_decode"
133. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"
134. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"
135. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent"
136. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo"
137. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent"
138. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo"
139. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_s1_agent"
140. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo"
141. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_debug_mem_slave_agent"
142. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
143. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
144. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_instruction_master_agent"
145. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_data_master_agent"
146. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"
147. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator"
148. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_s1_translator"
149. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_debug_mem_slave_translator"
150. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
151. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_instruction_master_translator"
152. Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator"
153. Port Connectivity Checks: "multicore_sdram:sdram|multicore_sdram_input_efifo_module:the_multicore_sdram_input_efifo_module"
154. Port Connectivity Checks: "multicore_onchip:onchip"
155. Port Connectivity Checks: "multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_debug_slave_wrapper:the_multicore_nios_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:multicore_nios_cpu_debug_slave_phy"
156. Port Connectivity Checks: "multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_debug_slave_wrapper:the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_sysclk:the_multicore_nios_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
157. Port Connectivity Checks: "multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_debug_slave_wrapper:the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_sysclk:the_multicore_nios_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
158. Port Connectivity Checks: "multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_oci_pib:the_multicore_nios_cpu_nios2_oci_pib"
159. Port Connectivity Checks: "multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_oci_fifo:the_multicore_nios_cpu_nios2_oci_fifo|multicore_nios_cpu_nios2_oci_fifo_wrptr_inc:the_multicore_nios_cpu_nios2_oci_fifo_wrptr_inc"
160. Port Connectivity Checks: "multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_oci_dtrace:the_multicore_nios_cpu_nios2_oci_dtrace|multicore_nios_cpu_nios2_oci_td_mode:multicore_nios_cpu_nios2_oci_trc_ctrl_td_mode"
161. Port Connectivity Checks: "multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_oci_itrace:the_multicore_nios_cpu_nios2_oci_itrace"
162. Port Connectivity Checks: "multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_oci_dbrk:the_multicore_nios_cpu_nios2_oci_dbrk"
163. Port Connectivity Checks: "multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_oci_xbrk:the_multicore_nios_cpu_nios2_oci_xbrk"
164. Port Connectivity Checks: "multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_oci_debug:the_multicore_nios_cpu_nios2_oci_debug"
165. Port Connectivity Checks: "multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci"
166. Port Connectivity Checks: "multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_test_bench:the_multicore_nios_cpu_test_bench"
167. Port Connectivity Checks: "multicore_nios:nios"
168. Port Connectivity Checks: "multicore_jtag_uart_0:jtag_uart_0"
169. Port Connectivity Checks: "multicore_clocks:clocks|multicore_clocks_sys_pll:sys_pll|altera_pll:altera_pll_i"
170. Port Connectivity Checks: "multicore_clocks:clocks"
171. Post-Synthesis Netlist Statistics for Top Partition
172. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
173. Elapsed Time Per Partition
174. Analysis & Synthesis Messages
175. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Sep  2 20:32:40 2017       ;
; Quartus Prime Version           ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                   ; MultipleCoreFilter                          ;
; Top-level Entity Name           ; multicore                                   ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1313                                        ;
; Total pins                      ; 49                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 44,160                                      ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; multicore          ; MultipleCoreFilter ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                    ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                                                  ; Library     ;
+-----------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; multicore/synthesis/multicore.v                                                                     ; yes             ; User Verilog HDL File                        ; /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/multicore.v                                                                     ; multicore   ;
; multicore/synthesis/submodules/altera_reset_controller.v                                            ; yes             ; User Verilog HDL File                        ; /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/altera_reset_controller.v                                            ; multicore   ;
; multicore/synthesis/submodules/altera_reset_synchronizer.v                                          ; yes             ; User Verilog HDL File                        ; /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/altera_reset_synchronizer.v                                          ; multicore   ;
; multicore/synthesis/submodules/multicore_irq_mapper.sv                                              ; yes             ; User SystemVerilog HDL File                  ; /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_irq_mapper.sv                                              ; multicore   ;
; multicore/synthesis/submodules/multicore_mm_interconnect_0.v                                        ; yes             ; User Verilog HDL File                        ; /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0.v                                        ; multicore   ;
; multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter_004.v                  ; yes             ; User Verilog HDL File                        ; /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter_004.v                  ; multicore   ;
; multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv ; multicore   ;
; multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; User Verilog HDL File                        ; /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter.v                      ; multicore   ;
; multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; User SystemVerilog HDL File                  ; /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; multicore   ;
; multicore/synthesis/submodules/altera_merlin_width_adapter.sv                                       ; yes             ; User SystemVerilog HDL File                  ; /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/altera_merlin_width_adapter.sv                                       ; multicore   ;
; multicore/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                  ; yes             ; User SystemVerilog HDL File                  ; /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                  ; multicore   ;
; multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_mux_001.sv                           ; yes             ; User SystemVerilog HDL File                  ; /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_mux_001.sv                           ; multicore   ;
; multicore/synthesis/submodules/altera_merlin_arbitrator.sv                                          ; yes             ; User SystemVerilog HDL File                  ; /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/altera_merlin_arbitrator.sv                                          ; multicore   ;
; multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_mux.sv                               ; multicore   ;
; multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_demux_001.sv                         ; yes             ; User SystemVerilog HDL File                  ; /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_demux_001.sv                         ; multicore   ;
; multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_demux.sv                             ; multicore   ;
; multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_mux_001.sv                           ; yes             ; User SystemVerilog HDL File                  ; /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_mux_001.sv                           ; multicore   ;
; multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_mux.sv                               ; multicore   ;
; multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_demux_001.sv                         ; yes             ; User SystemVerilog HDL File                  ; /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_demux_001.sv                         ; multicore   ;
; multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_demux.sv                             ; multicore   ;
; multicore/synthesis/submodules/altera_merlin_burst_adapter.sv                                       ; yes             ; User SystemVerilog HDL File                  ; /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/altera_merlin_burst_adapter.sv                                       ; multicore   ;
; multicore/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                                ; yes             ; User SystemVerilog HDL File                  ; /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                                ; multicore   ;
; multicore/synthesis/submodules/multicore_mm_interconnect_0_router_006.sv                            ; yes             ; User SystemVerilog HDL File                  ; /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_006.sv                            ; multicore   ;
; multicore/synthesis/submodules/multicore_mm_interconnect_0_router_003.sv                            ; yes             ; User SystemVerilog HDL File                  ; /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_003.sv                            ; multicore   ;
; multicore/synthesis/submodules/multicore_mm_interconnect_0_router_002.sv                            ; yes             ; User SystemVerilog HDL File                  ; /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_002.sv                            ; multicore   ;
; multicore/synthesis/submodules/multicore_mm_interconnect_0_router_001.sv                            ; yes             ; User SystemVerilog HDL File                  ; /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_001.sv                            ; multicore   ;
; multicore/synthesis/submodules/multicore_mm_interconnect_0_router.sv                                ; yes             ; User SystemVerilog HDL File                  ; /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_router.sv                                ; multicore   ;
; multicore/synthesis/submodules/altera_avalon_sc_fifo.v                                              ; yes             ; User Verilog HDL File                        ; /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/altera_avalon_sc_fifo.v                                              ; multicore   ;
; multicore/synthesis/submodules/altera_merlin_slave_agent.sv                                         ; yes             ; User SystemVerilog HDL File                  ; /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/altera_merlin_slave_agent.sv                                         ; multicore   ;
; multicore/synthesis/submodules/altera_merlin_master_agent.sv                                        ; yes             ; User SystemVerilog HDL File                  ; /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/altera_merlin_master_agent.sv                                        ; multicore   ;
; multicore/synthesis/submodules/altera_merlin_slave_translator.sv                                    ; yes             ; User SystemVerilog HDL File                  ; /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/altera_merlin_slave_translator.sv                                    ; multicore   ;
; multicore/synthesis/submodules/altera_merlin_master_translator.sv                                   ; yes             ; User SystemVerilog HDL File                  ; /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/altera_merlin_master_translator.sv                                   ; multicore   ;
; multicore/synthesis/submodules/multicore_sdram.v                                                    ; yes             ; User Verilog HDL File                        ; /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_sdram.v                                                    ; multicore   ;
; multicore/synthesis/submodules/multicore_onchip.hex                                                 ; yes             ; User Hexadecimal (Intel-Format) File         ; /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_onchip.hex                                                 ; multicore   ;
; multicore/synthesis/submodules/multicore_onchip.v                                                   ; yes             ; User Verilog HDL File                        ; /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_onchip.v                                                   ; multicore   ;
; multicore/synthesis/submodules/multicore_nios.v                                                     ; yes             ; User Verilog HDL File                        ; /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios.v                                                     ; multicore   ;
; multicore/synthesis/submodules/multicore_nios_cpu.v                                                 ; yes             ; User Verilog HDL File                        ; /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v                                                 ; multicore   ;
; multicore/synthesis/submodules/multicore_nios_cpu_debug_slave_wrapper.v                             ; yes             ; User Verilog HDL File                        ; /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu_debug_slave_wrapper.v                             ; multicore   ;
; multicore/synthesis/submodules/multicore_nios_cpu_test_bench.v                                      ; yes             ; User Verilog HDL File                        ; /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu_test_bench.v                                      ; multicore   ;
; multicore/synthesis/submodules/multicore_nios_cpu_debug_slave_tck.v                                 ; yes             ; User Verilog HDL File                        ; /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu_debug_slave_tck.v                                 ; multicore   ;
; multicore/synthesis/submodules/multicore_nios_cpu_debug_slave_sysclk.v                              ; yes             ; User Verilog HDL File                        ; /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu_debug_slave_sysclk.v                              ; multicore   ;
; multicore/synthesis/submodules/multicore_leds.v                                                     ; yes             ; User Verilog HDL File                        ; /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_leds.v                                                     ; multicore   ;
; multicore/synthesis/submodules/multicore_jtag_uart_0.v                                              ; yes             ; User Verilog HDL File                        ; /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_jtag_uart_0.v                                              ; multicore   ;
; multicore/synthesis/submodules/multicore_clocks.v                                                   ; yes             ; User Verilog HDL File                        ; /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_clocks.v                                                   ; multicore   ;
; multicore/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v                          ; yes             ; User Verilog HDL File                        ; /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v                          ; multicore   ;
; multicore/synthesis/submodules/multicore_clocks_sys_pll.v                                           ; yes             ; User Verilog HDL File                        ; /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_clocks_sys_pll.v                                           ; multicore   ;
; altera_pll.v                                                                                        ; yes             ; Megafunction                                 ; /home/sebastian95/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_pll.v                                                                                                            ;             ;
; scfifo.tdf                                                                                          ; yes             ; Megafunction                                 ; /home/sebastian95/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf                                                                                                              ;             ;
; a_regfifo.inc                                                                                       ; yes             ; Megafunction                                 ; /home/sebastian95/intelFPGA_lite/16.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                                                           ;             ;
; a_dpfifo.inc                                                                                        ; yes             ; Megafunction                                 ; /home/sebastian95/intelFPGA_lite/16.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                                            ;             ;
; a_i2fifo.inc                                                                                        ; yes             ; Megafunction                                 ; /home/sebastian95/intelFPGA_lite/16.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                                            ;             ;
; a_fffifo.inc                                                                                        ; yes             ; Megafunction                                 ; /home/sebastian95/intelFPGA_lite/16.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                                                            ;             ;
; a_f2fifo.inc                                                                                        ; yes             ; Megafunction                                 ; /home/sebastian95/intelFPGA_lite/16.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                                            ;             ;
; aglobal161.inc                                                                                      ; yes             ; Megafunction                                 ; /home/sebastian95/intelFPGA_lite/16.1/quartus/libraries/megafunctions/aglobal161.inc                                                                                                          ;             ;
; db/scfifo_3291.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/scfifo_3291.tdf                                                                                  ;             ;
; db/a_dpfifo_5771.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/a_dpfifo_5771.tdf                                                                                ;             ;
; db/a_fefifo_7cf.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/a_fefifo_7cf.tdf                                                                                 ;             ;
; db/cntr_vg7.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/cntr_vg7.tdf                                                                                     ;             ;
; db/altsyncram_7pu1.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/altsyncram_7pu1.tdf                                                                              ;             ;
; db/cntr_jgb.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/cntr_jgb.tdf                                                                                     ;             ;
; alt_jtag_atlantic.v                                                                                 ; yes             ; Encrypted Megafunction                       ; /home/sebastian95/intelFPGA_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                                                     ;             ;
; altera_sld_agent_endpoint.vhd                                                                       ; yes             ; Megafunction                                 ; /home/sebastian95/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd                                                                                           ;             ;
; altera_fabric_endpoint.vhd                                                                          ; yes             ; Megafunction                                 ; /home/sebastian95/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd                                                                                              ;             ;
; altsyncram.tdf                                                                                      ; yes             ; Megafunction                                 ; /home/sebastian95/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                          ;             ;
; stratix_ram_block.inc                                                                               ; yes             ; Megafunction                                 ; /home/sebastian95/intelFPGA_lite/16.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                                   ;             ;
; lpm_mux.inc                                                                                         ; yes             ; Megafunction                                 ; /home/sebastian95/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                             ;             ;
; lpm_decode.inc                                                                                      ; yes             ; Megafunction                                 ; /home/sebastian95/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                          ;             ;
; a_rdenreg.inc                                                                                       ; yes             ; Megafunction                                 ; /home/sebastian95/intelFPGA_lite/16.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                           ;             ;
; altrom.inc                                                                                          ; yes             ; Megafunction                                 ; /home/sebastian95/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altrom.inc                                                                                                              ;             ;
; altram.inc                                                                                          ; yes             ; Megafunction                                 ; /home/sebastian95/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altram.inc                                                                                                              ;             ;
; altdpram.inc                                                                                        ; yes             ; Megafunction                                 ; /home/sebastian95/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altdpram.inc                                                                                                            ;             ;
; db/altsyncram_msi1.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/altsyncram_msi1.tdf                                                                              ;             ;
; altera_std_synchronizer.v                                                                           ; yes             ; Megafunction                                 ; /home/sebastian95/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                                               ;             ;
; db/altsyncram_qid1.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/altsyncram_qid1.tdf                                                                              ;             ;
; sld_virtual_jtag_basic.v                                                                            ; yes             ; Megafunction                                 ; /home/sebastian95/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                                                ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                       ; yes             ; Encrypted Megafunction                       ; /home/sebastian95/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                           ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                   ; yes             ; Encrypted Megafunction                       ; /home/sebastian95/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                                       ;             ;
; db/altsyncram_hkm1.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/altsyncram_hkm1.tdf                                                                              ;             ;
; sld_hub.vhd                                                                                         ; yes             ; Encrypted Megafunction                       ; /home/sebastian95/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                             ; altera_sld  ;
; db/ip/sldc78877da/alt_sld_fab.v                                                                     ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/ip/sldc78877da/alt_sld_fab.v                                                                     ; alt_sld_fab ;
; db/ip/sldc78877da/submodules/alt_sld_fab_alt_sld_fab.v                                              ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/ip/sldc78877da/submodules/alt_sld_fab_alt_sld_fab.v                                              ; alt_sld_fab ;
; db/ip/sldc78877da/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/ip/sldc78877da/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                       ; alt_sld_fab ;
; db/ip/sldc78877da/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                    ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/ip/sldc78877da/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                    ; alt_sld_fab ;
; db/ip/sldc78877da/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                  ; yes             ; Encrypted Auto-Found VHDL File               ; /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/ip/sldc78877da/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                  ; alt_sld_fab ;
; db/ip/sldc78877da/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                    ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/ip/sldc78877da/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                    ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                    ; yes             ; Encrypted Megafunction                       ; /home/sebastian95/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                        ;             ;
; sld_rom_sr.vhd                                                                                      ; yes             ; Encrypted Megafunction                       ; /home/sebastian95/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                          ;             ;
; db/altsyncram_40n1.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/altsyncram_40n1.tdf                                                                              ;             ;
+-----------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                   ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                           ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 1036                                                                                            ;
;                                             ;                                                                                                 ;
; Combinational ALUT usage for logic          ; 1627                                                                                            ;
;     -- 7 input functions                    ; 35                                                                                              ;
;     -- 6 input functions                    ; 261                                                                                             ;
;     -- 5 input functions                    ; 311                                                                                             ;
;     -- 4 input functions                    ; 337                                                                                             ;
;     -- <=3 input functions                  ; 683                                                                                             ;
;                                             ;                                                                                                 ;
; Dedicated logic registers                   ; 1313                                                                                            ;
;                                             ;                                                                                                 ;
; I/O pins                                    ; 49                                                                                              ;
; Total MLAB memory bits                      ; 0                                                                                               ;
; Total block memory bits                     ; 44160                                                                                           ;
;                                             ;                                                                                                 ;
; Total DSP Blocks                            ; 0                                                                                               ;
;                                             ;                                                                                                 ;
; Total PLLs                                  ; 2                                                                                               ;
;     -- PLLs                                 ; 2                                                                                               ;
;                                             ;                                                                                                 ;
; Maximum fan-out node                        ; multicore_clocks:clocks|multicore_clocks_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 1304                                                                                            ;
; Total fan-out                               ; 13463                                                                                           ;
; Average fan-out                             ; 4.17                                                                                            ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                   ; Entity Name                               ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+
; |multicore                                                                                                                              ; 1627 (1)            ; 1313 (0)                  ; 44160             ; 0          ; 49   ; 0            ; |multicore                                                                                                                                                                                                                                                                                                                                            ; multicore                                 ; multicore    ;
;    |altera_reset_controller:rst_controller|                                                                                             ; 7 (6)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |multicore|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                     ; altera_reset_controller                   ; multicore    ;
;       |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                                  ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |multicore|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                      ; altera_reset_synchronizer                 ; multicore    ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                      ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |multicore|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                          ; altera_reset_synchronizer                 ; multicore    ;
;    |multicore_clocks:clocks|                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_clocks:clocks                                                                                                                                                                                                                                                                                                                    ; multicore_clocks                          ; multicore    ;
;       |multicore_clocks_sys_pll:sys_pll|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_clocks:clocks|multicore_clocks_sys_pll:sys_pll                                                                                                                                                                                                                                                                                   ; multicore_clocks_sys_pll                  ; multicore    ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_clocks:clocks|multicore_clocks_sys_pll:sys_pll|altera_pll:altera_pll_i                                                                                                                                                                                                                                                           ; altera_pll                                ; work         ;
;    |multicore_jtag_uart_0:jtag_uart_0|                                                                                                  ; 114 (34)            ; 113 (13)                  ; 1024              ; 0          ; 0    ; 0            ; |multicore|multicore_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                          ; multicore_jtag_uart_0                     ; multicore    ;
;       |alt_jtag_atlantic:multicore_jtag_uart_0_alt_jtag_atlantic|                                                                       ; 32 (32)             ; 60 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:multicore_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                ; alt_jtag_atlantic                         ; work         ;
;       |multicore_jtag_uart_0_scfifo_r:the_multicore_jtag_uart_0_scfifo_r|                                                               ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |multicore|multicore_jtag_uart_0:jtag_uart_0|multicore_jtag_uart_0_scfifo_r:the_multicore_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                        ; multicore_jtag_uart_0_scfifo_r            ; multicore    ;
;          |scfifo:rfifo|                                                                                                                 ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |multicore|multicore_jtag_uart_0:jtag_uart_0|multicore_jtag_uart_0_scfifo_r:the_multicore_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                           ; scfifo                                    ; work         ;
;             |scfifo_3291:auto_generated|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |multicore|multicore_jtag_uart_0:jtag_uart_0|multicore_jtag_uart_0_scfifo_r:the_multicore_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                ; scfifo_3291                               ; work         ;
;                |a_dpfifo_5771:dpfifo|                                                                                                   ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |multicore|multicore_jtag_uart_0:jtag_uart_0|multicore_jtag_uart_0_scfifo_r:the_multicore_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                           ; a_dpfifo_5771                             ; work         ;
;                   |a_fefifo_7cf:fifo_state|                                                                                             ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_jtag_uart_0:jtag_uart_0|multicore_jtag_uart_0_scfifo_r:the_multicore_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                   ; a_fefifo_7cf                              ; work         ;
;                      |cntr_vg7:count_usedw|                                                                                             ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_jtag_uart_0:jtag_uart_0|multicore_jtag_uart_0_scfifo_r:the_multicore_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                              ; cntr_vg7                                  ; work         ;
;                   |altsyncram_7pu1:FIFOram|                                                                                             ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |multicore|multicore_jtag_uart_0:jtag_uart_0|multicore_jtag_uart_0_scfifo_r:the_multicore_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                   ; altsyncram_7pu1                           ; work         ;
;                   |cntr_jgb:rd_ptr_count|                                                                                               ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_jtag_uart_0:jtag_uart_0|multicore_jtag_uart_0_scfifo_r:the_multicore_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                     ; cntr_jgb                                  ; work         ;
;                   |cntr_jgb:wr_ptr|                                                                                                     ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_jtag_uart_0:jtag_uart_0|multicore_jtag_uart_0_scfifo_r:the_multicore_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                           ; cntr_jgb                                  ; work         ;
;       |multicore_jtag_uart_0_scfifo_w:the_multicore_jtag_uart_0_scfifo_w|                                                               ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |multicore|multicore_jtag_uart_0:jtag_uart_0|multicore_jtag_uart_0_scfifo_w:the_multicore_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                        ; multicore_jtag_uart_0_scfifo_w            ; multicore    ;
;          |scfifo:wfifo|                                                                                                                 ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |multicore|multicore_jtag_uart_0:jtag_uart_0|multicore_jtag_uart_0_scfifo_w:the_multicore_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                           ; scfifo                                    ; work         ;
;             |scfifo_3291:auto_generated|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |multicore|multicore_jtag_uart_0:jtag_uart_0|multicore_jtag_uart_0_scfifo_w:the_multicore_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                ; scfifo_3291                               ; work         ;
;                |a_dpfifo_5771:dpfifo|                                                                                                   ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |multicore|multicore_jtag_uart_0:jtag_uart_0|multicore_jtag_uart_0_scfifo_w:the_multicore_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                           ; a_dpfifo_5771                             ; work         ;
;                   |a_fefifo_7cf:fifo_state|                                                                                             ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_jtag_uart_0:jtag_uart_0|multicore_jtag_uart_0_scfifo_w:the_multicore_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                   ; a_fefifo_7cf                              ; work         ;
;                      |cntr_vg7:count_usedw|                                                                                             ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_jtag_uart_0:jtag_uart_0|multicore_jtag_uart_0_scfifo_w:the_multicore_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                              ; cntr_vg7                                  ; work         ;
;                   |altsyncram_7pu1:FIFOram|                                                                                             ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |multicore|multicore_jtag_uart_0:jtag_uart_0|multicore_jtag_uart_0_scfifo_w:the_multicore_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                   ; altsyncram_7pu1                           ; work         ;
;                   |cntr_jgb:rd_ptr_count|                                                                                               ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_jtag_uart_0:jtag_uart_0|multicore_jtag_uart_0_scfifo_w:the_multicore_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                     ; cntr_jgb                                  ; work         ;
;                   |cntr_jgb:wr_ptr|                                                                                                     ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_jtag_uart_0:jtag_uart_0|multicore_jtag_uart_0_scfifo_w:the_multicore_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                           ; cntr_jgb                                  ; work         ;
;    |multicore_leds:leds|                                                                                                                ; 13 (13)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_leds:leds                                                                                                                                                                                                                                                                                                                        ; multicore_leds                            ; multicore    ;
;    |multicore_mm_interconnect_0:mm_interconnect_0|                                                                                      ; 416 (0)             ; 258 (0)                   ; 128               ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                              ; multicore_mm_interconnect_0               ; multicore    ;
;       |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                              ; 6 (6)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                     ; multicore    ;
;       |altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                     ; multicore    ;
;       |altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|                                                                       ; 10 (10)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                     ; multicore    ;
;       |altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|                                                                                  ; 9 (9)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                     ; multicore    ;
;       |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                                                                 ; 15 (15)             ; 26 (26)                   ; 128               ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                     ; multicore    ;
;          |altsyncram:mem_rtl_0|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                         ; altsyncram                                ; work         ;
;             |altsyncram_40n1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated                                                                                                                                                                                          ; altsyncram_40n1                           ; work         ;
;       |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                                   ; 33 (33)             ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                     ; multicore    ;
;       |altera_merlin_master_agent:nios_instruction_master_agent|                                                                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_instruction_master_agent                                                                                                                                                                                                                                     ; altera_merlin_master_agent                ; multicore    ;
;       |altera_merlin_master_translator:nios_data_master_translator|                                                                     ; 7 (7)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator                                                                                                                                                                                                                                  ; altera_merlin_master_translator           ; multicore    ;
;       |altera_merlin_master_translator:nios_instruction_master_translator|                                                              ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_instruction_master_translator                                                                                                                                                                                                                           ; altera_merlin_master_translator           ; multicore    ;
;       |altera_merlin_slave_agent:leds_s1_agent|                                                                                         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent                                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                 ; multicore    ;
;       |altera_merlin_slave_agent:sdram_s1_agent|                                                                                        ; 18 (12)             ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                 ; multicore    ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                                                ; 6 (6)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                       ; altera_merlin_burst_uncompressor          ; multicore    ;
;       |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                         ; 5 (5)               ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                      ; altera_merlin_slave_translator            ; multicore    ;
;       |altera_merlin_slave_translator:leds_s1_translator|                                                                               ; 6 (6)               ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator                                                                                                                                                                                                                                            ; altera_merlin_slave_translator            ; multicore    ;
;       |altera_merlin_slave_translator:nios_debug_mem_slave_translator|                                                                  ; 1 (1)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_debug_mem_slave_translator                                                                                                                                                                                                                               ; altera_merlin_slave_translator            ; multicore    ;
;       |altera_merlin_slave_translator:onchip_s1_translator|                                                                             ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_s1_translator                                                                                                                                                                                                                                          ; altera_merlin_slave_translator            ; multicore    ;
;       |altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|                                                                          ; 46 (46)             ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                                                                                                       ; altera_merlin_width_adapter               ; multicore    ;
;       |altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|                                                                          ; 18 (18)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                                                                                                       ; altera_merlin_width_adapter               ; multicore    ;
;       |multicore_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                 ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                              ; multicore_mm_interconnect_0_cmd_demux     ; multicore    ;
;       |multicore_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                         ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                      ; multicore_mm_interconnect_0_cmd_demux_001 ; multicore    ;
;       |multicore_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                                             ; 53 (49)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                          ; multicore_mm_interconnect_0_cmd_mux_001   ; multicore    ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                             ; altera_merlin_arbitrator                  ; multicore    ;
;       |multicore_mm_interconnect_0_cmd_mux_001:cmd_mux_002|                                                                             ; 53 (49)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                                                                                                          ; multicore_mm_interconnect_0_cmd_mux_001   ; multicore    ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                             ; altera_merlin_arbitrator                  ; multicore    ;
;       |multicore_mm_interconnect_0_cmd_mux_001:cmd_mux_004|                                                                             ; 53 (49)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_001:cmd_mux_004                                                                                                                                                                                                                                          ; multicore_mm_interconnect_0_cmd_mux_001   ; multicore    ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                             ; altera_merlin_arbitrator                  ; multicore    ;
;       |multicore_mm_interconnect_0_router:router|                                                                                       ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router:router                                                                                                                                                                                                                                                    ; multicore_mm_interconnect_0_router        ; multicore    ;
;       |multicore_mm_interconnect_0_router_001:router_001|                                                                               ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                            ; multicore_mm_interconnect_0_router_001    ; multicore    ;
;       |multicore_mm_interconnect_0_rsp_demux_001:rsp_demux_001|                                                                         ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                                                                                      ; multicore_mm_interconnect_0_rsp_demux_001 ; multicore    ;
;       |multicore_mm_interconnect_0_rsp_demux_001:rsp_demux_002|                                                                         ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                                                                                                                                                                                      ; multicore_mm_interconnect_0_rsp_demux_001 ; multicore    ;
;       |multicore_mm_interconnect_0_rsp_demux_001:rsp_demux_004|                                                                         ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_demux_001:rsp_demux_004                                                                                                                                                                                                                                      ; multicore_mm_interconnect_0_rsp_demux_001 ; multicore    ;
;       |multicore_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                     ; 31 (31)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                  ; multicore_mm_interconnect_0_rsp_mux       ; multicore    ;
;       |multicore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                          ; multicore_mm_interconnect_0_rsp_mux_001   ; multicore    ;
;    |multicore_nios:nios|                                                                                                                ; 734 (0)             ; 585 (0)                   ; 10240             ; 0          ; 0    ; 0            ; |multicore|multicore_nios:nios                                                                                                                                                                                                                                                                                                                        ; multicore_nios                            ; multicore    ;
;       |multicore_nios_cpu:cpu|                                                                                                          ; 734 (573)           ; 585 (316)                 ; 10240             ; 0          ; 0    ; 0            ; |multicore|multicore_nios:nios|multicore_nios_cpu:cpu                                                                                                                                                                                                                                                                                                 ; multicore_nios_cpu                        ; multicore    ;
;          |multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|                                                                ; 161 (5)             ; 269 (80)                  ; 8192              ; 0          ; 0    ; 0            ; |multicore|multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci                                                                                                                                                                                                                                   ; multicore_nios_cpu_nios2_oci              ; multicore    ;
;             |multicore_nios_cpu_debug_slave_wrapper:the_multicore_nios_cpu_debug_slave_wrapper|                                         ; 63 (0)              ; 96 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_debug_slave_wrapper:the_multicore_nios_cpu_debug_slave_wrapper                                                                                                                                                 ; multicore_nios_cpu_debug_slave_wrapper    ; multicore    ;
;                |multicore_nios_cpu_debug_slave_sysclk:the_multicore_nios_cpu_debug_slave_sysclk|                                        ; 6 (6)               ; 49 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_debug_slave_wrapper:the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_sysclk:the_multicore_nios_cpu_debug_slave_sysclk                                                                 ; multicore_nios_cpu_debug_slave_sysclk     ; multicore    ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_debug_slave_wrapper:the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_sysclk:the_multicore_nios_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3            ; altera_std_synchronizer                   ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_debug_slave_wrapper:the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_sysclk:the_multicore_nios_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4            ; altera_std_synchronizer                   ; work         ;
;                |multicore_nios_cpu_debug_slave_tck:the_multicore_nios_cpu_debug_slave_tck|                                              ; 53 (53)             ; 47 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_debug_slave_wrapper:the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_tck:the_multicore_nios_cpu_debug_slave_tck                                                                       ; multicore_nios_cpu_debug_slave_tck        ; multicore    ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_debug_slave_wrapper:the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_tck:the_multicore_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1                  ; altera_std_synchronizer                   ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_debug_slave_wrapper:the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_tck:the_multicore_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2                  ; altera_std_synchronizer                   ; work         ;
;                |sld_virtual_jtag_basic:multicore_nios_cpu_debug_slave_phy|                                                              ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_debug_slave_wrapper:the_multicore_nios_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:multicore_nios_cpu_debug_slave_phy                                                                                       ; sld_virtual_jtag_basic                    ; work         ;
;             |multicore_nios_cpu_nios2_avalon_reg:the_multicore_nios_cpu_nios2_avalon_reg|                                               ; 8 (8)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_avalon_reg:the_multicore_nios_cpu_nios2_avalon_reg                                                                                                                                                       ; multicore_nios_cpu_nios2_avalon_reg       ; multicore    ;
;             |multicore_nios_cpu_nios2_oci_break:the_multicore_nios_cpu_nios2_oci_break|                                                 ; 2 (2)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_oci_break:the_multicore_nios_cpu_nios2_oci_break                                                                                                                                                         ; multicore_nios_cpu_nios2_oci_break        ; multicore    ;
;             |multicore_nios_cpu_nios2_oci_debug:the_multicore_nios_cpu_nios2_oci_debug|                                                 ; 6 (6)               ; 9 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_oci_debug:the_multicore_nios_cpu_nios2_oci_debug                                                                                                                                                         ; multicore_nios_cpu_nios2_oci_debug        ; multicore    ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                                                    ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_oci_debug:the_multicore_nios_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                     ; altera_std_synchronizer                   ; work         ;
;             |multicore_nios_cpu_nios2_ocimem:the_multicore_nios_cpu_nios2_ocimem|                                                       ; 77 (77)             ; 49 (49)                   ; 8192              ; 0          ; 0    ; 0            ; |multicore|multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_ocimem:the_multicore_nios_cpu_nios2_ocimem                                                                                                                                                               ; multicore_nios_cpu_nios2_ocimem           ; multicore    ;
;                |multicore_nios_cpu_ociram_sp_ram_module:multicore_nios_cpu_ociram_sp_ram|                                               ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |multicore|multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_ocimem:the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram_module:multicore_nios_cpu_ociram_sp_ram                                                                                      ; multicore_nios_cpu_ociram_sp_ram_module   ; multicore    ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |multicore|multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_ocimem:the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram_module:multicore_nios_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                            ; altsyncram                                ; work         ;
;                      |altsyncram_qid1:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |multicore|multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_ocimem:the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram_module:multicore_nios_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated                             ; altsyncram_qid1                           ; work         ;
;          |multicore_nios_cpu_register_bank_a_module:multicore_nios_cpu_register_bank_a|                                                 ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |multicore|multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_register_bank_a_module:multicore_nios_cpu_register_bank_a                                                                                                                                                                                                                    ; multicore_nios_cpu_register_bank_a_module ; multicore    ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |multicore|multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_register_bank_a_module:multicore_nios_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                          ; altsyncram                                ; work         ;
;                |altsyncram_msi1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |multicore|multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_register_bank_a_module:multicore_nios_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated                                                                                                                                                           ; altsyncram_msi1                           ; work         ;
;          |multicore_nios_cpu_register_bank_b_module:multicore_nios_cpu_register_bank_b|                                                 ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |multicore|multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_register_bank_b_module:multicore_nios_cpu_register_bank_b                                                                                                                                                                                                                    ; multicore_nios_cpu_register_bank_b_module ; multicore    ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |multicore|multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_register_bank_b_module:multicore_nios_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                          ; altsyncram                                ; work         ;
;                |altsyncram_msi1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |multicore|multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_register_bank_b_module:multicore_nios_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated                                                                                                                                                           ; altsyncram_msi1                           ; work         ;
;    |multicore_onchip:onchip|                                                                                                            ; 1 (1)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |multicore|multicore_onchip:onchip                                                                                                                                                                                                                                                                                                                    ; multicore_onchip                          ; multicore    ;
;       |altsyncram:the_altsyncram|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |multicore|multicore_onchip:onchip|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                          ; altsyncram                                ; work         ;
;          |altsyncram_hkm1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |multicore|multicore_onchip:onchip|altsyncram:the_altsyncram|altsyncram_hkm1:auto_generated                                                                                                                                                                                                                                                           ; altsyncram_hkm1                           ; work         ;
;    |multicore_sdram:sdram|                                                                                                              ; 229 (176)           ; 248 (156)                 ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_sdram:sdram                                                                                                                                                                                                                                                                                                                      ; multicore_sdram                           ; multicore    ;
;       |multicore_sdram_input_efifo_module:the_multicore_sdram_input_efifo_module|                                                       ; 53 (53)             ; 92 (92)                   ; 0                 ; 0          ; 0    ; 0            ; |multicore|multicore_sdram:sdram|multicore_sdram_input_efifo_module:the_multicore_sdram_input_efifo_module                                                                                                                                                                                                                                            ; multicore_sdram_input_efifo_module        ; multicore    ;
;    |sld_hub:auto_hub|                                                                                                                   ; 112 (1)             ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |multicore|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                   ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 111 (0)             ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |multicore|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input               ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 111 (0)             ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |multicore|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                               ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 111 (1)             ; 85 (6)                    ; 0                 ; 0          ; 0    ; 0            ; |multicore|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                   ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 110 (0)             ; 79 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |multicore|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric         ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 110 (75)            ; 79 (51)                   ; 0                 ; 0          ; 0    ; 0            ; |multicore|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                              ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 16 (16)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |multicore|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                                ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |multicore|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                            ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------+
; Name                                                                                                                                                                                                                                                                                                                      ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------+
; multicore_jtag_uart_0:jtag_uart_0|multicore_jtag_uart_0_scfifo_r:the_multicore_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                       ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                 ;
; multicore_jtag_uart_0:jtag_uart_0|multicore_jtag_uart_0_scfifo_w:the_multicore_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                       ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ALTSYNCRAM                                                                                                                                                              ; AUTO ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128   ; None                 ;
; multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_ocimem:the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram_module:multicore_nios_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192  ; None                 ;
; multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_register_bank_a_module:multicore_nios_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None                 ;
; multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_register_bank_b_module:multicore_nios_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None                 ;
; multicore_onchip:onchip|altsyncram:the_altsyncram|altsyncram_hkm1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                               ; AUTO ; Single Port      ; 1024         ; 32           ; --           ; --           ; 32768 ; multicore_onchip.hex ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                  ;
+--------+------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                       ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                ; IP Include File ;
+--------+------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; N/A    ; Qsys                               ; 16.1    ; N/A          ; N/A          ; |multicore                                                                                                                                                                                                                                                                     ; multicore.qsys  ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |multicore|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |multicore|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |multicore|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |multicore|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |multicore|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; altera_pll                         ; 16.1    ; N/A          ; N/A          ; |multicore|multicore_clocks:clocks|multicore_clocks_sys_pll:sys_pll                                                                                                                                                                                                            ; multicore.qsys  ;
; Altera ; altera_irq_mapper                  ; 16.1    ; N/A          ; N/A          ; |multicore|multicore_irq_mapper:irq_mapper                                                                                                                                                                                                                                     ; multicore.qsys  ;
; Altera ; altera_avalon_jtag_uart            ; 16.1    ; N/A          ; N/A          ; |multicore|multicore_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                   ; multicore.qsys  ;
; Altera ; altera_avalon_pio                  ; 16.1    ; N/A          ; N/A          ; |multicore|multicore_leds:leds                                                                                                                                                                                                                                                 ; multicore.qsys  ;
; Altera ; altera_mm_interconnect             ; 16.1    ; N/A          ; N/A          ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                       ; multicore.qsys  ;
; Altera ; altera_avalon_st_adapter           ; 16.1    ; N/A          ; N/A          ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                       ; multicore.qsys  ;
; Altera ; error_adapter                      ; 16.1    ; N/A          ; N/A          ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|multicore_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                         ; multicore.qsys  ;
; Altera ; altera_avalon_st_adapter           ; 16.1    ; N/A          ; N/A          ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                   ; multicore.qsys  ;
; Altera ; error_adapter                      ; 16.1    ; N/A          ; N/A          ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|multicore_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                     ; multicore.qsys  ;
; Altera ; altera_avalon_st_adapter           ; 16.1    ; N/A          ; N/A          ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                   ; multicore.qsys  ;
; Altera ; error_adapter                      ; 16.1    ; N/A          ; N/A          ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|multicore_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                     ; multicore.qsys  ;
; Altera ; altera_avalon_st_adapter           ; 16.1    ; N/A          ; N/A          ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                   ; multicore.qsys  ;
; Altera ; error_adapter                      ; 16.1    ; N/A          ; N/A          ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|multicore_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                     ; multicore.qsys  ;
; Altera ; altera_avalon_st_adapter           ; 16.1    ; N/A          ; N/A          ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004                                                                                                                                               ; multicore.qsys  ;
; Altera ; error_adapter                      ; 16.1    ; N/A          ; N/A          ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004|multicore_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0                                                             ; multicore.qsys  ;
; Altera ; altera_merlin_demultiplexer        ; 16.1    ; N/A          ; N/A          ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                       ; multicore.qsys  ;
; Altera ; altera_merlin_demultiplexer        ; 16.1    ; N/A          ; N/A          ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                               ; multicore.qsys  ;
; Altera ; altera_merlin_multiplexer          ; 16.1    ; N/A          ; N/A          ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                           ; multicore.qsys  ;
; Altera ; altera_merlin_multiplexer          ; 16.1    ; N/A          ; N/A          ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                   ; multicore.qsys  ;
; Altera ; altera_merlin_multiplexer          ; 16.1    ; N/A          ; N/A          ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                                   ; multicore.qsys  ;
; Altera ; altera_merlin_multiplexer          ; 16.1    ; N/A          ; N/A          ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                       ; multicore.qsys  ;
; Altera ; altera_merlin_multiplexer          ; 16.1    ; N/A          ; N/A          ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_001:cmd_mux_004                                                                                                                                                                   ; multicore.qsys  ;
; Altera ; altera_merlin_slave_agent          ; 16.1    ; N/A          ; N/A          ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                                                         ; multicore.qsys  ;
; Altera ; altera_avalon_sc_fifo              ; 16.1    ; N/A          ; N/A          ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                    ; multicore.qsys  ;
; Altera ; altera_merlin_slave_translator     ; 16.1    ; N/A          ; N/A          ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                               ; multicore.qsys  ;
; Altera ; altera_merlin_slave_agent          ; 16.1    ; N/A          ; N/A          ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent                                                                                                                                                                               ; multicore.qsys  ;
; Altera ; altera_avalon_sc_fifo              ; 16.1    ; N/A          ; N/A          ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo                                                                                                                                                                          ; multicore.qsys  ;
; Altera ; altera_merlin_slave_translator     ; 16.1    ; N/A          ; N/A          ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator                                                                                                                                                                     ; multicore.qsys  ;
; Altera ; altera_merlin_master_agent         ; 16.1    ; N/A          ; N/A          ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_data_master_agent                                                                                                                                                                     ; multicore.qsys  ;
; Altera ; altera_merlin_master_translator    ; 16.1    ; N/A          ; N/A          ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator                                                                                                                                                           ; multicore.qsys  ;
; Altera ; altera_merlin_slave_agent          ; 16.1    ; N/A          ; N/A          ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_debug_mem_slave_agent                                                                                                                                                                  ; multicore.qsys  ;
; Altera ; altera_avalon_sc_fifo              ; 16.1    ; N/A          ; N/A          ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo                                                                                                                                                             ; multicore.qsys  ;
; Altera ; altera_merlin_slave_translator     ; 16.1    ; N/A          ; N/A          ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_debug_mem_slave_translator                                                                                                                                                        ; multicore.qsys  ;
; Altera ; altera_merlin_master_agent         ; 16.1    ; N/A          ; N/A          ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_instruction_master_agent                                                                                                                                                              ; multicore.qsys  ;
; Altera ; altera_merlin_master_translator    ; 16.1    ; N/A          ; N/A          ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_instruction_master_translator                                                                                                                                                    ; multicore.qsys  ;
; Altera ; altera_merlin_slave_agent          ; 16.1    ; N/A          ; N/A          ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_s1_agent                                                                                                                                                                             ; multicore.qsys  ;
; Altera ; altera_avalon_sc_fifo              ; 16.1    ; N/A          ; N/A          ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo                                                                                                                                                                        ; multicore.qsys  ;
; Altera ; altera_merlin_slave_translator     ; 16.1    ; N/A          ; N/A          ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_s1_translator                                                                                                                                                                   ; multicore.qsys  ;
; Altera ; altera_merlin_router               ; 16.1    ; N/A          ; N/A          ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router:router                                                                                                                                                                             ; multicore.qsys  ;
; Altera ; altera_merlin_router               ; 16.1    ; N/A          ; N/A          ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_001:router_001                                                                                                                                                                     ; multicore.qsys  ;
; Altera ; altera_merlin_router               ; 16.1    ; N/A          ; N/A          ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_002:router_002                                                                                                                                                                     ; multicore.qsys  ;
; Altera ; altera_merlin_router               ; 16.1    ; N/A          ; N/A          ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_003:router_003                                                                                                                                                                     ; multicore.qsys  ;
; Altera ; altera_merlin_router               ; 16.1    ; N/A          ; N/A          ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_003:router_004                                                                                                                                                                     ; multicore.qsys  ;
; Altera ; altera_merlin_router               ; 16.1    ; N/A          ; N/A          ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_002:router_005                                                                                                                                                                     ; multicore.qsys  ;
; Altera ; altera_merlin_router               ; 16.1    ; N/A          ; N/A          ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_006:router_006                                                                                                                                                                     ; multicore.qsys  ;
; Altera ; altera_merlin_demultiplexer        ; 16.1    ; N/A          ; N/A          ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                       ; multicore.qsys  ;
; Altera ; altera_merlin_demultiplexer        ; 16.1    ; N/A          ; N/A          ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                               ; multicore.qsys  ;
; Altera ; altera_merlin_demultiplexer        ; 16.1    ; N/A          ; N/A          ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                                                                                                               ; multicore.qsys  ;
; Altera ; altera_merlin_demultiplexer        ; 16.1    ; N/A          ; N/A          ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                   ; multicore.qsys  ;
; Altera ; altera_merlin_demultiplexer        ; 16.1    ; N/A          ; N/A          ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_demux_001:rsp_demux_004                                                                                                                                                               ; multicore.qsys  ;
; Altera ; altera_merlin_multiplexer          ; 16.1    ; N/A          ; N/A          ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                           ; multicore.qsys  ;
; Altera ; altera_merlin_multiplexer          ; 16.1    ; N/A          ; N/A          ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                   ; multicore.qsys  ;
; Altera ; altera_merlin_slave_agent          ; 16.1    ; N/A          ; N/A          ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                              ; multicore.qsys  ;
; Altera ; altera_avalon_sc_fifo              ; 16.1    ; N/A          ; N/A          ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                       ; multicore.qsys  ;
; Altera ; altera_avalon_sc_fifo              ; 16.1    ; N/A          ; N/A          ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                         ; multicore.qsys  ;
; Altera ; altera_merlin_burst_adapter        ; 16.1    ; N/A          ; N/A          ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter                                                                                                                                                                    ; multicore.qsys  ;
; Altera ; altera_merlin_width_adapter        ; 16.1    ; N/A          ; N/A          ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                                ; multicore.qsys  ;
; Altera ; altera_merlin_width_adapter        ; 16.1    ; N/A          ; N/A          ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                                ; multicore.qsys  ;
; Altera ; altera_merlin_slave_translator     ; 16.1    ; N/A          ; N/A          ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator                                                                                                                                                                    ; multicore.qsys  ;
; Altera ; altera_nios2_gen2                  ; 16.1    ; N/A          ; N/A          ; |multicore|multicore_nios:nios                                                                                                                                                                                                                                                 ; multicore.qsys  ;
; Altera ; altera_nios2_gen2_unit             ; 16.1    ; N/A          ; N/A          ; |multicore|multicore_nios:nios|multicore_nios_cpu:cpu                                                                                                                                                                                                                          ; multicore.qsys  ;
; Altera ; altera_avalon_onchip_memory2       ; 16.1    ; N/A          ; N/A          ; |multicore|multicore_onchip:onchip                                                                                                                                                                                                                                             ; multicore.qsys  ;
; Altera ; altera_reset_controller            ; 16.1    ; N/A          ; N/A          ; |multicore|altera_reset_controller:rst_controller                                                                                                                                                                                                                              ; multicore.qsys  ;
; Altera ; altera_avalon_new_sdram_controller ; 16.1    ; N/A          ; N/A          ; |multicore|multicore_sdram:sdram                                                                                                                                                                                                                                               ; multicore.qsys  ;
+--------+------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |multicore|multicore_sdram:sdram|m_next                                      ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |multicore|multicore_sdram:sdram|m_state                                                                                                                                              ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------+
; State Machine - |multicore|multicore_sdram:sdram|i_next        ;
+------------+------------+------------+------------+------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000 ;
+------------+------------+------------+------------+------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0          ;
; i_next.010 ; 0          ; 0          ; 1          ; 1          ;
; i_next.101 ; 0          ; 1          ; 0          ; 1          ;
; i_next.111 ; 1          ; 0          ; 0          ; 1          ;
+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |multicore|multicore_sdram:sdram|i_state                                        ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |multicore|multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_debug_slave_wrapper:the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_tck:the_multicore_nios_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                               ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                        ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                        ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                        ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                        ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                        ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                        ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                           ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_debug_slave_wrapper:the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_tck:the_multicore_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_debug_slave_wrapper:the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_tck:the_multicore_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; multicore_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:multicore_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; multicore_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:multicore_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; multicore_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:multicore_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_debug_slave_wrapper:the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_tck:the_multicore_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_debug_slave_wrapper:the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_tck:the_multicore_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; multicore_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:multicore_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; multicore_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:multicore_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; multicore_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:multicore_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; multicore_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:multicore_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_oci_debug:the_multicore_nios_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                          ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; multicore_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:multicore_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; multicore_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:multicore_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_debug_slave_wrapper:the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_sysclk:the_multicore_nios_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_debug_slave_wrapper:the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_sysclk:the_multicore_nios_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; multicore_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:multicore_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_oci_debug:the_multicore_nios_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                           ; yes                                                              ; yes                                        ;
; multicore_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:multicore_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; multicore_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:multicore_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; multicore_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:multicore_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; multicore_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:multicore_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; multicore_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:multicore_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; multicore_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:multicore_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; multicore_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:multicore_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; multicore_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:multicore_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; multicore_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:multicore_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_debug_slave_wrapper:the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_sysclk:the_multicore_nios_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_debug_slave_wrapper:the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_sysclk:the_multicore_nios_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; multicore_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:multicore_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; multicore_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:multicore_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; multicore_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:multicore_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; multicore_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:multicore_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; multicore_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:multicore_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; multicore_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:multicore_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Total number of protected registers is 44                                                                                                                                                                                                                                                                                               ;                                                                  ;                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                   ; Reason for Removal                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_001:cmd_mux_004|locked[0,1]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_001:cmd_mux_002|locked[0,1]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[0,1]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[8..31]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_chipselect_pre                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_s1_translator|av_chipselect_pre                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; multicore_sdram:sdram|i_addr[4,5]                                                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                      ;
; multicore_nios:nios|multicore_nios_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; multicore_nios:nios|multicore_nios_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; multicore_nios:nios|multicore_nios_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; multicore_nios:nios|multicore_nios_cpu:cpu|W_ienable_reg[1..31]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; multicore_nios:nios|multicore_nios_cpu:cpu|W_ipending_reg[1..31]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; multicore_nios:nios|multicore_nios_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; multicore_nios:nios|multicore_nios_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; multicore_nios:nios|multicore_nios_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; multicore_nios:nios|multicore_nios_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; multicore_nios:nios|multicore_nios_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_oci_im:the_multicore_nios_cpu_nios2_oci_im|trc_wrap                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_oci_im:the_multicore_nios_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_oci_dbrk:the_multicore_nios_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_oci_dbrk:the_multicore_nios_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_oci_dbrk:the_multicore_nios_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_oci_xbrk:the_multicore_nios_cpu_nios2_oci_xbrk|xbrk_break                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_nios:nios|multicore_nios_cpu:cpu|W_control_rd_data[1..31]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_address_field[1]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[0,1]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_nios:nios|multicore_nios_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_avalon_reg:the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[31]                                                                            ; Merged with multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_avalon_reg:the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[30]                                                                            ;
; multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_avalon_reg:the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[30]                                                                            ; Merged with multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_avalon_reg:the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[29]                                                                            ;
; multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_avalon_reg:the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[29]                                                                            ; Merged with multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_avalon_reg:the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[28]                                                                            ;
; multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_avalon_reg:the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[28]                                                                            ; Merged with multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_avalon_reg:the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[27]                                                                            ;
; multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_avalon_reg:the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[27]                                                                            ; Merged with multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_avalon_reg:the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[26]                                                                            ;
; multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_avalon_reg:the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[26]                                                                            ; Merged with multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_avalon_reg:the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[25]                                                                            ;
; multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_avalon_reg:the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[25]                                                                            ; Merged with multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_avalon_reg:the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[24]                                                                            ;
; multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_avalon_reg:the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[24]                                                                            ; Merged with multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_avalon_reg:the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[23]                                                                            ;
; multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_avalon_reg:the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[23]                                                                            ; Merged with multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_avalon_reg:the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[22]                                                                            ;
; multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_avalon_reg:the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[22]                                                                            ; Merged with multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_avalon_reg:the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[21]                                                                            ;
; multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_avalon_reg:the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[21]                                                                            ; Merged with multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_avalon_reg:the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[20]                                                                            ;
; multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_avalon_reg:the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[20]                                                                            ; Merged with multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_avalon_reg:the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[19]                                                                            ;
; multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_avalon_reg:the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[19]                                                                            ; Merged with multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_avalon_reg:the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[18]                                                                            ;
; multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_avalon_reg:the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[18]                                                                            ; Merged with multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_avalon_reg:the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[17]                                                                            ;
; multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_avalon_reg:the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[17]                                                                            ; Merged with multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_avalon_reg:the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[1]                                                                             ;
; multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_avalon_reg:the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[1]                                                                             ; Merged with multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_avalon_reg:the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[2]                                                                             ;
; multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_avalon_reg:the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[2]                                                                             ; Merged with multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_avalon_reg:the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[3]                                                                             ;
; multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_avalon_reg:the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[3]                                                                             ; Merged with multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_avalon_reg:the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[4]                                                                             ;
; multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_avalon_reg:the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[4]                                                                             ; Merged with multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_avalon_reg:the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[5]                                                                             ;
; multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_avalon_reg:the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[5]                                                                             ; Merged with multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_avalon_reg:the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[6]                                                                             ;
; multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_avalon_reg:the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[6]                                                                             ; Merged with multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_avalon_reg:the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[7]                                                                             ;
; multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_avalon_reg:the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[7]                                                                             ; Merged with multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_avalon_reg:the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[16]                                                                            ;
; multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_avalon_reg:the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[16]                                                                            ; Merged with multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_avalon_reg:the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[9]                                                                             ;
; multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_avalon_reg:the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[9]                                                                             ; Merged with multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_avalon_reg:the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[10]                                                                            ;
; multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_avalon_reg:the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[10]                                                                            ; Merged with multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_avalon_reg:the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[11]                                                                            ;
; multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_avalon_reg:the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[11]                                                                            ; Merged with multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_avalon_reg:the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[12]                                                                            ;
; multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_avalon_reg:the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[12]                                                                            ; Merged with multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_avalon_reg:the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[13]                                                                            ;
; multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_avalon_reg:the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[13]                                                                            ; Merged with multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_avalon_reg:the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[14]                                                                            ;
; multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_avalon_reg:the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[14]                                                                            ; Merged with multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_avalon_reg:the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[15]                                                                            ;
; multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_avalon_reg:the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[15]                                                                            ; Merged with multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_avalon_reg:the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[8]                                                                             ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[2]                                                                                                                                                              ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                              ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][46]                                                                                                                                                                          ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][52]                                                                                                                                                                          ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                                                                                          ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][83]                                                                                                                                                                          ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][69]                                                                                                                                                                          ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][60]                                                                                                                                                                          ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][54]                                                                                                                                                                          ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][56]                                                                                                                                                                          ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][55]                                                                                                                                                                          ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                           ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                           ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                         ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                         ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                         ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                         ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                         ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                         ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                         ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                         ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                              ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                              ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                              ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                              ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                              ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                              ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                              ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                              ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                     ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                     ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                     ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                     ;
; multicore_sdram:sdram|i_addr[0..3,6..11]                                                                                                                                                                                                                                        ; Merged with multicore_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                                ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_data_master_agent|hold_waitrequest                                                                                                                                                                ; Merged with multicore_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:multicore_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_instruction_master_agent|hold_waitrequest                                                                                                                                                         ; Merged with multicore_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:multicore_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                ; Merged with multicore_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:multicore_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|waitrequest_reset_override                                                                                                                                                      ; Merged with multicore_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:multicore_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                         ; Merged with multicore_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:multicore_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_s1_translator|waitrequest_reset_override                                                                                                                                                    ; Merged with multicore_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:multicore_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                              ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                              ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                              ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                              ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                              ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                              ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                              ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                              ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                         ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                         ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                         ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                         ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                         ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                         ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                         ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                         ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                          ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                          ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                          ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                          ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                          ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                          ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                          ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                          ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                          ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                           ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                           ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                     ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                     ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                     ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                     ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                                          ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                          ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                          ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                          ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                          ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                          ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                          ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                          ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                          ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][52]                                                                                                                                                                          ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][54]                                                                                                                                                                          ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][60]                                                                                                                                                                          ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][68]                                                                                                                                                                          ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][69]                                                                                                                                                                          ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][83]                                                                                                                                                                          ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][85]                                                                                                                                                                          ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][56]                                                                                                                                                                          ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][55]                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][84]                                                                                                                                                                          ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][55]                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][52]                                                                                                                                                                          ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][54]                                                                                                                                                                          ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][60]                                                                                                                                                                          ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][68]                                                                                                                                                                          ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][69]                                                                                                                                                                          ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][83]                                                                                                                                                                          ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][85]                                                                                                                                                                          ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][56]                                                                                                                                                                          ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][55]                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][84]                                                                                                                                                                          ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][55]                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][52]                                                                                                                                                                          ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][54]                                                                                                                                                                          ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][60]                                                                                                                                                                          ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][68]                                                                                                                                                                          ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][69]                                                                                                                                                                          ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][83]                                                                                                                                                                          ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][85]                                                                                                                                                                          ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][56]                                                                                                                                                                          ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][55]                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][84]                                                                                                                                                                          ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][55]                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][52]                                                                                                                                                                          ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][54]                                                                                                                                                                          ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][60]                                                                                                                                                                          ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][68]                                                                                                                                                                          ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][69]                                                                                                                                                                          ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][83]                                                                                                                                                                          ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][85]                                                                                                                                                                          ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][56]                                                                                                                                                                          ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][55]                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][84]                                                                                                                                                                          ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][55]                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][52]                                                                                                                                                                          ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][54]                                                                                                                                                                          ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][60]                                                                                                                                                                          ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][68]                                                                                                                                                                          ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][69]                                                                                                                                                                          ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][83]                                                                                                                                                                          ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][85]                                                                                                                                                                          ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][56]                                                                                                                                                                          ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][55]                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][84]                                                                                                                                                                          ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][55]                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][59]                                                                                                                                                                          ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][53]                                                                                                                                                                          ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][58]                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                            ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                            ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                          ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                               ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                               ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                      ; Merged with multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                      ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[0]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_oci_break:the_multicore_nios_cpu_nios2_oci_break|trigger_state                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][59]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][59]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][59]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][59]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][59]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][53]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][53]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][53]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][53]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][53]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][18]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][18]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][18]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][18]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][18]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][18]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_oci_dbrk:the_multicore_nios_cpu_nios2_oci_dbrk|dbrk_break                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_oci_break:the_multicore_nios_cpu_nios2_oci_break|trigbrktype                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][104]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][104]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][104]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|mem[1][104]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][104]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][104]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[0][104]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|mem[0][104]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_001:cmd_mux_004|share_count_zero_flag                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                      ;
; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                      ;
; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count_zero_flag                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                      ;
; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_001:cmd_mux_004|share_count[0]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count[0]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; multicore_sdram:sdram|m_next~9                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_sdram:sdram|m_next~10                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_sdram:sdram|m_next~13                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_sdram:sdram|m_next~14                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_sdram:sdram|m_next~16                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_sdram:sdram|i_next~4                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_sdram:sdram|i_next~5                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_sdram:sdram|i_next~6                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_sdram:sdram|i_state~14                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_sdram:sdram|i_state~15                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_sdram:sdram|i_state~16                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_debug_slave_wrapper:the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_tck:the_multicore_nios_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_debug_slave_wrapper:the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_tck:the_multicore_nios_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_debug_slave_wrapper:the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_tck:the_multicore_nios_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_debug_slave_wrapper:the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_tck:the_multicore_nios_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_debug_slave_wrapper:the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_tck:the_multicore_nios_cpu_debug_slave_tck|DRsize.011 ; Merged with multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_debug_slave_wrapper:the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_tck:the_multicore_nios_cpu_debug_slave_tck|DRsize.001 ;
; multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_debug_slave_wrapper:the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_tck:the_multicore_nios_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][20]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[27]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[26]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][20]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][20]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][57]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][20]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][57]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][20]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][57]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][20]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][57]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][20]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][57]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][45]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][44]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][43]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][21]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; multicore_sdram:sdram|m_count[2]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; Total Number of Removed Registers = 731                                                                                                                                                                                                                                         ;                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                 ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                    ; Stuck at GND                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],                                                                                                       ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                                                                                                       ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                                                                                       ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                                                                       ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                                                                                       ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                                                                                       ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                                                                                       ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                                                                                       ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                                                                                       ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                                                                                       ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                                                                                       ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                                                                                       ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                                                                                        ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                                                                                        ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                                                                                        ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                                                                                        ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                                                                                        ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                                                                                        ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                                                                                        ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],                                                                                                        ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][20],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[27],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[26],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][20],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][20],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][20],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][20],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][20],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][20],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][45],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][44],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][43],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][21],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                               ; Stuck at GND                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[15],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[12],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[11],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[10],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[9],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[8],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[1],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[0],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][59],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][59],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][59],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][59],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][59],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][59],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][59],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                          ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][18],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][18],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][18],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][18],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][18],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][18],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][18],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][57],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][57],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][57],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][57],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][57],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][57],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][57],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                                          ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                      ; Stuck at GND                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                            ;
;                                                                                                                                                                                                                                                                               ; due to stuck port clock_enable ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                            ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                            ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][53],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][53],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][53],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][53],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][53],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][53],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][53],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                          ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                       ; Stuck at GND                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|mem[0][72],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                         ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                            ; Stuck at GND                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[0][72],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                         ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                              ;
; multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_oci_dbrk:the_multicore_nios_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                             ; Stuck at GND                   ; multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_oci_dbrk:the_multicore_nios_cpu_nios2_oci_dbrk|dbrk_break,                                                                                    ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_oci_break:the_multicore_nios_cpu_nios2_oci_break|trigbrktype                                                                                  ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                         ; Lost Fanouts                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][87],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                       ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                   ; Lost Fanouts                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][87],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[0]                                                                                                                                                           ; Stuck at GND                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; multicore_nios:nios|multicore_nios_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                                                   ; Stuck at GND                   ; multicore_nios:nios|multicore_nios_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; multicore_nios:nios|multicore_nios_cpu:cpu|W_ienable_reg[3]                                                                                                                                                                                                                   ; Stuck at GND                   ; multicore_nios:nios|multicore_nios_cpu:cpu|W_control_rd_data[3]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; multicore_nios:nios|multicore_nios_cpu:cpu|W_ienable_reg[2]                                                                                                                                                                                                                   ; Stuck at GND                   ; multicore_nios:nios|multicore_nios_cpu:cpu|W_control_rd_data[2]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; multicore_nios:nios|multicore_nios_cpu:cpu|W_ienable_reg[1]                                                                                                                                                                                                                   ; Stuck at GND                   ; multicore_nios:nios|multicore_nios_cpu:cpu|W_control_rd_data[1]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_oci_dbrk:the_multicore_nios_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                   ; Stuck at GND                   ; multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_oci_break:the_multicore_nios_cpu_nios2_oci_break|trigger_state                                                                                ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                         ; Lost Fanouts                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                         ; Lost Fanouts                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                   ; Lost Fanouts                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                     ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                   ; Lost Fanouts                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                     ;
; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_001:cmd_mux_004|share_count_zero_flag                                                                                                                                                       ; Stuck at VCC                   ; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_001:cmd_mux_004|share_count[0]                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                         ; Stuck at GND                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count_zero_flag                                                                                                                                                       ; Stuck at VCC                   ; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count[0]                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_debug_slave_wrapper:the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_tck:the_multicore_nios_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts                   ; multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_debug_slave_wrapper:the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_tck:the_multicore_nios_cpu_debug_slave_tck|DRsize.101 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                   ; Stuck at GND                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                         ; Lost Fanouts                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                           ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                   ; Lost Fanouts                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                     ;
; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                                       ; Stuck at VCC                   ; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][104]                                                                                                                                                  ; Stuck at GND                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][104]                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][104]                                                                                                                                                                        ; Stuck at GND                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][104]                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][104]                                                                                                                                                           ; Stuck at GND                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[0][104]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|mem[1][104]                                                                                                                                                                      ; Stuck at GND                   ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|mem[0][104]                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; multicore_nios:nios|multicore_nios_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                                  ; Stuck at GND                   ; multicore_nios:nios|multicore_nios_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; multicore_nios:nios|multicore_nios_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                        ; Stuck at GND                   ; multicore_nios:nios|multicore_nios_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; multicore_nios:nios|multicore_nios_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                                  ; Stuck at GND                   ; multicore_nios:nios|multicore_nios_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; multicore_nios:nios|multicore_nios_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                                  ; Stuck at GND                   ; multicore_nios:nios|multicore_nios_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; multicore_nios:nios|multicore_nios_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                                  ; Stuck at GND                   ; multicore_nios:nios|multicore_nios_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; multicore_nios:nios|multicore_nios_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                                  ; Stuck at GND                   ; multicore_nios:nios|multicore_nios_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; multicore_nios:nios|multicore_nios_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                                  ; Stuck at GND                   ; multicore_nios:nios|multicore_nios_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; multicore_nios:nios|multicore_nios_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                                  ; Stuck at GND                   ; multicore_nios:nios|multicore_nios_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; multicore_nios:nios|multicore_nios_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                                  ; Stuck at GND                   ; multicore_nios:nios|multicore_nios_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; multicore_nios:nios|multicore_nios_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                                  ; Stuck at GND                   ; multicore_nios:nios|multicore_nios_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; multicore_nios:nios|multicore_nios_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                                  ; Stuck at GND                   ; multicore_nios:nios|multicore_nios_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; multicore_nios:nios|multicore_nios_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                                  ; Stuck at GND                   ; multicore_nios:nios|multicore_nios_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; multicore_nios:nios|multicore_nios_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                                  ; Stuck at GND                   ; multicore_nios:nios|multicore_nios_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; multicore_nios:nios|multicore_nios_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                                  ; Stuck at GND                   ; multicore_nios:nios|multicore_nios_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; multicore_nios:nios|multicore_nios_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                   ; Stuck at GND                   ; multicore_nios:nios|multicore_nios_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; multicore_nios:nios|multicore_nios_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                                  ; Stuck at GND                   ; multicore_nios:nios|multicore_nios_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; multicore_nios:nios|multicore_nios_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                                  ; Stuck at GND                   ; multicore_nios:nios|multicore_nios_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; multicore_nios:nios|multicore_nios_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                                                  ; Stuck at GND                   ; multicore_nios:nios|multicore_nios_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; multicore_nios:nios|multicore_nios_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                                  ; Stuck at GND                   ; multicore_nios:nios|multicore_nios_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; multicore_nios:nios|multicore_nios_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                                  ; Stuck at GND                   ; multicore_nios:nios|multicore_nios_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; multicore_nios:nios|multicore_nios_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                                  ; Stuck at GND                   ; multicore_nios:nios|multicore_nios_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; multicore_nios:nios|multicore_nios_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                                  ; Stuck at GND                   ; multicore_nios:nios|multicore_nios_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; multicore_nios:nios|multicore_nios_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                                  ; Stuck at GND                   ; multicore_nios:nios|multicore_nios_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; multicore_nios:nios|multicore_nios_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                                  ; Stuck at GND                   ; multicore_nios:nios|multicore_nios_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; multicore_nios:nios|multicore_nios_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                                   ; Stuck at GND                   ; multicore_nios:nios|multicore_nios_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; multicore_nios:nios|multicore_nios_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                                   ; Stuck at GND                   ; multicore_nios:nios|multicore_nios_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; multicore_nios:nios|multicore_nios_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                                   ; Stuck at GND                   ; multicore_nios:nios|multicore_nios_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; multicore_nios:nios|multicore_nios_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                                   ; Stuck at GND                   ; multicore_nios:nios|multicore_nios_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1313  ;
; Number of registers using Synchronous Clear  ; 239   ;
; Number of registers using Synchronous Load   ; 206   ;
; Number of registers using Asynchronous Clear ; 845   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 684   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; multicore_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                                  ; 2       ;
; multicore_sdram:sdram|m_cmd[3]                                                                                                                                                                                                                                                                                                  ; 1       ;
; multicore_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                                  ; 2       ;
; multicore_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                                  ; 2       ;
; multicore_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:multicore_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                ; 16      ;
; multicore_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                                                                                ; 11      ;
; multicore_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                                                                                  ; 2       ;
; multicore_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                                                                  ; 2       ;
; multicore_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                                                                                  ; 2       ;
; multicore_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                                                                                                  ; 2       ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                                      ; 1       ;
; multicore_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                                                ; 7       ;
; multicore_nios:nios|multicore_nios_cpu:cpu|i_read                                                                                                                                                                                                                                                                               ; 7       ;
; multicore_nios:nios|multicore_nios_cpu:cpu|F_pc[25]                                                                                                                                                                                                                                                                             ; 2       ;
; multicore_nios:nios|multicore_nios_cpu:cpu|F_pc[10]                                                                                                                                                                                                                                                                             ; 4       ;
; multicore_sdram:sdram|refresh_counter[7]                                                                                                                                                                                                                                                                                        ; 2       ;
; multicore_sdram:sdram|refresh_counter[12]                                                                                                                                                                                                                                                                                       ; 2       ;
; multicore_sdram:sdram|refresh_counter[9]                                                                                                                                                                                                                                                                                        ; 2       ;
; multicore_sdram:sdram|refresh_counter[8]                                                                                                                                                                                                                                                                                        ; 2       ;
; multicore_sdram:sdram|refresh_counter[3]                                                                                                                                                                                                                                                                                        ; 2       ;
; multicore_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:multicore_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                            ; 11      ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                   ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                   ; 4       ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                                      ; 2       ;
; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                              ; 2       ;
; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                              ; 2       ;
; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                              ; 2       ;
; multicore_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                                                                                         ; 3       ;
; multicore_nios:nios|multicore_nios_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                       ; 6       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                   ; 1       ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                                      ; 1       ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                                                                             ; 2       ;
; multicore_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:multicore_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                                                                                ; 3       ;
; multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_avalon_reg:the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                                                             ; 2       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                   ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                       ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                        ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 40                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                             ; Megafunction                                                                                            ; Type ;
+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------+
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[0..15] ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem_rtl_0 ; RAM  ;
+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                                                                                                                                                                                                                  ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[0]                                                                                                                                                                                                                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |multicore|multicore_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:multicore_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |multicore|multicore_nios:nios|multicore_nios_cpu:cpu|d_writedata[24]                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |multicore|multicore_nios:nios|multicore_nios_cpu:cpu|E_src1[23]                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |multicore|multicore_nios:nios|multicore_nios_cpu:cpu|E_src1[29]                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |multicore|multicore_nios:nios|multicore_nios_cpu:cpu|E_src2[4]                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |multicore|multicore_nios:nios|multicore_nios_cpu:cpu|E_shift_rot_result[26]                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |multicore|multicore_nios:nios|multicore_nios_cpu:cpu|av_ld_byte0_data[0]                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |multicore|multicore_nios:nios|multicore_nios_cpu:cpu|av_ld_byte1_data[6]                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |multicore|multicore_nios:nios|multicore_nios_cpu:cpu|D_iw[15]                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |multicore|multicore_nios:nios|multicore_nios_cpu:cpu|D_iw[31]                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |multicore|multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|readdata[1]                                                                                                                                                                                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |multicore|multicore_nios:nios|multicore_nios_cpu:cpu|W_alu_result[23]                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |multicore|multicore_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:multicore_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                  ;
; 4:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; Yes        ; |multicore|multicore_nios:nios|multicore_nios_cpu:cpu|F_pc[22]                                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |multicore|multicore_nios:nios|multicore_nios_cpu:cpu|E_src2[5]                                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |multicore|multicore_nios:nios|multicore_nios_cpu:cpu|E_src2[21]                                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 21 bits   ; 42 LEs        ; 0 LEs                ; 42 LEs                 ; Yes        ; |multicore|multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_ocimem:the_multicore_nios_cpu_nios2_ocimem|MonDReg[15]                                                                                                                                                                 ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |multicore|multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_ocimem:the_multicore_nios_cpu_nios2_ocimem|MonDReg[29]                                                                                                                                                                 ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |multicore|multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_ocimem:the_multicore_nios_cpu_nios2_ocimem|MonAReg[7]                                                                                                                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |multicore|multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_oci_break:the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]                                                                                                                                                      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |multicore|multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_debug_slave_wrapper:the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_tck:the_multicore_nios_cpu_debug_slave_tck|sr[36]                                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |multicore|multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_debug_slave_wrapper:the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_tck:the_multicore_nios_cpu_debug_slave_tck|sr[34]                                                                              ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |multicore|multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_debug_slave_wrapper:the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_tck:the_multicore_nios_cpu_debug_slave_tck|sr[4]                                                                               ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |multicore|multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_debug_slave_wrapper:the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_tck:the_multicore_nios_cpu_debug_slave_tck|sr[30]                                                                              ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |multicore|multicore_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:multicore_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |multicore|multicore_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:multicore_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |multicore|multicore_nios:nios|multicore_nios_cpu:cpu|d_byteenable[2]                                                                                                                                                                                                                                                                                               ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |multicore|multicore_sdram:sdram|multicore_sdram_input_efifo_module:the_multicore_sdram_input_efifo_module|entries[0]                                                                                                                                                                                                                                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |multicore|multicore_sdram:sdram|i_count[0]                                                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |multicore|multicore_sdram:sdram|m_dqm[0]                                                                                                                                                                                                                                                                                                                           ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |multicore|multicore_sdram:sdram|m_addr[10]                                                                                                                                                                                                                                                                                                                         ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |multicore|multicore_sdram:sdram|m_addr[5]                                                                                                                                                                                                                                                                                                                          ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |multicore|multicore_sdram:sdram|m_addr[7]                                                                                                                                                                                                                                                                                                                          ;
; 7:1                ; 44 bits   ; 176 LEs       ; 0 LEs                ; 176 LEs                ; Yes        ; |multicore|multicore_sdram:sdram|active_rnw                                                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |multicore|multicore_nios:nios|multicore_nios_cpu:cpu|F_pc[10]                                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |multicore|multicore_sdram:sdram|m_data[6]                                                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router:router|src_channel[2]                                                                                                                                                                                                                                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |multicore|multicore_nios:nios|multicore_nios_cpu:cpu|E_logic_result[9]                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |multicore|multicore_nios:nios|multicore_nios_cpu:cpu|W_rf_wr_data[13]                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |multicore|multicore_nios:nios|multicore_nios_cpu:cpu|D_dst_regnum[2]                                                                                                                                                                                                                                                                                               ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |multicore|multicore_sdram:sdram|Selector34                                                                                                                                                                                                                                                                                                                         ;
; 12:1               ; 2 bits    ; 16 LEs        ; 10 LEs               ; 6 LEs                  ; No         ; |multicore|multicore_sdram:sdram|Selector24                                                                                                                                                                                                                                                                                                                         ;
; 16:1               ; 2 bits    ; 20 LEs        ; 14 LEs               ; 6 LEs                  ; No         ; |multicore|multicore_sdram:sdram|Selector27                                                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |multicore|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |multicore|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |multicore|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |multicore|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |multicore|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |multicore|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |multicore|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |multicore|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ;
; 28:1               ; 4 bits    ; 72 LEs        ; 52 LEs               ; 20 LEs                 ; Yes        ; |multicore|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multicore_jtag_uart_0:jtag_uart_0|multicore_jtag_uart_0_scfifo_w:the_multicore_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multicore_jtag_uart_0:jtag_uart_0|multicore_jtag_uart_0_scfifo_r:the_multicore_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_register_bank_a_module:multicore_nios_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_register_bank_b_module:multicore_nios_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_oci_debug:the_multicore_nios_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_ocimem:the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram_module:multicore_nios_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_debug_slave_wrapper:the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_tck:the_multicore_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_debug_slave_wrapper:the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_tck:the_multicore_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_debug_slave_wrapper:the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_sysclk:the_multicore_nios_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_debug_slave_wrapper:the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_sysclk:the_multicore_nios_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for multicore_onchip:onchip|altsyncram:the_altsyncram|altsyncram_hkm1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+---------------------------------------------------------------+
; Source assignments for multicore_sdram:sdram                  ;
+-----------------------------+-------+------+------------------+
; Assignment                  ; Value ; From ; To               ;
+-----------------------------+-------+------+------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0  ;
+-----------------------------+-------+------+------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                  ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                               ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                  ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                               ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_demux_001:rsp_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_demux_001:rsp_demux_002 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_demux_001:rsp_demux_004 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller             ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                    ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                ;
+-------------------+-------+------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_clocks:clocks|multicore_clocks_sys_pll:sys_pll|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+---------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                          ;
+--------------------------------------+------------------------+---------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                        ;
; fractional_vco_multiplier            ; false                  ; String                                                        ;
; pll_type                             ; General                ; String                                                        ;
; pll_subtype                          ; General                ; String                                                        ;
; number_of_clocks                     ; 2                      ; Signed Integer                                                ;
; operation_mode                       ; direct                 ; String                                                        ;
; deserialization_factor               ; 4                      ; Signed Integer                                                ;
; data_rate                            ; 0                      ; Signed Integer                                                ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                ;
; output_clock_frequency0              ; 50.000000 MHz          ; String                                                        ;
; phase_shift0                         ; 0 ps                   ; String                                                        ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                ;
; output_clock_frequency1              ; 50.000000 MHz          ; String                                                        ;
; phase_shift1                         ; -3000 ps               ; String                                                        ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                        ;
; phase_shift2                         ; 0 ps                   ; String                                                        ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                        ;
; phase_shift3                         ; 0 ps                   ; String                                                        ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                        ;
; phase_shift4                         ; 0 ps                   ; String                                                        ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                        ;
; phase_shift5                         ; 0 ps                   ; String                                                        ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                        ;
; phase_shift6                         ; 0 ps                   ; String                                                        ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                        ;
; phase_shift7                         ; 0 ps                   ; String                                                        ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                        ;
; phase_shift8                         ; 0 ps                   ; String                                                        ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                        ;
; phase_shift9                         ; 0 ps                   ; String                                                        ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                        ;
; phase_shift10                        ; 0 ps                   ; String                                                        ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                        ;
; phase_shift11                        ; 0 ps                   ; String                                                        ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                        ;
; phase_shift12                        ; 0 ps                   ; String                                                        ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                        ;
; phase_shift13                        ; 0 ps                   ; String                                                        ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                        ;
; phase_shift14                        ; 0 ps                   ; String                                                        ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                        ;
; phase_shift15                        ; 0 ps                   ; String                                                        ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                        ;
; phase_shift16                        ; 0 ps                   ; String                                                        ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                        ;
; phase_shift17                        ; 0 ps                   ; String                                                        ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                ;
; clock_name_0                         ;                        ; String                                                        ;
; clock_name_1                         ;                        ; String                                                        ;
; clock_name_2                         ;                        ; String                                                        ;
; clock_name_3                         ;                        ; String                                                        ;
; clock_name_4                         ;                        ; String                                                        ;
; clock_name_5                         ;                        ; String                                                        ;
; clock_name_6                         ;                        ; String                                                        ;
; clock_name_7                         ;                        ; String                                                        ;
; clock_name_8                         ;                        ; String                                                        ;
; clock_name_global_0                  ; false                  ; String                                                        ;
; clock_name_global_1                  ; false                  ; String                                                        ;
; clock_name_global_2                  ; false                  ; String                                                        ;
; clock_name_global_3                  ; false                  ; String                                                        ;
; clock_name_global_4                  ; false                  ; String                                                        ;
; clock_name_global_5                  ; false                  ; String                                                        ;
; clock_name_global_6                  ; false                  ; String                                                        ;
; clock_name_global_7                  ; false                  ; String                                                        ;
; clock_name_global_8                  ; false                  ; String                                                        ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                ;
; m_cnt_bypass_en                      ; false                  ; String                                                        ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                        ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                ;
; n_cnt_bypass_en                      ; false                  ; String                                                        ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                        ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                ;
; c_cnt_bypass_en0                     ; false                  ; String                                                        ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                        ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                        ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                ;
; c_cnt_bypass_en1                     ; false                  ; String                                                        ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                        ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                        ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                ;
; c_cnt_bypass_en2                     ; false                  ; String                                                        ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                        ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                        ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                ;
; c_cnt_bypass_en3                     ; false                  ; String                                                        ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                        ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                        ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                ;
; c_cnt_bypass_en4                     ; false                  ; String                                                        ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                        ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                        ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                ;
; c_cnt_bypass_en5                     ; false                  ; String                                                        ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                        ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                        ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                ;
; c_cnt_bypass_en6                     ; false                  ; String                                                        ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                        ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                        ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                ;
; c_cnt_bypass_en7                     ; false                  ; String                                                        ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                        ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                        ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                ;
; c_cnt_bypass_en8                     ; false                  ; String                                                        ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                        ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                        ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                ;
; c_cnt_bypass_en9                     ; false                  ; String                                                        ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                        ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                        ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                ;
; c_cnt_bypass_en10                    ; false                  ; String                                                        ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                        ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                        ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                ;
; c_cnt_bypass_en11                    ; false                  ; String                                                        ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                        ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                        ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                ;
; c_cnt_bypass_en12                    ; false                  ; String                                                        ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                        ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                        ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                ;
; c_cnt_bypass_en13                    ; false                  ; String                                                        ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                        ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                        ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                ;
; c_cnt_bypass_en14                    ; false                  ; String                                                        ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                        ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                        ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                ;
; c_cnt_bypass_en15                    ; false                  ; String                                                        ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                        ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                        ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                ;
; c_cnt_bypass_en16                    ; false                  ; String                                                        ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                        ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                        ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                ;
; c_cnt_bypass_en17                    ; false                  ; String                                                        ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                        ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                        ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                ;
; pll_slf_rst                          ; false                  ; String                                                        ;
; pll_bw_sel                           ; low                    ; String                                                        ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                        ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                        ;
; mimic_fbclk_type                     ; gclk                   ; String                                                        ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                        ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                        ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                        ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                        ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                        ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                        ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                        ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                        ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                        ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                        ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                        ;
+--------------------------------------+------------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_jtag_uart_0:jtag_uart_0|multicore_jtag_uart_0_scfifo_w:the_multicore_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                  ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                        ;
; lpm_width               ; 8           ; Signed Integer                                                                                                        ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                        ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                        ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                               ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                               ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                               ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                               ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                               ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                               ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                               ;
; USE_EAB                 ; ON          ; Untyped                                                                                                               ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                               ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                               ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                               ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                               ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_jtag_uart_0:jtag_uart_0|multicore_jtag_uart_0_scfifo_r:the_multicore_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                  ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                        ;
; lpm_width               ; 8           ; Signed Integer                                                                                                        ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                        ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                        ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                               ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                               ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                               ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                               ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                               ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                               ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                               ;
; USE_EAB                 ; ON          ; Untyped                                                                                                               ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                               ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                               ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                               ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                               ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_register_bank_a_module:multicore_nios_cpu_register_bank_a ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                       ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                     ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_register_bank_a_module:multicore_nios_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                               ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                            ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                     ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                     ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                            ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                     ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                     ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_msi1      ; Untyped                                                                                                                            ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_register_bank_b_module:multicore_nios_cpu_register_bank_b ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                       ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                     ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_register_bank_b_module:multicore_nios_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                               ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                            ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                     ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                     ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                            ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                     ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                     ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_msi1      ; Untyped                                                                                                                            ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_oci_debug:the_multicore_nios_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_ocimem:the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram_module:multicore_nios_cpu_ociram_sp_ram ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                     ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                   ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_ocimem:the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram_module:multicore_nios_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                          ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                   ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                   ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_qid1      ; Untyped                                                                                                                                                                                                                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_debug_slave_wrapper:the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_tck:the_multicore_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_debug_slave_wrapper:the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_tck:the_multicore_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_debug_slave_wrapper:the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_sysclk:the_multicore_nios_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_debug_slave_wrapper:the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_sysclk:the_multicore_nios_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_debug_slave_wrapper:the_multicore_nios_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:multicore_nios_cpu_debug_slave_phy ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                           ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                 ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                 ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                 ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                 ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                         ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                 ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                 ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                         ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                 ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                         ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                         ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_onchip:onchip ;
+----------------+----------------------+------------------------------+
; Parameter Name ; Value                ; Type                         ;
+----------------+----------------------+------------------------------+
; INIT_FILE      ; multicore_onchip.hex ; String                       ;
+----------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_onchip:onchip|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------+
; Parameter Name                     ; Value                ; Type                               ;
+------------------------------------+----------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                            ;
; WIDTH_A                            ; 32                   ; Signed Integer                     ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                     ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WIDTH_B                            ; 1                    ; Untyped                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                            ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; INIT_FILE                          ; multicore_onchip.hex ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 1024                 ; Signed Integer                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_hkm1      ; Untyped                            ;
+------------------------------------+----------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                             ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 28    ; Signed Integer                                                                                                   ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                   ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                   ;
; UAV_ADDRESS_W               ; 28    ; Signed Integer                                                                                                   ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                   ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                   ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                   ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                   ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                   ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                   ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                   ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                   ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                   ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                   ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                   ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                   ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_instruction_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                    ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 28    ; Signed Integer                                                                                                          ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                          ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                          ;
; UAV_ADDRESS_W               ; 28    ; Signed Integer                                                                                                          ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                          ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                          ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                          ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                          ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                          ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                          ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                          ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                          ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                          ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                          ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                          ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                          ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_debug_mem_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                   ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                   ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                   ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                  ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 10    ; Signed Integer                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                        ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                        ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                        ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                        ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                      ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                      ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                      ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                 ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                       ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                       ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                       ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                       ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                       ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                       ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                       ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                       ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                       ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                       ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_data_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 84    ; Signed Integer                                                                                           ;
; PKT_QOS_L                 ; 84    ; Signed Integer                                                                                           ;
; PKT_DATA_SIDEBAND_H       ; 82    ; Signed Integer                                                                                           ;
; PKT_DATA_SIDEBAND_L       ; 82    ; Signed Integer                                                                                           ;
; PKT_ADDR_SIDEBAND_H       ; 81    ; Signed Integer                                                                                           ;
; PKT_ADDR_SIDEBAND_L       ; 81    ; Signed Integer                                                                                           ;
; PKT_CACHE_H               ; 98    ; Signed Integer                                                                                           ;
; PKT_CACHE_L               ; 95    ; Signed Integer                                                                                           ;
; PKT_THREAD_ID_H           ; 91    ; Signed Integer                                                                                           ;
; PKT_THREAD_ID_L           ; 91    ; Signed Integer                                                                                           ;
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                           ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                           ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                           ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                           ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                           ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                           ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                           ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                           ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                           ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                           ;
; PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                           ;
; PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                           ;
; PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                           ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                           ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                           ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                           ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                           ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                           ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                           ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                           ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                           ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                           ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                           ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                           ;
; ID                        ; 0     ; Signed Integer                                                                                           ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                           ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                           ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                           ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                           ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                           ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                           ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                           ;
; PKT_ADDR_W                ; 28    ; Signed Integer                                                                                           ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                           ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                           ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                           ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                           ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_instruction_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 84    ; Signed Integer                                                                                                  ;
; PKT_QOS_L                 ; 84    ; Signed Integer                                                                                                  ;
; PKT_DATA_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                  ;
; PKT_DATA_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                  ;
; PKT_ADDR_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                  ;
; PKT_ADDR_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                  ;
; PKT_CACHE_H               ; 98    ; Signed Integer                                                                                                  ;
; PKT_CACHE_L               ; 95    ; Signed Integer                                                                                                  ;
; PKT_THREAD_ID_H           ; 91    ; Signed Integer                                                                                                  ;
; PKT_THREAD_ID_L           ; 91    ; Signed Integer                                                                                                  ;
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                  ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                  ;
; PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                  ;
; PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                  ;
; PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                  ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                  ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                  ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                  ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                  ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                  ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                  ;
; ID                        ; 1     ; Signed Integer                                                                                                  ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                  ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                  ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                  ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                  ;
; PKT_ADDR_W                ; 28    ; Signed Integer                                                                                                  ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                       ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                       ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_debug_mem_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                              ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                              ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                              ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                              ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                              ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                              ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                              ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                              ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                              ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                         ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                         ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                   ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                   ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                   ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                   ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                   ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                   ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                   ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                   ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                   ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                              ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                              ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                 ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                 ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                 ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                 ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                 ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                 ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                 ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                 ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                 ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                 ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                 ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                 ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                 ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                 ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                 ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                 ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                 ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                 ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                 ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                 ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                 ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                            ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                            ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 65    ; Signed Integer                                                                                  ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                  ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                  ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                  ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                  ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                  ;
; PKT_TRANS_LOCK            ; 50    ; Signed Integer                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                  ;
; PKT_TRANS_POSTED          ; 47    ; Signed Integer                                                                                  ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                  ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                  ;
; PKT_SRC_ID_H              ; 69    ; Signed Integer                                                                                  ;
; PKT_SRC_ID_L              ; 67    ; Signed Integer                                                                                  ;
; PKT_DEST_ID_H             ; 72    ; Signed Integer                                                                                  ;
; PKT_DEST_ID_L             ; 70    ; Signed Integer                                                                                  ;
; PKT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                  ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                  ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                  ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                  ;
; PKT_PROTECTION_H          ; 76    ; Signed Integer                                                                                  ;
; PKT_PROTECTION_L          ; 74    ; Signed Integer                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 82    ; Signed Integer                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 81    ; Signed Integer                                                                                  ;
; PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                  ;
; PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 83    ; Signed Integer                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 85    ; Signed Integer                                                                                  ;
; ST_DATA_W                 ; 86    ; Signed Integer                                                                                  ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                  ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                  ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                  ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                  ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                  ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                  ;
; FIFO_DATA_W               ; 87    ; Signed Integer                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                           ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                             ;
; BITS_PER_SYMBOL     ; 87    ; Signed Integer                                                                                             ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                             ;
; DATA_WIDTH          ; 87    ; Signed Integer                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                               ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                               ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                               ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                               ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                               ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                               ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router:router|multicore_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 4     ; Signed Integer                                                                                                                                                               ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                               ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                               ;
; DEFAULT_DESTID     ; 4     ; Signed Integer                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_001:router_001|multicore_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 2     ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 4     ; Signed Integer                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_002:router_002|multicore_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_003:router_003|multicore_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_003:router_004|multicore_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_002:router_005|multicore_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_006:router_006|multicore_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                    ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                            ;
; PKT_BEGIN_BURST           ; 65    ; Signed Integer                                                                                            ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                            ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                            ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                            ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                            ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                            ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                            ;
; PKT_BURST_TYPE_H          ; 62    ; Signed Integer                                                                                            ;
; PKT_BURST_TYPE_L          ; 61    ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                            ;
; ST_DATA_W                 ; 86    ; Signed Integer                                                                                            ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                            ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                            ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                            ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                            ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                                                                            ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                                                                            ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                            ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                            ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                            ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                            ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                            ;
; OUT_BYTE_CNT_H            ; 53    ; Signed Integer                                                                                            ;
; OUT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 54    ; Signed Integer                                                                                                                                                                                                                 ;
; PKT_BYTE_CNT_L ; 52    ; Signed Integer                                                                                                                                                                                                                 ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                 ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                 ;
; ST_DATA_W      ; 86    ; Signed Integer                                                                                                                                                                                                                 ;
; ST_CHANNEL_W   ; 5     ; Signed Integer                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                         ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                         ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                         ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                      ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 5      ; Signed Integer                                                                                                                            ;
; SCHEME         ; no-arb ; String                                                                                                                                    ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                            ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                              ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                                                                    ;
; SCHEME         ; no-arb ; String                                                                                                                                            ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                    ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                      ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                            ;
; IN_PKT_ADDR_H                 ; 45    ; Signed Integer                                                                                            ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                            ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                            ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                            ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                            ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 46    ; Signed Integer                                                                                            ;
; IN_PKT_BYTE_CNT_L             ; 52    ; Signed Integer                                                                                            ;
; IN_PKT_BYTE_CNT_H             ; 54    ; Signed Integer                                                                                            ;
; IN_PKT_BURSTWRAP_L            ; 55    ; Signed Integer                                                                                            ;
; IN_PKT_BURSTWRAP_H            ; 57    ; Signed Integer                                                                                            ;
; IN_PKT_BURST_SIZE_L           ; 58    ; Signed Integer                                                                                            ;
; IN_PKT_BURST_SIZE_H           ; 60    ; Signed Integer                                                                                            ;
; IN_PKT_RESPONSE_STATUS_L      ; 81    ; Signed Integer                                                                                            ;
; IN_PKT_RESPONSE_STATUS_H      ; 82    ; Signed Integer                                                                                            ;
; IN_PKT_TRANS_EXCLUSIVE        ; 51    ; Signed Integer                                                                                            ;
; IN_PKT_BURST_TYPE_L           ; 61    ; Signed Integer                                                                                            ;
; IN_PKT_BURST_TYPE_H           ; 62    ; Signed Integer                                                                                            ;
; IN_PKT_ORI_BURST_SIZE_L       ; 83    ; Signed Integer                                                                                            ;
; IN_PKT_ORI_BURST_SIZE_H       ; 85    ; Signed Integer                                                                                            ;
; IN_PKT_TRANS_WRITE            ; 48    ; Signed Integer                                                                                            ;
; IN_ST_DATA_W                  ; 86    ; Signed Integer                                                                                            ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                            ;
; OUT_PKT_ADDR_H                ; 63    ; Signed Integer                                                                                            ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                            ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                            ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                            ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                            ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                            ;
; OUT_PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                            ;
; OUT_PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                            ;
; OUT_PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                            ;
; OUT_PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                            ;
; OUT_PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                            ;
; OUT_PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                            ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                            ;
; OUT_PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                            ;
; OUT_PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                            ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                            ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                            ;
; OUT_ST_DATA_W                 ; 104   ; Signed Integer                                                                                            ;
; ST_CHANNEL_W                  ; 5     ; Signed Integer                                                                                            ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                            ;
; PACKING                       ; 1     ; Signed Integer                                                                                            ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                            ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                            ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                            ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                         ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                      ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                            ;
; IN_PKT_ADDR_H                 ; 63    ; Signed Integer                                                                                            ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                            ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                            ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                            ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                            ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 64    ; Signed Integer                                                                                            ;
; IN_PKT_BYTE_CNT_L             ; 70    ; Signed Integer                                                                                            ;
; IN_PKT_BYTE_CNT_H             ; 72    ; Signed Integer                                                                                            ;
; IN_PKT_BURSTWRAP_L            ; 73    ; Signed Integer                                                                                            ;
; IN_PKT_BURSTWRAP_H            ; 75    ; Signed Integer                                                                                            ;
; IN_PKT_BURST_SIZE_L           ; 76    ; Signed Integer                                                                                            ;
; IN_PKT_BURST_SIZE_H           ; 78    ; Signed Integer                                                                                            ;
; IN_PKT_RESPONSE_STATUS_L      ; 99    ; Signed Integer                                                                                            ;
; IN_PKT_RESPONSE_STATUS_H      ; 100   ; Signed Integer                                                                                            ;
; IN_PKT_TRANS_EXCLUSIVE        ; 69    ; Signed Integer                                                                                            ;
; IN_PKT_BURST_TYPE_L           ; 79    ; Signed Integer                                                                                            ;
; IN_PKT_BURST_TYPE_H           ; 80    ; Signed Integer                                                                                            ;
; IN_PKT_ORI_BURST_SIZE_L       ; 101   ; Signed Integer                                                                                            ;
; IN_PKT_ORI_BURST_SIZE_H       ; 103   ; Signed Integer                                                                                            ;
; IN_PKT_TRANS_WRITE            ; 66    ; Signed Integer                                                                                            ;
; IN_ST_DATA_W                  ; 104   ; Signed Integer                                                                                            ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                            ;
; OUT_PKT_ADDR_H                ; 45    ; Signed Integer                                                                                            ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                            ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                            ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                            ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                            ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                            ;
; OUT_PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                            ;
; OUT_PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                            ;
; OUT_PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                            ;
; OUT_PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                            ;
; OUT_PKT_RESPONSE_STATUS_L     ; 81    ; Signed Integer                                                                                            ;
; OUT_PKT_RESPONSE_STATUS_H     ; 82    ; Signed Integer                                                                                            ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 51    ; Signed Integer                                                                                            ;
; OUT_PKT_BURST_TYPE_L          ; 61    ; Signed Integer                                                                                            ;
; OUT_PKT_BURST_TYPE_H          ; 62    ; Signed Integer                                                                                            ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 83    ; Signed Integer                                                                                            ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 85    ; Signed Integer                                                                                            ;
; OUT_ST_DATA_W                 ; 86    ; Signed Integer                                                                                            ;
; ST_CHANNEL_W                  ; 5     ; Signed Integer                                                                                            ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                            ;
; PACKING                       ; 1     ; Signed Integer                                                                                            ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                            ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                            ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                            ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                             ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                   ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                           ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                           ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------+
; Parameter Name            ; Value    ; Type                                         ;
+---------------------------+----------+----------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                       ;
; SYNC_DEPTH                ; 2        ; Signed Integer                               ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                               ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                               ;
+---------------------------+----------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                 ;
; WIDTH_A                            ; 16                   ; Untyped                                                                                                 ;
; WIDTHAD_A                          ; 3                    ; Untyped                                                                                                 ;
; NUMWORDS_A                         ; 8                    ; Untyped                                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                 ;
; WIDTH_B                            ; 16                   ; Untyped                                                                                                 ;
; WIDTHAD_B                          ; 3                    ; Untyped                                                                                                 ;
; NUMWORDS_B                         ; 8                    ; Untyped                                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_40n1      ; Untyped                                                                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                  ;
+----------------------------+------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                            ;
+----------------------------+------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                ;
; Entity Instance            ; multicore_jtag_uart_0:jtag_uart_0|multicore_jtag_uart_0_scfifo_w:the_multicore_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                     ;
;     -- lpm_width           ; 8                                                                                                                ;
;     -- LPM_NUMWORDS        ; 64                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                              ;
;     -- USE_EAB             ; ON                                                                                                               ;
; Entity Instance            ; multicore_jtag_uart_0:jtag_uart_0|multicore_jtag_uart_0_scfifo_r:the_multicore_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                     ;
;     -- lpm_width           ; 8                                                                                                                ;
;     -- LPM_NUMWORDS        ; 64                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                              ;
;     -- USE_EAB             ; ON                                                                                                               ;
+----------------------------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                            ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                           ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 5                                                                                                                                                                                                                                                                               ;
; Entity Instance                           ; multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_register_bank_a_module:multicore_nios_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_register_bank_b_module:multicore_nios_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_ocimem:the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram_module:multicore_nios_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; multicore_onchip:onchip|altsyncram:the_altsyncram                                                                                                                                                                                                                               ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 8                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 16                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 8                                                                                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                        ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                             ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                        ;
+----------+-------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller" ;
+----------------+-------+----------+--------------------------------+
; Port           ; Type  ; Severity ; Details                        ;
+----------------+-------+----------+--------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                   ;
; reset_in2      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                   ;
; reset_in3      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                   ;
; reset_in4      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                   ;
; reset_in5      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                   ;
; reset_in6      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                   ;
; reset_in7      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                   ;
; reset_in8      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                   ;
; reset_in9      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                   ;
; reset_in10     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                   ;
; reset_in11     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                   ;
; reset_in12     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                   ;
; reset_in13     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                   ;
; reset_in14     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                   ;
; reset_in15     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                   ;
+----------------+-------+----------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter" ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                           ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                        ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                        ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter" ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                           ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                    ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                               ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                        ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; b[9..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                       ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                     ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_006:router_006|multicore_mm_interconnect_0_router_006_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_003:router_003|multicore_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_002:router_002|multicore_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_001:router_001|multicore_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                     ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router:router|multicore_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                         ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                           ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                      ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                            ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                            ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                         ;
+-------------------+--------+----------+---------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                          ;
+-------------------+--------+----------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                 ;
+-----------------------+-------+----------+-------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                            ;
+-----------------------+-------+----------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                        ;
+-------------------+--------+----------+--------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                         ;
+-------------------+--------+----------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                ;
+-----------------------+-------+----------+------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                           ;
+-----------------------+-------+----------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                          ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                           ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                  ;
+-----------------------+-------+----------+--------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                             ;
+-----------------------+-------+----------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                     ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_debug_mem_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                             ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                        ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                      ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                 ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_instruction_master_agent" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                 ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_data_master_agent" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                         ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                          ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                         ;
+------------------------+--------+----------+---------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                    ;
+------------------------+--------+----------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                        ;
+------------------------+--------+----------+--------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                     ;
+------------------------+--------+----------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_debug_mem_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                     ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_instruction_master_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                         ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                    ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                    ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                    ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                  ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                             ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                             ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                             ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                   ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_sdram:sdram|multicore_sdram_input_efifo_module:the_multicore_sdram_input_efifo_module" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                  ;
+--------------+--------+----------+------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.      ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.      ;
+--------------+--------+----------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "multicore_onchip:onchip" ;
+--------+-------+----------+-------------------------+
; Port   ; Type  ; Severity ; Details                 ;
+--------+-------+----------+-------------------------+
; freeze ; Input ; Info     ; Stuck at GND            ;
+--------+-------+----------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_debug_slave_wrapper:the_multicore_nios_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:multicore_nios_cpu_debug_slave_phy" ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                 ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_debug_slave_wrapper:the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_sysclk:the_multicore_nios_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                        ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                   ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_debug_slave_wrapper:the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_sysclk:the_multicore_nios_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                        ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                   ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_oci_pib:the_multicore_nios_cpu_nios2_oci_pib" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                          ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_oci_fifo:the_multicore_nios_cpu_nios2_oci_fifo|multicore_nios_cpu_nios2_oci_fifo_wrptr_inc:the_multicore_nios_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                             ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                 ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_oci_dtrace:the_multicore_nios_cpu_nios2_oci_dtrace|multicore_nios_cpu_nios2_oci_td_mode:multicore_nios_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                               ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                   ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_oci_itrace:the_multicore_nios_cpu_nios2_oci_itrace" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_oci_dbrk:the_multicore_nios_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                   ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                       ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_oci_xbrk:the_multicore_nios_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                   ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                       ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_oci_debug:the_multicore_nios_cpu_nios2_oci_debug" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                     ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------+
; oci_ienable[31..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.         ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_test_bench:the_multicore_nios_cpu_test_bench" ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                          ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                     ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.              ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "multicore_nios:nios"            ;
+---------------+--------+----------+------------------------+
; Port          ; Type   ; Severity ; Details                ;
+---------------+--------+----------+------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected ;
+---------------+--------+----------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_jtag_uart_0:jtag_uart_0"                                                                                ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_clocks:clocks|multicore_clocks_sys_pll:sys_pll|altera_pll:altera_pll_i"                                                                         ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "multicore_clocks:clocks"             ;
+--------------------+--------+----------+------------------------+
; Port               ; Type   ; Severity ; Details                ;
+--------------------+--------+----------+------------------------+
; reset_source_reset ; Output ; Info     ; Explicitly unconnected ;
+--------------------+--------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1228                        ;
;     CLR               ; 344                         ;
;     CLR SCLR          ; 49                          ;
;     CLR SCLR SLD      ; 11                          ;
;     CLR SLD           ; 69                          ;
;     ENA               ; 197                         ;
;     ENA CLR           ; 188                         ;
;     ENA CLR SCLR      ; 90                          ;
;     ENA CLR SLD       ; 62                          ;
;     ENA SCLR          ; 61                          ;
;     ENA SCLR SLD      ; 21                          ;
;     ENA SLD           ; 9                           ;
;     SLD               ; 32                          ;
;     plain             ; 95                          ;
; arriav_io_obuf        ; 16                          ;
; arriav_lcell_comb     ; 1520                        ;
;     arith             ; 134                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 88                          ;
;         2 data inputs ; 11                          ;
;         3 data inputs ; 31                          ;
;         4 data inputs ; 2                           ;
;         5 data inputs ; 1                           ;
;     extend            ; 33                          ;
;         7 data inputs ; 33                          ;
;     normal            ; 1353                        ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 23                          ;
;         2 data inputs ; 198                         ;
;         3 data inputs ; 284                         ;
;         4 data inputs ; 322                         ;
;         5 data inputs ; 285                         ;
;         6 data inputs ; 238                         ;
; boundary_port         ; 103                         ;
; generic_pll           ; 2                           ;
; stratixv_ram_block    ; 160                         ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 2.28                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 85                                       ;
;     CLR               ; 6                                        ;
;     ENA               ; 30                                       ;
;     ENA CLR           ; 24                                       ;
;     ENA CLR SLD       ; 2                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 112                                      ;
;     extend            ; 2                                        ;
;         7 data inputs ; 2                                        ;
;     normal            ; 110                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 26                                       ;
;         3 data inputs ; 18                                       ;
;         4 data inputs ; 13                                       ;
;         5 data inputs ; 25                                       ;
;         6 data inputs ; 23                                       ;
; boundary_port         ; 141                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.57                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:05     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Sat Sep  2 20:31:53 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MultipleCoreFilter -c MultipleCoreFilter
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/multicore.v
    Info (12023): Found entity 1: multicore File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/multicore.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_irq_mapper.sv
    Info (12023): Found entity 1: multicore_irq_mapper File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0.v
    Info (12023): Found entity 1: multicore_mm_interconnect_0 File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter_004.v
    Info (12023): Found entity 1: multicore_mm_interconnect_0_avalon_st_adapter_004 File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter_004.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv
    Info (12023): Found entity 1: multicore_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: multicore_mm_interconnect_0_avalon_st_adapter File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: multicore_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: multicore_mm_interconnect_0_rsp_mux_001 File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file multicore/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: multicore_mm_interconnect_0_rsp_mux File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: multicore_mm_interconnect_0_rsp_demux_001 File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: multicore_mm_interconnect_0_rsp_demux File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: multicore_mm_interconnect_0_cmd_mux_001 File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: multicore_mm_interconnect_0_cmd_mux File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: multicore_mm_interconnect_0_cmd_demux_001 File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: multicore_mm_interconnect_0_cmd_demux File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file multicore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_router_006.sv
    Info (12023): Found entity 1: multicore_mm_interconnect_0_router_006_default_decode File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_006.sv Line: 45
    Info (12023): Found entity 2: multicore_mm_interconnect_0_router_006 File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_006.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: multicore_mm_interconnect_0_router_003_default_decode File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: multicore_mm_interconnect_0_router_003 File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: multicore_mm_interconnect_0_router_002_default_decode File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: multicore_mm_interconnect_0_router_002 File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: multicore_mm_interconnect_0_router_001_default_decode File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: multicore_mm_interconnect_0_router_001 File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: multicore_mm_interconnect_0_router_default_decode File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: multicore_mm_interconnect_0_router File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 2 design units, including 2 entities, in source file multicore/synthesis/submodules/multicore_sdram.v
    Info (12023): Found entity 1: multicore_sdram_input_efifo_module File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_sdram.v Line: 21
    Info (12023): Found entity 2: multicore_sdram File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_sdram.v Line: 159
Info (12021): Found 2 design units, including 2 entities, in source file multicore/synthesis/submodules/multicore_sdram_test_component.v
    Info (12023): Found entity 1: multicore_sdram_test_component_ram_module File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_sdram_test_component.v Line: 21
    Info (12023): Found entity 2: multicore_sdram_test_component File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_sdram_test_component.v Line: 114
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_onchip.v
    Info (12023): Found entity 1: multicore_onchip File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_onchip.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_nios.v
    Info (12023): Found entity 1: multicore_nios File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file multicore/synthesis/submodules/multicore_nios_cpu.v
    Info (12023): Found entity 1: multicore_nios_cpu_register_bank_a_module File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v Line: 21
    Info (12023): Found entity 2: multicore_nios_cpu_register_bank_b_module File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v Line: 87
    Info (12023): Found entity 3: multicore_nios_cpu_nios2_oci_debug File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v Line: 153
    Info (12023): Found entity 4: multicore_nios_cpu_nios2_oci_break File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v Line: 295
    Info (12023): Found entity 5: multicore_nios_cpu_nios2_oci_xbrk File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v Line: 588
    Info (12023): Found entity 6: multicore_nios_cpu_nios2_oci_dbrk File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v Line: 795
    Info (12023): Found entity 7: multicore_nios_cpu_nios2_oci_itrace File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v Line: 982
    Info (12023): Found entity 8: multicore_nios_cpu_nios2_oci_td_mode File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v Line: 1115
    Info (12023): Found entity 9: multicore_nios_cpu_nios2_oci_dtrace File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v Line: 1183
    Info (12023): Found entity 10: multicore_nios_cpu_nios2_oci_compute_input_tm_cnt File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v Line: 1265
    Info (12023): Found entity 11: multicore_nios_cpu_nios2_oci_fifo_wrptr_inc File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v Line: 1337
    Info (12023): Found entity 12: multicore_nios_cpu_nios2_oci_fifo_cnt_inc File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v Line: 1380
    Info (12023): Found entity 13: multicore_nios_cpu_nios2_oci_fifo File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v Line: 1427
    Info (12023): Found entity 14: multicore_nios_cpu_nios2_oci_pib File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v Line: 1913
    Info (12023): Found entity 15: multicore_nios_cpu_nios2_oci_im File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v Line: 1936
    Info (12023): Found entity 16: multicore_nios_cpu_nios2_performance_monitors File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v Line: 2006
    Info (12023): Found entity 17: multicore_nios_cpu_nios2_avalon_reg File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v Line: 2023
    Info (12023): Found entity 18: multicore_nios_cpu_ociram_sp_ram_module File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v Line: 2116
    Info (12023): Found entity 19: multicore_nios_cpu_nios2_ocimem File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v Line: 2181
    Info (12023): Found entity 20: multicore_nios_cpu_nios2_oci File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v Line: 2362
    Info (12023): Found entity 21: multicore_nios_cpu File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_nios_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: multicore_nios_cpu_debug_slave_wrapper File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_nios_cpu_test_bench.v
    Info (12023): Found entity 1: multicore_nios_cpu_test_bench File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_nios_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: multicore_nios_cpu_debug_slave_tck File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_nios_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: multicore_nios_cpu_debug_slave_sysclk File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_leds.v
    Info (12023): Found entity 1: multicore_leds File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_leds.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file multicore/synthesis/submodules/multicore_jtag_uart_0.v
    Info (12023): Found entity 1: multicore_jtag_uart_0_sim_scfifo_w File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: multicore_jtag_uart_0_scfifo_w File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: multicore_jtag_uart_0_sim_scfifo_r File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: multicore_jtag_uart_0_scfifo_r File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: multicore_jtag_uart_0 File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_jtag_uart_0.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_clocks.v
    Info (12023): Found entity 1: multicore_clocks File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_clocks.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v
    Info (12023): Found entity 1: altera_up_avalon_reset_from_locked_signal File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_clocks_sys_pll.v
    Info (12023): Found entity 1: multicore_clocks_sys_pll File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_clocks_sys_pll.v Line: 2
Warning (10037): Verilog HDL or VHDL warning at multicore_sdram.v(318): conditional expression evaluates to a constant File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_sdram.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at multicore_sdram.v(328): conditional expression evaluates to a constant File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_sdram.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at multicore_sdram.v(338): conditional expression evaluates to a constant File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_sdram.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at multicore_sdram.v(682): conditional expression evaluates to a constant File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_sdram.v Line: 682
Info (12127): Elaborating entity "multicore" for the top level hierarchy
Info (12128): Elaborating entity "multicore_clocks" for hierarchy "multicore_clocks:clocks" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/multicore.v Line: 83
Info (12128): Elaborating entity "multicore_clocks_sys_pll" for hierarchy "multicore_clocks:clocks|multicore_clocks_sys_pll:sys_pll" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_clocks.v Line: 25
Info (12128): Elaborating entity "altera_pll" for hierarchy "multicore_clocks:clocks|multicore_clocks_sys_pll:sys_pll|altera_pll:altera_pll_i" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_clocks_sys_pll.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "multicore_clocks:clocks|multicore_clocks_sys_pll:sys_pll|altera_pll:altera_pll_i" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_clocks_sys_pll.v Line: 88
Info (12133): Instantiated megafunction "multicore_clocks:clocks|multicore_clocks_sys_pll:sys_pll|altera_pll:altera_pll_i" with the following parameter: File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_clocks_sys_pll.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "50.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "50.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "-3000 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "altera_up_avalon_reset_from_locked_signal" for hierarchy "multicore_clocks:clocks|altera_up_avalon_reset_from_locked_signal:reset_from_locked" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_clocks.v Line: 30
Info (12128): Elaborating entity "multicore_jtag_uart_0" for hierarchy "multicore_jtag_uart_0:jtag_uart_0" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/multicore.v Line: 96
Info (12128): Elaborating entity "multicore_jtag_uart_0_scfifo_w" for hierarchy "multicore_jtag_uart_0:jtag_uart_0|multicore_jtag_uart_0_scfifo_w:the_multicore_jtag_uart_0_scfifo_w" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_jtag_uart_0.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "multicore_jtag_uart_0:jtag_uart_0|multicore_jtag_uart_0_scfifo_w:the_multicore_jtag_uart_0_scfifo_w|scfifo:wfifo" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_jtag_uart_0.v Line: 139
Info (12130): Elaborated megafunction instantiation "multicore_jtag_uart_0:jtag_uart_0|multicore_jtag_uart_0_scfifo_w:the_multicore_jtag_uart_0_scfifo_w|scfifo:wfifo" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_jtag_uart_0.v Line: 139
Info (12133): Instantiated megafunction "multicore_jtag_uart_0:jtag_uart_0|multicore_jtag_uart_0_scfifo_w:the_multicore_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter: File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_jtag_uart_0.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf
    Info (12023): Found entity 1: scfifo_3291 File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/scfifo_3291.tdf Line: 25
Info (12128): Elaborating entity "scfifo_3291" for hierarchy "multicore_jtag_uart_0:jtag_uart_0|multicore_jtag_uart_0_scfifo_w:the_multicore_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated" File: /home/sebastian95/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf
    Info (12023): Found entity 1: a_dpfifo_5771 File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/a_dpfifo_5771.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_5771" for hierarchy "multicore_jtag_uart_0:jtag_uart_0|multicore_jtag_uart_0_scfifo_w:the_multicore_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/scfifo_3291.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/a_fefifo_7cf.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "multicore_jtag_uart_0:jtag_uart_0|multicore_jtag_uart_0_scfifo_w:the_multicore_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/a_dpfifo_5771.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf
    Info (12023): Found entity 1: cntr_vg7 File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/cntr_vg7.tdf Line: 26
Info (12128): Elaborating entity "cntr_vg7" for hierarchy "multicore_jtag_uart_0:jtag_uart_0|multicore_jtag_uart_0_scfifo_w:the_multicore_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/a_fefifo_7cf.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf
    Info (12023): Found entity 1: altsyncram_7pu1 File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/altsyncram_7pu1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_7pu1" for hierarchy "multicore_jtag_uart_0:jtag_uart_0|multicore_jtag_uart_0_scfifo_w:the_multicore_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/a_dpfifo_5771.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf
    Info (12023): Found entity 1: cntr_jgb File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/cntr_jgb.tdf Line: 26
Info (12128): Elaborating entity "cntr_jgb" for hierarchy "multicore_jtag_uart_0:jtag_uart_0|multicore_jtag_uart_0_scfifo_w:the_multicore_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/a_dpfifo_5771.tdf Line: 45
Info (12128): Elaborating entity "multicore_jtag_uart_0_scfifo_r" for hierarchy "multicore_jtag_uart_0:jtag_uart_0|multicore_jtag_uart_0_scfifo_r:the_multicore_jtag_uart_0_scfifo_r" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_jtag_uart_0.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "multicore_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:multicore_jtag_uart_0_alt_jtag_atlantic" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_jtag_uart_0.v Line: 569
Info (12130): Elaborated megafunction instantiation "multicore_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:multicore_jtag_uart_0_alt_jtag_atlantic" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_jtag_uart_0.v Line: 569
Info (12133): Instantiated megafunction "multicore_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:multicore_jtag_uart_0_alt_jtag_atlantic" with the following parameter: File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_jtag_uart_0.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "altera_sld_agent_endpoint" for hierarchy "multicore_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:multicore_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst" File: /home/sebastian95/intelFPGA_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12131): Elaborated megafunction instantiation "multicore_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:multicore_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst", which is child of megafunction instantiation "multicore_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:multicore_jtag_uart_0_alt_jtag_atlantic" File: /home/sebastian95/intelFPGA_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12128): Elaborating entity "altera_fabric_endpoint" for hierarchy "multicore_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:multicore_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep" File: /home/sebastian95/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 254
Info (12131): Elaborated megafunction instantiation "multicore_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:multicore_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep", which is child of megafunction instantiation "multicore_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:multicore_jtag_uart_0_alt_jtag_atlantic" File: /home/sebastian95/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 254
Info (12128): Elaborating entity "multicore_leds" for hierarchy "multicore_leds:leds" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/multicore.v Line: 107
Info (12128): Elaborating entity "multicore_nios" for hierarchy "multicore_nios:nios" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/multicore.v Line: 136
Info (12128): Elaborating entity "multicore_nios_cpu" for hierarchy "multicore_nios:nios|multicore_nios_cpu:cpu" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios.v Line: 65
Info (12128): Elaborating entity "multicore_nios_cpu_test_bench" for hierarchy "multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_test_bench:the_multicore_nios_cpu_test_bench" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v Line: 3545
Info (12128): Elaborating entity "multicore_nios_cpu_register_bank_a_module" for hierarchy "multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_register_bank_a_module:multicore_nios_cpu_register_bank_a" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v Line: 4061
Info (12128): Elaborating entity "altsyncram" for hierarchy "multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_register_bank_a_module:multicore_nios_cpu_register_bank_a|altsyncram:the_altsyncram" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_register_bank_a_module:multicore_nios_cpu_register_bank_a|altsyncram:the_altsyncram" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v Line: 58
Info (12133): Instantiated megafunction "multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_register_bank_a_module:multicore_nios_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf
    Info (12023): Found entity 1: altsyncram_msi1 File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/altsyncram_msi1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_msi1" for hierarchy "multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_register_bank_a_module:multicore_nios_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated" File: /home/sebastian95/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "multicore_nios_cpu_register_bank_b_module" for hierarchy "multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_register_bank_b_module:multicore_nios_cpu_register_bank_b" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v Line: 4079
Info (12128): Elaborating entity "multicore_nios_cpu_nios2_oci" for hierarchy "multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v Line: 4575
Info (12128): Elaborating entity "multicore_nios_cpu_nios2_oci_debug" for hierarchy "multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_oci_debug:the_multicore_nios_cpu_nios2_oci_debug" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v Line: 2531
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_oci_debug:the_multicore_nios_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v Line: 220
Info (12130): Elaborated megafunction instantiation "multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_oci_debug:the_multicore_nios_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v Line: 220
Info (12133): Instantiated megafunction "multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_oci_debug:the_multicore_nios_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v Line: 220
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "multicore_nios_cpu_nios2_oci_break" for hierarchy "multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_oci_break:the_multicore_nios_cpu_nios2_oci_break" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v Line: 2561
Info (12128): Elaborating entity "multicore_nios_cpu_nios2_oci_xbrk" for hierarchy "multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_oci_xbrk:the_multicore_nios_cpu_nios2_oci_xbrk" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v Line: 2582
Info (12128): Elaborating entity "multicore_nios_cpu_nios2_oci_dbrk" for hierarchy "multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_oci_dbrk:the_multicore_nios_cpu_nios2_oci_dbrk" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v Line: 2608
Info (12128): Elaborating entity "multicore_nios_cpu_nios2_oci_itrace" for hierarchy "multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_oci_itrace:the_multicore_nios_cpu_nios2_oci_itrace" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v Line: 2624
Info (12128): Elaborating entity "multicore_nios_cpu_nios2_oci_dtrace" for hierarchy "multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_oci_dtrace:the_multicore_nios_cpu_nios2_oci_dtrace" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v Line: 2639
Info (12128): Elaborating entity "multicore_nios_cpu_nios2_oci_td_mode" for hierarchy "multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_oci_dtrace:the_multicore_nios_cpu_nios2_oci_dtrace|multicore_nios_cpu_nios2_oci_td_mode:multicore_nios_cpu_nios2_oci_trc_ctrl_td_mode" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v Line: 1233
Info (12128): Elaborating entity "multicore_nios_cpu_nios2_oci_fifo" for hierarchy "multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_oci_fifo:the_multicore_nios_cpu_nios2_oci_fifo" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v Line: 2654
Info (12128): Elaborating entity "multicore_nios_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_oci_fifo:the_multicore_nios_cpu_nios2_oci_fifo|multicore_nios_cpu_nios2_oci_compute_input_tm_cnt:the_multicore_nios_cpu_nios2_oci_compute_input_tm_cnt" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v Line: 1546
Info (12128): Elaborating entity "multicore_nios_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_oci_fifo:the_multicore_nios_cpu_nios2_oci_fifo|multicore_nios_cpu_nios2_oci_fifo_wrptr_inc:the_multicore_nios_cpu_nios2_oci_fifo_wrptr_inc" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v Line: 1555
Info (12128): Elaborating entity "multicore_nios_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_oci_fifo:the_multicore_nios_cpu_nios2_oci_fifo|multicore_nios_cpu_nios2_oci_fifo_cnt_inc:the_multicore_nios_cpu_nios2_oci_fifo_cnt_inc" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v Line: 1564
Info (12128): Elaborating entity "multicore_nios_cpu_nios2_oci_pib" for hierarchy "multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_oci_pib:the_multicore_nios_cpu_nios2_oci_pib" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v Line: 2659
Info (12128): Elaborating entity "multicore_nios_cpu_nios2_oci_im" for hierarchy "multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_oci_im:the_multicore_nios_cpu_nios2_oci_im" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v Line: 2673
Info (12128): Elaborating entity "multicore_nios_cpu_nios2_avalon_reg" for hierarchy "multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_avalon_reg:the_multicore_nios_cpu_nios2_avalon_reg" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v Line: 2692
Info (12128): Elaborating entity "multicore_nios_cpu_nios2_ocimem" for hierarchy "multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_ocimem:the_multicore_nios_cpu_nios2_ocimem" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v Line: 2712
Info (12128): Elaborating entity "multicore_nios_cpu_ociram_sp_ram_module" for hierarchy "multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_ocimem:the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram_module:multicore_nios_cpu_ociram_sp_ram" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v Line: 2332
Info (12128): Elaborating entity "altsyncram" for hierarchy "multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_ocimem:the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram_module:multicore_nios_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v Line: 2156
Info (12130): Elaborated megafunction instantiation "multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_ocimem:the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram_module:multicore_nios_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v Line: 2156
Info (12133): Instantiated megafunction "multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_ocimem:the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram_module:multicore_nios_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v Line: 2156
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf
    Info (12023): Found entity 1: altsyncram_qid1 File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/altsyncram_qid1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_qid1" for hierarchy "multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_ocimem:the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram_module:multicore_nios_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated" File: /home/sebastian95/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "multicore_nios_cpu_debug_slave_wrapper" for hierarchy "multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_debug_slave_wrapper:the_multicore_nios_cpu_debug_slave_wrapper" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v Line: 2814
Info (12128): Elaborating entity "multicore_nios_cpu_debug_slave_tck" for hierarchy "multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_debug_slave_wrapper:the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_tck:the_multicore_nios_cpu_debug_slave_tck" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "multicore_nios_cpu_debug_slave_sysclk" for hierarchy "multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_debug_slave_wrapper:the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_sysclk:the_multicore_nios_cpu_debug_slave_sysclk" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_debug_slave_wrapper:the_multicore_nios_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:multicore_nios_cpu_debug_slave_phy" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_debug_slave_wrapper:the_multicore_nios_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:multicore_nios_cpu_debug_slave_phy" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_debug_slave_wrapper:the_multicore_nios_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:multicore_nios_cpu_debug_slave_phy" with the following parameter: File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_debug_slave_wrapper:the_multicore_nios_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:multicore_nios_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: /home/sebastian95/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12131): Elaborated megafunction instantiation "multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_debug_slave_wrapper:the_multicore_nios_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:multicore_nios_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_debug_slave_wrapper:the_multicore_nios_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:multicore_nios_cpu_debug_slave_phy" File: /home/sebastian95/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_debug_slave_wrapper:the_multicore_nios_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:multicore_nios_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: /home/sebastian95/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_debug_slave_wrapper:the_multicore_nios_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:multicore_nios_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /home/sebastian95/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "multicore_onchip" for hierarchy "multicore_onchip:onchip" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/multicore.v Line: 150
Info (12128): Elaborating entity "altsyncram" for hierarchy "multicore_onchip:onchip|altsyncram:the_altsyncram" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_onchip.v Line: 69
Info (12130): Elaborated megafunction instantiation "multicore_onchip:onchip|altsyncram:the_altsyncram" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_onchip.v Line: 69
Info (12133): Instantiated megafunction "multicore_onchip:onchip|altsyncram:the_altsyncram" with the following parameter: File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_onchip.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "multicore_onchip.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "1024"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hkm1.tdf
    Info (12023): Found entity 1: altsyncram_hkm1 File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/altsyncram_hkm1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_hkm1" for hierarchy "multicore_onchip:onchip|altsyncram:the_altsyncram|altsyncram_hkm1:auto_generated" File: /home/sebastian95/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "multicore_sdram" for hierarchy "multicore_sdram:sdram" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/multicore.v Line: 173
Info (12128): Elaborating entity "multicore_sdram_input_efifo_module" for hierarchy "multicore_sdram:sdram|multicore_sdram_input_efifo_module:the_multicore_sdram_input_efifo_module" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_sdram.v Line: 298
Info (12128): Elaborating entity "multicore_mm_interconnect_0" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/multicore.v Line: 226
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 519
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_instruction_master_translator" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 579
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 643
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_debug_mem_slave_translator" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 707
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_s1_translator" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 771
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 835
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 899
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_data_master_agent" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 980
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_instruction_master_agent" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 1061
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 1145
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 1186
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 1645
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 1686
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 1727
Info (12128): Elaborating entity "multicore_mm_interconnect_0_router" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router:router" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 1743
Info (12128): Elaborating entity "multicore_mm_interconnect_0_router_default_decode" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router:router|multicore_mm_interconnect_0_router_default_decode:the_default_decode" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_router.sv Line: 183
Info (12128): Elaborating entity "multicore_mm_interconnect_0_router_001" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_001:router_001" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 1759
Info (12128): Elaborating entity "multicore_mm_interconnect_0_router_001_default_decode" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_001:router_001|multicore_mm_interconnect_0_router_001_default_decode:the_default_decode" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_001.sv Line: 181
Info (12128): Elaborating entity "multicore_mm_interconnect_0_router_002" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_002:router_002" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 1775
Info (12128): Elaborating entity "multicore_mm_interconnect_0_router_002_default_decode" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_002:router_002|multicore_mm_interconnect_0_router_002_default_decode:the_default_decode" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "multicore_mm_interconnect_0_router_003" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_003:router_003" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 1791
Info (12128): Elaborating entity "multicore_mm_interconnect_0_router_003_default_decode" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_003:router_003|multicore_mm_interconnect_0_router_003_default_decode:the_default_decode" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_003.sv Line: 178
Info (12128): Elaborating entity "multicore_mm_interconnect_0_router_006" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_006:router_006" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 1839
Info (12128): Elaborating entity "multicore_mm_interconnect_0_router_006_default_decode" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_006:router_006|multicore_mm_interconnect_0_router_006_default_decode:the_default_decode" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_006.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 1889
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "multicore_mm_interconnect_0_cmd_demux" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_demux:cmd_demux" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 1930
Info (12128): Elaborating entity "multicore_mm_interconnect_0_cmd_demux_001" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 1959
Info (12128): Elaborating entity "multicore_mm_interconnect_0_cmd_mux" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux:cmd_mux" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 1976
Info (12128): Elaborating entity "multicore_mm_interconnect_0_cmd_mux_001" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_001:cmd_mux_001" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 1999
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_mux_001.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "multicore_mm_interconnect_0_rsp_demux" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_demux:rsp_demux" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 2079
Info (12128): Elaborating entity "multicore_mm_interconnect_0_rsp_demux_001" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_demux_001:rsp_demux_001" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 2102
Info (12128): Elaborating entity "multicore_mm_interconnect_0_rsp_mux" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux:rsp_mux" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 2206
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_mux.sv Line: 358
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "multicore_mm_interconnect_0_rsp_mux_001" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 2235
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_mux_001.sv Line: 326
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 2301
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 2367
Info (12128): Elaborating entity "multicore_mm_interconnect_0_avalon_st_adapter" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 2396
Info (12128): Elaborating entity "multicore_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|multicore_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "multicore_mm_interconnect_0_avalon_st_adapter_004" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0.v Line: 2512
Info (12128): Elaborating entity "multicore_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" for hierarchy "multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004|multicore_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter_004.v Line: 200
Info (12128): Elaborating entity "multicore_irq_mapper" for hierarchy "multicore_irq_mapper:irq_mapper" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/multicore.v Line: 233
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "altera_reset_controller:rst_controller" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/multicore.v Line: 296
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/altera_reset_controller.v Line: 220
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2017.09.02.20:32:22 Progress: Loading sldc78877da/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc78877da/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/ip/sldc78877da/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc78877da/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/ip/sldc78877da/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc78877da/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/ip/sldc78877da/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc78877da/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/ip/sldc78877da/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldc78877da/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/ip/sldc78877da/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/ip/sldc78877da/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc78877da/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/ip/sldc78877da/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf
    Info (12023): Found entity 1: altsyncram_40n1 File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/altsyncram_40n1.tdf Line: 28
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sdram_wire_cke" is stuck at VCC File: /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/multicore.v Line: 14
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 333 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/output_files/MultipleCoreFilter.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 17 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2417 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 32 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 2201 logic cells
    Info (21064): Implemented 160 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 1178 megabytes
    Info: Processing ended: Sat Sep  2 20:32:41 2017
    Info: Elapsed time: 00:00:48
    Info: Total CPU time (on all processors): 00:01:29


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/output_files/MultipleCoreFilter.map.smsg.


