INFO: [VRFC 10-2263] Analyzing Verilog file "/home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.srcs/sources_1/ip/matrixC/sim/matrixC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrixC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.srcs/sources_1/imports/Prac5/Debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2458] undeclared symbol BTNL, assumed default net type wire [/home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.srcs/sources_1/new/multiplier.v:42]
INFO: [VRFC 10-2458] undeclared symbol BTNR, assumed default net type wire [/home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.srcs/sources_1/new/multiplier.v:46]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.srcs/sources_1/ip/matrixA/sim/matrixA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrixA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.srcs/sources_1/ip/matrixB/sim/matrixB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrixB
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.srcs/sim_1/new/mma_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mma_tb
