/* Generated by Yosys 0.9 (git sha1 1979e0b1, gcc 8.3.0-6 -fPIC -Os) */

(* src = "/LGSynth91/Verilog/cmlexamples/9symml_orig.v:2" *)
(* top =  1  *)
module lif9symml(\1 , \2 , \3 , \4 , \5 , \6 , \7 , \8 , \9 , \52 );
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  (* src = "/LGSynth91/Verilog/cmlexamples/9symml_orig.v:3" *)
  input \1 ;
  (* src = "/LGSynth91/Verilog/cmlexamples/9symml_orig.v:3" *)
  input \2 ;
  (* src = "/LGSynth91/Verilog/cmlexamples/9symml_orig.v:3" *)
  input \3 ;
  (* src = "/LGSynth91/Verilog/cmlexamples/9symml_orig.v:3" *)
  input \4 ;
  (* src = "/LGSynth91/Verilog/cmlexamples/9symml_orig.v:3" *)
  input \5 ;
  (* src = "/LGSynth91/Verilog/cmlexamples/9symml_orig.v:13" *)
  output \52 ;
  (* src = "/LGSynth91/Verilog/cmlexamples/9symml_orig.v:3" *)
  input \6 ;
  (* src = "/LGSynth91/Verilog/cmlexamples/9symml_orig.v:3" *)
  input \7 ;
  (* src = "/LGSynth91/Verilog/cmlexamples/9symml_orig.v:3" *)
  input \8 ;
  (* src = "/LGSynth91/Verilog/cmlexamples/9symml_orig.v:3" *)
  input \9 ;
  (* src = "/LGSynth91/Verilog/cmlexamples/9symml_orig.v:15" *)
  wire \[1] ;
  assign _023_ = _021_ & _049_;
  assign _050_ = _022_ & _011_;
  assign _079_ = _023_ & _050_;
  assign _000_ = _024_ & \9 ;
  assign _052_ = _025_ & _051_;
  assign _080_ = _026_ & _052_;
  assign _001_ = _002_ & _053_;
  assign _081_ = _027_ & \6 ;
  assign _054_ = \5  & \6 ;
  assign _082_ = _028_ & _054_;
  assign _003_ = _004_ & _055_;
  assign _083_ = \4  & \2 ;
  assign _084_ = _029_ & _056_;
  assign _085_ = _030_ & _057_;
  assign _086_ = _031_ & _006_;
  assign _005_ = _032_ & _058_;
  assign _087_ = _033_ & _010_;
  assign _088_ = \3  & _059_;
  assign _006_ = _034_ & _060_;
  assign _089_ = _035_ & _008_;
  assign _007_ = \7  & _061_;
  assign _037_ = _036_ & _062_;
  assign _063_ = \2  & \5 ;
  assign _009_ = _037_ & _063_;
  assign _090_ = _038_ & _064_;
  assign _066_ = _039_ & _065_;
  assign _011_ = _018_ & _066_;
  assign _091_ = \8  & _067_;
  assign _069_ = _040_ & _068_;
  assign _012_ = _041_ & _069_;
  assign _013_ = _014_ & _070_;
  assign _014_ = _042_ & _071_;
  assign _015_ = _043_ & 1'h0;
  assign _092_ = 1'h0 & _072_;
  assign _093_ = _044_ & _073_;
  assign _074_ = _045_ & 1'h0;
  assign _017_ = _046_ & _074_;
  assign _018_ = \9  & _075_;
  assign _094_ = _047_ & _076_;
  assign _095_ = \3  & \2 ;
  assign _078_ = 1'h0 & _077_;
  assign _020_ = _048_ & _078_;
  assign _022_ = ~_000_;
  assign _021_ = ~_005_;
  assign _049_ = ~_020_;
  assign \52  = ~_079_;
  assign _024_ = ~_001_;
  assign _026_ = ~_003_;
  assign _025_ = ~\7 ;
  assign _051_ = ~\8 ;
  assign _053_ = ~_080_;
  assign _027_ = ~1'h0;
  assign _002_ = ~_081_;
  assign _028_ = ~\1 ;
  assign _055_ = ~_082_;
  assign _030_ = ~\6 ;
  assign _029_ = ~\3 ;
  assign _056_ = ~_083_;
  assign _057_ = ~_084_;
  assign _004_ = ~_085_;
  assign _031_ = ~1'h0;
  assign _032_ = ~\4 ;
  assign _058_ = ~_086_;
  assign _033_ = ~1'h0;
  assign _034_ = ~_007_;
  assign _059_ = ~_087_;
  assign _060_ = ~_088_;
  assign _035_ = ~_009_;
  assign _061_ = ~_089_;
  assign _008_ = ~1'h0;
  assign _036_ = ~\8 ;
  assign _062_ = ~\3 ;
  assign _010_ = ~1'h0;
  assign _038_ = ~\1 ;
  assign _064_ = ~_012_;
  assign _039_ = ~\2 ;
  assign _065_ = ~_090_;
  assign _067_ = ~_013_;
  assign _040_ = ~_017_;
  assign _041_ = ~_015_;
  assign _068_ = ~_091_;
  assign _070_ = ~1'h0;
  assign _042_ = ~1'h0;
  assign _071_ = ~1'h0;
  assign _043_ = ~_016_;
  assign _072_ = ~\7 ;
  assign _016_ = ~_092_;
  assign _044_ = ~\5 ;
  assign _045_ = ~\9 ;
  assign _073_ = ~\3 ;
  assign _046_ = ~_093_;
  assign _075_ = ~_019_;
  assign _019_ = ~\2 ;
  assign _047_ = ~\3 ;
  assign _076_ = ~\2 ;
  assign _077_ = ~_094_;
  assign _048_ = ~_095_;
  assign \[1]  = \52 ;
endmodule
