#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002cced8b8c10 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 22;
 .timescale 0 0;
v000002cced928420_0 .net "PC", 31 0, v000002cced921030_0;  1 drivers
v000002cced927ac0_0 .var "clk", 0 0;
v000002cced9289c0_0 .net "clkout", 0 0, L_000002cced8aff30;  1 drivers
v000002cced927e80_0 .net "cycles_consumed", 31 0, v000002cced926560_0;  1 drivers
v000002cced927980_0 .net "regs0", 31 0, L_000002cced8b0630;  1 drivers
v000002cced928600_0 .net "regs1", 31 0, L_000002cced8b0390;  1 drivers
v000002cced928380_0 .net "regs2", 31 0, L_000002cced8b0470;  1 drivers
v000002cced9284c0_0 .net "regs3", 31 0, L_000002cced8b04e0;  1 drivers
v000002cced929140_0 .net "regs4", 31 0, L_000002cced8b0550;  1 drivers
v000002cced928ec0_0 .net "regs5", 31 0, L_000002cced8b08d0;  1 drivers
v000002cced928560_0 .var "rst", 0 0;
S_000002cced8354a0 .scope module, "cpu" "processor" 2 35, 3 4 0, S_000002cced8b8c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_000002cced8baf40 .param/l "RType" 0 4 2, C4<000000>;
P_000002cced8baf78 .param/l "add" 0 4 5, C4<100000>;
P_000002cced8bafb0 .param/l "addi" 0 4 8, C4<001000>;
P_000002cced8bafe8 .param/l "addu" 0 4 5, C4<100001>;
P_000002cced8bb020 .param/l "and_" 0 4 5, C4<100100>;
P_000002cced8bb058 .param/l "andi" 0 4 8, C4<001100>;
P_000002cced8bb090 .param/l "beq" 0 4 10, C4<000100>;
P_000002cced8bb0c8 .param/l "bne" 0 4 10, C4<000101>;
P_000002cced8bb100 .param/l "handler_addr" 0 3 7, C4<00000000000000000000001111101000>;
P_000002cced8bb138 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002cced8bb170 .param/l "j" 0 4 12, C4<000010>;
P_000002cced8bb1a8 .param/l "jal" 0 4 12, C4<000011>;
P_000002cced8bb1e0 .param/l "jr" 0 4 6, C4<001000>;
P_000002cced8bb218 .param/l "lw" 0 4 8, C4<100011>;
P_000002cced8bb250 .param/l "nor_" 0 4 5, C4<100111>;
P_000002cced8bb288 .param/l "or_" 0 4 5, C4<100101>;
P_000002cced8bb2c0 .param/l "ori" 0 4 8, C4<001101>;
P_000002cced8bb2f8 .param/l "sgt" 0 4 6, C4<101011>;
P_000002cced8bb330 .param/l "sll" 0 4 6, C4<000000>;
P_000002cced8bb368 .param/l "slt" 0 4 5, C4<101010>;
P_000002cced8bb3a0 .param/l "slti" 0 4 8, C4<101010>;
P_000002cced8bb3d8 .param/l "srl" 0 4 6, C4<000010>;
P_000002cced8bb410 .param/l "sub" 0 4 5, C4<100010>;
P_000002cced8bb448 .param/l "subu" 0 4 5, C4<100011>;
P_000002cced8bb480 .param/l "sw" 0 4 8, C4<101011>;
P_000002cced8bb4b8 .param/l "xor_" 0 4 5, C4<100110>;
P_000002cced8bb4f0 .param/l "xori" 0 4 8, C4<001110>;
L_000002cced8afe50 .functor NOT 1, v000002cced928560_0, C4<0>, C4<0>, C4<0>;
L_000002cced8b0160 .functor NOT 1, v000002cced928560_0, C4<0>, C4<0>, C4<0>;
L_000002cced8b09b0 .functor NOT 1, v000002cced928560_0, C4<0>, C4<0>, C4<0>;
L_000002cced8b06a0 .functor NOT 1, v000002cced928560_0, C4<0>, C4<0>, C4<0>;
L_000002cced8b05c0 .functor NOT 1, v000002cced928560_0, C4<0>, C4<0>, C4<0>;
L_000002cced8b0080 .functor NOT 1, v000002cced928560_0, C4<0>, C4<0>, C4<0>;
L_000002cced8b0940 .functor NOT 1, v000002cced928560_0, C4<0>, C4<0>, C4<0>;
L_000002cced8b0780 .functor NOT 1, v000002cced928560_0, C4<0>, C4<0>, C4<0>;
L_000002cced8aff30 .functor OR 1, v000002cced927ac0_0, v000002cced8a9770_0, C4<0>, C4<0>;
L_000002cced8b0710 .functor OR 1, L_000002cced927b60, L_000002cced9282e0, C4<0>, C4<0>;
L_000002cced8b00f0 .functor AND 1, L_000002cced982a90, L_000002cced9832b0, C4<1>, C4<1>;
L_000002cced8b02b0 .functor NOT 1, v000002cced928560_0, C4<0>, C4<0>, C4<0>;
L_000002cced8b0a20 .functor OR 1, L_000002cced982c70, L_000002cced983170, C4<0>, C4<0>;
L_000002cced8afd70 .functor OR 1, L_000002cced8b0a20, L_000002cced982450, C4<0>, C4<0>;
L_000002cced8b0a90 .functor OR 1, L_000002cced982770, L_000002cced982ef0, C4<0>, C4<0>;
L_000002cced8b0b00 .functor AND 1, L_000002cced982630, L_000002cced8b0a90, C4<1>, C4<1>;
L_000002cced8afde0 .functor OR 1, L_000002cced983710, L_000002cced9837b0, C4<0>, C4<0>;
L_000002cced8b0320 .functor AND 1, L_000002cced983670, L_000002cced8afde0, C4<1>, C4<1>;
v000002cced921670_0 .net "ALUOp", 3 0, v000002cced8a93b0_0;  1 drivers
v000002cced921530_0 .net "ALUResult", 31 0, v000002cced91bbe0_0;  1 drivers
v000002cced9203b0_0 .net "ALUSrc", 0 0, v000002cced8a8d70_0;  1 drivers
v000002cced920450_0 .net "ALUin2", 31 0, L_000002cced983490;  1 drivers
v000002cced921350_0 .net "MemReadEn", 0 0, v000002cced8a99f0_0;  1 drivers
v000002cced9209f0_0 .net "MemWriteEn", 0 0, v000002cced8a9a90_0;  1 drivers
v000002cced9213f0_0 .net "MemtoReg", 0 0, v000002cced8a9450_0;  1 drivers
v000002cced920130_0 .net "PC", 31 0, v000002cced921030_0;  alias, 1 drivers
v000002cced921710_0 .net "PCPlus1", 31 0, L_000002cced927a20;  1 drivers
v000002cced920950_0 .net "PCsrc", 1 0, v000002cced91b280_0;  1 drivers
v000002cced920090_0 .net "RegDst", 0 0, v000002cced8a8910_0;  1 drivers
v000002cced920770_0 .net "RegWriteEn", 0 0, v000002cced8a9590_0;  1 drivers
v000002cced921850_0 .net "WriteRegister", 4 0, L_000002cced982950;  1 drivers
v000002cced921c10_0 .net *"_ivl_0", 0 0, L_000002cced8afe50;  1 drivers
L_000002cced9298f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002cced9217b0_0 .net/2u *"_ivl_10", 4 0, L_000002cced9298f0;  1 drivers
L_000002cced929ce0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002cced921990_0 .net *"_ivl_101", 15 0, L_000002cced929ce0;  1 drivers
v000002cced920e50_0 .net *"_ivl_102", 31 0, L_000002cced983030;  1 drivers
L_000002cced929d28 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002cced921a30_0 .net *"_ivl_105", 25 0, L_000002cced929d28;  1 drivers
L_000002cced929d70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002cced920bd0_0 .net/2u *"_ivl_106", 31 0, L_000002cced929d70;  1 drivers
v000002cced920310_0 .net *"_ivl_108", 0 0, L_000002cced982a90;  1 drivers
L_000002cced929db8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000002cced920ef0_0 .net/2u *"_ivl_110", 5 0, L_000002cced929db8;  1 drivers
v000002cced9210d0_0 .net *"_ivl_112", 0 0, L_000002cced9832b0;  1 drivers
v000002cced9215d0_0 .net *"_ivl_115", 0 0, L_000002cced8b00f0;  1 drivers
v000002cced921170_0 .net *"_ivl_116", 47 0, L_000002cced983350;  1 drivers
L_000002cced929e00 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002cced921490_0 .net *"_ivl_119", 15 0, L_000002cced929e00;  1 drivers
L_000002cced929938 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002cced9208b0_0 .net/2u *"_ivl_12", 5 0, L_000002cced929938;  1 drivers
v000002cced921210_0 .net *"_ivl_120", 47 0, L_000002cced982d10;  1 drivers
L_000002cced929e48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002cced920a90_0 .net *"_ivl_123", 15 0, L_000002cced929e48;  1 drivers
v000002cced9206d0_0 .net *"_ivl_125", 0 0, L_000002cced981c30;  1 drivers
v000002cced9212b0_0 .net *"_ivl_126", 31 0, L_000002cced9826d0;  1 drivers
v000002cced921ad0_0 .net *"_ivl_128", 47 0, L_000002cced981b90;  1 drivers
v000002cced921b70_0 .net *"_ivl_130", 47 0, L_000002cced9833f0;  1 drivers
v000002cced921cb0_0 .net *"_ivl_132", 47 0, L_000002cced981cd0;  1 drivers
v000002cced9204f0_0 .net *"_ivl_134", 47 0, L_000002cced981e10;  1 drivers
L_000002cced929e90 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002cced921d50_0 .net/2u *"_ivl_138", 1 0, L_000002cced929e90;  1 drivers
v000002cced921e90_0 .net *"_ivl_14", 0 0, L_000002cced9286a0;  1 drivers
v000002cced920590_0 .net *"_ivl_140", 0 0, L_000002cced982b30;  1 drivers
L_000002cced929ed8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000002cced921df0_0 .net/2u *"_ivl_142", 1 0, L_000002cced929ed8;  1 drivers
v000002cced921f30_0 .net *"_ivl_144", 0 0, L_000002cced982810;  1 drivers
L_000002cced929f20 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000002cced920630_0 .net/2u *"_ivl_146", 1 0, L_000002cced929f20;  1 drivers
v000002cced9201d0_0 .net *"_ivl_148", 0 0, L_000002cced982590;  1 drivers
L_000002cced929f68 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000002cced920810_0 .net/2u *"_ivl_150", 31 0, L_000002cced929f68;  1 drivers
L_000002cced929fb0 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000002cced920b30_0 .net/2u *"_ivl_152", 31 0, L_000002cced929fb0;  1 drivers
v000002cced923f10_0 .net *"_ivl_154", 31 0, L_000002cced9823b0;  1 drivers
v000002cced923330_0 .net *"_ivl_156", 31 0, L_000002cced982090;  1 drivers
L_000002cced929980 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000002cced9247d0_0 .net/2u *"_ivl_16", 4 0, L_000002cced929980;  1 drivers
v000002cced9236f0_0 .net *"_ivl_160", 0 0, L_000002cced8b02b0;  1 drivers
L_000002cced92a040 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002cced9240f0_0 .net/2u *"_ivl_162", 31 0, L_000002cced92a040;  1 drivers
L_000002cced92a118 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000002cced923a10_0 .net/2u *"_ivl_166", 5 0, L_000002cced92a118;  1 drivers
v000002cced924d70_0 .net *"_ivl_168", 0 0, L_000002cced982c70;  1 drivers
L_000002cced92a160 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000002cced923650_0 .net/2u *"_ivl_170", 5 0, L_000002cced92a160;  1 drivers
v000002cced923c90_0 .net *"_ivl_172", 0 0, L_000002cced983170;  1 drivers
v000002cced924050_0 .net *"_ivl_175", 0 0, L_000002cced8b0a20;  1 drivers
L_000002cced92a1a8 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000002cced924730_0 .net/2u *"_ivl_176", 5 0, L_000002cced92a1a8;  1 drivers
v000002cced923470_0 .net *"_ivl_178", 0 0, L_000002cced982450;  1 drivers
v000002cced9230b0_0 .net *"_ivl_181", 0 0, L_000002cced8afd70;  1 drivers
L_000002cced92a1f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002cced924230_0 .net/2u *"_ivl_182", 15 0, L_000002cced92a1f0;  1 drivers
v000002cced923790_0 .net *"_ivl_184", 31 0, L_000002cced982db0;  1 drivers
v000002cced923e70_0 .net *"_ivl_187", 0 0, L_000002cced982270;  1 drivers
v000002cced9238d0_0 .net *"_ivl_188", 15 0, L_000002cced982310;  1 drivers
v000002cced9242d0_0 .net *"_ivl_19", 4 0, L_000002cced928f60;  1 drivers
v000002cced923dd0_0 .net *"_ivl_190", 31 0, L_000002cced9824f0;  1 drivers
v000002cced923150_0 .net *"_ivl_194", 31 0, L_000002cced982e50;  1 drivers
L_000002cced92a238 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002cced923fb0_0 .net *"_ivl_197", 25 0, L_000002cced92a238;  1 drivers
L_000002cced92a280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002cced924190_0 .net/2u *"_ivl_198", 31 0, L_000002cced92a280;  1 drivers
L_000002cced9298a8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002cced923d30_0 .net/2u *"_ivl_2", 5 0, L_000002cced9298a8;  1 drivers
v000002cced9245f0_0 .net *"_ivl_20", 4 0, L_000002cced9287e0;  1 drivers
v000002cced923970_0 .net *"_ivl_200", 0 0, L_000002cced982630;  1 drivers
L_000002cced92a2c8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002cced9231f0_0 .net/2u *"_ivl_202", 5 0, L_000002cced92a2c8;  1 drivers
v000002cced924370_0 .net *"_ivl_204", 0 0, L_000002cced982770;  1 drivers
L_000002cced92a310 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002cced924410_0 .net/2u *"_ivl_206", 5 0, L_000002cced92a310;  1 drivers
v000002cced9244b0_0 .net *"_ivl_208", 0 0, L_000002cced982ef0;  1 drivers
v000002cced924550_0 .net *"_ivl_211", 0 0, L_000002cced8b0a90;  1 drivers
v000002cced924870_0 .net *"_ivl_213", 0 0, L_000002cced8b0b00;  1 drivers
L_000002cced92a358 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002cced923290_0 .net/2u *"_ivl_214", 5 0, L_000002cced92a358;  1 drivers
v000002cced923bf0_0 .net *"_ivl_216", 0 0, L_000002cced982f90;  1 drivers
L_000002cced92a3a0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002cced924690_0 .net/2u *"_ivl_218", 31 0, L_000002cced92a3a0;  1 drivers
v000002cced9233d0_0 .net *"_ivl_220", 31 0, L_000002cced9830d0;  1 drivers
v000002cced924910_0 .net *"_ivl_224", 31 0, L_000002cced9835d0;  1 drivers
L_000002cced92a3e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002cced924a50_0 .net *"_ivl_227", 25 0, L_000002cced92a3e8;  1 drivers
L_000002cced92a430 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002cced9249b0_0 .net/2u *"_ivl_228", 31 0, L_000002cced92a430;  1 drivers
v000002cced923ab0_0 .net *"_ivl_230", 0 0, L_000002cced983670;  1 drivers
L_000002cced92a478 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002cced924eb0_0 .net/2u *"_ivl_232", 5 0, L_000002cced92a478;  1 drivers
v000002cced923b50_0 .net *"_ivl_234", 0 0, L_000002cced983710;  1 drivers
L_000002cced92a4c0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002cced924af0_0 .net/2u *"_ivl_236", 5 0, L_000002cced92a4c0;  1 drivers
v000002cced924b90_0 .net *"_ivl_238", 0 0, L_000002cced9837b0;  1 drivers
v000002cced924f50_0 .net *"_ivl_24", 0 0, L_000002cced8b09b0;  1 drivers
v000002cced924c30_0 .net *"_ivl_241", 0 0, L_000002cced8afde0;  1 drivers
v000002cced924cd0_0 .net *"_ivl_243", 0 0, L_000002cced8b0320;  1 drivers
L_000002cced92a508 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002cced924e10_0 .net/2u *"_ivl_244", 5 0, L_000002cced92a508;  1 drivers
v000002cced923830_0 .net *"_ivl_246", 0 0, L_000002cced981a50;  1 drivers
v000002cced923510_0 .net *"_ivl_248", 31 0, L_000002cced981af0;  1 drivers
L_000002cced9299c8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002cced9235b0_0 .net/2u *"_ivl_26", 4 0, L_000002cced9299c8;  1 drivers
v000002cced925340_0 .net *"_ivl_29", 4 0, L_000002cced928ce0;  1 drivers
v000002cced926c40_0 .net *"_ivl_32", 0 0, L_000002cced8b06a0;  1 drivers
L_000002cced929a10 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002cced925480_0 .net/2u *"_ivl_34", 4 0, L_000002cced929a10;  1 drivers
v000002cced926920_0 .net *"_ivl_37", 4 0, L_000002cced9296e0;  1 drivers
v000002cced926ba0_0 .net *"_ivl_40", 0 0, L_000002cced8b05c0;  1 drivers
L_000002cced929a58 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002cced9258e0_0 .net/2u *"_ivl_42", 15 0, L_000002cced929a58;  1 drivers
v000002cced925f20_0 .net *"_ivl_45", 15 0, L_000002cced9278e0;  1 drivers
v000002cced9253e0_0 .net *"_ivl_48", 0 0, L_000002cced8b0080;  1 drivers
v000002cced9267e0_0 .net *"_ivl_5", 5 0, L_000002cced928a60;  1 drivers
L_000002cced929aa0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002cced925700_0 .net/2u *"_ivl_50", 36 0, L_000002cced929aa0;  1 drivers
L_000002cced929ae8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002cced926100_0 .net/2u *"_ivl_52", 31 0, L_000002cced929ae8;  1 drivers
v000002cced925a20_0 .net *"_ivl_55", 4 0, L_000002cced9281a0;  1 drivers
v000002cced926d80_0 .net *"_ivl_56", 36 0, L_000002cced9290a0;  1 drivers
v000002cced9261a0_0 .net *"_ivl_58", 36 0, L_000002cced929280;  1 drivers
v000002cced925b60_0 .net *"_ivl_62", 0 0, L_000002cced8b0940;  1 drivers
L_000002cced929b30 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002cced926740_0 .net/2u *"_ivl_64", 5 0, L_000002cced929b30;  1 drivers
v000002cced925520_0 .net *"_ivl_67", 5 0, L_000002cced929320;  1 drivers
v000002cced925de0_0 .net *"_ivl_70", 0 0, L_000002cced8b0780;  1 drivers
L_000002cced929b78 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002cced9255c0_0 .net/2u *"_ivl_72", 57 0, L_000002cced929b78;  1 drivers
L_000002cced929bc0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002cced9269c0_0 .net/2u *"_ivl_74", 31 0, L_000002cced929bc0;  1 drivers
v000002cced9257a0_0 .net *"_ivl_77", 25 0, L_000002cced927fc0;  1 drivers
v000002cced926380_0 .net *"_ivl_78", 57 0, L_000002cced929500;  1 drivers
v000002cced926880_0 .net *"_ivl_8", 0 0, L_000002cced8b0160;  1 drivers
v000002cced925fc0_0 .net *"_ivl_80", 57 0, L_000002cced928100;  1 drivers
L_000002cced929c08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002cced9264c0_0 .net/2u *"_ivl_84", 31 0, L_000002cced929c08;  1 drivers
L_000002cced929c50 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002cced926420_0 .net/2u *"_ivl_88", 5 0, L_000002cced929c50;  1 drivers
v000002cced925660_0 .net *"_ivl_90", 0 0, L_000002cced927b60;  1 drivers
L_000002cced929c98 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002cced925840_0 .net/2u *"_ivl_92", 5 0, L_000002cced929c98;  1 drivers
v000002cced9266a0_0 .net *"_ivl_94", 0 0, L_000002cced9282e0;  1 drivers
v000002cced925980_0 .net *"_ivl_97", 0 0, L_000002cced8b0710;  1 drivers
v000002cced926ec0_0 .net *"_ivl_98", 47 0, L_000002cced928920;  1 drivers
v000002cced926240_0 .net "adderResult", 31 0, L_000002cced981f50;  1 drivers
v000002cced925ac0_0 .net "address", 31 0, L_000002cced929460;  1 drivers
v000002cced9250c0_0 .net "clk", 0 0, L_000002cced8aff30;  alias, 1 drivers
v000002cced926560_0 .var "cycles_consumed", 31 0;
o000002cced8d1888 .functor BUFZ 1, C4<z>; HiZ drive
v000002cced926f60_0 .net "excep_flag", 0 0, o000002cced8d1888;  0 drivers
v000002cced9262e0_0 .net "extImm", 31 0, L_000002cced9828b0;  1 drivers
v000002cced925160_0 .net "funct", 5 0, L_000002cced9295a0;  1 drivers
v000002cced925d40_0 .net "hlt", 0 0, v000002cced8a9770_0;  1 drivers
v000002cced926a60_0 .net "imm", 15 0, L_000002cced929000;  1 drivers
v000002cced925c00_0 .net "immediate", 31 0, L_000002cced983210;  1 drivers
v000002cced926600_0 .net "input_clk", 0 0, v000002cced927ac0_0;  1 drivers
v000002cced926b00_0 .net "instruction", 31 0, L_000002cced981d70;  1 drivers
v000002cced925ca0_0 .net "memoryReadData", 31 0, v000002cced920db0_0;  1 drivers
v000002cced926ce0_0 .net "nextPC", 31 0, L_000002cced981eb0;  1 drivers
v000002cced926060_0 .net "opcode", 5 0, L_000002cced927f20;  1 drivers
v000002cced926e20_0 .net "rd", 4 0, L_000002cced928880;  1 drivers
v000002cced925200_0 .net "readData1", 31 0, L_000002cced8b07f0;  1 drivers
v000002cced9252a0_0 .net "readData1_w", 31 0, L_000002cced988e70;  1 drivers
v000002cced925e80_0 .net "readData2", 31 0, L_000002cced8b0240;  1 drivers
v000002cced9291e0_0 .net "regs0", 31 0, L_000002cced8b0630;  alias, 1 drivers
v000002cced928d80_0 .net "regs1", 31 0, L_000002cced8b0390;  alias, 1 drivers
v000002cced929640_0 .net "regs2", 31 0, L_000002cced8b0470;  alias, 1 drivers
v000002cced929780_0 .net "regs3", 31 0, L_000002cced8b04e0;  alias, 1 drivers
v000002cced927c00_0 .net "regs4", 31 0, L_000002cced8b0550;  alias, 1 drivers
v000002cced928e20_0 .net "regs5", 31 0, L_000002cced8b08d0;  alias, 1 drivers
v000002cced927ca0_0 .net "rs", 4 0, L_000002cced928c40;  1 drivers
v000002cced927d40_0 .net "rst", 0 0, v000002cced928560_0;  1 drivers
v000002cced928ba0_0 .net "rt", 4 0, L_000002cced928b00;  1 drivers
v000002cced928240_0 .net "shamt", 31 0, L_000002cced928060;  1 drivers
v000002cced9293c0_0 .net "wire_instruction", 31 0, L_000002cced8b0400;  1 drivers
v000002cced927de0_0 .net "writeData", 31 0, L_000002cced988f10;  1 drivers
v000002cced928740_0 .net "zero", 0 0, L_000002cced988d30;  1 drivers
L_000002cced928a60 .part L_000002cced981d70, 26, 6;
L_000002cced927f20 .functor MUXZ 6, L_000002cced928a60, L_000002cced9298a8, L_000002cced8afe50, C4<>;
L_000002cced9286a0 .cmp/eq 6, L_000002cced927f20, L_000002cced929938;
L_000002cced928f60 .part L_000002cced981d70, 11, 5;
L_000002cced9287e0 .functor MUXZ 5, L_000002cced928f60, L_000002cced929980, L_000002cced9286a0, C4<>;
L_000002cced928880 .functor MUXZ 5, L_000002cced9287e0, L_000002cced9298f0, L_000002cced8b0160, C4<>;
L_000002cced928ce0 .part L_000002cced981d70, 21, 5;
L_000002cced928c40 .functor MUXZ 5, L_000002cced928ce0, L_000002cced9299c8, L_000002cced8b09b0, C4<>;
L_000002cced9296e0 .part L_000002cced981d70, 16, 5;
L_000002cced928b00 .functor MUXZ 5, L_000002cced9296e0, L_000002cced929a10, L_000002cced8b06a0, C4<>;
L_000002cced9278e0 .part L_000002cced981d70, 0, 16;
L_000002cced929000 .functor MUXZ 16, L_000002cced9278e0, L_000002cced929a58, L_000002cced8b05c0, C4<>;
L_000002cced9281a0 .part L_000002cced981d70, 6, 5;
L_000002cced9290a0 .concat [ 5 32 0 0], L_000002cced9281a0, L_000002cced929ae8;
L_000002cced929280 .functor MUXZ 37, L_000002cced9290a0, L_000002cced929aa0, L_000002cced8b0080, C4<>;
L_000002cced928060 .part L_000002cced929280, 0, 32;
L_000002cced929320 .part L_000002cced981d70, 0, 6;
L_000002cced9295a0 .functor MUXZ 6, L_000002cced929320, L_000002cced929b30, L_000002cced8b0940, C4<>;
L_000002cced927fc0 .part L_000002cced981d70, 0, 26;
L_000002cced929500 .concat [ 26 32 0 0], L_000002cced927fc0, L_000002cced929bc0;
L_000002cced928100 .functor MUXZ 58, L_000002cced929500, L_000002cced929b78, L_000002cced8b0780, C4<>;
L_000002cced929460 .part L_000002cced928100, 0, 32;
L_000002cced927a20 .arith/sum 32, v000002cced921030_0, L_000002cced929c08;
L_000002cced927b60 .cmp/eq 6, L_000002cced927f20, L_000002cced929c50;
L_000002cced9282e0 .cmp/eq 6, L_000002cced927f20, L_000002cced929c98;
L_000002cced928920 .concat [ 32 16 0 0], L_000002cced929460, L_000002cced929ce0;
L_000002cced983030 .concat [ 6 26 0 0], L_000002cced927f20, L_000002cced929d28;
L_000002cced982a90 .cmp/eq 32, L_000002cced983030, L_000002cced929d70;
L_000002cced9832b0 .cmp/eq 6, L_000002cced9295a0, L_000002cced929db8;
L_000002cced983350 .concat [ 32 16 0 0], L_000002cced8b07f0, L_000002cced929e00;
L_000002cced982d10 .concat [ 32 16 0 0], v000002cced921030_0, L_000002cced929e48;
L_000002cced981c30 .part L_000002cced929000, 15, 1;
LS_000002cced9826d0_0_0 .concat [ 1 1 1 1], L_000002cced981c30, L_000002cced981c30, L_000002cced981c30, L_000002cced981c30;
LS_000002cced9826d0_0_4 .concat [ 1 1 1 1], L_000002cced981c30, L_000002cced981c30, L_000002cced981c30, L_000002cced981c30;
LS_000002cced9826d0_0_8 .concat [ 1 1 1 1], L_000002cced981c30, L_000002cced981c30, L_000002cced981c30, L_000002cced981c30;
LS_000002cced9826d0_0_12 .concat [ 1 1 1 1], L_000002cced981c30, L_000002cced981c30, L_000002cced981c30, L_000002cced981c30;
LS_000002cced9826d0_0_16 .concat [ 1 1 1 1], L_000002cced981c30, L_000002cced981c30, L_000002cced981c30, L_000002cced981c30;
LS_000002cced9826d0_0_20 .concat [ 1 1 1 1], L_000002cced981c30, L_000002cced981c30, L_000002cced981c30, L_000002cced981c30;
LS_000002cced9826d0_0_24 .concat [ 1 1 1 1], L_000002cced981c30, L_000002cced981c30, L_000002cced981c30, L_000002cced981c30;
LS_000002cced9826d0_0_28 .concat [ 1 1 1 1], L_000002cced981c30, L_000002cced981c30, L_000002cced981c30, L_000002cced981c30;
LS_000002cced9826d0_1_0 .concat [ 4 4 4 4], LS_000002cced9826d0_0_0, LS_000002cced9826d0_0_4, LS_000002cced9826d0_0_8, LS_000002cced9826d0_0_12;
LS_000002cced9826d0_1_4 .concat [ 4 4 4 4], LS_000002cced9826d0_0_16, LS_000002cced9826d0_0_20, LS_000002cced9826d0_0_24, LS_000002cced9826d0_0_28;
L_000002cced9826d0 .concat [ 16 16 0 0], LS_000002cced9826d0_1_0, LS_000002cced9826d0_1_4;
L_000002cced981b90 .concat [ 16 32 0 0], L_000002cced929000, L_000002cced9826d0;
L_000002cced9833f0 .arith/sum 48, L_000002cced982d10, L_000002cced981b90;
L_000002cced981cd0 .functor MUXZ 48, L_000002cced9833f0, L_000002cced983350, L_000002cced8b00f0, C4<>;
L_000002cced981e10 .functor MUXZ 48, L_000002cced981cd0, L_000002cced928920, L_000002cced8b0710, C4<>;
L_000002cced981f50 .part L_000002cced981e10, 0, 32;
L_000002cced982b30 .cmp/eq 2, v000002cced91b280_0, L_000002cced929e90;
L_000002cced982810 .cmp/eq 2, v000002cced91b280_0, L_000002cced929ed8;
L_000002cced982590 .cmp/eq 2, v000002cced91b280_0, L_000002cced929f20;
L_000002cced9823b0 .functor MUXZ 32, L_000002cced929fb0, L_000002cced929f68, L_000002cced982590, C4<>;
L_000002cced982090 .functor MUXZ 32, L_000002cced9823b0, L_000002cced981f50, L_000002cced982810, C4<>;
L_000002cced981eb0 .functor MUXZ 32, L_000002cced982090, L_000002cced927a20, L_000002cced982b30, C4<>;
L_000002cced981d70 .functor MUXZ 32, L_000002cced8b0400, L_000002cced92a040, L_000002cced8b02b0, C4<>;
L_000002cced982c70 .cmp/eq 6, L_000002cced927f20, L_000002cced92a118;
L_000002cced983170 .cmp/eq 6, L_000002cced927f20, L_000002cced92a160;
L_000002cced982450 .cmp/eq 6, L_000002cced927f20, L_000002cced92a1a8;
L_000002cced982db0 .concat [ 16 16 0 0], L_000002cced929000, L_000002cced92a1f0;
L_000002cced982270 .part L_000002cced929000, 15, 1;
LS_000002cced982310_0_0 .concat [ 1 1 1 1], L_000002cced982270, L_000002cced982270, L_000002cced982270, L_000002cced982270;
LS_000002cced982310_0_4 .concat [ 1 1 1 1], L_000002cced982270, L_000002cced982270, L_000002cced982270, L_000002cced982270;
LS_000002cced982310_0_8 .concat [ 1 1 1 1], L_000002cced982270, L_000002cced982270, L_000002cced982270, L_000002cced982270;
LS_000002cced982310_0_12 .concat [ 1 1 1 1], L_000002cced982270, L_000002cced982270, L_000002cced982270, L_000002cced982270;
L_000002cced982310 .concat [ 4 4 4 4], LS_000002cced982310_0_0, LS_000002cced982310_0_4, LS_000002cced982310_0_8, LS_000002cced982310_0_12;
L_000002cced9824f0 .concat [ 16 16 0 0], L_000002cced929000, L_000002cced982310;
L_000002cced9828b0 .functor MUXZ 32, L_000002cced9824f0, L_000002cced982db0, L_000002cced8afd70, C4<>;
L_000002cced982e50 .concat [ 6 26 0 0], L_000002cced927f20, L_000002cced92a238;
L_000002cced982630 .cmp/eq 32, L_000002cced982e50, L_000002cced92a280;
L_000002cced982770 .cmp/eq 6, L_000002cced9295a0, L_000002cced92a2c8;
L_000002cced982ef0 .cmp/eq 6, L_000002cced9295a0, L_000002cced92a310;
L_000002cced982f90 .cmp/eq 6, L_000002cced927f20, L_000002cced92a358;
L_000002cced9830d0 .functor MUXZ 32, L_000002cced9828b0, L_000002cced92a3a0, L_000002cced982f90, C4<>;
L_000002cced983210 .functor MUXZ 32, L_000002cced9830d0, L_000002cced928060, L_000002cced8b0b00, C4<>;
L_000002cced9835d0 .concat [ 6 26 0 0], L_000002cced927f20, L_000002cced92a3e8;
L_000002cced983670 .cmp/eq 32, L_000002cced9835d0, L_000002cced92a430;
L_000002cced983710 .cmp/eq 6, L_000002cced9295a0, L_000002cced92a478;
L_000002cced9837b0 .cmp/eq 6, L_000002cced9295a0, L_000002cced92a4c0;
L_000002cced981a50 .cmp/eq 6, L_000002cced927f20, L_000002cced92a508;
L_000002cced981af0 .functor MUXZ 32, L_000002cced8b07f0, v000002cced921030_0, L_000002cced981a50, C4<>;
L_000002cced988e70 .functor MUXZ 32, L_000002cced981af0, L_000002cced8b0240, L_000002cced8b0320, C4<>;
S_000002cced835630 .scope module, "ALUMux" "mux2x1" 3 94, 5 1 0, S_000002cced8354a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002cced89f1d0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002cced8afd00 .functor NOT 1, v000002cced8a8d70_0, C4<0>, C4<0>, C4<0>;
v000002cced8a9950_0 .net *"_ivl_0", 0 0, L_000002cced8afd00;  1 drivers
v000002cced8a87d0_0 .net "in1", 31 0, L_000002cced8b0240;  alias, 1 drivers
v000002cced8a8550_0 .net "in2", 31 0, L_000002cced983210;  alias, 1 drivers
v000002cced8a96d0_0 .net "out", 31 0, L_000002cced983490;  alias, 1 drivers
v000002cced8a84b0_0 .net "s", 0 0, v000002cced8a8d70_0;  alias, 1 drivers
L_000002cced983490 .functor MUXZ 32, L_000002cced983210, L_000002cced8b0240, L_000002cced8afd00, C4<>;
S_000002cced833b50 .scope module, "CU" "controlUnit" 3 78, 6 1 0, S_000002cced8354a0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000002cced8ce1b0 .param/l "RType" 0 4 2, C4<000000>;
P_000002cced8ce1e8 .param/l "add" 0 4 5, C4<100000>;
P_000002cced8ce220 .param/l "addi" 0 4 8, C4<001000>;
P_000002cced8ce258 .param/l "addu" 0 4 5, C4<100001>;
P_000002cced8ce290 .param/l "and_" 0 4 5, C4<100100>;
P_000002cced8ce2c8 .param/l "andi" 0 4 8, C4<001100>;
P_000002cced8ce300 .param/l "beq" 0 4 10, C4<000100>;
P_000002cced8ce338 .param/l "bne" 0 4 10, C4<000101>;
P_000002cced8ce370 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002cced8ce3a8 .param/l "j" 0 4 12, C4<000010>;
P_000002cced8ce3e0 .param/l "jal" 0 4 12, C4<000011>;
P_000002cced8ce418 .param/l "jr" 0 4 6, C4<001000>;
P_000002cced8ce450 .param/l "lw" 0 4 8, C4<100011>;
P_000002cced8ce488 .param/l "nor_" 0 4 5, C4<100111>;
P_000002cced8ce4c0 .param/l "or_" 0 4 5, C4<100101>;
P_000002cced8ce4f8 .param/l "ori" 0 4 8, C4<001101>;
P_000002cced8ce530 .param/l "sgt" 0 4 6, C4<101011>;
P_000002cced8ce568 .param/l "sll" 0 4 6, C4<000000>;
P_000002cced8ce5a0 .param/l "slt" 0 4 5, C4<101010>;
P_000002cced8ce5d8 .param/l "slti" 0 4 8, C4<101010>;
P_000002cced8ce610 .param/l "srl" 0 4 6, C4<000010>;
P_000002cced8ce648 .param/l "sub" 0 4 5, C4<100010>;
P_000002cced8ce680 .param/l "subu" 0 4 5, C4<100011>;
P_000002cced8ce6b8 .param/l "sw" 0 4 8, C4<101011>;
P_000002cced8ce6f0 .param/l "xor_" 0 4 5, C4<100110>;
P_000002cced8ce728 .param/l "xori" 0 4 8, C4<001110>;
v000002cced8a93b0_0 .var "ALUOp", 3 0;
v000002cced8a8d70_0 .var "ALUSrc", 0 0;
v000002cced8a99f0_0 .var "MemReadEn", 0 0;
v000002cced8a9a90_0 .var "MemWriteEn", 0 0;
v000002cced8a9450_0 .var "MemtoReg", 0 0;
v000002cced8a8910_0 .var "RegDst", 0 0;
v000002cced8a9590_0 .var "RegWriteEn", 0 0;
v000002cced8a82d0_0 .net "funct", 5 0, L_000002cced9295a0;  alias, 1 drivers
v000002cced8a9770_0 .var "hlt", 0 0;
v000002cced8a7e70_0 .net "opcode", 5 0, L_000002cced927f20;  alias, 1 drivers
v000002cced8a8410_0 .net "rst", 0 0, v000002cced928560_0;  alias, 1 drivers
E_000002cced89f650 .event anyedge, v000002cced8a8410_0, v000002cced8a7e70_0, v000002cced8a82d0_0;
S_000002cced833ce0 .scope module, "InstMem" "IM" 3 74, 7 2 0, S_000002cced8354a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "q";
L_000002cced8b0400 .functor BUFZ 32, L_000002cced981ff0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002cced8a89b0 .array "InstMem", 0 1023, 31 0;
v000002cced8a8050_0 .net *"_ivl_0", 31 0, L_000002cced981ff0;  1 drivers
v000002cced8a8a50_0 .net *"_ivl_3", 9 0, L_000002cced982bd0;  1 drivers
v000002cced8a8eb0_0 .net *"_ivl_4", 11 0, L_000002cced981910;  1 drivers
L_000002cced929ff8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002cced8a8b90_0 .net *"_ivl_7", 1 0, L_000002cced929ff8;  1 drivers
v000002cced8a8370_0 .net "address", 31 0, v000002cced921030_0;  alias, 1 drivers
v000002cced8a85f0_0 .var/i "i", 31 0;
v000002cced8a8e10_0 .net "q", 31 0, L_000002cced8b0400;  alias, 1 drivers
L_000002cced981ff0 .array/port v000002cced8a89b0, L_000002cced981910;
L_000002cced982bd0 .part v000002cced921030_0, 0, 10;
L_000002cced981910 .concat [ 10 2 0 0], L_000002cced982bd0, L_000002cced929ff8;
S_000002cced81e920 .scope module, "RF" "registerFile" 3 84, 8 1 0, S_000002cced8354a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_000002cced8b07f0 .functor BUFZ 32, L_000002cced982130, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002cced8b0240 .functor BUFZ 32, L_000002cced983530, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002cced91b500_1 .array/port v000002cced91b500, 1;
L_000002cced8b0630 .functor BUFZ 32, v000002cced91b500_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002cced91b500_2 .array/port v000002cced91b500, 2;
L_000002cced8b0390 .functor BUFZ 32, v000002cced91b500_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002cced91b500_3 .array/port v000002cced91b500, 3;
L_000002cced8b0470 .functor BUFZ 32, v000002cced91b500_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002cced91b500_4 .array/port v000002cced91b500, 4;
L_000002cced8b04e0 .functor BUFZ 32, v000002cced91b500_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002cced91b500_5 .array/port v000002cced91b500, 5;
L_000002cced8b0550 .functor BUFZ 32, v000002cced91b500_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002cced91b500_6 .array/port v000002cced91b500, 6;
L_000002cced8b08d0 .functor BUFZ 32, v000002cced91b500_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002cced87cf90_0 .net *"_ivl_0", 31 0, L_000002cced982130;  1 drivers
v000002cced91a600_0 .net *"_ivl_10", 6 0, L_000002cced9821d0;  1 drivers
L_000002cced92a0d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002cced91ab00_0 .net *"_ivl_13", 1 0, L_000002cced92a0d0;  1 drivers
v000002cced91a920_0 .net *"_ivl_2", 6 0, L_000002cced9829f0;  1 drivers
L_000002cced92a088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002cced91a880_0 .net *"_ivl_5", 1 0, L_000002cced92a088;  1 drivers
v000002cced91a740_0 .net *"_ivl_8", 31 0, L_000002cced983530;  1 drivers
v000002cced91ba00_0 .net "clk", 0 0, L_000002cced8aff30;  alias, 1 drivers
v000002cced91ad80_0 .var/i "i", 31 0;
v000002cced91b640_0 .net "readData1", 31 0, L_000002cced8b07f0;  alias, 1 drivers
v000002cced91b780_0 .net "readData2", 31 0, L_000002cced8b0240;  alias, 1 drivers
v000002cced91a4c0_0 .net "readRegister1", 4 0, L_000002cced928c40;  alias, 1 drivers
v000002cced91baa0_0 .net "readRegister2", 4 0, L_000002cced928b00;  alias, 1 drivers
v000002cced91b500 .array "registers", 31 0, 31 0;
v000002cced91b0a0_0 .net "regs0", 31 0, L_000002cced8b0630;  alias, 1 drivers
v000002cced91a9c0_0 .net "regs1", 31 0, L_000002cced8b0390;  alias, 1 drivers
v000002cced91a420_0 .net "regs2", 31 0, L_000002cced8b0470;  alias, 1 drivers
v000002cced91ac40_0 .net "regs3", 31 0, L_000002cced8b04e0;  alias, 1 drivers
v000002cced91b8c0_0 .net "regs4", 31 0, L_000002cced8b0550;  alias, 1 drivers
v000002cced91bb40_0 .net "regs5", 31 0, L_000002cced8b08d0;  alias, 1 drivers
v000002cced91b960_0 .net "rst", 0 0, v000002cced928560_0;  alias, 1 drivers
v000002cced91a6a0_0 .net "we", 0 0, v000002cced8a9590_0;  alias, 1 drivers
v000002cced91a7e0_0 .net "writeData", 31 0, L_000002cced988f10;  alias, 1 drivers
v000002cced91a380_0 .net "writeRegister", 4 0, L_000002cced982950;  alias, 1 drivers
E_000002cced89fa50/0 .event negedge, v000002cced8a8410_0;
E_000002cced89fa50/1 .event posedge, v000002cced91ba00_0;
E_000002cced89fa50 .event/or E_000002cced89fa50/0, E_000002cced89fa50/1;
L_000002cced982130 .array/port v000002cced91b500, L_000002cced9829f0;
L_000002cced9829f0 .concat [ 5 2 0 0], L_000002cced928c40, L_000002cced92a088;
L_000002cced983530 .array/port v000002cced91b500, L_000002cced9821d0;
L_000002cced9821d0 .concat [ 5 2 0 0], L_000002cced928b00, L_000002cced92a0d0;
S_000002cced81eab0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 29, 8 29 0, S_000002cced81e920;
 .timescale 0 0;
v000002cced87c810_0 .var/i "i", 31 0;
S_000002cced866e90 .scope module, "RFMux" "mux2x1" 3 82, 5 1 0, S_000002cced8354a0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000002cced89ec50 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000002cced8b01d0 .functor NOT 1, v000002cced8a8910_0, C4<0>, C4<0>, C4<0>;
v000002cced91aa60_0 .net *"_ivl_0", 0 0, L_000002cced8b01d0;  1 drivers
v000002cced91aba0_0 .net "in1", 4 0, L_000002cced928b00;  alias, 1 drivers
v000002cced91a100_0 .net "in2", 4 0, L_000002cced928880;  alias, 1 drivers
v000002cced91ace0_0 .net "out", 4 0, L_000002cced982950;  alias, 1 drivers
v000002cced91b320_0 .net "s", 0 0, v000002cced8a8910_0;  alias, 1 drivers
L_000002cced982950 .functor MUXZ 5, L_000002cced928880, L_000002cced928b00, L_000002cced8b01d0, C4<>;
S_000002cced867020 .scope module, "WBMux" "mux2x1" 3 105, 5 1 0, S_000002cced8354a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002cced89ed10 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002cced86aa40 .functor NOT 1, v000002cced8a9450_0, C4<0>, C4<0>, C4<0>;
v000002cced91ae20_0 .net *"_ivl_0", 0 0, L_000002cced86aa40;  1 drivers
v000002cced91b6e0_0 .net "in1", 31 0, v000002cced91bbe0_0;  alias, 1 drivers
v000002cced91be60_0 .net "in2", 31 0, v000002cced920db0_0;  alias, 1 drivers
v000002cced91b1e0_0 .net "out", 31 0, L_000002cced988f10;  alias, 1 drivers
v000002cced91aec0_0 .net "s", 0 0, v000002cced8a9450_0;  alias, 1 drivers
L_000002cced988f10 .functor MUXZ 32, v000002cced920db0_0, v000002cced91bbe0_0, L_000002cced86aa40, C4<>;
S_000002cced816af0 .scope module, "alu" "ALU" 3 99, 9 1 0, S_000002cced8354a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000002cced816c80 .param/l "ADD" 0 9 12, C4<0000>;
P_000002cced816cb8 .param/l "AND" 0 9 12, C4<0010>;
P_000002cced816cf0 .param/l "NOR" 0 9 12, C4<0101>;
P_000002cced816d28 .param/l "OR" 0 9 12, C4<0011>;
P_000002cced816d60 .param/l "SGT" 0 9 12, C4<0111>;
P_000002cced816d98 .param/l "SLL" 0 9 12, C4<1000>;
P_000002cced816dd0 .param/l "SLT" 0 9 12, C4<0110>;
P_000002cced816e08 .param/l "SRL" 0 9 12, C4<1001>;
P_000002cced816e40 .param/l "SUB" 0 9 12, C4<0001>;
P_000002cced816e78 .param/l "XOR" 0 9 12, C4<0100>;
P_000002cced816eb0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000002cced816ee8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000002cced92a550 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002cced91af60_0 .net/2u *"_ivl_0", 31 0, L_000002cced92a550;  1 drivers
v000002cced91b820_0 .net "opSel", 3 0, v000002cced8a93b0_0;  alias, 1 drivers
v000002cced91b000_0 .net "operand1", 31 0, L_000002cced988e70;  alias, 1 drivers
v000002cced91a060_0 .net "operand2", 31 0, L_000002cced983490;  alias, 1 drivers
v000002cced91bbe0_0 .var "result", 31 0;
v000002cced91b460_0 .net "zero", 0 0, L_000002cced988d30;  alias, 1 drivers
E_000002cced89ed90 .event anyedge, v000002cced8a93b0_0, v000002cced91b000_0, v000002cced8a96d0_0;
L_000002cced988d30 .cmp/eq 32, v000002cced91bbe0_0, L_000002cced92a550;
S_000002cced84aec0 .scope module, "branchcontroller" "BranchController" 3 54, 10 1 0, S_000002cced8354a0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_000002cced8ce770 .param/l "RType" 0 4 2, C4<000000>;
P_000002cced8ce7a8 .param/l "add" 0 4 5, C4<100000>;
P_000002cced8ce7e0 .param/l "addi" 0 4 8, C4<001000>;
P_000002cced8ce818 .param/l "addu" 0 4 5, C4<100001>;
P_000002cced8ce850 .param/l "and_" 0 4 5, C4<100100>;
P_000002cced8ce888 .param/l "andi" 0 4 8, C4<001100>;
P_000002cced8ce8c0 .param/l "beq" 0 4 10, C4<000100>;
P_000002cced8ce8f8 .param/l "bne" 0 4 10, C4<000101>;
P_000002cced8ce930 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002cced8ce968 .param/l "j" 0 4 12, C4<000010>;
P_000002cced8ce9a0 .param/l "jal" 0 4 12, C4<000011>;
P_000002cced8ce9d8 .param/l "jr" 0 4 6, C4<001000>;
P_000002cced8cea10 .param/l "lw" 0 4 8, C4<100011>;
P_000002cced8cea48 .param/l "nor_" 0 4 5, C4<100111>;
P_000002cced8cea80 .param/l "or_" 0 4 5, C4<100101>;
P_000002cced8ceab8 .param/l "ori" 0 4 8, C4<001101>;
P_000002cced8ceaf0 .param/l "sgt" 0 4 6, C4<101011>;
P_000002cced8ceb28 .param/l "sll" 0 4 6, C4<000000>;
P_000002cced8ceb60 .param/l "slt" 0 4 5, C4<101010>;
P_000002cced8ceb98 .param/l "slti" 0 4 8, C4<101010>;
P_000002cced8cebd0 .param/l "srl" 0 4 6, C4<000010>;
P_000002cced8cec08 .param/l "sub" 0 4 5, C4<100010>;
P_000002cced8cec40 .param/l "subu" 0 4 5, C4<100011>;
P_000002cced8cec78 .param/l "sw" 0 4 8, C4<101011>;
P_000002cced8cecb0 .param/l "xor_" 0 4 5, C4<100110>;
P_000002cced8cece8 .param/l "xori" 0 4 8, C4<001110>;
v000002cced91b280_0 .var "PCsrc", 1 0;
v000002cced91a560_0 .net "excep_flag", 0 0, o000002cced8d1888;  alias, 0 drivers
v000002cced91bc80_0 .net "funct", 5 0, L_000002cced9295a0;  alias, 1 drivers
v000002cced91bd20_0 .net "opcode", 5 0, L_000002cced927f20;  alias, 1 drivers
v000002cced91bf00_0 .net "operand1", 31 0, L_000002cced8b07f0;  alias, 1 drivers
v000002cced91b140_0 .net "operand2", 31 0, L_000002cced983490;  alias, 1 drivers
v000002cced91b3c0_0 .net "rst", 0 0, v000002cced928560_0;  alias, 1 drivers
E_000002cced89eed0/0 .event anyedge, v000002cced8a8410_0, v000002cced91a560_0, v000002cced8a7e70_0, v000002cced91b640_0;
E_000002cced89eed0/1 .event anyedge, v000002cced8a96d0_0, v000002cced8a82d0_0;
E_000002cced89eed0 .event/or E_000002cced89eed0/0, E_000002cced89eed0/1;
S_000002cced8ced30 .scope module, "dataMem" "DM" 3 103, 11 2 0, S_000002cced8354a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000002cced91b5a0 .array "DataMem", 0 1023, 31 0;
v000002cced91bdc0_0 .net "address", 31 0, v000002cced91bbe0_0;  alias, 1 drivers
v000002cced91a1a0_0 .net "clock", 0 0, L_000002cced8aff30;  alias, 1 drivers
v000002cced91a240_0 .net "data", 31 0, L_000002cced8b0240;  alias, 1 drivers
v000002cced91a2e0_0 .var/i "i", 31 0;
v000002cced920db0_0 .var "q", 31 0;
v000002cced920c70_0 .net "rden", 0 0, v000002cced8a99f0_0;  alias, 1 drivers
v000002cced920d10_0 .net "wren", 0 0, v000002cced8a9a90_0;  alias, 1 drivers
E_000002cced89f090 .event negedge, v000002cced91ba00_0;
S_000002cced84b050 .scope module, "pc" "programCounter" 3 71, 12 1 0, S_000002cced8354a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000002cced89ee50 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000002cced920270_0 .net "PCin", 31 0, L_000002cced981eb0;  alias, 1 drivers
v000002cced921030_0 .var "PCout", 31 0;
v000002cced9218f0_0 .net "clk", 0 0, L_000002cced8aff30;  alias, 1 drivers
v000002cced920f90_0 .net "rst", 0 0, v000002cced928560_0;  alias, 1 drivers
    .scope S_000002cced84aec0;
T_0 ;
    %wait E_000002cced89eed0;
    %load/vec4 v000002cced91b3c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002cced91b280_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002cced91a560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000002cced91b280_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000002cced91bd20_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v000002cced91bf00_0;
    %load/vec4 v000002cced91b140_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v000002cced91bd20_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v000002cced91bf00_0;
    %load/vec4 v000002cced91b140_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v000002cced91bd20_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v000002cced91bd20_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v000002cced91bd20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v000002cced91bc80_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002cced91b280_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002cced91b280_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002cced84b050;
T_1 ;
    %wait E_000002cced89fa50;
    %load/vec4 v000002cced920f90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002cced921030_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002cced920270_0;
    %assign/vec4 v000002cced921030_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002cced833ce0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002cced8a85f0_0, 0, 32;
T_2.0 ;
    %load/vec4 v000002cced8a85f0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002cced8a85f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002cced8a89b0, 0, 4;
    %load/vec4 v000002cced8a85f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002cced8a85f0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002cced8a89b0, 0, 4;
    %pushi/vec4 88192, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002cced8a89b0, 0, 4;
    %pushi/vec4 560660481, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002cced8a89b0, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002cced8a89b0, 0, 4;
    %pushi/vec4 71712, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002cced8a89b0, 0, 4;
    %pushi/vec4 4931618, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002cced8a89b0, 0, 4;
    %pushi/vec4 16840746, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002cced8a89b0, 0, 4;
    %pushi/vec4 333447174, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002cced8a89b0, 0, 4;
    %pushi/vec4 2890072064, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002cced8a89b0, 0, 4;
    %pushi/vec4 2890072065, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002cced8a89b0, 0, 4;
    %pushi/vec4 541196290, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002cced8a89b0, 0, 4;
    %pushi/vec4 543424511, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002cced8a89b0, 0, 4;
    %pushi/vec4 268500985, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002cced8a89b0, 0, 4;
    %pushi/vec4 537067520, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002cced8a89b0, 0, 4;
    %pushi/vec4 275447824, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002cced8a89b0, 0, 4;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002cced8a89b0, 0, 4;
    %pushi/vec4 735264, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002cced8a89b0, 0, 4;
    %pushi/vec4 14891042, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002cced8a89b0, 0, 4;
    %pushi/vec4 277282826, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002cced8a89b0, 0, 4;
    %pushi/vec4 2357526528, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002cced8a89b0, 0, 4;
    %pushi/vec4 2357592065, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002cced8a89b0, 0, 4;
    %pushi/vec4 10895394, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002cced8a89b0, 0, 4;
    %pushi/vec4 16840746, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002cced8a89b0, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002cced8a89b0, 0, 4;
    %pushi/vec4 2894397441, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002cced8a89b0, 0, 4;
    %pushi/vec4 2894462976, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002cced8a89b0, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002cced8a89b0, 0, 4;
    %pushi/vec4 268500983, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002cced8a89b0, 0, 4;
    %pushi/vec4 543358977, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002cced8a89b0, 0, 4;
    %pushi/vec4 268500977, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002cced8a89b0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002cced8a89b0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002cced8a89b0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002cced8a89b0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002cced8a89b0, 0, 4;
    %end;
    .thread T_2;
    .scope S_000002cced833b50;
T_3 ;
    %wait E_000002cced89f650;
    %load/vec4 v000002cced8a8410_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000002cced8a9770_0, 0;
    %split/vec4 4;
    %assign/vec4 v000002cced8a93b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002cced8a8d70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002cced8a9590_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002cced8a9a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002cced8a9450_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002cced8a99f0_0, 0;
    %assign/vec4 v000002cced8a8910_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000002cced8a9770_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000002cced8a93b0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000002cced8a8d70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002cced8a9590_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002cced8a9a90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002cced8a9450_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002cced8a99f0_0, 0, 1;
    %store/vec4 v000002cced8a8910_0, 0, 1;
    %load/vec4 v000002cced8a7e70_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002cced8a9770_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002cced8a8910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002cced8a9590_0, 0;
    %load/vec4 v000002cced8a82d0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002cced8a93b0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002cced8a93b0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002cced8a93b0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002cced8a93b0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002cced8a93b0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002cced8a93b0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002cced8a93b0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000002cced8a93b0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002cced8a93b0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000002cced8a93b0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002cced8a8d70_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002cced8a93b0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002cced8a8d70_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000002cced8a93b0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002cced8a93b0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002cced8a9590_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002cced8a8910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002cced8a8d70_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002cced8a9590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002cced8a8910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002cced8a8d70_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002cced8a93b0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002cced8a9590_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002cced8a8d70_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002cced8a93b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002cced8a9590_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002cced8a8d70_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002cced8a93b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002cced8a9590_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002cced8a8d70_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002cced8a93b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002cced8a9590_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002cced8a8d70_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002cced8a99f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002cced8a9590_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002cced8a8d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002cced8a9450_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002cced8a9a90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002cced8a8d70_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002cced8a93b0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002cced8a93b0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002cced81e920;
T_4 ;
    %wait E_000002cced89fa50;
    %fork t_1, S_000002cced81eab0;
    %jmp t_0;
    .scope S_000002cced81eab0;
t_1 ;
    %load/vec4 v000002cced91b960_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002cced87c810_0, 0, 32;
T_4.2 ;
    %load/vec4 v000002cced87c810_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002cced87c810_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002cced91b500, 0, 4;
    %load/vec4 v000002cced87c810_0;
    %addi 1, 0, 32;
    %store/vec4 v000002cced87c810_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002cced91a6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000002cced91a7e0_0;
    %load/vec4 v000002cced91a380_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002cced91b500, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002cced91b500, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000002cced81e920;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000002cced81e920;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 61 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002cced91ad80_0, 0, 32;
T_5.0 ;
    %load/vec4 v000002cced91ad80_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000002cced91ad80_0;
    %ix/getv/s 4, v000002cced91ad80_0;
    %load/vec4a v000002cced91b500, 4;
    %ix/getv/s 4, v000002cced91ad80_0;
    %load/vec4a v000002cced91b500, 4;
    %vpi_call 8 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000002cced91ad80_0;
    %addi 1, 0, 32;
    %store/vec4 v000002cced91ad80_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000002cced816af0;
T_6 ;
    %wait E_000002cced89ed90;
    %load/vec4 v000002cced91b820_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002cced91bbe0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000002cced91b000_0;
    %load/vec4 v000002cced91a060_0;
    %add;
    %assign/vec4 v000002cced91bbe0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000002cced91b000_0;
    %load/vec4 v000002cced91a060_0;
    %sub;
    %assign/vec4 v000002cced91bbe0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000002cced91b000_0;
    %load/vec4 v000002cced91a060_0;
    %and;
    %assign/vec4 v000002cced91bbe0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000002cced91b000_0;
    %load/vec4 v000002cced91a060_0;
    %or;
    %assign/vec4 v000002cced91bbe0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000002cced91b000_0;
    %load/vec4 v000002cced91a060_0;
    %xor;
    %assign/vec4 v000002cced91bbe0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000002cced91b000_0;
    %load/vec4 v000002cced91a060_0;
    %or;
    %inv;
    %assign/vec4 v000002cced91bbe0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000002cced91b000_0;
    %load/vec4 v000002cced91a060_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000002cced91bbe0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000002cced91a060_0;
    %load/vec4 v000002cced91b000_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000002cced91bbe0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000002cced91b000_0;
    %ix/getv 4, v000002cced91a060_0;
    %shiftl 4;
    %assign/vec4 v000002cced91bbe0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000002cced91b000_0;
    %ix/getv 4, v000002cced91a060_0;
    %shiftr 4;
    %assign/vec4 v000002cced91bbe0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002cced8ced30;
T_7 ;
    %wait E_000002cced89f090;
    %load/vec4 v000002cced920c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000002cced91bdc0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002cced91b5a0, 4;
    %assign/vec4 v000002cced920db0_0, 0;
T_7.0 ;
    %load/vec4 v000002cced920d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000002cced91a240_0;
    %ix/getv 3, v000002cced91bdc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002cced91b5a0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002cced8ced30;
T_8 ;
    %end;
    .thread T_8;
    .scope S_000002cced8ced30;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 31 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002cced91a2e0_0, 0, 32;
T_9.0 ;
    %load/vec4 v000002cced91a2e0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000002cced91a2e0_0;
    %load/vec4a v000002cced91b5a0, 4;
    %vpi_call 11 33 "$display", "Mem[%d] = %d", &PV<v000002cced91a2e0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000002cced91a2e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002cced91a2e0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000002cced8354a0;
T_10 ;
    %wait E_000002cced89fa50;
    %load/vec4 v000002cced927d40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002cced926560_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002cced926560_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002cced926560_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002cced8b8c10;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cced927ac0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cced928560_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000002cced8b8c10;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000002cced927ac0_0;
    %inv;
    %assign/vec4 v000002cced927ac0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000002cced8b8c10;
T_13 ;
    %vpi_call 2 41 "$dumpfile", "./BubbleSort(Silicore_BenchMark)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cced928560_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cced928560_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 48 "$display", "Number of cycles consumed: %d", v000002cced927e80_0 {0 0 0};
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
