[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of LM8261M5/NOPB production of TEXAS INSTRUMENTS from the text:Product\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nLM8261\nSNOS469J –APRIL 2000 –REVISED JANUARY 2015\nLM8261 Single RRIOHighOutput Current &Unlimited CapLoadOpAmp\n1Features 3Description\nThe LM8261 isaRail-to-Rail input and output Op\n1•(VS=5V,TA=25°C,Typical Values Unless\nAmp which can operate with awide supply voltageSpecified)range. This device has high output current drive,•GBWP 21MHzgreater than Rail-to-Rail input common mode voltage\n•Wide Supply Voltage Range 2.5Vto30V range, unlimited capacitive load drive capability, and\nprovides tested and guaranteed high speed and slew •Slew Rate 12V/µs\nrate while requiring only 0.97 mAsupply current. Itis•Supply Current 0.97 mAspecifically designed tohandle therequirements of\n•Cap Load Limit Unlimited flatpanel TFT panel VCOM driver applications aswell\nasbeing suitable forother lowpower, and medium •Output Short Circuit Current 53mA/−75mA\nspeed applications which require ease ofuse and•±5%Settling Time 400ns(500 pF,100mV PPenhanced performance over existing devices.Step)\nGreater than Rail-to-Rail input common mode voltage •Input Common Mode Voltage 0.3VBeyond Rails\nrange with 50dBofCommon Mode Rejection allows•Input Voltage Noise 15nV/√Hzhigh side and low side sensing, among many\n•Input Current Noise 1pA/√Hz applications, without concern over exceeding the\nrange and with no compromise inaccuracy. •THD+N <0.05%\nExceptionally wide operating supply voltage range of\n2.5 Vto30 Valleviates any concerns over 2Applicationsfunctionality under extreme conditions and offers\n•TFT-LCD FlatPanel VCOMDriver flexibility foruse inmultitude ofapplications. In\naddition, most device parameters areinsensitive to •A/DConverter Buffer\npower supply variations; thisdesign enhancement is•High Side/low Side Sensingyetanother step insimplifying itsusage. The output•Headphone Amplifierstage has low distortion (0.05% THD+N) and can\nsupply arespectable amount ofcurrent (15mA) with\nminimal headroom from either rail(300 mV).\nThe LM8261 isoffered inthespace-saving SOT-23-5\npackage.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nLM8261 SOT-23 (5) 2.9mm×1.6mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nOutput Response with Heavy Capacitive Load\n1\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, use insafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.\nLM8261\nSNOS469J –APRIL 2000 –REVISED JANUARY 2015 www.ti.com\nTable ofContents\n7.2 Driving Capacitive Loads ........................................ 20 1Features .................................................................. 1\n7.3 Estimating theOutput Voltage Swing ..................... 22 2Applications ........................................................... 1\n7.4 TFT Applications ..................................................... 233Description ............................................................. 1\n7.5 Output Short Circuit Current andDissipation4Revision History ..................................................... 2Issues ....................................................................... 235PinConfiguration andFunctions ......................... 37.6 Other Application Hints ........................................... 24\n6Specifications ......................................................... 48Power Supply Recommendations ...................... 25\n6.1 Absolute Maximum Ratings ...................................... 49Layout ................................................................... 256.2 ESD Ratings .............................................................. 49.1 Layout Guidelines ................................................... 256.3 Recommended Operating Conditions ....................... 49.2 Layout Example ...................................................... 266.4 Thermal Information .................................................. 410Device andDocumentation Support ................. 276.5 Electrical Characteristics 2.7V................................. 510.1 Documentation Support ........................................ 276.6 Electrical Characteristics 5V.................................... 710.2 Trademarks ........................................................... 276.7 Electrical Characteristics ±15V................................ 910.3 Electrostatic Discharge Caution ............................ 276.8 Typical Characteristics ............................................ 1110.4 Glossary ................................................................ 277Application andImplementation ........................ 1911Mechanical, Packaging, andOrderable7.1 Block Diagram andOperational Description ........... 19Information ........................................................... 27\n4Revision History\nChanges from Revision I(March 2013) toRevision J Page\n•Added, updated, orrevised thefollowing sections: PinConfiguration andFunctions ,Specifications ,Detailed\nDescription ,Application andImplementation ,Power Supply Recommendations ,Layout ,Device and\nDocumentation Support ,andMechanical, Packaging, andOrderable Information section ................................................. 1\n•Changed from -1.0 Vto-0.8 VinSpecifications ................................................................................................................... 4\nChanges from Revision H(March 2013) toRevision I Page\n•Changed layout ofNational Data Sheet toTIformat ............................................................................................................. 1\n2 Submit Documentation Feedback Copyright ©2000 –2015, Texas Instruments Incorporated\nProduct Folder Links: LM8261\nLM8261\nwww.ti.com SNOS469J –APRIL 2000 –REVISED JANUARY 2015\n5PinConfiguration andFunctions\n5-Pin SOT-23\nPackage DBV\n(Top View)\nPinFunctions\nPIN\nI/O DESCRIPTION\nNUMBER NAME\n1 Output O Output\n2 V- I Negative Supply\n3 IN+ I Non-inverting input\n4 IN- I Inverting Input\n5 V+ I Positive Supply\nCopyright ©2000 –2015, Texas Instruments Incorporated Submit Documentation Feedback 3\nProduct Folder Links: LM8261\nLM8261\nSNOS469J –APRIL 2000 –REVISED JANUARY 2015 www.ti.com\n6Specifications\n6.1 Absolute Maximum Ratings(1)\nMIN MAX UNIT\nVINDifferential ±10 V\nOutput Short Circuit Duration See(2)(3)\nSupply Voltage (V+-V−) 32 V\nV++0.8 V,Voltage atInput/Output pins VV−−0.8V\nStorage Temperature Range −65 +150 °C\nJunction Temperature(4)150 °C\nInfrared orConvection (20sec.) 235 °C\nSoldering Information:\nWave Soldering (10sec.) 260 °C\n(1) Absolute Maximum Ratings indicate limits beyond which damage tothedevice may occur. Operating Rating indicate conditions for\nwhich thedevice isintended tobefunctional, butspecific performance isnotguaranteed. Forguaranteed specifications andthetest\nconditions, seeElectrical Characteristics 2.7V.\n(2) Applies toboth single-supply andsplit-supply operation. Continuous short circuit operation atelevated ambient temperature canresult in\nexceeding themaximum allowed junction temperature of150°C.\n(3) Allowable Output Short Circuit duration isinfinite forVS≤6Vatroom temperature andbelow. ForVS>6V,allowable short circuit\nduration is1.5ms.\n(4) The maximum power dissipation isafunction ofTJ(max) ,RθJA,andTA.The maximum allowable power dissipation atanyambient\ntemperature isPD=(TJ(MAX) -TA)/RθJA.Allnumbers apply forpackages soldered directly onto aPCboard.\n6.2 ESD Ratings\nVALUE UNIT\nHuman-body model (HBM), perANSI/ESDA/JEDEC JS-001(1)(2)±2000\nV(ESD) Electrostatic discharge V\nMachine model (MM)(3)±200\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process. Manufacturing with\nless than 2000-V HBM ispossible with thenecessary precautions. Pins listed as±200Vmay actually have higher performance.\n(2) Human Body Model is1.5kΩinseries with 100pF.\n(3) Machine Model, 0Ωisseries with 200pF.\n6.3 Recommended Operating Conditions\nMIN MAX UNIT\nSupply Voltage (V+-V−) 2.5 30 V\nTemperature Range(1)−40 +85 °C\n(1) The maximum power dissipation isafunction ofTJ(max) ,RθJA,andTA.The maximum allowable power dissipation atanyambient\ntemperature isPD=(TJ(MAX) -TA)/RθJA.Allnumbers apply forpackages soldered directly onto aPCboard.\n6.4 Thermal Information\nDBV\nTHERMAL METRIC(1)(2)UNIT\n(5PINS)\nRθJA Junction-to-ambient thermal resistance 325 °C/W\n(1) Formore information about traditional andnew thermal metrics, seetheICPackage Thermal Metrics application report, SPRA953 .\n(2) The maximum power dissipation isafunction ofTJ(max) ,RθJA,andTA.The maximum allowable power dissipation atanyambient\ntemperature isPD=(TJ(MAX) -TA)/RθJA.Allnumbers apply forpackages soldered directly onto aPCboard.\n4 Submit Documentation Feedback Copyright ©2000 –2015, Texas Instruments Incorporated\nProduct Folder Links: LM8261\nLM8261\nwww.ti.com SNOS469J –APRIL 2000 –REVISED JANUARY 2015\n6.5 Electrical Characteristics 2.7V\nUnless otherwise specified, alllimits guaranteed forTA=25°C,V+=2.7V,V−=0V,VCM=0.5V,VO=V+/2,andRL>1MΩ\ntoV−.(1)\nPARAMETER TEST CONDITIONS MIN TYP(2)MAX(3)UNIT\n+/−0.7 +/−5\nVOS Input Offset Voltage VCM=0.5V&VCM=2.2V mV\n−65°C≤TJ≤+150 °C +/−7\nTCVOS Input Offset Average Drift VCM=0.5V&VCM=2.2V(4)+/−2 µV/C\n−1.20 −2.00\nVCM=0.5V(5)\n−65°C≤TJ≤+150 °C −2.70\nIB Input Bias Current µA\n+0.49 +1.00\nVCM=2.2V(5)\n−65°C≤TJ≤+150 °C +1.60\n20 250\nIOS Input Offset Current VCM=0.5V&VCM=2.2V nA\n−65°C≤TJ≤+150 °C 400\n100 76 VCMstepped from\n0Vto1.0V −65°C≤TJ≤+150 °C 60\nCommon Mode RejectionCMRR VCMstepped from 1.7Vto2.7V 100 dBRatio\n70 58 VCMstepped from\n0Vto2.7V −65°C≤TJ≤+150 °C 50\n104 78 Positive Power Supply+PSRR V+=2.7Vto5V dBRejection Ratio −65°C≤TJ≤+150 °C 74\n−0.3 −0.1\nV\n−65°C≤TJ≤+150 °C 0.0 Input Common-ModeCMVR CMRR >50dBVoltage Range 3.0 2.8\nV\n−65°C≤TJ≤+150 °C 2.7\n78 70 VO=0.5to2.2V,dBRL=10K toV−−65°C≤TJ≤+150 °C 67\nAVOL Large Signal Voltage Gain\n73 67 VO=0.5to2.2V,dBRL=2KtoV−−65°C≤TJ≤+150 °C 63\n2.59 2.49\nRL=10K toV−\n−65°C≤TJ≤+150 °C 2.46\nOutput Swing High V\n2.53 2.45\nVO RL=2KtoV−\n−65°C≤TJ≤+150 °C 2.41\n90 100\nOutput Swing Low RL=10K toV−mV\n−65°C≤TJ≤+150 °C 120\n48 30 Sourcing toV−\nmAVID=200mV(6)(7)−65°C≤TJ≤+150 °C 20\nISC Output Short Circuit Current\n65 50 Sinking toV+\nmAVID=−200mV(6)(7)−65°C≤TJ≤+150 °C 30\n(1) Electrical Table values apply only forfactory testing conditions atthetemperature indicated. Factory testing conditions result invery\nlimited self-heating ofthedevice such thatTJ=TA.Noguarantee ofparametric performance isindicated intheelectrical tables under\nconditions ofinternal selfheating where TJ>TA.\n(2) Typical Values represent themost likely parametric norm.\n(3) Alllimits areguaranteed bytesting orstatistical analysis.\n(4) Offset voltage average driftdetermined bydividing thechange inVOS attemperature extremes intothetotal temperature change.\n(5) Positive current corresponds tocurrent flowing intothedevice.\n(6) Production Short Circuit testisamomentary test. See Note 7.\n(7) Allowable Output Short Circuit duration isinfinite forVS≤6Vatroom temperature andbelow. ForVS>6V,allowable short circuit\nduration is1.5ms.\nCopyright ©2000 –2015, Texas Instruments Incorporated Submit Documentation Feedback 5\nProduct Folder Links: LM8261\nLM8261\nSNOS469J –APRIL 2000 –REVISED JANUARY 2015 www.ti.com\nElectrical Characteristics 2.7V(continued)\nUnless otherwise specified, alllimits guaranteed forTA=25°C,V+=2.7V,V−=0V,VCM=0.5V,VO=V+/2,andRL>1MΩ\ntoV−.(1)\nPARAMETER TEST CONDITIONS MIN TYP(2)MAX(3)UNIT\n0.95 1.20 Noload,IS Supply Current mAVCM=0.5V −65°C≤TJ≤+150 °C 1.50\nSR Slew Rate(8)AV=+1,V I=2VPP 9 V/µs\nfu Unity Gain-Frequency VI=10mV, RL=2KΩtoV+/2 10 MHz\n21 15.5\nGBWP Gain Bandwidth Product f=50KHz MHz\n−65°C≤TJ≤+150 °C 14\nPhim Phase Margin VI=10mV 50 Deg\nInput-Referred Voltageen f=2KHz, RS=50Ω 15 nV/√HzNoise\nInput-Referred Currentin f=2KHz 1 pA/√HzNoise\nfMAX FullPower Bandwidth ZL=(20pF||10KΩ)toV+/2 1 MHz\n(8) Slew rate istheslower oftherising andfalling slew rates. Connected asaVoltage Follower.\n6 Submit Documentation Feedback Copyright ©2000 –2015, Texas Instruments Incorporated\nProduct Folder Links: LM8261\nLM8261\nwww.ti.com SNOS469J –APRIL 2000 –REVISED JANUARY 2015\n6.6 Electrical Characteristics 5V(1)\nUnless otherwise specified, alllimited guaranteed forTA=25°C,V+=5V,V−=0V,VCM=1V,VO=V+/2,andRL>1MΩto\nV−.\nPARAMETER TEST CONDITIONS MIN TYP(2)MAX(3)UNIT\n+/−0.7 +/−5\nVOS Input Offset Voltage VCM=1V&VCM=4.5V mV\n−65°C≤TJ≤+150 °C +/−7\nTCVOS Input Offset Average Drift VCM=1V&VCM=4.5V(4)+/−2 µV/°C\n−1.18 −2.00\nVCM=1V(5)\n−65°C≤TJ≤+150 °C −2.70\nIB Input Bias Current µA\n+0.49 +1.00\nVCM=4.5V(5)\n−65°C≤TJ≤+150 °C +1.60\n20 250\nIOS Input Offset Current VCM=1V&VCM=4.5V nA\n−65°C≤TJ≤+150 °C 400\n110 84 VCMstepped from\n0Vto3.3V −65°C≤TJ≤+150 °C 72\nVCMstepped from 100CMRR Common Mode Rejection Ratio dB4Vto5V\n80 64 VCMstepped from\n0Vto5V −65°C≤TJ≤+150 °C 61\n104 78 Positive Power Supply Rejection V+=2.7Vto5V,+PSRR dBRatio VCM=0.5V −65°C≤TJ≤+150 °C 74\n−0.3 −0.1\nV\n−65°C≤TJ≤+150 °C 0.0 Input Common-Mode VoltageCMVR CMRR >50dBRange 5.3 5.1\nV\n−65°C≤TJ≤+150 °C 5.0\n84 74 VO=0.5to4.5V,\nRL=10KtoV−−65°C≤TJ≤+150 °C 70\nAVOL Large Signal Voltage Gain dB\n80 70 VO=0.5to4.5V,\nRL=2KtoV−−65°C≤TJ≤+150 °C 66\n4.87 4.75\nRL=10KtoV−\n−65°C≤TJ≤+150 °C 4.72\nOutput Swing High V\n4.81 4.70\nVO RL=2KtoV−\n−65°C≤TJ≤+150 °C 4.66\n86 125\nOutput Swing Low RL=10KtoV−mV\n−65°C≤TJ≤+150 °C 135\n53 35 Sourcing toV−\nVID=200mV(6)(7)−65°C≤TJ≤+150 °C 20\nISC Output Short Circuit Current mA\n75 60 Sinking toV+\nVID=−200mV(6)(7)−65°C≤TJ≤+150 °C 50\n(1) Electrical Table values apply only forfactory testing conditions atthetemperature indicated. Factory testing conditions result invery\nlimited self-heating ofthedevice such thatTJ=TA.Noguarantee ofparametric performance isindicated intheelectrical tables under\nconditions ofinternal selfheating where TJ>TA.\n(2) Typical Values represent themost likely parametric norm.\n(3) Alllimits areguaranteed bytesting orstatistical analysis.\n(4) Offset voltage average driftdetermined bydividing thechange inVOS attemperature extremes intothetotal temperature change.\n(5) Positive current corresponds tocurrent flowing intothedevice.\n(6) Production Short Circuit testisamomentary test. See Note 7.\n(7) Allowable Output Short Circuit duration isinfinite forVS≤6Vatroom temperature andbelow. ForVS>6V,allowable short circuit\nduration is1.5ms.\nCopyright ©2000 –2015, Texas Instruments Incorporated Submit Documentation Feedback 7\nProduct Folder Links: LM8261\nLM8261\nSNOS469J –APRIL 2000 –REVISED JANUARY 2015 www.ti.com\nElectrical Characteristics 5V(1)(continued)\nUnless otherwise specified, alllimited guaranteed forTA=25°C,V+=5V,V−=0V,VCM=1V,VO=V+/2,andRL>1MΩto\nV−.\nPARAMETER TEST CONDITIONS MIN TYP(2)MAX(3)UNIT\n0.97 1.25\nIS Supply Current Noload, VCM=1V mA\n−65°C≤TJ≤+150 °C 1.75\n12 10\nSR Slew Rate(8)AV=+1,VI=5VPP V/µs\n−65°C≤TJ≤+150 °C 7\nVI=10mV, 10.5fu Unity Gain Frequency MHzRL=2KΩtoV+/2\n21 16\nGBWP Gain-Bandwidth Product f=50KHz MHz\n−65°C≤TJ≤+150 °C 15\nPhim Phase Margin VI=10mV 53 Deg\nen Input-Referred Voltage Noise f=2KHz, RS=50Ω 15 nV/√hZ\nin Input-Referred Current Noise f=2KHz 1 pA/√hZ\nfMAX FullPower Bandwidth ZL=(20pF||10kΩ)toV+/2 900 KHz\ntS Settling Time (±5%) 100mVPPStep, 500pFload 400 ns\nTotal Harmonic Distortion + RL=1KΩtoV+/2 0.05%THD+NNoise f=10KHz toAV=+2,4VPPswing\n(8) Slew rate istheslower oftherising andfalling slew rates. Connected asaVoltage Follower.\n8 Submit Documentation Feedback Copyright ©2000 –2015, Texas Instruments Incorporated\nProduct Folder Links: LM8261\nLM8261\nwww.ti.com SNOS469J –APRIL 2000 –REVISED JANUARY 2015\n6.7 Electrical Characteristics ±15V(1)\nUnless otherwise specified, alllimited guaranteed forTA=25°C,V+=15V,V−=−15V,VCM=0V,VO=0V,andRL>1MΩ\nto0V.\nPARAMETER TEST CONDITIONS MIN TYP(2)MAX(3)UNIT\n+/−0.7 +/−7 VCM=−14.5 V&VCM=VOS Input Offset Voltage mV14.5 V −65°C≤TJ≤+150 °C +/−9\nTCVOS Input Offset Average Drift VCM=−14.5 V&VCM=14.5 V(4)+/−2 µV/°C\n−1.05 −2.00\nVCM=−14.5 V(5)\n−65°C≤TJ≤+150 °C −2.80\nIB Input Bias Current µA\n+0.49 +1.00\nVCM=14.5 V(5)\n−65°C≤TJ≤+150 °C +1.50\n30 275 VCM=−14.5 V&VCM=IOS Input Offset Current nA14.5 V −65°C≤TJ≤+150 °C 550\n100 84 VCMstepped from−15V\nto13V −65°C≤TJ≤+150 °C 80\nCMRR Common Mode Rejection Ratio VCMstepped from 14Vto15V 100 dB\n88 74 VCMstepped from−15V\nto15V −65°C≤TJ≤+150 °C 72\n100 70 Positive Power Supply Rejection+PSRR V+=12Vto15V dBRatio −65°C≤TJ≤+150 °C 66\n100 70 Negative Power Supply Rejection−PSRR V−=−12Vto−15V dBRatio −65°C≤TJ≤+150 °C 66\n−15.3 −15.1\nV\n−65°C≤TJ≤+150 °C −15.0 Input Common-Mode VoltageCMVR CMRR >50dBRange 15.3 15.1\nV\n−65°C≤TJ≤+150 °C 15.0\n85 78 VO=0Vto±13V,\nRL=10KΩ −65°C≤TJ≤+150 °C 74\nAVOL Large Signal Voltage Gain dB\n79 72 VO=0Vto±13V,\nRL=2KΩ −65°C≤TJ≤+150 °C 66\n14.83 14.65\nRL=10KΩ\n−65°C≤TJ≤+150 °C 14.61\nOutput Swing High V\n14.73 14.60\nRL=2KΩ\n−65°C≤TJ≤+150 °C 14.55\nVO−14.91 −14.75\nRL=10KΩ\n−65°C≤TJ≤+150 °C −14.65\nOutput Swing Low V\n−14.83 −14.65\nRL=2KΩ\n−65°C≤TJ≤+150 °C −14.60\n60 40 Sourcing toground\nVID=200mV(6)(7)−65°C≤TJ≤+150 °C 25\nISC Output Short Circuit Current mA\n100 70 Sinking toground\nVID=200mV(6)(7)−65°C≤TJ≤+150 °C 60\n(1) Electrical Table values apply only forfactory testing conditions atthetemperature indicated. Factory testing conditions result invery\nlimited self-heating ofthedevice such thatTJ=TA.Noguarantee ofparametric performance isindicated intheelectrical tables under\nconditions ofinternal selfheating where TJ>TA.\n(2) Typical Values represent themost likely parametric norm.\n(3) Alllimits areguaranteed bytesting orstatistical analysis.\n(4) Offset voltage average driftdetermined bydividing thechange inVOSattemperature extremes intothetotal temperature change.\n(5) Positive current corresponds tocurrent flowing intothedevice.\n(6) Production Short Circuit testisamomentary test. See Note 7.\n(7) Allowable Output Short Circuit duration isinfinite forVS≤6Vatroom temperature andbelow. ForVS>6V,allowable short circuit\nduration is1.5ms.\nCopyright ©2000 –2015, Texas Instruments Incorporated Submit Documentation Feedback 9\nProduct Folder Links: LM8261\nLM8261\nSNOS469J –APRIL 2000 –REVISED JANUARY 2015 www.ti.com\nElectrical Characteristics ±15V(1)(continued)\nUnless otherwise specified, alllimited guaranteed forTA=25°C,V+=15V,V−=−15V,VCM=0V,VO=0V,andRL>1MΩ\nto0V.\nPARAMETER TEST CONDITIONS MIN TYP(2)MAX(3)UNIT\n1.30 1.50\nIS Supply Current Noload, VCM=0V mA\n−65°C≤TJ≤+150 °C 1.90\n15 10\nSR Slew Rate(8)AV=+1,VI=24VPP V/µs\n−65°C≤TJ≤+150 °C 8\nfu Unity Gain Frequency VI=10mV, RL=2KΩ 14 MHz\n24 18\nGBWP Gain-Bandwidth Product f=50KHz MHz\n−65°C≤TJ≤+150 °C 16\nPhim Phase Margin VI=10mV 58 Deg\nen Input-Referred Voltage Noise f=2KHz, RS=50Ω 15 nV/√hZ\nin Input-Referred Current Noise f=2KHz 1 pA/√hZ\nfMAX FullPower Bandwidth ZL=20pF||10KΩ 160 KHz\nPositive Step, 5VPP 320\nts Settling Time (±1%, AV=+1) ns\nNegative Step, 5VPP 600\nRL=1KΩ,f=10KHz,THD+N Total Harmonic Distortion +Noise 0.01%AV=+2,28V PPswing\n(8) Slew rate istheslower oftherising andfalling slew rates. Connected asaVoltage Follower.\n10 Submit Documentation Feedback Copyright ©2000 –2015, Texas Instruments Incorporated\nProduct Folder Links: LM8261\nLM8261\nwww.ti.com SNOS469J –APRIL 2000 –REVISED JANUARY 2015\n6.8 Typical Characteristics\nTA=25°C,Unless Otherwise Noted\nFigure 1.VOSvs.VCMfor3Representative Units Figure 2.VOSvs.VCMfor3Representative Units\nFigure 3.VOSvs.VCMfor3Representative Units Figure 4.VOSvs.VSfor3Representative Units\nFigure 6.VOSvs.VSfor3Representative Units Figure 5.VOSvs.VSfor3Representative Units\nCopyright ©2000 –2015, Texas Instruments Incorporated Submit Documentation Feedback 11\nProduct Folder Links: LM8261\nLM8261\nSNOS469J –APRIL 2000 –REVISED JANUARY 2015 www.ti.com\nTypical Characteristics (continued)\nTA=25°C,Unless Otherwise Noted\nFigure 7.IBvs.VCM Figure 8.IBvs.VS\nFigure 9.ISvs.VCM Figure 10.ISvs.VCM\nFigure 11.ISvs.VCM Figure 12.ISvs.VS(PNP side)\n12 Submit Documentation Feedback Copyright ©2000 –2015, Texas Instruments Incorporated\nProduct Folder Links: LM8261\nLM8261\nwww.ti.com SNOS469J –APRIL 2000 –REVISED JANUARY 2015\nTypical Characteristics (continued)\nTA=25°C,Unless Otherwise Noted\nFigure 13.ISvs.VS(NPN side) Figure 14.Gain/Phase vs.Frequency\nFigure 15.Unity Gain Frequency vs.VS Figure 16.Phase Margin vs.VS\nFigure 17.Unity Gain Freq. andPhase Margin vs.VS Figure 18.Unity Gain Frequency vs.Load\nCopyright ©2000 –2015, Texas Instruments Incorporated Submit Documentation Feedback 13\nProduct Folder Links: LM8261\nLM8261\nSNOS469J –APRIL 2000 –REVISED JANUARY 2015 www.ti.com\nTypical Characteristics (continued)\nTA=25°C,Unless Otherwise Noted\nFigure 20.Unity Gain Freq. andPhase Margin vs.CL Figure 19.Phase Margin vs.Load\nFigure 21.CMRR vs.Frequency Figure 22.+PSRR vs.Frequency\nFigure 23.−PSRR vs.Frequency Figure 24.Output Voltage vs.Output Sourcing Current\n14 Submit Documentation Feedback Copyright ©2000 –2015, Texas Instruments Incorporated\nProduct Folder Links: LM8261\nLM8261\nwww.ti.com SNOS469J –APRIL 2000 –REVISED JANUARY 2015\nTypical Characteristics (continued)\nTA=25°C,Unless Otherwise Noted\nFigure 25.Output Voltage vs.Output Sourcing Current Figure 26.Output Voltage vs.Output Sinking Current\nFigure 28.Max Output Swing vs.Frequency Figure 27.Max Output Swing vs.Load\nFigure 29.%Overshoot vs.CapLoad Figure 30.±5%Settling Time vs.CapLoad\nCopyright ©2000 –2015, Texas Instruments Incorporated Submit Documentation Feedback 15\nProduct Folder Links: LM8261\nLM8261\nSNOS469J –APRIL 2000 –REVISED JANUARY 2015 www.ti.com\nTypical Characteristics (continued)\nTA=25°C,Unless Otherwise Noted\nFigure 31.+SR vs.CapLoad\nFigure 32.−SRvs.CapLoad\nFigure 33.+SR vs.CapLoad Figure 34.−SRvs.CapLoad\nFigure 36.Settling Time vs.Error Voltage Figure 35.Settling Time vs.Error Voltage\n16 Submit Documentation Feedback Copyright ©2000 –2015, Texas Instruments Incorporated\nProduct Folder Links: LM8261\nLM8261\nwww.ti.com SNOS469J –APRIL 2000 –REVISED JANUARY 2015\nTypical Characteristics (continued)\nTA=25°C,Unless Otherwise Noted\nFigure 37.Input Noise Voltage/Current vs.Frequency Figure 38.Input Noise Voltage forVarious VCM\nFigure 40.Input Noise Voltage vs.VCM Figure 39.Input Noise Current forVarious VCM\nFigure 42.THD+N vs.FrequencyFigure 41.Input Noise Current vs.VCM\nCopyright ©2000 –2015, Texas Instruments Incorporated Submit Documentation Feedback 17\nProduct Folder Links: LM8261\nLM8261\nSNOS469J –APRIL 2000 –REVISED JANUARY 2015 www.ti.com\nTypical Characteristics (continued)\nTA=25°C,Unless Otherwise Noted\nFigure 43.THD+N vs.Frequency Figure 44.THD+N vs.Frequency\nFigure 45.THD+N vs.Amplitude Figure 46.THD+N vs.Amplitude\nFigure 47.Small Signal Step Response Figure 48.Large Signal Step Response\n18 Submit Documentation Feedback Copyright ©2000 –2015, Texas Instruments Incorporated\nProduct Folder Links: LM8261\nLM8261\nwww.ti.com SNOS469J –APRIL 2000 –REVISED JANUARY 2015\n7Application andImplementation\n7.1 Block Diagram andOperational Description\n7.1.1 A)Input Stage\nFigure 49.Simplified Schematic Diagram\nAsseen inFigure 49,theinput stage consists oftwodistinct differential pairs (Q1-Q2 and Q3-Q4) inorder to\naccommodate thefullRail-to-Rail input common mode voltage range. The voltage drop across R5,R6,R7,and\nR8iskept toless than 200 mVinorder toallow theinput toexceed thesupply rails. Q13 acts asaswitch to\nsteer current away from Q3-Q4 andintoQ1-Q2, astheinput increases beyond 1.4VofV+.This inturn shifts the\nsignal path from thebottom stage differential pairtothetoponeandcauses asubsequent increase inthesupply\ncurrent.\nIntransitioning from onestage toanother, certain input stage parameters (VOS,Ib,IOS,en,andin)aredetermined\nbased onwhich differential pairis"on" atthetime. Input Bias current, IB,willchange invalue andpolarity asthe\ninput crosses thetransition region. Inaddition, parameters such asPSRR and CMRR which involve theinput\noffset voltage willalso beeffected bychanges inVCMacross thedifferential pairtransition region.\nThe input stage isprotected with thecombination ofR9-R10 and D1,D2,D3,and D4against differential input\nover-voltages. This fault condition could otherwise harm thedifferential pairs orcause offset voltage shift incase\nofprolonged over voltage. Asshown inFigure 50,ifthis voltage reaches approximately ±1.4Vat25°C,the\ndiodes turn onand current flow islimited bytheinternal series resistors (R9and R10). The Absolute Maximum\nRating of±10Vdifferential onVINstillneeds tobeobserved. With temperature variation, thepoint were the\ndiodes turn onwillchange attherate of5mV/°C.\nCopyright ©2000 –2015, Texas Instruments Incorporated Submit Documentation Feedback 19\nProduct Folder Links: LM8261\nLM8261\nSNOS469J –APRIL 2000 –REVISED JANUARY 2015 www.ti.com\nBlock Diagram andOperational Description (continued)\nFigure 50.Input Stage Current vs.Differential Input Voltage\n7.1.2 B)Output Stage\nThe output stage Figure 49iscomprised ofcomplementary NPN and PNP common-emitter stages topermit\nvoltage swing towithin aVCE(SAT) ofeither supply rail. Q9supplies thesourcing and Q10 supplies thesinking\ncurrent load. Output current limiting isachieved bylimiting theVCEofQ9andQ10; using thisapproach tocurrent\nlimiting, alleviates thedraw back totheconventional scheme which requires oneVBEreduction inoutput swing.\nThe frequency compensation circuit includes Miller capacitors from collector tobase ofeach output transistor\n(see Figure 49,Ccomp9 and Ccomp10 ).Atlight capacitive loads, thehigh frequency gain oftheoutput transistors is\nhigh, and theMiller effect increases theeffective value ofthecapacitors thereby stabilizing theOpAmp. Large\ncapacitive loads greatly decrease thehigh frequency gain oftheoutput transistors thus lowering theeffective\ninternal Miller capacitance -theinternal pole frequency increases atthesame time alowfrequency pole is\ncreated attheOpAmp output due tothelarge load capacitor. Inthis fashion, theinternal dominant pole\ncompensation, which works byreducing theloop gain toless than 0dB when thephase shift around thefeedback\nloop ismore than 180°C,varies with theamount ofcapacitive load and becomes less dominant when theload\ncapacitor has increased enough. Hence theOpAmp isvery stable even athigh values ofload capacitance\nresulting intheuncharacteristic feature ofstability under allcapacitive loads.\n7.2 Driving Capacitive Loads\nThe LM8261 isspecifically designed todrive unlimited capacitive loads without oscillations (See Figure 30).In\naddition, theoutput current handling capability ofthedevice allows forgood slewing characteristics even with\nlarge capacitive loads (see Slew Rate vs.Cap Load plots, Figure 31through Figure 34).The combination of\nthese features isideal forapplications such asTFT flatpanel buffers, A/D converter input amplifiers, and so\nforth.\nHowever, asinmost OpAmps, addition ofaseries isolation resistor between theOpAmp and thecapacitive\nload improves thesettling andovershoot performance.\nOutput current drive isanimportant parameter when driving capacitive loads. This parameter willdetermine how\nfasttheoutput voltage canchange. Referring totheSlew Rate vs.Cap Load Plots (Figure 31through Figure 34),\ntwodistinct regions canbeidentified. Below about 10,000pF, theoutput Slew Rate issolely determined bythe\nOpAmp\'s compensation capacitor value andavailable current intothatcapacitor. Beyond 10nF, theSlew Rate is\ndetermined bytheOpAmp\'s available output current. Note that because ofthelower output sourcing current\ncompared tothesinking one, theSlew Rate limit under heavy capacitive loading isdetermined bythepositive\ntransitions. Anestimate ofpositive andnegative slew rates forloads larger than 100nF canbemade bydividing\ntheshort circuit current value bythecapacitor.\n20 Submit Documentation Feedback Copyright ©2000 –2015, Texas Instruments Incorporated\nProduct Folder Links: LM8261\nLM8261\nwww.ti.com SNOS469J –APRIL 2000 –REVISED JANUARY 2015\nDriving Capacitive Loads (continued)\nFortheLM8261, theavailable output current increases with theinput overdrive. Asseen inFigure 51and\nFigure 52,both sourcing and sinking short circuit current increase asinput overdrive increases. Inaclosed loop\namplifier configuration, during transient conditions while thefedback output has notquite caught upwith the\ninput, there willbeanoverdrive imposed ontheinput allowing more output current than would normally be\navailable under steady state condition. Because ofthisfeature, theOpAmp\'s output stage quiescent current can\nbekept toaminimum, thereby reducing power consumption, while enabling thedevice todeliver large output\ncurrent when theneed arises (such asduring transients).\nFigure 51.Output Short Circuit Sourcing Current vs.Input Overdrive\nFigure 52.Output Short Circuit Sinking Current vs.Input Overdrive\nCopyright ©2000 –2015, Texas Instruments Incorporated Submit Documentation Feedback 21\nProduct Folder Links: LM8261\nLM8261\nSNOS469J –APRIL 2000 –REVISED JANUARY 2015 www.ti.com\nDriving Capacitive Loads (continued)\nFigure 53shows theoutput voltage, output current, andtheresulting input overdrive with thedevice setforAV=\n+1and theinput tied toa1VPPstep function driving a47nF capacitor. During theoutput transition, theinput\noverdrive reaches 1Vpeak and ismore than enough tocause theoutput current toincrease toitsmaximum\nvalue (see Figure 51andFigure 52).Because thelarger output sinking current iscompared tothesourcing one,\ntheoutput negative transition isfaster than thepositive one.\nFigure 53.Buffer Amplifier Scope Photo\n7.3 Estimating theOutput Voltage Swing\nItisimportant tokeep inmind that thesteady state output current willbeless than thecurrent available when\nthere isaninput overdrive present. For steady state conditions, Figure 24through Figure 26inTypical\nCharacteristics canbeused topredict theoutput swing. Figure 54and Figure 55show thisperformance along\nwith several load lines corresponding toloads tied between the output and ground. Ineach cases, the\nintersection ofthedevice plotattheappropriate temperature with theload linewould bethetypical output swing\npossible forthat load. Forexample, a1-KΩload canaccommodate anoutput swing towithin 250 mVofV−and\nto330mVofV+(VS=±15V)corresponding toatypical 29.3 VPPunclipped swing.\nFigure 54.Output Sourcing Characteristics with Load Lines\nFigure 55.Output Sinking Characteristics with Load Lines\n22 Submit Documentation Feedback Copyright ©2000 –2015, Texas Instruments Incorporated\nProduct Folder Links: LM8261\nLM8261\nwww.ti.com SNOS469J –APRIL 2000 –REVISED JANUARY 2015\n7.4 TFTApplications\nFigure 56below, shows atypical application where theLM8261 isused asabuffer amplifier fortheVCOMsignal\nemployed inaTFT LCD flatpanel:\nFigure 56.VCOMDriver Application Schematic\nFigure 57shows thetime domain response oftheamplifier when used asaVCOM buffer/driver with VREFat\nground. Inthisapplication, theOpAmp loop willtryand maintain itsoutput voltage based onthevoltage onits\nnon-inverting input (VREF)despite thecurrent injected intotheTFT simulated load. Aslong asthisload current is\nwithin therange tolerable bytheLM8261 (45mAsourcing and 65mAsinking for±5Vsupplies), theoutput will\nsettle toitsfinal value within less than 2µs.\nFigure 57.VCOMDriver Performance Scope Photo\n7.5 Output Short Circuit Current andDissipation Issues\nThe LM8261 output stage isdesigned formaximum output current capability. Even though momentary output\nshorts toground and either supply canbetolerated atalloperating voltages, longer lasting short conditions can\ncause thejunction temperature torisebeyond theabsolute maximum rating ofthedevice, especially athigher\nsupply voltage conditions. Below supply voltage of6V,output short circuit condition canbetolerated indefinitely.\nWith theOpAmp tiedtoaload, thedevice power dissipation consists ofthequiescent power due tothesupply\ncurrent flow into thedevice, inaddition topower dissipation due totheload current. The load portion ofthe\npower itself could include anaverage value (due toaDCload current) and anACcomponent. DCload current\nwould flow ifthere isanoutput voltage offset, ortheoutput ACaverage current isnon-zero, oriftheOpAmp\noperates inasingle supply application where theoutput ismaintained somewhere intherange oflinear\noperation. Therefore:\nPTOTAL =PQ+PDC+PAC (1)\nOpAmp Quiescent Power Dissipation:\nPQ=IS·VS (2)\nDCLoad Power:\nPDC=IO·(VR-VO) (3)\nACLoad Power:\nPAC=(outlined intable below)\nCopyright ©2000 –2015, Texas Instruments Incorporated Submit Documentation Feedback 23\nProduct Folder Links: LM8261\nLM8261\nSNOS469J –APRIL 2000 –REVISED JANUARY 2015 www.ti.com\nOutput Short Circuit Current andDissipation Issues (continued)\nwhere\n•ISisSupply Current\n•VSisTotal Supply Voltage (V+-V−)\n•IOisAverage Load Current\n•VOisAverage Output Voltage\n•VRisV+forsourcing andV−forsinking current (4)\nTable 1shows themaximum ACcomponent oftheload power dissipated bytheOpAmp forstandard\nSinusoidal, Triangular, andSquare Waveforms:\nTable 1.Normalized ACPower Dissipated intheOutput Stage forStandard Waveforms\nPAC(W.Ω/V2)\nSinusoidal Triangular Square\n50.7 x10−346.9 x10−362.5 x10−3\nThe table entries arenormalized toVS2/RL.Tocalculate theACload current component ofpower dissipation,\nsimply multiply thetable entry corresponding totheoutput waveform bythefactor VS2/RL.Forexample, with ±15\nVsupplies, a600-Ωload, andtriangular waveform power dissipation intheoutput stage iscalculated as:\nPAC=(46.9 x10−3)·[302/600]= 70.4 mW (5)\n7.6 Other Application Hints\nThe useofsupply decoupling ismandatory inmost applications. Aswith most relatively high speed/high output\ncurrent OpAmps, best results areachieved when each supply lineisdecoupled with twocapacitors; asmall\nvalue ceramic capacitor (∼0.01 µF)placed very close tothesupply lead inaddition toalarge value Tantalum or\nAluminum (>4.7µF).The large capacitor can beshared bymore than one device ifnecessary. The small\nceramic capacitor maintains lowsupply impedance athigh frequencies while thelarge capacitor willactasthe\ncharge "bucket" forfast load current spikes attheOpAmp output. The combination ofthese capacitors will\nprovide supply decoupling andwillhelp keep theOpAmp oscillation free under anyload.\n7.6.1 LM8261 Advantages\nCompared toother Rail-to-Rail Input/Output devices, theLM8261 offers several advantages such as:\n•Improved cross over distortion.\n•Nearly constant supply current throughout theoutput voltage swing range andclose toeither rail.\n•Consistent stability performance forallinput/output voltage andcurrent conditions.\n•Nearly constant Unity gain frequency (fu)and Phase Margin (Phi m)foralloperating supplies and load\nconditions.\n•Nooutput phase reversal under input overload condition.\n24 Submit Documentation Feedback Copyright ©2000 –2015, Texas Instruments Incorporated\nProduct Folder Links: LM8261\nLM8261\nwww.ti.com SNOS469J –APRIL 2000 –REVISED JANUARY 2015\n8Power Supply Recommendations\nThe LM8261 canoperate offasingle supply orwith dual supplies. The input CMcapability oftheparts (CMVR)\nextends covers theentire supply voltage range formaximum flexibility. Supplies should bedecoupled with low\ninductance, often ceramic, capacitors toground less than 0.5inches from thedevice pins. The use ofground\nplane isrecommended, and asinmost high speed devices, itisadvisable toremove ground plane close to\ndevice sensitive pins such astheinputs.\n9Layout\n9.1 Layout Guidelines\nGenerally, agood high frequency layout willkeep power supply andground traces away from theinverting input\nand output pins. Parasitic capacitances onthese nodes toground willcause frequency response peaking and\npossible circuit oscillations. Texas Instruments suggests thefollowing evaluation boards asaguide forhigh\nfrequency layout and asanaidindevice testing and characterization. See Table 2fordetails. The LM8261\nevaluation board(s) isagood example ofhigh frequency layout techniques asareference. General high-speed,\nsignal-path layout suggestions include:\n•Continuous ground planes arepreferred forsignal routing with matched impedance traces forlonger runs.\nHowever, open upboth ground and power planes around thecapacitive sensitive input and output device\npins asshown inFigure 58.After thesignal issent intoaresistor, parasitic capacitance becomes more ofa\nbandlimiting issue andless ofastability issue.\n•Use good, high-frequency decoupling capacitors (0.1μF)ontheground plane atthedevice power pins as\nshown inFigure 58.Higher value capacitors (2.2μF)arerequired, butmay beplaced further from thedevice\npower pins andshared among devices. Forbest high-frequency decoupling, consider X2Y supply-decoupling\ncapacitors thatoffer amuch higher self-resonance frequency over standard capacitors.\n•When using differential signal routing over any appreciable distance, use microstrip layout techniques with\nmatched impedance traces.\n•The input summing junction isvery sensitive toparasitic capacitance. Connect anyRf,and Rgelements into\nthesumming junction with minimal trace length tothedevice pinside oftheresistor, asshown inFigure 59.\nThe other side ofthese elements canhave more trace length ifneeded tothesource ortoground.\nCopyright ©2000 –2015, Texas Instruments Incorporated Submit Documentation Feedback 25\nProduct Folder Links: LM8261\nLM8261\nSNOS469J –APRIL 2000 –REVISED JANUARY 2015 www.ti.com\n9.2 Layout Example\nFigure 58.LM8261 Evaluation Board Layer 1\nFigure 59.LM8261 Evaluation Board Layer 2\nTable 2.Evaluation Board Comparison\nDEVICE PACKAGE EVALUATION BOARD PART NUMBER\nLM8261M5 SOT-23 LMH730216\n26 Submit Documentation Feedback Copyright ©2000 –2015, Texas Instruments Incorporated\nProduct Folder Links: LM8261\nLM8261\nwww.ti.com SNOS469J –APRIL 2000 –REVISED JANUARY 2015\n10Device andDocumentation Support\n10.1 Documentation Support\n10.1.1 Related Documentation\nForrelated documentation, seeICPackage Thermal Metrics Application Report, SPRA953\n10.2 Trademarks\nAlltrademarks aretheproperty oftheir respective owners.\n10.3 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n10.4 Glossary\nSLYZ022 —TIGlossary .\nThis glossary lists andexplains terms, acronyms, anddefinitions.\n11Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nCopyright ©2000 –2015, Texas Instruments Incorporated Submit Documentation Feedback 27\nProduct Folder Links: LM8261\nPACKAGE OPTION ADDENDUM\nwww.ti.com 20-Jun-2023\nPACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nLM8261M5 LIFEBUY SOT-23 DBV 51000 Non-RoHS\n& GreenCall TI Level-1-260C-UNLIM -40 to 85 A45A\nLM8261M5/NOPB LIFEBUY SOT-23 DBV 51000RoHS & Green SN Level-1-260C-UNLIM -40 to 85 A45A\nLM8261M5X LIFEBUY SOT-23 DBV 53000 Non-RoHS\n& GreenCall TI Level-1-260C-UNLIM -40 to 85 A45A\nLM8261M5X/NOPB ACTIVE SOT-23 DBV 53000RoHS & Green SN Level-1-260C-UNLIM -40 to 85 A45ASamples\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\nAddendum-Page 1\nPACKAGE OPTION ADDENDUM\nwww.ti.com 20-Jun-2023\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nAddendum-Page 2\nTAPE AND REEL INFORMATION\n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nLM8261M5 SOT-23 DBV 51000 178.0 8.43.23.21.44.08.0 Q3\nLM8261M5/NOPB SOT-23 DBV 51000 178.0 8.43.23.21.44.08.0 Q3\nLM8261M5X SOT-23 DBV 53000 178.0 8.43.23.21.44.08.0 Q3\nLM8261M5X/NOPB SOT-23 DBV 53000 178.0 8.43.23.21.44.08.0 Q3PACKAGE MATERIALS INFORMATION\nwww.ti.com 29-Oct-2021\nPack Materials-Page 1\n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nLM8261M5 SOT-23 DBV 51000 208.0 191.0 35.0\nLM8261M5/NOPB SOT-23 DBV 51000 208.0 191.0 35.0\nLM8261M5X SOT-23 DBV 53000 208.0 191.0 35.0\nLM8261M5X/NOPB SOT-23 DBV 53000 208.0 191.0 35.0PACKAGE MATERIALS INFORMATION\nwww.ti.com 29-Oct-2021\nPack Materials-Page 2\nwww.ti.comPACKAGE OUTLINE\nC\n0.22\n0.08 TYP0.253.02.6\n2X 0.95\n1.9\n1.450.900.150.00 TYP5X 0.50.3\n0.60.3 TYP 8\n0 TYP1.9(0.1)\n(0.15)A\n3.052.75B1.751.45\n0-100-10\n0-100-10(1.1)SOT-23 - 1.45 mm max height DBV0005A\nSMALL OUTLINE TRANSISTOR\n4214839/H   09/2023\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M.2. This drawing is subject to change without notice.3. Refernce JEDEC MO-178.4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.25 mm per side.5. Support pin may differ or may not be present.ALTERNATIVE PACKAGE SINGULATION VIEW0.2 C A B1\n345\n2INDEX AREAPIN 1\n NOTE 5\nGAGE PLANE\nSEATING PLANE0.1 CSCALE  4.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MAX\nARROUND0.07 MINARROUND5X (1.1)\n5X (0.6)\n(2.6)(1.9)\n2X (0.95)\n(R0.05) TYP\n4214839/H   09/2023SOT-23 - 1.45 mm max height DBV0005A\nSMALL OUTLINE TRANSISTOR\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. SYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:15XPKG\n1\n3 45\n2\nSOLDER MASKOPENINGMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED METALMETALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\n(PREFERRED)\nSOLDER MASK DETAILSEXPOSED METAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n(2.6)(1.9)\n2X(0.95)5X (1.1)\n5X (0.6)\n(R0.05) TYPSOT-23 - 1.45 mm max height DBV0005A\nSMALL OUTLINE TRANSISTOR\n4214839/H   09/2023\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate     design recommendations. 9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE:15XSYMMPKG\n1\n3 45\n2\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com  or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 3, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: LM8261M5/NOPB

#### Key Specifications:
- **Voltage Ratings:**
  - Supply Voltage Range: 2.5V to 30V
  - Absolute Maximum Supply Voltage: 32V
- **Current Ratings:**
  - Output Short Circuit Current: 53 mA (sourcing), -75 mA (sinking)
  - Supply Current: 0.97 mA (typical)
- **Power Consumption:**
  - Quiescent Power Dissipation: \( P_Q = I_S \times V_S \)
- **Operating Temperature Range:**
  - -40°C to +85°C
- **Package Type:**
  - SOT-23 (5-pin)
- **Special Features:**
  - Rail-to-Rail input and output
  - Unlimited capacitive load drive capability
  - High output current drive
  - Low distortion (THD+N < 0.05%)
  - High slew rate (12 V/µs)
  - Gain Bandwidth Product (GBWP): 21 MHz
- **Moisture Sensitive Level (MSL):**
  - Level 1, according to JEDEC J-STD-020E

#### Description:
The LM8261 is a high-performance operational amplifier (op-amp) designed for applications requiring rail-to-rail input and output capabilities. It features a wide supply voltage range and is optimized for driving capacitive loads without oscillation. The device is particularly noted for its high output current drive, making it suitable for demanding applications such as flat-panel displays and audio amplifiers.

#### Typical Applications:
- **TFT-LCD Flat Panel VCOM Driver:** The LM8261 is ideal for driving the VCOM signal in thin-film transistor (TFT) liquid crystal displays (LCDs), where it can maintain output voltage despite varying load conditions.
- **A/D Converter Buffer:** It can be used as a buffer for analog-to-digital converters, ensuring signal integrity and stability.
- **High Side/Low Side Sensing:** The op-amp's rail-to-rail input common mode voltage range allows for accurate sensing in various configurations.
- **Headphone Amplifier:** Its low distortion and high output current capabilities make it suitable for audio applications, including headphone amplifiers.

This op-amp is designed to simplify circuit design while providing enhanced performance over traditional devices, making it a versatile choice for engineers in various electronic applications.