\hypertarget{struct_f_s_m_c___bank1___type_def}{}\section{F\+S\+M\+C\+\_\+\+Bank1\+\_\+\+Type\+Def Struct Reference}
\label{struct_f_s_m_c___bank1___type_def}\index{F\+S\+M\+C\+\_\+\+Bank1\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank1\+\_\+\+Type\+Def}}


Flexible Static Memory Controller.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_f_s_m_c___bank1___type_def_a80a6708b507f6eecbc10424fdb088b79}{B\+T\+CR} \mbox{[}8\mbox{]}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Flexible Static Memory Controller. 

Definition at line 590 of file stm32f4xx.\+h.



\subsection{Field Documentation}
\mbox{\Hypertarget{struct_f_s_m_c___bank1___type_def_a80a6708b507f6eecbc10424fdb088b79}\label{struct_f_s_m_c___bank1___type_def_a80a6708b507f6eecbc10424fdb088b79}} 
\index{F\+S\+M\+C\+\_\+\+Bank1\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank1\+\_\+\+Type\+Def}!B\+T\+CR@{B\+T\+CR}}
\index{B\+T\+CR@{B\+T\+CR}!F\+S\+M\+C\+\_\+\+Bank1\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank1\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{B\+T\+CR}{BTCR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t B\+T\+CR\mbox{[}8\mbox{]}}

N\+O\+R/\+P\+S\+R\+AM chip-\/select control register(\+B\+C\+R) and chip-\/select timing register(\+B\+T\+R), Address offset\+: 0x00-\/1C 

Definition at line 592 of file stm32f4xx.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
cmsis\+\_\+boot/\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}\end{DoxyCompactItemize}
