<h1 align="center">Hello all , I'm Abhinav Sundriyal ğŸ‘¨â€ğŸ’»</h1>
<h3 align="center">Aspiring VLSI Design & Verification Engineer | RTL Design | FPGA | ASIC </h3>

<p align="center">
  <a href="https://www.linkedin.com/in/abhinav863/" target="_blank">
    <img alt="LinkedIn" src="https://img.shields.io/badge/LinkedIn-abhinav863-blue?logo=linkedin">
  </a>
  <a href="mailto:abhinavsundriyal08@gmail.com">
    <img alt="Email" src="https://img.shields.io/badge/Email-abhinavsundriyal08%40gmail.com-red?logo=gmail">
  </a>
  <a href="https://github.com/Abhinav-863" target="_blank">
    <img alt="GitHub" src="https://img.shields.io/badge/GitHub-Abhinav--863-black?logo=github">
  </a>
</p>

---

ğŸ¯ **About Me**
- ğŸ§‘â€ğŸ“ **ECE undergrad** from **Dayananda Sagar College of Engineering**, Bengaluru  
- ğŸ”§ Trained in **ASIC/FPGA RTL Design & Verification** using Verilog, SystemVerilog & UVM  
- ğŸ› ï¸ Experienced with industry-standard EDA tools: **Cadence Xcelium, Synopsys VCS, Xilinx Vivado, Quartus Prime, ModelSim, Genus**  
- ğŸŒ Passionate about **Digital VLSI, RTL Design, Functional Verification, FPGA Prototyping, and SoC Development**  

---

ğŸ› ï¸ **Core Skills**

**HDL & HVL**  
<p align="left">
  <img src="https://img.shields.io/badge/Verilog-Blue?logo=verilog&logoColor=white" alt="Verilog" />
  <img src="https://img.shields.io/badge/SystemVerilog-Orange?logo=systemverilog&logoColor=white" alt="SystemVerilog" />
  <img src="https://img.shields.io/badge/VHDL-Green?logo=vhdl&logoColor=white" alt="VHDL" />
</p>

**Verification & Methodologies**  
<p align="left">
  <img src="https://img.shields.io/badge/UVM-02569B?logo=uvm&logoColor=white" alt="UVM" />
  <img src="https://img.shields.io/badge/Testbench-Development-blue" alt="Testbench" />
  <img src="https://img.shields.io/badge/Functional-Simulation-lightgrey" alt="Functional Simulation" />
</p>

**EDA Tools**  
<p align="left">
  <img src="https://img.shields.io/badge/Vivado-F96C00?logo=xilinx&logoColor=white" alt="Vivado" />
  <img src="https://img.shields.io/badge/ModelSim-007ACC?logo=modelsim&logoColor=white" alt="ModelSim" />
  <img src="https://img.shields.io/badge/Quartus-Prime-blue" alt="Quartus Prime" />
  <img src="https://img.shields.io/badge/Synopsys-VCS-purple" alt="Synopsys VCS" />
  <img src="https://img.shields.io/badge/Cadence-Xcelium-red" alt="Cadence Xcelium" />
  <img src="https://img.shields.io/badge/Cadence-Genus-red" alt="Cadence Genus" />
  <img src="https://img.shields.io/badge/Questasim-green" alt="Questasim" />
</p>

**Protocols**  
<p align="left">
  <img src="https://img.shields.io/badge/APB-yellow" alt="APB" />
  <img src="https://img.shields.io/badge/AHB-blue" alt="AHB" />
  <img src="https://img.shields.io/badge/SPI-black" alt="SPI" />
  <img src="https://img.shields.io/badge/I2C-003399" alt="I2C" />
  <img src="https://img.shields.io/badge/USB-005FCC" alt="USB" />
  <img src="https://img.shields.io/badge/UART-8B0000" alt="UART" />
</p>

**Core Concepts**  
<p align="left">
  <img src="https://img.shields.io/badge/Digital-Electronics-brightgreen" alt="Digital Electronics" />
  <img src="https://img.shields.io/badge/CMOS-Fundamentals-blueviolet" alt="CMOS" />
  <img src="https://img.shields.io/badge/FSM-Design-lightgrey" alt="FSM" />
  <img src="https://img.shields.io/badge/FPGA-Design-red" alt="FPGA" />
  <img src="https://img.shields.io/badge/RTL-Design-orange" alt="RTL Design" />
  <img src="https://img.shields.io/badge/Timing-Analysis-ff69b4" alt="Timing Analysis" />
</p>

**Prgramming Languages**  
<p align="left">
  <img src="https://img.shields.io/badge/C-00599C?logo=c&logoColor=white" alt="C" />
  <img src="https://img.shields.io/badge/C++-00599C?logo=cplusplus&logoColor=white" alt="C++" />
  <img src="https://img.shields.io/badge/Python-3670A0?logo=python&logoColor=white" alt="Python" />
  <img src="https://img.shields.io/badge/MATLAB-0076A8?logo=mathworks&logoColor=white" alt="MATLAB" />
</p>

---

ğŸ¢ **Internships**
- **TriSpace Technologies** *(Febâ€“May 2025)*  
  - Designed & verified a **FPU (single & double precision)**   
  - RTL was simulated using **Cadence Xcelium** tool

- **Excel VLSI Technologies** *(Nov 2023)*  
  - Learnt about IP design and Verification done in the industry including   
  - Designed basic blocks such as **ALU, Clock Divider, APB Memory, Asynchrnous FIFO**

---

ğŸ’» **Training**
- **Maven Silicon** 
  - Trained and learnt on **Digital Design, Verilog HDL, SystemVerilog, UVM, Assertion-based Verification**
    
---

ğŸ† **Achievements**
- ğŸ¥‡ 1st Place â€“ RTL Design & Verification Contest (IEEE DSCE)  
- ğŸ† 1st Prize â€“ PPM Project in Communication Systems Exhibition  
- ğŸ‘¨â€ğŸ’¼ Lead the Digital VLSI Team, *The Point Seven* Club, DSCE

---

ğŸ“œ **Certifications**
- Digital Design using Verilog â€“ IIT Guwahati  
- Digital Electronic Circuits â€“ IIT Kharagpur  
- FPGA Design â€“ University of Colorado Boulder  
- VLSI for Beginners â€“ NIELIT Calicut

---

ğŸ“« **Let's Connect**
- ğŸ’¼ [LinkedIn](https://www.linkedin.com/in/abhinav863/)
- ğŸ“¬ Email: abhinavsundriyal08@gmail.com  
- ğŸ“‚ [Resume (Google Drive)](https://drive.google.com/file/d/1EZEWBXkHi8M67JHcbjlRnm2hglm45zAU/view?usp=sharing)

---

ğŸ“ˆ **GitHub Stats**

<p align="center">
  <img src="https://github-readme-stats.vercel.app/api?username=Abhinav-863&show_icons=true&theme=default&count_private=true" alt="Abhinav's GitHub Stats" />
</p>

<p align="center">
  <img src="https://github-readme-stats.vercel.app/api/top-langs/?username=Abhinav-863&layout=compact&theme=default" alt="Top Languages" />
</p>

---

ğŸš€ *"Driven by logic. Powered by silicon."*
