#include "sdn_ctlr_intf.h"

//Generic Defines
#define RESET                SDN_CTLR_INTF_SLV_REG0_OFFSET
#define SRAM_RESET_DONE      SDN_CTLR_INTF_SLV_REG30_OFFSET
#define CHIPSCOPE_EN         SDN_CTLR_INTF_SLV_REG31_OFFSET

//CPU Bus Write Defines
#define CPU_BUS_WR_DATA   SDN_CTLR_INTF_SLV_REG1_OFFSET
#define CPU_BUS_WR_ADDR   SDN_CTLR_INTF_SLV_REG2_OFFSET
#define CPU_BUS_RD_WR_L   SDN_CTLR_INTF_SLV_REG3_OFFSET
#define CPU_BUS_WR_CTRL   SDN_CTLR_INTF_SLV_REG4_OFFSET
#define CPU_BUS_WR_TOGGLE SDN_CTLR_INTF_SLV_REG5_OFFSET

//CPU Bus Read defines
#define CPU_BUS_RD_DATA   SDN_CTLR_INTF_SLV_REG6_OFFSET
#define CPU_BUS_RD_TOGGLE SDN_CTLR_INTF_SLV_REG7_OFFSET
