$date
	Sun Mar 17 10:57:12 2013
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module proc $end
$var wire 6 ! opcode [5:0] $end
$var wire 1 " p1 $end
$var wire 1 # s_PC $end
$var wire 1 $ s_WA3 $end
$var wire 1 % s_inc $end
$var wire 1 & s_inm_alu $end
$var wire 1 ' s_inm_rd $end
$var wire 1 ( s_io $end
$var wire 1 ) s_io_alu $end
$var wire 1 * s_io_enable $end
$var wire 3 + s_op [2:0] $end
$var wire 1 , s_rel $end
$var wire 1 - s_we3 $end
$var wire 1 . s_wePC2 $end
$var wire 1 / z $end
$var wire 1 0 z1 $end
$var wire 1 1 z2 $end
$var reg 1 2 clk $end
$var reg 8 3 puerto [7:0] $end
$var reg 1 4 reset $end
$scope module unicon $end
$var wire 1 5 clk $end
$var wire 6 6 opcode [5:0] $end
$var wire 1 7 reset $end
$var wire 1 # s_PC $end
$var wire 1 $ s_WA3 $end
$var wire 1 % s_inc $end
$var wire 1 & s_inm_alu $end
$var wire 1 ' s_inm_rd $end
$var wire 1 ( s_io $end
$var wire 1 ) s_io_alu $end
$var wire 1 * s_io_enable $end
$var wire 3 8 s_op [2:0] $end
$var wire 1 , s_rel $end
$var wire 1 - s_we3 $end
$var wire 1 . s_wePC2 $end
$var wire 1 1 z $end
$var reg 1 9 r_PC $end
$var reg 1 : r_WA3 $end
$var reg 1 ; r_inc $end
$var reg 1 < r_inm_alu $end
$var reg 1 = r_inm_rd $end
$var reg 1 > r_io $end
$var reg 1 ? r_io_alu $end
$var reg 1 @ r_io_enable $end
$var reg 3 A r_op [2:0] $end
$var reg 1 B r_rel $end
$var reg 1 C r_we3 $end
$var reg 1 D r_wePC2 $end
$upscope $end
$scope module controlador $end
$var wire 8 E alu_out [7:0] $end
$var wire 1 5 clk $end
$var wire 8 F in_data [7:0] $end
$var wire 16 G memdata [15:0] $end
$var wire 6 H opcode [5:0] $end
$var wire 10 I out_MuxPC [9:0] $end
$var wire 10 J out_MuxPC2 [9:0] $end
$var wire 8 K out_Mux_IO [7:0] $end
$var wire 10 L out_PC [9:0] $end
$var wire 10 M out_PC2 [9:0] $end
$var wire 4 N out_muxWA3 [3:0] $end
$var wire 8 O out_mux_alu [7:0] $end
$var wire 8 P out_mux_reg [7:0] $end
$var wire 10 Q out_mux_rel [9:0] $end
$var wire 10 R out_sumPC [9:0] $end
$var wire 8 S p0 [7:0] $end
$var wire 8 T p1 [7:0] $end
$var wire 8 U p10 [7:0] $end
$var wire 8 V p11 [7:0] $end
$var wire 8 W p12 [7:0] $end
$var wire 8 X p13 [7:0] $end
$var wire 8 Y p14 [7:0] $end
$var wire 8 Z p15 [7:0] $end
$var wire 8 [ p2 [7:0] $end
$var wire 8 \ p3 [7:0] $end
$var wire 8 ] p4 [7:0] $end
$var wire 8 ^ p5 [7:0] $end
$var wire 8 _ p6 [7:0] $end
$var wire 8 ` p7 [7:0] $end
$var wire 8 a p8 [7:0] $end
$var wire 8 b p9 [7:0] $end
$var wire 8 c reg_out1 [7:0] $end
$var wire 8 d reg_out2 [7:0] $end
$var wire 1 7 reset $end
$var wire 1 # s_PC $end
$var wire 1 $ s_WA3 $end
$var wire 1 % s_inc $end
$var wire 1 & s_inm_alu $end
$var wire 1 ' s_inm_rd $end
$var wire 1 ( s_io $end
$var wire 1 ) s_io_alu $end
$var wire 1 * s_io_enable $end
$var wire 3 e s_op [2:0] $end
$var wire 1 , s_rel $end
$var wire 1 - s_we3 $end
$var wire 1 . s_wePC2 $end
$var wire 1 / z $end
$var reg 8 f puerto [7:0] $end
$scope module PC $end
$var wire 1 5 clk $end
$var wire 10 g d [9:0] $end
$var wire 1 7 reset $end
$var reg 10 h q [9:0] $end
$upscope $end
$scope module PC2 $end
$var wire 1 5 clk $end
$var wire 10 i d [9:0] $end
$var wire 1 7 reset $end
$var wire 1 . s_we $end
$var reg 10 j q [9:0] $end
$upscope $end
$scope module memoria $end
$var wire 10 k a [9:0] $end
$var wire 1 5 clk $end
$var wire 16 l rd [15:0] $end
$upscope $end
$scope module registros $end
$var wire 1 5 clk $end
$var wire 8 m r1 [7:0] $end
$var wire 8 n r10 [7:0] $end
$var wire 8 o r11 [7:0] $end
$var wire 8 p r12 [7:0] $end
$var wire 8 q r13 [7:0] $end
$var wire 8 r r14 [7:0] $end
$var wire 8 s r15 [7:0] $end
$var wire 8 t r2 [7:0] $end
$var wire 8 u r3 [7:0] $end
$var wire 8 v r4 [7:0] $end
$var wire 8 w r5 [7:0] $end
$var wire 8 x r6 [7:0] $end
$var wire 8 y r7 [7:0] $end
$var wire 8 z r8 [7:0] $end
$var wire 8 { r9 [7:0] $end
$var wire 4 | ra1 [3:0] $end
$var wire 4 } ra2 [3:0] $end
$var wire 8 ~ rd1 [7:0] $end
$var wire 8 !" rd2 [7:0] $end
$var wire 4 "" wa3 [3:0] $end
$var wire 8 #" wd3 [7:0] $end
$var wire 1 - we3 $end
$upscope $end
$scope module ual $end
$var wire 8 $" a [7:0] $end
$var wire 8 %" b [7:0] $end
$var wire 3 &" op [2:0] $end
$var wire 8 '" y [7:0] $end
$var wire 1 / zero $end
$var reg 8 (" s [7:0] $end
$upscope $end
$scope module EntSal $end
$var wire 1 5 clk $end
$var wire 1 * io_enable $end
$var wire 8 )" out_data [7:0] $end
$var wire 8 *" p0 [7:0] $end
$var wire 8 +" p1 [7:0] $end
$var wire 8 ," p10 [7:0] $end
$var wire 8 -" p11 [7:0] $end
$var wire 8 ." p12 [7:0] $end
$var wire 8 /" p13 [7:0] $end
$var wire 8 0" p14 [7:0] $end
$var wire 8 1" p15 [7:0] $end
$var wire 8 2" p2 [7:0] $end
$var wire 8 3" p3 [7:0] $end
$var wire 8 4" p4 [7:0] $end
$var wire 8 5" p5 [7:0] $end
$var wire 8 6" p6 [7:0] $end
$var wire 8 7" p7 [7:0] $end
$var wire 8 8" p8 [7:0] $end
$var wire 8 9" p9 [7:0] $end
$var wire 1 7 reset $end
$var wire 1 ( sel_io $end
$var wire 4 :" sel_p [3:0] $end
$var reg 8 ;" in_data [7:0] $end
$var reg 16 <" ioflags [15:0] $end
$upscope $end
$scope module sumpc $end
$var wire 10 =" a [9:0] $end
$var wire 10 >" b [9:0] $end
$var wire 10 ?" y [9:0] $end
$upscope $end
$scope module muxrel $end
$var wire 10 @" d0 [9:0] $end
$var wire 10 A" d1 [9:0] $end
$var wire 1 , s $end
$var wire 10 B" y [9:0] $end
$upscope $end
$scope module muxPC $end
$var wire 10 C" d0 [9:0] $end
$var wire 10 D" d1 [9:0] $end
$var wire 1 % s $end
$var wire 10 E" y [9:0] $end
$upscope $end
$scope module muxPC2 $end
$var wire 10 F" d0 [9:0] $end
$var wire 10 G" d1 [9:0] $end
$var wire 1 # s $end
$var wire 10 H" y [9:0] $end
$upscope $end
$scope module muxreg $end
$var wire 8 I" d0 [7:0] $end
$var wire 8 J" d1 [7:0] $end
$var wire 1 & s $end
$var wire 8 K" y [7:0] $end
$upscope $end
$scope module mux_WA3 $end
$var wire 4 L" d0 [3:0] $end
$var wire 4 M" d1 [3:0] $end
$var wire 1 $ s $end
$var wire 4 N" y [3:0] $end
$upscope $end
$scope module muxalu $end
$var wire 8 O" d0 [7:0] $end
$var wire 8 P" d1 [7:0] $end
$var wire 1 ) s $end
$var wire 8 Q" y [7:0] $end
$upscope $end
$scope module mux_IO $end
$var wire 8 R" d0 [7:0] $end
$var wire 8 S" d1 [7:0] $end
$var wire 1 ' s $end
$var wire 8 T" y [7:0] $end
$upscope $end
$upscope $end
$scope module lag $end
$var wire 1 U" carga $end
$var wire 1 5 clk $end
$var wire 1 0 d $end
$var wire 1 7 reset $end
$var reg 1 V" q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
xV"
1U"
b101 T"
b0 S"
b101 R"
b0 Q"
bx P"
b0 O"
b11 N"
b11 M"
b101 L"
b0 K"
b101 J"
b0 I"
b1 H"
b0 G"
b1 F"
b1 E"
b1 D"
b1010011 C"
b1 B"
b1010011 A"
b1 @"
b1 ?"
b1 >"
b0 ="
b0 <"
bx ;"
b11 :"
bz 9"
bz 8"
bz 7"
bz 6"
bz 5"
bz 4"
bz 3"
bz 2"
bz 1"
bz 0"
bz /"
bz ."
bz -"
bz ,"
b11011 +"
bz *"
b101 )"
b0 ("
b0 '"
b0 &"
b0 %"
b0 $"
b0 #"
b11 ""
b0 !"
b0 ~
b101 }
b0 |
b0 {
b0 z
b0 y
b0 x
b0 w
b0 v
b0 u
b0 t
b0 s
b0 r
b0 q
b0 p
b0 o
b0 n
b0 m
b1000001010011 l
b0 k
b0 j
b1 i
b0 h
b1 g
b11011 f
b0 e
b0 d
b0 c
bz b
bz a
bz `
bz _
bz ^
bz ]
bz \
bz [
bz Z
bz Y
bz X
bz W
bz V
bz U
b11011 T
bz S
b1 R
b1 Q
b0 P
b0 O
b11 N
b0 M
b0 L
b101 K
b1 J
b1 I
b100 H
b1000001010011 G
bx F
b0 E
0D
0C
0B
b0 A
0@
0?
0>
0=
0<
1;
1:
09
b0 8
17
b100 6
05
14
bx 3
02
x1
z0
1/
0.
0-
0,
b0 +
0*
0)
0(
0'
0&
1%
1$
0#
x"
b100 !
$end
#1000
0V"
01
#60000
b10 J
b10 g
b10 H"
b10 I
b10 i
b10 E"
b10 F"
b1 h
b10 R
b10 ?"
b10 D"
b1 L
b1 k
b1 ="
0"
b101010 3
04
07
12
15
#61000
zV"
z1
#120000
02
05
#180000
b1 K
b1 )"
b1 T"
b1 N
b1 ""
b1 N"
b11 J
b11 g
b11 H"
b10100 !
b10100 6
b10100 H
b1 R"
b1 M"
b1 L"
b1 J"
b10001 C"
b10001 A"
b1 :"
b1 }
b11 I
b11 i
b11 E"
b11 F"
b10 h
b101000000010001 G
b101000000010001 l
b11 R
b11 ?"
b11 D"
b10 L
b10 k
b10 ="
12
15
#240000
02
05
#300000
b110 K
b110 )"
b110 T"
b110 N
b110 ""
b110 N"
b100 J
b100 g
b100 H"
b110 R"
b110 L"
b110 J"
b1100001 C"
b1100001 A"
b110 }
b100 I
b100 i
b100 E"
b100 F"
b11 h
b101000001100001 G
b101000001100001 l
b100 R
b100 ?"
b100 D"
b11 L
b11 k
b11 ="
bx P
bx #"
bx K"
bx O
bx I"
bx Q"
1@
1*
0:
0$
1C
1-
1?
1)
12
15
#360000
bx d
bx !"
bx %"
bx S"
bx x
02
05
#420000
b111 K
b111 )"
b111 T"
b111 N
b111 ""
b111 N"
b0 d
b0 !"
b0 %"
b0 S"
b101 J
b101 g
b101 H"
b111 R"
b111 L"
b111 J"
b1110001 C"
b1110001 A"
b111 }
b101 I
b101 i
b101 E"
b101 F"
b100 h
b101000001110001 G
b101000001110001 l
b101 R
b101 ?"
b101 D"
b100 L
b100 k
b100 ="
b11011 P
b11011 #"
b11011 K"
b11011 O
b11011 I"
b11011 Q"
b11011 ;"
b11011 F
b11011 P"
12
15
#480000
b11011 d
b11011 !"
b11011 %"
b11011 S"
b11011 y
02
05
#540000
b0 K
b0 )"
b0 T"
b0 N
b0 ""
b0 N"
b0 d
b0 !"
b0 %"
b0 S"
b110 J
b110 g
b110 H"
b0 R"
b0 L"
b0 J"
b1 C"
b1 A"
b0 }
b110 I
b110 i
b110 E"
b110 F"
b101 h
b101000000000001 G
b101000000000001 l
b110 R
b110 ?"
b110 D"
b101 L
b101 k
b101 ="
12
15
#600000
02
05
#660000
x/
bx ("
bx E
bx '"
bx O"
bx K
bx )"
bx T"
bx N
bx ""
bx N"
bx d
bx !"
bx %"
bx S"
bx c
bx ~
bx $"
b111 J
b111 g
b111 H"
bx !
bx 6
bx H
bx R"
bx M"
bx L"
bx J"
bx C"
bx A"
bx :"
bx }
bx |
b111 I
b111 i
b111 E"
b111 F"
b110 h
bx G
bx l
b111 R
b111 ?"
b111 D"
b110 L
b110 k
b110 ="
12
15
#720000
02
05
#780000
b1000 J
b1000 g
b1000 H"
b1000 I
b1000 i
b1000 E"
b1000 F"
b111 h
b1000 R
b1000 ?"
b1000 D"
b111 L
b111 k
b111 ="
bx P
bx #"
bx K"
bx O
bx I"
bx Q"
bx ;"
bx F
bx P"
12
15
#840000
02
05
#900000
b1001 J
b1001 g
b1001 H"
b1001 I
b1001 i
b1001 E"
b1001 F"
b1000 h
b1001 R
b1001 ?"
b1001 D"
b1000 L
b1000 k
b1000 ="
12
15
#960000
02
05
#1020000
b1010 J
b1010 g
b1010 H"
b1010 I
b1010 i
b1010 E"
b1010 F"
b1001 h
b1010 R
b1010 ?"
b1010 D"
b1001 L
b1001 k
b1001 ="
12
15
#1080000
02
05
#1140000
b1011 J
b1011 g
b1011 H"
b1011 I
b1011 i
b1011 E"
b1011 F"
b1010 h
b1011 R
b1011 ?"
b1011 D"
b1010 L
b1010 k
b1010 ="
12
15
#1200000
02
05
#1260000
b1100 J
b1100 g
b1100 H"
b1100 I
b1100 i
b1100 E"
b1100 F"
b1011 h
b1100 R
b1100 ?"
b1100 D"
b1011 L
b1011 k
b1011 ="
12
15
#1320000
02
05
#1380000
b1101 J
b1101 g
b1101 H"
b1101 I
b1101 i
b1101 E"
b1101 F"
b1100 h
b1101 R
b1101 ?"
b1101 D"
b1100 L
b1100 k
b1100 ="
12
15
#1440000
02
05
#1500000
b1110 J
b1110 g
b1110 H"
b1110 I
b1110 i
b1110 E"
b1110 F"
b1101 h
b1110 R
b1110 ?"
b1110 D"
b1101 L
b1101 k
b1101 ="
12
15
#1560000
02
05
#1620000
b1111 J
b1111 g
b1111 H"
b1111 I
b1111 i
b1111 E"
b1111 F"
b1110 h
b1111 R
b1111 ?"
b1111 D"
b1110 L
b1110 k
b1110 ="
12
15
#1680000
02
05
#1740000
b10000 J
b10000 g
b10000 H"
b10000 I
b10000 i
b10000 E"
b10000 F"
b1111 h
b10000 R
b10000 ?"
b10000 D"
b1111 L
b1111 k
b1111 ="
12
15
#1800000
02
05
#1860000
b10001 J
b10001 g
b10001 H"
b10001 I
b10001 i
b10001 E"
b10001 F"
b10000 h
b10001 R
b10001 ?"
b10001 D"
b10000 L
b10000 k
b10000 ="
12
15
#1920000
02
05
#1980000
b10010 J
b10010 g
b10010 H"
b10010 I
b10010 i
b10010 E"
b10010 F"
b10001 h
b10010 R
b10010 ?"
b10010 D"
b10001 L
b10001 k
b10001 ="
12
15
#2040000
02
05
#2100000
b10011 J
b10011 g
b10011 H"
b10011 I
b10011 i
b10011 E"
b10011 F"
b10010 h
b10011 R
b10011 ?"
b10011 D"
b10010 L
b10010 k
b10010 ="
12
15
#2160000
02
05
#2220000
b10100 J
b10100 g
b10100 H"
b10100 I
b10100 i
b10100 E"
b10100 F"
b10011 h
b10100 R
b10100 ?"
b10100 D"
b10011 L
b10011 k
b10011 ="
12
15
#2280000
02
05
#2340000
b10101 J
b10101 g
b10101 H"
b10101 I
b10101 i
b10101 E"
b10101 F"
b10100 h
b10101 R
b10101 ?"
b10101 D"
b10100 L
b10100 k
b10100 ="
12
15
#2400000
02
05
#2460000
b10110 J
b10110 g
b10110 H"
b10110 I
b10110 i
b10110 E"
b10110 F"
b10101 h
b10110 R
b10110 ?"
b10110 D"
b10101 L
b10101 k
b10101 ="
12
15
#2520000
02
05
#2580000
b10111 J
b10111 g
b10111 H"
b10111 I
b10111 i
b10111 E"
b10111 F"
b10110 h
b10111 R
b10111 ?"
b10111 D"
b10110 L
b10110 k
b10110 ="
12
15
#2640000
02
05
#2700000
b11000 J
b11000 g
b11000 H"
b11000 I
b11000 i
b11000 E"
b11000 F"
b10111 h
b11000 R
b11000 ?"
b11000 D"
b10111 L
b10111 k
b10111 ="
12
15
#2760000
02
05
#2820000
b11001 J
b11001 g
b11001 H"
b11001 I
b11001 i
b11001 E"
b11001 F"
b11000 h
b11001 R
b11001 ?"
b11001 D"
b11000 L
b11000 k
b11000 ="
12
15
#2880000
02
05
#2940000
b11010 J
b11010 g
b11010 H"
b11010 I
b11010 i
b11010 E"
b11010 F"
b11001 h
b11010 R
b11010 ?"
b11010 D"
b11001 L
b11001 k
b11001 ="
12
15
#3000000
02
05
#3060000
b11011 J
b11011 g
b11011 H"
b11011 I
b11011 i
b11011 E"
b11011 F"
b11010 h
b11011 R
b11011 ?"
b11011 D"
b11010 L
b11010 k
b11010 ="
12
15
#3120000
02
05
#3180000
b11100 J
b11100 g
b11100 H"
b11100 I
b11100 i
b11100 E"
b11100 F"
b11011 h
b11100 R
b11100 ?"
b11100 D"
b11011 L
b11011 k
b11011 ="
12
15
#3240000
02
05
#3300000
b11101 J
b11101 g
b11101 H"
b11101 I
b11101 i
b11101 E"
b11101 F"
b11100 h
b11101 R
b11101 ?"
b11101 D"
b11100 L
b11100 k
b11100 ="
12
15
#3360000
02
05
#3420000
b11110 J
b11110 g
b11110 H"
b11110 I
b11110 i
b11110 E"
b11110 F"
b11101 h
b11110 R
b11110 ?"
b11110 D"
b11101 L
b11101 k
b11101 ="
12
15
#3480000
02
05
#3540000
b11111 J
b11111 g
b11111 H"
b11111 I
b11111 i
b11111 E"
b11111 F"
b11110 h
b11111 R
b11111 ?"
b11111 D"
b11110 L
b11110 k
b11110 ="
12
15
#3600000
02
05
#3660000
b100000 J
b100000 g
b100000 H"
b100000 I
b100000 i
b100000 E"
b100000 F"
b11111 h
b100000 R
b100000 ?"
b100000 D"
b11111 L
b11111 k
b11111 ="
12
15
#3720000
02
05
#3780000
b100001 J
b100001 g
b100001 H"
b100001 I
b100001 i
b100001 E"
b100001 F"
b100000 h
b100001 R
b100001 ?"
b100001 D"
b100000 L
b100000 k
b100000 ="
12
15
#3840000
02
05
#3900000
b100010 J
b100010 g
b100010 H"
b100010 I
b100010 i
b100010 E"
b100010 F"
b100001 h
b100010 R
b100010 ?"
b100010 D"
b100001 L
b100001 k
b100001 ="
12
15
#3960000
02
05
#4020000
b100011 J
b100011 g
b100011 H"
b100011 I
b100011 i
b100011 E"
b100011 F"
b100010 h
b100011 R
b100011 ?"
b100011 D"
b100010 L
b100010 k
b100010 ="
12
15
#4080000
02
05
#4140000
b100100 J
b100100 g
b100100 H"
b100100 I
b100100 i
b100100 E"
b100100 F"
b100011 h
b100100 R
b100100 ?"
b100100 D"
b100011 L
b100011 k
b100011 ="
12
15
#4200000
02
05
#4260000
b100101 J
b100101 g
b100101 H"
b100101 I
b100101 i
b100101 E"
b100101 F"
b100100 h
b100101 R
b100101 ?"
b100101 D"
b100100 L
b100100 k
b100100 ="
12
15
#4320000
02
05
#4380000
b100110 J
b100110 g
b100110 H"
b100110 I
b100110 i
b100110 E"
b100110 F"
b100101 h
b100110 R
b100110 ?"
b100110 D"
b100101 L
b100101 k
b100101 ="
12
15
#4440000
02
05
#4500000
b100111 J
b100111 g
b100111 H"
b100111 I
b100111 i
b100111 E"
b100111 F"
b100110 h
b100111 R
b100111 ?"
b100111 D"
b100110 L
b100110 k
b100110 ="
12
15
#4560000
02
05
#4620000
b101000 J
b101000 g
b101000 H"
b101000 I
b101000 i
b101000 E"
b101000 F"
b100111 h
b101000 R
b101000 ?"
b101000 D"
b100111 L
b100111 k
b100111 ="
12
15
#4680000
02
05
#4740000
b101001 J
b101001 g
b101001 H"
b101001 I
b101001 i
b101001 E"
b101001 F"
b101000 h
b101001 R
b101001 ?"
b101001 D"
b101000 L
b101000 k
b101000 ="
12
15
#4800000
02
05
#4860000
b101010 J
b101010 g
b101010 H"
b101010 I
b101010 i
b101010 E"
b101010 F"
b101001 h
b101010 R
b101010 ?"
b101010 D"
b101001 L
b101001 k
b101001 ="
12
15
#4920000
02
05
#4980000
b101011 J
b101011 g
b101011 H"
b101011 I
b101011 i
b101011 E"
b101011 F"
b101010 h
b101011 R
b101011 ?"
b101011 D"
b101010 L
b101010 k
b101010 ="
12
15
#5040000
02
05
#5100000
b101100 J
b101100 g
b101100 H"
b101100 I
b101100 i
b101100 E"
b101100 F"
b101011 h
b101100 R
b101100 ?"
b101100 D"
b101011 L
b101011 k
b101011 ="
12
15
#5160000
02
05
#5220000
b101101 J
b101101 g
b101101 H"
b101101 I
b101101 i
b101101 E"
b101101 F"
b101100 h
b101101 R
b101101 ?"
b101101 D"
b101100 L
b101100 k
b101100 ="
12
15
#5280000
02
05
#5340000
b101110 J
b101110 g
b101110 H"
b101110 I
b101110 i
b101110 E"
b101110 F"
b101101 h
b101110 R
b101110 ?"
b101110 D"
b101101 L
b101101 k
b101101 ="
12
15
#5400000
02
05
#5460000
b101111 J
b101111 g
b101111 H"
b101111 I
b101111 i
b101111 E"
b101111 F"
b101110 h
b101111 R
b101111 ?"
b101111 D"
b101110 L
b101110 k
b101110 ="
12
15
#5520000
02
05
#5580000
b110000 J
b110000 g
b110000 H"
b110000 I
b110000 i
b110000 E"
b110000 F"
b101111 h
b110000 R
b110000 ?"
b110000 D"
b101111 L
b101111 k
b101111 ="
12
15
#5640000
02
05
#5700000
b110001 J
b110001 g
b110001 H"
b110001 I
b110001 i
b110001 E"
b110001 F"
b110000 h
b110001 R
b110001 ?"
b110001 D"
b110000 L
b110000 k
b110000 ="
12
15
#5760000
02
05
#5820000
b110010 J
b110010 g
b110010 H"
b110010 I
b110010 i
b110010 E"
b110010 F"
b110001 h
b110010 R
b110010 ?"
b110010 D"
b110001 L
b110001 k
b110001 ="
12
15
#5880000
02
05
#5940000
b110011 J
b110011 g
b110011 H"
b110011 I
b110011 i
b110011 E"
b110011 F"
b110010 h
b110011 R
b110011 ?"
b110011 D"
b110010 L
b110010 k
b110010 ="
12
15
#6000000
02
05
#6060000
b110100 J
b110100 g
b110100 H"
b110100 I
b110100 i
b110100 E"
b110100 F"
b110011 h
b110100 R
b110100 ?"
b110100 D"
b110011 L
b110011 k
b110011 ="
12
15
