###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       426675   # Number of WRITE/WRITEP commands
num_reads_done                 =      1460018   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1146564   # Number of read row buffer hits
num_read_cmds                  =      1460009   # Number of READ/READP commands
num_writes_done                =       426721   # Number of read requests issued
num_write_row_hits             =       350450   # Number of write row buffer hits
num_act_cmds                   =       394244   # Number of ACT commands
num_pre_cmds                   =       394219   # Number of PRE commands
num_ondemand_pres              =       368213   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9584229   # Cyles of rank active rank.0
rank_active_cycles.1           =      9464413   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       415771   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       535587   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1831941   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        22930   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2523   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2238   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2729   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1694   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          837   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          727   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          611   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          657   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19912   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           58   # Write cmd latency (cycles)
write_latency[20-39]           =          492   # Write cmd latency (cycles)
write_latency[40-59]           =          608   # Write cmd latency (cycles)
write_latency[60-79]           =          857   # Write cmd latency (cycles)
write_latency[80-99]           =         1057   # Write cmd latency (cycles)
write_latency[100-119]         =         1413   # Write cmd latency (cycles)
write_latency[120-139]         =         1892   # Write cmd latency (cycles)
write_latency[140-159]         =         2253   # Write cmd latency (cycles)
write_latency[160-179]         =         2621   # Write cmd latency (cycles)
write_latency[180-199]         =         3379   # Write cmd latency (cycles)
write_latency[200-]            =       412045   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           14   # Read request latency (cycles)
read_latency[20-39]            =       250656   # Read request latency (cycles)
read_latency[40-59]            =       115676   # Read request latency (cycles)
read_latency[60-79]            =       111927   # Read request latency (cycles)
read_latency[80-99]            =        79025   # Read request latency (cycles)
read_latency[100-119]          =        67786   # Read request latency (cycles)
read_latency[120-139]          =        60938   # Read request latency (cycles)
read_latency[140-159]          =        53141   # Read request latency (cycles)
read_latency[160-179]          =        47603   # Read request latency (cycles)
read_latency[180-199]          =        43245   # Read request latency (cycles)
read_latency[200-]             =       630007   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.12996e+09   # Write energy
read_energy                    =  5.88676e+09   # Read energy
act_energy                     =  1.07865e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   1.9957e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.57082e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.98056e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.90579e+09   # Active standby energy rank.1
average_read_latency           =      308.479   # Average read request latency (cycles)
average_interarrival           =      5.29998   # Average request interarrival latency (cycles)
total_energy                   =   2.2143e+10   # Total energy (pJ)
average_power                  =       2214.3   # Average power (mW)
average_bandwidth              =      16.1002   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       440648   # Number of WRITE/WRITEP commands
num_reads_done                 =      1438390   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1114145   # Number of read row buffer hits
num_read_cmds                  =      1438391   # Number of READ/READP commands
num_writes_done                =       440698   # Number of read requests issued
num_write_row_hits             =       360093   # Number of write row buffer hits
num_act_cmds                   =       409061   # Number of ACT commands
num_pre_cmds                   =       409031   # Number of PRE commands
num_ondemand_pres              =       382688   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9516936   # Cyles of rank active rank.0
rank_active_cycles.1           =      9514847   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       483064   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       485153   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1823088   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        23956   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2591   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2274   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2750   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1700   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          823   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          742   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          629   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          696   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19914   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          113   # Write cmd latency (cycles)
write_latency[20-39]           =          714   # Write cmd latency (cycles)
write_latency[40-59]           =          779   # Write cmd latency (cycles)
write_latency[60-79]           =         1205   # Write cmd latency (cycles)
write_latency[80-99]           =         1509   # Write cmd latency (cycles)
write_latency[100-119]         =         1843   # Write cmd latency (cycles)
write_latency[120-139]         =         2314   # Write cmd latency (cycles)
write_latency[140-159]         =         2851   # Write cmd latency (cycles)
write_latency[160-179]         =         3391   # Write cmd latency (cycles)
write_latency[180-199]         =         4010   # Write cmd latency (cycles)
write_latency[200-]            =       421919   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            5   # Read request latency (cycles)
read_latency[20-39]            =       251128   # Read request latency (cycles)
read_latency[40-59]            =       119078   # Read request latency (cycles)
read_latency[60-79]            =       122259   # Read request latency (cycles)
read_latency[80-99]            =        85223   # Read request latency (cycles)
read_latency[100-119]          =        71838   # Read request latency (cycles)
read_latency[120-139]          =        64392   # Read request latency (cycles)
read_latency[140-159]          =        54388   # Read request latency (cycles)
read_latency[160-179]          =        48042   # Read request latency (cycles)
read_latency[180-199]          =        42762   # Read request latency (cycles)
read_latency[200-]             =       579275   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.19971e+09   # Write energy
read_energy                    =  5.79959e+09   # Read energy
act_energy                     =  1.11919e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.31871e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.32873e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.93857e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.93726e+09   # Active standby energy rank.1
average_read_latency           =      272.448   # Average read request latency (cycles)
average_interarrival           =      5.32152   # Average request interarrival latency (cycles)
total_energy                   =  2.21637e+10   # Total energy (pJ)
average_power                  =      2216.37   # Average power (mW)
average_bandwidth              =      16.0349   # Average bandwidth
