# -------------------------------------------------------------------------- #
#
# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 18.1.0 Build 222 09/21/2018 SJ Pro Edition
# Date created = 20:05:20  September 27, 2018
#
# -------------------------------------------------------------------------- #

QUARTUS_VERSION = "18.1"
DATE = "20:05:20  September 27, 2018"

# Revisions

PROJECT_REVISION = "s10_pcie_devkit_hpr_normal_gol"
PROJECT_REVISION = "s10_pcie_devkit_hpr_normal_basic_dsp"
PROJECT_REVISION = "s10_pcie_devkit_hpr_normal_basic_arithmetic"
PROJECT_REVISION = "s10_pcie_devkit_hpr_normal_ddr4_access"
PROJECT_REVISION = "s10_pcie_devkit_hpr_gol"
PROJECT_REVISION = "s10_pcie_devkit_hpr_basic_dsp"
PROJECT_REVISION = "s10_pcie_devkit_hpr_basic_arithmetic"
PROJECT_REVISION = "s10_pcie_devkit_hpr_ddr4_access"
PROJECT_REVISION = "s10_pcie_devkit_hpr"
PROJECT_REVISION = "synth_gol"
PROJECT_REVISION = "synth_parent_persona"
PROJECT_REVISION = "synth_basic_dsp_1"
PROJECT_REVISION = "synth_ddr4_access"
PROJECT_REVISION = "synth_basic_arithmetic"
PROJECT_REVISION = "synth_basic_dsp_0"
