{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 17 22:57:00 2014 " "Info: Processing started: Fri Oct 17 22:57:00 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off MemoriaRAM -c MemoriaRAM --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MemoriaRAM -c MemoriaRAM --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "MemoriaRAM.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/MemoriaRAM.vhd" 46 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clock memory memory altsyncram:altsyncram_component\|altsyncram_2ed1:auto_generated\|ram_block1a0~porta_datain_reg0 altsyncram:altsyncram_component\|altsyncram_2ed1:auto_generated\|ram_block1a0~porta_memory_reg0 200.0 MHz Internal " "Info: Clock \"clock\" Internal fmax is restricted to 200.0 MHz between source memory \"altsyncram:altsyncram_component\|altsyncram_2ed1:auto_generated\|ram_block1a0~porta_datain_reg0\" and destination memory \"altsyncram:altsyncram_component\|altsyncram_2ed1:auto_generated\|ram_block1a0~porta_memory_reg0\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "2.5 ns 2.5 ns 5.0 ns " "Info: fmax restricted to Clock High delay (2.5 ns) plus Clock Low delay (2.5 ns) : restricted to 5.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.645 ns + Longest memory memory " "Info: + Longest memory to memory delay is 2.645 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altsyncram:altsyncram_component\|altsyncram_2ed1:auto_generated\|ram_block1a0~porta_datain_reg0 1 MEM M4K_X52_Y32 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X52_Y32; Fanout = 1; MEM Node = 'altsyncram:altsyncram_component\|altsyncram_2ed1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_2ed1.tdf" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/db/altsyncram_2ed1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.645 ns) 2.645 ns altsyncram:altsyncram_component\|altsyncram_2ed1:auto_generated\|ram_block1a0~porta_memory_reg0 2 MEM M4K_X52_Y32 0 " "Info: 2: + IC(0.000 ns) + CELL(2.645 ns) = 2.645 ns; Loc. = M4K_X52_Y32; Fanout = 0; MEM Node = 'altsyncram:altsyncram_component\|altsyncram_2ed1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a0~porta_datain_reg0 altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_2ed1.tdf" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/db/altsyncram_2ed1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.645 ns ( 100.00 % ) " "Info: Total cell delay = 2.645 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a0~porta_datain_reg0 altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a0~porta_datain_reg0 {} altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.645ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.025 ns - Smallest " "Info: - Smallest clock skew is -0.025 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.707 ns + Shortest memory " "Info: + Shortest clock path from clock \"clock\" to destination memory is 2.707 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "MemoriaRAM.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/MemoriaRAM.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 120 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 120; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "MemoriaRAM.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/MemoriaRAM.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.955 ns) + CELL(0.635 ns) 2.707 ns altsyncram:altsyncram_component\|altsyncram_2ed1:auto_generated\|ram_block1a0~porta_memory_reg0 3 MEM M4K_X52_Y32 0 " "Info: 3: + IC(0.955 ns) + CELL(0.635 ns) = 2.707 ns; Loc. = M4K_X52_Y32; Fanout = 0; MEM Node = 'altsyncram:altsyncram_component\|altsyncram_2ed1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { clock~clkctrl altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_2ed1.tdf" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/db/altsyncram_2ed1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.634 ns ( 60.36 % ) " "Info: Total cell delay = 1.634 ns ( 60.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.073 ns ( 39.64 % ) " "Info: Total interconnect delay = 1.073 ns ( 39.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.707 ns" { clock clock~clkctrl altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.707 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.118ns 0.955ns } { 0.000ns 0.999ns 0.000ns 0.635ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.732 ns - Longest memory " "Info: - Longest clock path from clock \"clock\" to source memory is 2.732 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "MemoriaRAM.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/MemoriaRAM.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 120 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 120; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "MemoriaRAM.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/MemoriaRAM.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.955 ns) + CELL(0.660 ns) 2.732 ns altsyncram:altsyncram_component\|altsyncram_2ed1:auto_generated\|ram_block1a0~porta_datain_reg0 3 MEM M4K_X52_Y32 1 " "Info: 3: + IC(0.955 ns) + CELL(0.660 ns) = 2.732 ns; Loc. = M4K_X52_Y32; Fanout = 1; MEM Node = 'altsyncram:altsyncram_component\|altsyncram_2ed1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.615 ns" { clock~clkctrl altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_2ed1.tdf" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/db/altsyncram_2ed1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.659 ns ( 60.72 % ) " "Info: Total cell delay = 1.659 ns ( 60.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.073 ns ( 39.28 % ) " "Info: Total interconnect delay = 1.073 ns ( 39.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.732 ns" { clock clock~clkctrl altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.732 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.118ns 0.955ns } { 0.000ns 0.999ns 0.000ns 0.660ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.707 ns" { clock clock~clkctrl altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.707 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.118ns 0.955ns } { 0.000ns 0.999ns 0.000ns 0.635ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.732 ns" { clock clock~clkctrl altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.732 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.118ns 0.955ns } { 0.000ns 0.999ns 0.000ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_2ed1.tdf" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/db/altsyncram_2ed1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_2ed1.tdf" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/db/altsyncram_2ed1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a0~porta_datain_reg0 altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a0~porta_datain_reg0 {} altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.645ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.707 ns" { clock clock~clkctrl altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.707 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.118ns 0.955ns } { 0.000ns 0.999ns 0.000ns 0.635ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.732 ns" { clock clock~clkctrl altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.732 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.118ns 0.955ns } { 0.000ns 0.999ns 0.000ns 0.660ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a0~porta_memory_reg0 {} } {  } {  } "" } } { "db/altsyncram_2ed1.tdf" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/db/altsyncram_2ed1.tdf" 36 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "altsyncram:altsyncram_component\|altsyncram_2ed1:auto_generated\|ram_block1a3~porta_address_reg4 address\[4\] clock 5.460 ns memory " "Info: tsu for memory \"altsyncram:altsyncram_component\|altsyncram_2ed1:auto_generated\|ram_block1a3~porta_address_reg4\" (data pin = \"address\[4\]\", clock pin = \"clock\") is 5.460 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.154 ns + Longest pin memory " "Info: + Longest pin to memory delay is 8.154 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns address\[4\] 1 PIN PIN_R3 8 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_R3; Fanout = 8; PIN Node = 'address\[4\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[4] } "NODE_NAME" } } { "MemoriaRAM.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/MemoriaRAM.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.170 ns) + CELL(0.142 ns) 8.154 ns altsyncram:altsyncram_component\|altsyncram_2ed1:auto_generated\|ram_block1a3~porta_address_reg4 2 MEM M4K_X52_Y31 1 " "Info: 2: + IC(7.170 ns) + CELL(0.142 ns) = 8.154 ns; Loc. = M4K_X52_Y31; Fanout = 1; MEM Node = 'altsyncram:altsyncram_component\|altsyncram_2ed1:auto_generated\|ram_block1a3~porta_address_reg4'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.312 ns" { address[4] altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a3~porta_address_reg4 } "NODE_NAME" } } { "db/altsyncram_2ed1.tdf" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/db/altsyncram_2ed1.tdf" 99 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.984 ns ( 12.07 % ) " "Info: Total cell delay = 0.984 ns ( 12.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.170 ns ( 87.93 % ) " "Info: Total interconnect delay = 7.170 ns ( 87.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.154 ns" { address[4] altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a3~porta_address_reg4 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "8.154 ns" { address[4] {} address[4]~combout {} altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a3~porta_address_reg4 {} } { 0.000ns 0.000ns 7.170ns } { 0.000ns 0.842ns 0.142ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_2ed1.tdf" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/db/altsyncram_2ed1.tdf" 99 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.729 ns - Shortest memory " "Info: - Shortest clock path from clock \"clock\" to destination memory is 2.729 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "MemoriaRAM.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/MemoriaRAM.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 120 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 120; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "MemoriaRAM.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/MemoriaRAM.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.951 ns) + CELL(0.661 ns) 2.729 ns altsyncram:altsyncram_component\|altsyncram_2ed1:auto_generated\|ram_block1a3~porta_address_reg4 3 MEM M4K_X52_Y31 1 " "Info: 3: + IC(0.951 ns) + CELL(0.661 ns) = 2.729 ns; Loc. = M4K_X52_Y31; Fanout = 1; MEM Node = 'altsyncram:altsyncram_component\|altsyncram_2ed1:auto_generated\|ram_block1a3~porta_address_reg4'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.612 ns" { clock~clkctrl altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a3~porta_address_reg4 } "NODE_NAME" } } { "db/altsyncram_2ed1.tdf" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/db/altsyncram_2ed1.tdf" 99 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.660 ns ( 60.83 % ) " "Info: Total cell delay = 1.660 ns ( 60.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.069 ns ( 39.17 % ) " "Info: Total interconnect delay = 1.069 ns ( 39.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.729 ns" { clock clock~clkctrl altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a3~porta_address_reg4 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.729 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a3~porta_address_reg4 {} } { 0.000ns 0.000ns 0.118ns 0.951ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.154 ns" { address[4] altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a3~porta_address_reg4 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "8.154 ns" { address[4] {} address[4]~combout {} altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a3~porta_address_reg4 {} } { 0.000ns 0.000ns 7.170ns } { 0.000ns 0.842ns 0.142ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.729 ns" { clock clock~clkctrl altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a3~porta_address_reg4 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.729 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a3~porta_address_reg4 {} } { 0.000ns 0.000ns 0.118ns 0.951ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock q\[0\] altsyncram:altsyncram_component\|altsyncram_2ed1:auto_generated\|ram_block1a0~porta_we_reg 11.195 ns memory " "Info: tco from clock \"clock\" to destination pin \"q\[0\]\" through memory \"altsyncram:altsyncram_component\|altsyncram_2ed1:auto_generated\|ram_block1a0~porta_we_reg\" is 11.195 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.733 ns + Longest memory " "Info: + Longest clock path from clock \"clock\" to source memory is 2.733 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "MemoriaRAM.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/MemoriaRAM.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 120 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 120; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "MemoriaRAM.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/MemoriaRAM.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.955 ns) + CELL(0.661 ns) 2.733 ns altsyncram:altsyncram_component\|altsyncram_2ed1:auto_generated\|ram_block1a0~porta_we_reg 3 MEM M4K_X52_Y32 1 " "Info: 3: + IC(0.955 ns) + CELL(0.661 ns) = 2.733 ns; Loc. = M4K_X52_Y32; Fanout = 1; MEM Node = 'altsyncram:altsyncram_component\|altsyncram_2ed1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.616 ns" { clock~clkctrl altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_2ed1.tdf" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/db/altsyncram_2ed1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.660 ns ( 60.74 % ) " "Info: Total cell delay = 1.660 ns ( 60.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.073 ns ( 39.26 % ) " "Info: Total interconnect delay = 1.073 ns ( 39.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.733 ns" { clock clock~clkctrl altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.733 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.118ns 0.955ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_2ed1.tdf" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/db/altsyncram_2ed1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.253 ns + Longest memory pin " "Info: + Longest memory to pin delay is 8.253 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altsyncram:altsyncram_component\|altsyncram_2ed1:auto_generated\|ram_block1a0~porta_we_reg 1 MEM M4K_X52_Y32 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X52_Y32; Fanout = 1; MEM Node = 'altsyncram:altsyncram_component\|altsyncram_2ed1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_2ed1.tdf" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/db/altsyncram_2ed1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns altsyncram:altsyncram_component\|altsyncram_2ed1:auto_generated\|q_a\[0\] 2 MEM M4K_X52_Y32 1 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X52_Y32; Fanout = 1; MEM Node = 'altsyncram:altsyncram_component\|altsyncram_2ed1:auto_generated\|q_a\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a0~porta_we_reg altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_2ed1.tdf" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/db/altsyncram_2ed1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.472 ns) + CELL(2.788 ns) 8.253 ns q\[0\] 3 PIN PIN_D10 0 " "Info: 3: + IC(2.472 ns) + CELL(2.788 ns) = 8.253 ns; Loc. = PIN_D10; Fanout = 0; PIN Node = 'q\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.260 ns" { altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|q_a[0] q[0] } "NODE_NAME" } } { "MemoriaRAM.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/MemoriaRAM.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.781 ns ( 70.05 % ) " "Info: Total cell delay = 5.781 ns ( 70.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.472 ns ( 29.95 % ) " "Info: Total interconnect delay = 2.472 ns ( 29.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.253 ns" { altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a0~porta_we_reg altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|q_a[0] q[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "8.253 ns" { altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a0~porta_we_reg {} altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|q_a[0] {} q[0] {} } { 0.000ns 0.000ns 2.472ns } { 0.000ns 2.993ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.733 ns" { clock clock~clkctrl altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.733 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.118ns 0.955ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.253 ns" { altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a0~porta_we_reg altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|q_a[0] q[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "8.253 ns" { altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a0~porta_we_reg {} altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|q_a[0] {} q[0] {} } { 0.000ns 0.000ns 2.472ns } { 0.000ns 2.993ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "altsyncram:altsyncram_component\|altsyncram_2ed1:auto_generated\|ram_block1a5~porta_we_reg wren clock 0.496 ns memory " "Info: th for memory \"altsyncram:altsyncram_component\|altsyncram_2ed1:auto_generated\|ram_block1a5~porta_we_reg\" (data pin = \"wren\", clock pin = \"clock\") is 0.496 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.754 ns + Longest memory " "Info: + Longest clock path from clock \"clock\" to destination memory is 2.754 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "MemoriaRAM.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/MemoriaRAM.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 120 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 120; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "MemoriaRAM.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/MemoriaRAM.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.976 ns) + CELL(0.661 ns) 2.754 ns altsyncram:altsyncram_component\|altsyncram_2ed1:auto_generated\|ram_block1a5~porta_we_reg 3 MEM M4K_X26_Y35 1 " "Info: 3: + IC(0.976 ns) + CELL(0.661 ns) = 2.754 ns; Loc. = M4K_X26_Y35; Fanout = 1; MEM Node = 'altsyncram:altsyncram_component\|altsyncram_2ed1:auto_generated\|ram_block1a5~porta_we_reg'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.637 ns" { clock~clkctrl altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a5~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_2ed1.tdf" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/db/altsyncram_2ed1.tdf" 141 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.660 ns ( 60.28 % ) " "Info: Total cell delay = 1.660 ns ( 60.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.094 ns ( 39.72 % ) " "Info: Total interconnect delay = 1.094 ns ( 39.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.754 ns" { clock clock~clkctrl altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a5~porta_we_reg } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.754 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a5~porta_we_reg {} } { 0.000ns 0.000ns 0.118ns 0.976ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.234 ns + " "Info: + Micro hold delay of destination is 0.234 ns" {  } { { "db/altsyncram_2ed1.tdf" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/db/altsyncram_2ed1.tdf" 141 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.492 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 2.492 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns wren 1 PIN PIN_C13 8 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 8; PIN Node = 'wren'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { wren } "NODE_NAME" } } { "MemoriaRAM.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/MemoriaRAM.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.204 ns) + CELL(0.309 ns) 2.492 ns altsyncram:altsyncram_component\|altsyncram_2ed1:auto_generated\|ram_block1a5~porta_we_reg 2 MEM M4K_X26_Y35 1 " "Info: 2: + IC(1.204 ns) + CELL(0.309 ns) = 2.492 ns; Loc. = M4K_X26_Y35; Fanout = 1; MEM Node = 'altsyncram:altsyncram_component\|altsyncram_2ed1:auto_generated\|ram_block1a5~porta_we_reg'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.513 ns" { wren altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a5~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_2ed1.tdf" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/MemoriaRAM/db/altsyncram_2ed1.tdf" 141 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.288 ns ( 51.69 % ) " "Info: Total cell delay = 1.288 ns ( 51.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.204 ns ( 48.31 % ) " "Info: Total interconnect delay = 1.204 ns ( 48.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.492 ns" { wren altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a5~porta_we_reg } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.492 ns" { wren {} wren~combout {} altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a5~porta_we_reg {} } { 0.000ns 0.000ns 1.204ns } { 0.000ns 0.979ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.754 ns" { clock clock~clkctrl altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a5~porta_we_reg } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.754 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a5~porta_we_reg {} } { 0.000ns 0.000ns 0.118ns 0.976ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.492 ns" { wren altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a5~porta_we_reg } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.492 ns" { wren {} wren~combout {} altsyncram:altsyncram_component|altsyncram_2ed1:auto_generated|ram_block1a5~porta_we_reg {} } { 0.000ns 0.000ns 1.204ns } { 0.000ns 0.979ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "131 " "Info: Peak virtual memory: 131 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 17 22:57:00 2014 " "Info: Processing ended: Fri Oct 17 22:57:00 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
