Reading timing models for corner nom_ss_125C_4v50…
Reading cell library for the 'nom_ss_125C_4v50' corner at '/foss/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__ss_125C_4v50.lib'…
Reading top-level netlist at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_22-06-40/06-yosys-synthesis/tiny_tonegen.nl.v'…
Linking design 'tiny_tonegen' from netlist…
Reading design constraints file at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/impl.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 4
[INFO] Setting input delay to: 4
[INFO] Setting load to: 0.07291
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO] No information on clock propagation in input SDC file-- unpropagating all clocks.
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_ss_125C_4v50 Corner ===================================

Startpoint: _668_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _668_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.012586    0.318809    1.374243    1.374243 v _668_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[4] (net)
                      0.318809    0.000000    1.374243 v _366_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004329    0.503231    0.369785    1.744028 ^ _366_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _127_ (net)
                      0.503231    0.000000    1.744028 ^ _367_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003014    0.261947    0.243446    1.987474 v _367_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.261947    0.000000    1.987474 v _668_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.987474   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.198909    0.448909   library hold time
                                              0.448909   data required time
---------------------------------------------------------------------------------------------
                                              0.448909   data required time
                                             -1.987474   data arrival time
---------------------------------------------------------------------------------------------
                                              1.538565   slack (MET)


Startpoint: _666_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _666_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.011196    0.298454    1.358387    1.358387 v _666_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[2] (net)
                      0.298454    0.000000    1.358387 v _361_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004177    0.420878    0.356613    1.715001 ^ _361_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _124_ (net)
                      0.420878    0.000000    1.715001 ^ _362_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003014    0.300669    0.299844    2.014845 v _362_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.300669    0.000000    2.014845 v _666_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              2.014845   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.190205    0.440205   library hold time
                                              0.440205   data required time
---------------------------------------------------------------------------------------------
                                              0.440205   data required time
                                             -2.014845   data arrival time
---------------------------------------------------------------------------------------------
                                              1.574639   slack (MET)


Startpoint: _665_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _665_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.019590    0.421374    1.454136    1.454136 v _665_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[1] (net)
                      0.421374    0.000000    1.454136 v _358_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004329    0.476973    0.491545    1.945682 ^ _358_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _122_ (net)
                      0.476973    0.000000    1.945682 ^ _359_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003014    0.261947    0.239315    2.184997 v _359_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.261947    0.000000    2.184997 v _665_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              2.184997   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.198909    0.448909   library hold time
                                              0.448909   data required time
---------------------------------------------------------------------------------------------
                                              0.448909   data required time
                                             -2.184997   data arrival time
---------------------------------------------------------------------------------------------
                                              1.736088   slack (MET)


Startpoint: _664_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _664_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.023590    0.811273    2.000503    2.000503 ^ _664_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.811273    0.000000    2.000503 ^ _357_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003014    0.293241    0.208790    2.209293 v _357_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.293241    0.000000    2.209293 v _664_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              2.209293   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.191875    0.441875   library hold time
                                              0.441875   data required time
---------------------------------------------------------------------------------------------
                                              0.441875   data required time
                                             -2.209293   data arrival time
---------------------------------------------------------------------------------------------
                                              1.767418   slack (MET)


Startpoint: _667_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _667_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.012494    0.317462    1.373193    1.373193 v _667_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[3] (net)
                      0.317462    0.000000    1.373193 v _364_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.002874    0.264886    0.709759    2.082952 v _364_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                                         _126_ (net)
                      0.264886    0.000000    2.082952 v _365_/A4 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.003014    0.199220    0.614876    2.697828 v _365_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                                                         _003_ (net)
                      0.199220    0.000000    2.697828 v _667_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              2.697828   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.214582    0.464582   library hold time
                                              0.464582   data required time
---------------------------------------------------------------------------------------------
                                              0.464582   data required time
                                             -2.697828   data arrival time
---------------------------------------------------------------------------------------------
                                              2.233246   slack (MET)


Startpoint: _671_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _648_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _671_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.004298    0.303190    1.661080    1.661080 ^ _671_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[7] (net)
                      0.303190    0.000000    1.661080 ^ _353_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004900    0.268814    0.246145    1.907225 v _353_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _118_ (net)
                      0.268814    0.000000    1.907225 v _354_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.012006    0.637144    0.461859    2.369084 ^ _354_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _119_ (net)
                      0.637144    0.000000    2.369084 ^ _413_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.002791    0.265678    0.202763    2.571847 v _413_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _160_ (net)
                      0.265678    0.000000    2.571847 v _414_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003014    0.174050    0.468856    3.040703 v _414_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _021_ (net)
                      0.174050    0.000000    3.040703 v _648_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              3.040703   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.221279    0.471279   library hold time
                                              0.471279   data required time
---------------------------------------------------------------------------------------------
                                              0.471279   data required time
                                             -3.040703   data arrival time
---------------------------------------------------------------------------------------------
                                              2.569425   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _648_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    60    0.361177   10.214780    5.626492    9.626492 ^ rst_n (in)
                                                         rst_n (net)
                     10.214780    0.000000    9.626492 ^ _648_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.626492   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.232809    1.482809   library removal time
                                              1.482809   data required time
---------------------------------------------------------------------------------------------
                                              1.482809   data required time
                                             -9.626492   data arrival time
---------------------------------------------------------------------------------------------
                                              8.143682   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _664_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    60    0.361177   10.214780    5.626492    9.626492 ^ rst_n (in)
                                                         rst_n (net)
                     10.214780    0.000000    9.626492 ^ _664_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.626492   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.232809    1.482809   library removal time
                                              1.482809   data required time
---------------------------------------------------------------------------------------------
                                              1.482809   data required time
                                             -9.626492   data arrival time
---------------------------------------------------------------------------------------------
                                              8.143682   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _665_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    60    0.361177   10.214780    5.626492    9.626492 ^ rst_n (in)
                                                         rst_n (net)
                     10.214780    0.000000    9.626492 ^ _665_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.626492   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.232809    1.482809   library removal time
                                              1.482809   data required time
---------------------------------------------------------------------------------------------
                                              1.482809   data required time
                                             -9.626492   data arrival time
---------------------------------------------------------------------------------------------
                                              8.143682   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _666_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    60    0.361177   10.214780    5.626492    9.626492 ^ rst_n (in)
                                                         rst_n (net)
                     10.214780    0.000000    9.626492 ^ _666_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.626492   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.232809    1.482809   library removal time
                                              1.482809   data required time
---------------------------------------------------------------------------------------------
                                              1.482809   data required time
                                             -9.626492   data arrival time
---------------------------------------------------------------------------------------------
                                              8.143682   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _667_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    60    0.361177   10.214780    5.626492    9.626492 ^ rst_n (in)
                                                         rst_n (net)
                     10.214780    0.000000    9.626492 ^ _667_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.626492   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.232809    1.482809   library removal time
                                              1.482809   data required time
---------------------------------------------------------------------------------------------
                                              1.482809   data required time
                                             -9.626492   data arrival time
---------------------------------------------------------------------------------------------
                                              8.143682   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _668_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    60    0.361177   10.214780    5.626492    9.626492 ^ rst_n (in)
                                                         rst_n (net)
                     10.214780    0.000000    9.626492 ^ _668_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.626492   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.232809    1.482809   library removal time
                                              1.482809   data required time
---------------------------------------------------------------------------------------------
                                              1.482809   data required time
                                             -9.626492   data arrival time
---------------------------------------------------------------------------------------------
                                              8.143682   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _669_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    60    0.361177   10.214780    5.626492    9.626492 ^ rst_n (in)
                                                         rst_n (net)
                     10.214780    0.000000    9.626492 ^ _669_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.626492   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _669_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.232809    1.482809   library removal time
                                              1.482809   data required time
---------------------------------------------------------------------------------------------
                                              1.482809   data required time
                                             -9.626492   data arrival time
---------------------------------------------------------------------------------------------
                                              8.143682   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _670_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    60    0.361177   10.214780    5.626492    9.626492 ^ rst_n (in)
                                                         rst_n (net)
                     10.214780    0.000000    9.626492 ^ _670_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.626492   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _670_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.232809    1.482809   library removal time
                                              1.482809   data required time
---------------------------------------------------------------------------------------------
                                              1.482809   data required time
                                             -9.626492   data arrival time
---------------------------------------------------------------------------------------------
                                              8.143682   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _671_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    60    0.361177   10.214780    5.626492    9.626492 ^ rst_n (in)
                                                         rst_n (net)
                     10.214780    0.000000    9.626492 ^ _671_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.626492   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _671_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.232809    1.482809   library removal time
                                              1.482809   data required time
---------------------------------------------------------------------------------------------
                                              1.482809   data required time
                                             -9.626492   data arrival time
---------------------------------------------------------------------------------------------
                                              8.143682   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_ss_125C_4v50 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _648_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    60    0.361177   10.214780    5.626492    9.626492 ^ rst_n (in)
                                                         rst_n (net)
                     10.214780    0.000000    9.626492 ^ _648_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.626492   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -3.395116   16.354885   library recovery time
                                             16.354885   data required time
---------------------------------------------------------------------------------------------
                                             16.354885   data required time
                                             -9.626492   data arrival time
---------------------------------------------------------------------------------------------
                                              6.728394   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _664_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    60    0.361177   10.214780    5.626492    9.626492 ^ rst_n (in)
                                                         rst_n (net)
                     10.214780    0.000000    9.626492 ^ _664_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.626492   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -3.395116   16.354885   library recovery time
                                             16.354885   data required time
---------------------------------------------------------------------------------------------
                                             16.354885   data required time
                                             -9.626492   data arrival time
---------------------------------------------------------------------------------------------
                                              6.728394   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _665_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    60    0.361177   10.214780    5.626492    9.626492 ^ rst_n (in)
                                                         rst_n (net)
                     10.214780    0.000000    9.626492 ^ _665_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.626492   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -3.395116   16.354885   library recovery time
                                             16.354885   data required time
---------------------------------------------------------------------------------------------
                                             16.354885   data required time
                                             -9.626492   data arrival time
---------------------------------------------------------------------------------------------
                                              6.728394   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _666_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    60    0.361177   10.214780    5.626492    9.626492 ^ rst_n (in)
                                                         rst_n (net)
                     10.214780    0.000000    9.626492 ^ _666_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.626492   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -3.395116   16.354885   library recovery time
                                             16.354885   data required time
---------------------------------------------------------------------------------------------
                                             16.354885   data required time
                                             -9.626492   data arrival time
---------------------------------------------------------------------------------------------
                                              6.728394   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _667_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    60    0.361177   10.214780    5.626492    9.626492 ^ rst_n (in)
                                                         rst_n (net)
                     10.214780    0.000000    9.626492 ^ _667_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.626492   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -3.395116   16.354885   library recovery time
                                             16.354885   data required time
---------------------------------------------------------------------------------------------
                                             16.354885   data required time
                                             -9.626492   data arrival time
---------------------------------------------------------------------------------------------
                                              6.728394   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _668_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    60    0.361177   10.214780    5.626492    9.626492 ^ rst_n (in)
                                                         rst_n (net)
                     10.214780    0.000000    9.626492 ^ _668_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.626492   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -3.395116   16.354885   library recovery time
                                             16.354885   data required time
---------------------------------------------------------------------------------------------
                                             16.354885   data required time
                                             -9.626492   data arrival time
---------------------------------------------------------------------------------------------
                                              6.728394   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _669_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    60    0.361177   10.214780    5.626492    9.626492 ^ rst_n (in)
                                                         rst_n (net)
                     10.214780    0.000000    9.626492 ^ _669_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.626492   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _669_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -3.395116   16.354885   library recovery time
                                             16.354885   data required time
---------------------------------------------------------------------------------------------
                                             16.354885   data required time
                                             -9.626492   data arrival time
---------------------------------------------------------------------------------------------
                                              6.728394   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _670_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    60    0.361177   10.214780    5.626492    9.626492 ^ rst_n (in)
                                                         rst_n (net)
                     10.214780    0.000000    9.626492 ^ _670_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.626492   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _670_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -3.395116   16.354885   library recovery time
                                             16.354885   data required time
---------------------------------------------------------------------------------------------
                                             16.354885   data required time
                                             -9.626492   data arrival time
---------------------------------------------------------------------------------------------
                                              6.728394   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _671_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    60    0.361177   10.214780    5.626492    9.626492 ^ rst_n (in)
                                                         rst_n (net)
                     10.214780    0.000000    9.626492 ^ _671_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.626492   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _671_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -3.395116   16.354885   library recovery time
                                             16.354885   data required time
---------------------------------------------------------------------------------------------
                                             16.354885   data required time
                                             -9.626492   data arrival time
---------------------------------------------------------------------------------------------
                                              6.728394   slack (MET)


Startpoint: _648_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _648_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    81    0.273124    7.764345    5.897444    5.897444 ^ _648_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaled (net)
                      7.764345    0.000000    5.897444 ^ _413_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.002791    0.983307    0.424335    6.321780 ^ _413_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _160_ (net)
                      0.983307    0.000000    6.321780 ^ _414_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003014    0.241961    0.560811    6.882591 ^ _414_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _021_ (net)
                      0.241961    0.000000    6.882591 ^ _648_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.882591   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.612132   19.137869   library setup time
                                             19.137869   data required time
---------------------------------------------------------------------------------------------
                                             19.137869   data required time
                                             -6.882591   data arrival time
---------------------------------------------------------------------------------------------
                                             12.255278   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _666_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.010713    0.389176    0.170125    4.170125 ^ ena (in)
                                                         ena (net)
                      0.389176    0.000000    4.170125 ^ _356_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.017809    0.584517    0.433223    4.603348 v _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _121_ (net)
                      0.584517    0.000000    4.603348 v _362_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003014    0.656613    0.482824    5.086172 ^ _362_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.656613    0.000000    5.086172 ^ _666_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.086172   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.691725   19.058277   library setup time
                                             19.058277   data required time
---------------------------------------------------------------------------------------------
                                             19.058277   data required time
                                             -5.086172   data arrival time
---------------------------------------------------------------------------------------------
                                             13.972106   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _667_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.010713    0.389176    0.170125    4.170125 ^ ena (in)
                                                         ena (net)
                      0.389176    0.000000    4.170125 ^ _365_/A1 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.003014    0.320618    0.862480    5.032606 ^ _365_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                                                         _003_ (net)
                      0.320618    0.000000    5.032606 ^ _667_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.032606   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.628461   19.121540   library setup time
                                             19.121540   data required time
---------------------------------------------------------------------------------------------
                                             19.121540   data required time
                                             -5.032606   data arrival time
---------------------------------------------------------------------------------------------
                                             14.088935   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _665_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.010713    0.389176    0.170125    4.170125 ^ ena (in)
                                                         ena (net)
                      0.389176    0.000000    4.170125 ^ _356_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.017809    0.584517    0.433223    4.603348 v _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _121_ (net)
                      0.584517    0.000000    4.603348 v _359_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003014    0.423702    0.378793    4.982141 ^ _359_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.423702    0.000000    4.982141 ^ _665_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.982141   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.649860   19.100142   library setup time
                                             19.100142   data required time
---------------------------------------------------------------------------------------------
                                             19.100142   data required time
                                             -4.982141   data arrival time
---------------------------------------------------------------------------------------------
                                             14.118000   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _668_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.010713    0.389176    0.170125    4.170125 ^ ena (in)
                                                         ena (net)
                      0.389176    0.000000    4.170125 ^ _356_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.017809    0.584517    0.433223    4.603348 v _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _121_ (net)
                      0.584517    0.000000    4.603348 v _367_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003014    0.423702    0.378793    4.982141 ^ _367_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.423702    0.000000    4.982141 ^ _668_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.982141   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.649860   19.100142   library setup time
                                             19.100142   data required time
---------------------------------------------------------------------------------------------
                                             19.100142   data required time
                                             -4.982141   data arrival time
---------------------------------------------------------------------------------------------
                                             14.118000   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _664_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.010713    0.389176    0.170125    4.170125 ^ ena (in)
                                                         ena (net)
                      0.389176    0.000000    4.170125 ^ _356_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.017809    0.584517    0.433223    4.603348 v _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _121_ (net)
                      0.584517    0.000000    4.603348 v _357_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003014    0.427896    0.372411    4.975759 ^ _357_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.427896    0.000000    4.975759 ^ _664_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.975759   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.650731   19.099270   library setup time
                                             19.099270   data required time
---------------------------------------------------------------------------------------------
                                             19.099270   data required time
                                             -4.975759   data arrival time
---------------------------------------------------------------------------------------------
                                             14.123511   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_ss_125C_4v50 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _648_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    60    0.361177   10.214780    5.626492    9.626492 ^ rst_n (in)
                                                         rst_n (net)
                     10.214780    0.000000    9.626492 ^ _648_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.626492   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -3.395116   16.354885   library recovery time
                                             16.354885   data required time
---------------------------------------------------------------------------------------------
                                             16.354885   data required time
                                             -9.626492   data arrival time
---------------------------------------------------------------------------------------------
                                              6.728394   slack (MET)


Startpoint: _648_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _648_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    81    0.273124    7.764345    5.897444    5.897444 ^ _648_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaled (net)
                      7.764345    0.000000    5.897444 ^ _413_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.002791    0.983307    0.424335    6.321780 ^ _413_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _160_ (net)
                      0.983307    0.000000    6.321780 ^ _414_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003014    0.241961    0.560811    6.882591 ^ _414_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _021_ (net)
                      0.241961    0.000000    6.882591 ^ _648_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.882591   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.612132   19.137869   library setup time
                                             19.137869   data required time
---------------------------------------------------------------------------------------------
                                             19.137869   data required time
                                             -6.882591   data arrival time
---------------------------------------------------------------------------------------------
                                             12.255278   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_ss_125C_4v50 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_ss_125C_4v50 Corner ===================================

max slew

Pin                                        Limit        Slew       Slack
------------------------------------------------------------------------
rst_n                                   3.000000   10.214780   -7.214780 (VIOLATED)
_341_/I                                 3.000000   10.214780   -7.214780 (VIOLATED)
_397_/A2                                3.000000   10.214780   -7.214780 (VIOLATED)
_398_/A2                                3.000000   10.214780   -7.214780 (VIOLATED)
_412_/C                                 3.000000   10.214780   -7.214780 (VIOLATED)
_420_/A1                                3.000000   10.214780   -7.214780 (VIOLATED)
_423_/A1                                3.000000   10.214780   -7.214780 (VIOLATED)
_424_/B                                 3.000000   10.214780   -7.214780 (VIOLATED)
_426_/B                                 3.000000   10.214780   -7.214780 (VIOLATED)
_430_/B                                 3.000000   10.214780   -7.214780 (VIOLATED)
_432_/B                                 3.000000   10.214780   -7.214780 (VIOLATED)
_434_/B                                 3.000000   10.214780   -7.214780 (VIOLATED)
_437_/C                                 3.000000   10.214780   -7.214780 (VIOLATED)
_439_/B                                 3.000000   10.214780   -7.214780 (VIOLATED)
_441_/B                                 3.000000   10.214780   -7.214780 (VIOLATED)
_443_/B                                 3.000000   10.214780   -7.214780 (VIOLATED)
_446_/C                                 3.000000   10.214780   -7.214780 (VIOLATED)
_447_/B                                 3.000000   10.214780   -7.214780 (VIOLATED)
_581_/A1                                3.000000   10.214780   -7.214780 (VIOLATED)
_591_/C                                 3.000000   10.214780   -7.214780 (VIOLATED)
_608_/A2                                3.000000   10.214780   -7.214780 (VIOLATED)
_619_/B                                 3.000000   10.214780   -7.214780 (VIOLATED)
_622_/B                                 3.000000   10.214780   -7.214780 (VIOLATED)
_628_/B                                 3.000000   10.214780   -7.214780 (VIOLATED)
_631_/B                                 3.000000   10.214780   -7.214780 (VIOLATED)
_634_/B                                 3.000000   10.214780   -7.214780 (VIOLATED)
_637_/B                                 3.000000   10.214780   -7.214780 (VIOLATED)
_641_/A1                                3.000000   10.214780   -7.214780 (VIOLATED)
_648_/RN                                3.000000   10.214780   -7.214780 (VIOLATED)
_664_/RN                                3.000000   10.214780   -7.214780 (VIOLATED)
_665_/RN                                3.000000   10.214780   -7.214780 (VIOLATED)
_666_/RN                                3.000000   10.214780   -7.214780 (VIOLATED)
_667_/RN                                3.000000   10.214780   -7.214780 (VIOLATED)
_668_/RN                                3.000000   10.214780   -7.214780 (VIOLATED)
_669_/RN                                3.000000   10.214780   -7.214780 (VIOLATED)
_670_/RN                                3.000000   10.214780   -7.214780 (VIOLATED)
_671_/RN                                3.000000   10.214780   -7.214780 (VIOLATED)
_676_/RN                                3.000000   10.214780   -7.214780 (VIOLATED)
_698_/D                                 3.000000   10.214780   -7.214780 (VIOLATED)
_699_/SETN                              3.000000   10.214780   -7.214780 (VIOLATED)
_700_/RN                                3.000000   10.214780   -7.214780 (VIOLATED)
_701_/RN                                3.000000   10.214780   -7.214780 (VIOLATED)
_702_/RN                                3.000000   10.214780   -7.214780 (VIOLATED)
_703_/RN                                3.000000   10.214780   -7.214780 (VIOLATED)
_704_/SETN                              3.000000   10.214780   -7.214780 (VIOLATED)
_705_/SETN                              3.000000   10.214780   -7.214780 (VIOLATED)
_706_/SETN                              3.000000   10.214780   -7.214780 (VIOLATED)
_707_/RN                                3.000000   10.214780   -7.214780 (VIOLATED)
_708_/RN                                3.000000   10.214780   -7.214780 (VIOLATED)
_709_/SETN                              3.000000   10.214780   -7.214780 (VIOLATED)
_710_/SETN                              3.000000   10.214780   -7.214780 (VIOLATED)
_711_/RN                                3.000000   10.214780   -7.214780 (VIOLATED)
_712_/SETN                              3.000000   10.214780   -7.214780 (VIOLATED)
_715_/RN                                3.000000   10.214780   -7.214780 (VIOLATED)
_716_/RN                                3.000000   10.214780   -7.214780 (VIOLATED)
_717_/RN                                3.000000   10.214780   -7.214780 (VIOLATED)
_718_/RN                                3.000000   10.214780   -7.214780 (VIOLATED)
_719_/RN                                3.000000   10.214780   -7.214780 (VIOLATED)
_720_/RN                                3.000000   10.214780   -7.214780 (VIOLATED)
_721_/RN                                3.000000   10.214780   -7.214780 (VIOLATED)
_722_/RN                                3.000000   10.214780   -7.214780 (VIOLATED)
_413_/A1                                3.000000    7.764345   -4.764345 (VIOLATED)
_643_/CLK                               3.000000    7.764345   -4.764345 (VIOLATED)
_644_/CLK                               3.000000    7.764345   -4.764345 (VIOLATED)
_645_/CLK                               3.000000    7.764345   -4.764345 (VIOLATED)
_646_/CLK                               3.000000    7.764345   -4.764345 (VIOLATED)
_647_/CLK                               3.000000    7.764345   -4.764345 (VIOLATED)
_648_/Q                                 3.000000    7.764345   -4.764345 (VIOLATED)
_649_/CLK                               3.000000    7.764345   -4.764345 (VIOLATED)
_650_/CLK                               3.000000    7.764345   -4.764345 (VIOLATED)
_651_/CLK                               3.000000    7.764345   -4.764345 (VIOLATED)
_652_/CLK                               3.000000    7.764345   -4.764345 (VIOLATED)
_653_/CLK                               3.000000    7.764345   -4.764345 (VIOLATED)
_654_/CLK                               3.000000    7.764345   -4.764345 (VIOLATED)
_655_/CLK                               3.000000    7.764345   -4.764345 (VIOLATED)
_656_/CLK                               3.000000    7.764345   -4.764345 (VIOLATED)
_657_/CLK                               3.000000    7.764345   -4.764345 (VIOLATED)
_658_/CLK                               3.000000    7.764345   -4.764345 (VIOLATED)
_659_/CLK                               3.000000    7.764345   -4.764345 (VIOLATED)
_660_/CLK                               3.000000    7.764345   -4.764345 (VIOLATED)
_661_/CLK                               3.000000    7.764345   -4.764345 (VIOLATED)
_662_/CLK                               3.000000    7.764345   -4.764345 (VIOLATED)
_663_/CLK                               3.000000    7.764345   -4.764345 (VIOLATED)
_672_/CLK                               3.000000    7.764345   -4.764345 (VIOLATED)
_673_/CLK                               3.000000    7.764345   -4.764345 (VIOLATED)
_674_/CLK                               3.000000    7.764345   -4.764345 (VIOLATED)
_675_/CLK                               3.000000    7.764345   -4.764345 (VIOLATED)
_676_/CLK                               3.000000    7.764345   -4.764345 (VIOLATED)
_677_/CLK                               3.000000    7.764345   -4.764345 (VIOLATED)
_678_/CLK                               3.000000    7.764345   -4.764345 (VIOLATED)
_679_/CLK                               3.000000    7.764345   -4.764345 (VIOLATED)
_680_/CLK                               3.000000    7.764345   -4.764345 (VIOLATED)
_681_/CLK                               3.000000    7.764345   -4.764345 (VIOLATED)
_682_/CLK                               3.000000    7.764345   -4.764345 (VIOLATED)
_683_/CLK                               3.000000    7.764345   -4.764345 (VIOLATED)
_684_/CLK                               3.000000    7.764345   -4.764345 (VIOLATED)
_685_/CLK                               3.000000    7.764345   -4.764345 (VIOLATED)
_686_/CLK                               3.000000    7.764345   -4.764345 (VIOLATED)
_687_/CLK                               3.000000    7.764345   -4.764345 (VIOLATED)
_688_/CLK                               3.000000    7.764345   -4.764345 (VIOLATED)
_689_/CLK                               3.000000    7.764345   -4.764345 (VIOLATED)
_690_/CLK                               3.000000    7.764345   -4.764345 (VIOLATED)
_691_/CLK                               3.000000    7.764345   -4.764345 (VIOLATED)
_692_/CLK                               3.000000    7.764345   -4.764345 (VIOLATED)
_693_/CLK                               3.000000    7.764345   -4.764345 (VIOLATED)
_694_/CLK                               3.000000    7.764345   -4.764345 (VIOLATED)
_695_/CLK                               3.000000    7.764345   -4.764345 (VIOLATED)
_696_/CLK                               3.000000    7.764345   -4.764345 (VIOLATED)
_697_/CLK                               3.000000    7.764345   -4.764345 (VIOLATED)
_698_/CLK                               3.000000    7.764345   -4.764345 (VIOLATED)
_699_/CLK                               3.000000    7.764345   -4.764345 (VIOLATED)
_700_/CLK                               3.000000    7.764345   -4.764345 (VIOLATED)
_701_/CLK                               3.000000    7.764345   -4.764345 (VIOLATED)
_702_/CLK                               3.000000    7.764345   -4.764345 (VIOLATED)
_703_/CLK                               3.000000    7.764345   -4.764345 (VIOLATED)
_704_/CLK                               3.000000    7.764345   -4.764345 (VIOLATED)
_705_/CLK                               3.000000    7.764345   -4.764345 (VIOLATED)
_706_/CLK                               3.000000    7.764345   -4.764345 (VIOLATED)
_707_/CLK                               3.000000    7.764345   -4.764345 (VIOLATED)
_708_/CLK                               3.000000    7.764345   -4.764345 (VIOLATED)
_709_/CLK                               3.000000    7.764345   -4.764345 (VIOLATED)
_710_/CLK                               3.000000    7.764345   -4.764345 (VIOLATED)
_711_/CLK                               3.000000    7.764345   -4.764345 (VIOLATED)
_712_/CLK                               3.000000    7.764345   -4.764345 (VIOLATED)
_713_/CLK                               3.000000    7.764345   -4.764345 (VIOLATED)
_714_/CLK                               3.000000    7.764345   -4.764345 (VIOLATED)
_715_/CLK                               3.000000    7.764345   -4.764345 (VIOLATED)
_716_/CLK                               3.000000    7.764345   -4.764345 (VIOLATED)
_717_/CLK                               3.000000    7.764345   -4.764345 (VIOLATED)
_718_/CLK                               3.000000    7.764345   -4.764345 (VIOLATED)
_719_/CLK                               3.000000    7.764345   -4.764345 (VIOLATED)
_720_/CLK                               3.000000    7.764345   -4.764345 (VIOLATED)
_721_/CLK                               3.000000    7.764345   -4.764345 (VIOLATED)
_722_/CLK                               3.000000    7.764345   -4.764345 (VIOLATED)
_723_/CLK                               3.000000    7.764345   -4.764345 (VIOLATED)
_724_/CLK                               3.000000    7.764345   -4.764345 (VIOLATED)
_725_/CLK                               3.000000    7.764345   -4.764345 (VIOLATED)
_726_/CLK                               3.000000    7.764345   -4.764345 (VIOLATED)
_727_/CLK                               3.000000    7.764345   -4.764345 (VIOLATED)
_728_/CLK                               3.000000    7.764345   -4.764345 (VIOLATED)
_729_/CLK                               3.000000    7.764345   -4.764345 (VIOLATED)
_730_/CLK                               3.000000    7.764345   -4.764345 (VIOLATED)
_731_/CLK                               3.000000    7.764345   -4.764345 (VIOLATED)
_334_/I                                 3.000000    4.120961   -1.120961 (VIOLATED)
_399_/A1                                3.000000    4.120961   -1.120961 (VIOLATED)
_593_/S                                 3.000000    4.120961   -1.120961 (VIOLATED)
_594_/S                                 3.000000    4.120961   -1.120961 (VIOLATED)
_595_/A1                                3.000000    4.120961   -1.120961 (VIOLATED)
_598_/S                                 3.000000    4.120961   -1.120961 (VIOLATED)
_599_/S                                 3.000000    4.120961   -1.120961 (VIOLATED)
_600_/S                                 3.000000    4.120961   -1.120961 (VIOLATED)
_601_/S                                 3.000000    4.120961   -1.120961 (VIOLATED)
_602_/S                                 3.000000    4.120961   -1.120961 (VIOLATED)
_603_/S                                 3.000000    4.120961   -1.120961 (VIOLATED)
_604_/S                                 3.000000    4.120961   -1.120961 (VIOLATED)
_605_/S                                 3.000000    4.120961   -1.120961 (VIOLATED)
_606_/S                                 3.000000    4.120961   -1.120961 (VIOLATED)
_607_/S                                 3.000000    4.120961   -1.120961 (VIOLATED)
_608_/A1                                3.000000    4.120961   -1.120961 (VIOLATED)
_647_/Q                                 3.000000    4.120961   -1.120961 (VIOLATED)
_396_/ZN                                3.000000    3.598237   -0.598237 (VIOLATED)
_401_/A2                                3.000000    3.598237   -0.598237 (VIOLATED)
_403_/A2                                3.000000    3.598237   -0.598237 (VIOLATED)
_405_/A2                                3.000000    3.598237   -0.598237 (VIOLATED)
_407_/A2                                3.000000    3.598237   -0.598237 (VIOLATED)
_500_/A2                                3.000000    3.598237   -0.598237 (VIOLATED)
_523_/A2                                3.000000    3.598237   -0.598237 (VIOLATED)
_536_/A2                                3.000000    3.598237   -0.598237 (VIOLATED)
_551_/A2                                3.000000    3.598237   -0.598237 (VIOLATED)
_561_/A2                                3.000000    3.598237   -0.598237 (VIOLATED)
_563_/A2                                3.000000    3.598237   -0.598237 (VIOLATED)
_567_/A2                                3.000000    3.598237   -0.598237 (VIOLATED)
_569_/A2                                3.000000    3.598237   -0.598237 (VIOLATED)
_583_/A2                                3.000000    3.598237   -0.598237 (VIOLATED)

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
_648_/Q                                  10     81    -71 (VIOLATED)
rst_n                                    10     60    -50 (VIOLATED)
_647_/Q                                  10     16     -6 (VIOLATED)
_396_/ZN                                 10     13     -3 (VIOLATED)
_672_/Q                                  10     12     -2 (VIOLATED)
_674_/Q                                  10     11        (VIOLATED)

max capacitance

Pin                                        Limit         Cap       Slack
------------------------------------------------------------------------
rst_n                                   0.200000    0.361177   -0.161177 (VIOLATED)
_648_/Q                                 0.200000    0.273124   -0.073124 (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 424 unannotated drivers.
 address_in[0]
 address_in[1]
 address_in[2]
 clk
 data_in[0]
 data_in[1]
 data_in[2]
 data_in[3]
 data_in[4]
 ena
 rst_n
 write_strobe_in
 _323_/ZN
 _324_/ZN
 _325_/ZN
 _326_/ZN
 _327_/ZN
 _328_/ZN
 _329_/ZN
 _330_/ZN
 _331_/ZN
 _332_/ZN
 _333_/ZN
 _334_/ZN
 _335_/ZN
 _336_/ZN
 _337_/ZN
 _338_/ZN
 _339_/ZN
 _340_/ZN
 _341_/ZN
 _342_/ZN
 _343_/ZN
 _344_/ZN
 _345_/ZN
 _346_/ZN
 _347_/ZN
 _348_/ZN
 _349_/ZN
 _350_/ZN
 _351_/ZN
 _352_/ZN
 _353_/ZN
 _354_/ZN
 _355_/ZN
 _356_/ZN
 _357_/ZN
 _358_/ZN
 _359_/ZN
 _360_/Z
 _361_/ZN
 _362_/ZN
 _363_/ZN
 _364_/Z
 _365_/Z
 _366_/Z
 _367_/ZN
 _368_/ZN
 _369_/ZN
 _370_/ZN
 _371_/ZN
 _372_/ZN
 _373_/ZN
 _374_/ZN
 _375_/ZN
 _376_/ZN
 _377_/Z
 _378_/ZN
 _379_/Z
 _380_/ZN
 _381_/ZN
 _382_/Z
 _383_/ZN
 _384_/ZN
 _385_/Z
 _386_/ZN
 _387_/ZN
 _388_/Z
 _389_/ZN
 _390_/ZN
 _391_/ZN
 _392_/Z
 _393_/Z
 _394_/Z
 _395_/ZN
 _396_/ZN
 _397_/Z
 _398_/ZN
 _399_/ZN
 _400_/ZN
 _401_/ZN
 _402_/ZN
 _403_/ZN
 _404_/ZN
 _405_/ZN
 _406_/ZN
 _407_/ZN
 _408_/ZN
 _409_/ZN
 _410_/ZN
 _411_/ZN
 _412_/ZN
 _413_/Z
 _414_/Z
 _415_/ZN
 _416_/ZN
 _417_/ZN
 _418_/ZN
 _419_/ZN
 _420_/ZN
 _421_/ZN
 _422_/ZN
 _423_/ZN
 _424_/ZN
 _425_/ZN
 _426_/ZN
 _427_/ZN
 _428_/ZN
 _429_/ZN
 _430_/ZN
 _431_/ZN
 _432_/ZN
 _433_/ZN
 _434_/ZN
 _435_/ZN
 _436_/ZN
 _437_/ZN
 _438_/ZN
 _439_/ZN
 _440_/ZN
 _441_/ZN
 _442_/ZN
 _443_/ZN
 _444_/ZN
 _445_/ZN
 _446_/ZN
 _447_/ZN
 _448_/ZN
 _449_/ZN
 _450_/Z
 _451_/ZN
 _452_/ZN
 _453_/ZN
 _454_/ZN
 _455_/Z
 _456_/ZN
 _457_/ZN
 _458_/Z
 _459_/ZN
 _460_/ZN
 _461_/Z
 _462_/ZN
 _463_/ZN
 _464_/ZN
 _465_/ZN
 _466_/Z
 _467_/ZN
 _468_/ZN
 _469_/Z
 _470_/ZN
 _471_/ZN
 _472_/ZN
 _473_/ZN
 _474_/Z
 _475_/ZN
 _476_/ZN
 _477_/ZN
 _478_/ZN
 _479_/ZN
 _480_/Z
 _481_/ZN
 _482_/ZN
 _483_/Z
 _484_/ZN
 _485_/ZN
 _486_/Z
 _487_/Z
 _488_/Z
 _489_/Z
 _490_/Z
 _491_/Z
 _492_/Z
 _493_/ZN
 _494_/Z
 _495_/ZN
 _496_/ZN
 _497_/ZN
 _498_/Z
 _499_/Z
 _500_/ZN
 _501_/ZN
 _502_/ZN
 _503_/ZN
 _504_/ZN
 _505_/ZN
 _506_/ZN
 _507_/ZN
 _508_/ZN
 _509_/ZN
 _510_/ZN
 _511_/ZN
 _512_/Z
 _513_/ZN
 _514_/ZN
 _515_/Z
 _516_/ZN
 _517_/ZN
 _518_/Z
 _519_/ZN
 _520_/Z
 _521_/ZN
 _522_/ZN
 _523_/ZN
 _524_/ZN
 _525_/ZN
 _526_/ZN
 _527_/Z
 _528_/ZN
 _529_/Z
 _530_/Z
 _531_/ZN
 _532_/Z
 _533_/Z
 _534_/ZN
 _535_/ZN
 _536_/ZN
 _537_/ZN
 _538_/ZN
 _539_/ZN
 _540_/Z
 _541_/ZN
 _542_/ZN
 _543_/ZN
 _544_/ZN
 _545_/Z
 _546_/ZN
 _547_/ZN
 _548_/ZN
 _549_/ZN
 _550_/ZN
 _551_/ZN
 _552_/ZN
 _553_/ZN
 _554_/Z
 _555_/Z
 _556_/ZN
 _557_/ZN
 _558_/ZN
 _559_/ZN
 _560_/ZN
 _561_/ZN
 _562_/ZN
 _563_/ZN
 _564_/ZN
 _565_/ZN
 _566_/Z
 _567_/ZN
 _568_/ZN
 _569_/ZN
 _570_/ZN
 _571_/ZN
 _572_/Z
 _573_/ZN
 _574_/ZN
 _575_/ZN
 _576_/Z
 _577_/ZN
 _578_/Z
 _579_/Z
 _580_/Z
 _581_/ZN
 _582_/ZN
 _583_/ZN
 _584_/Z
 _585_/Z
 _586_/ZN
 _587_/ZN
 _588_/ZN
 _589_/ZN
 _590_/ZN
 _591_/ZN
 _592_/ZN
 _593_/Z
 _594_/Z
 _595_/ZN
 _596_/ZN
 _597_/ZN
 _598_/Z
 _599_/Z
 _600_/Z
 _601_/Z
 _602_/Z
 _603_/Z
 _604_/Z
 _605_/Z
 _606_/Z
 _607_/Z
 _608_/ZN
 _609_/Z
 _610_/ZN
 _611_/ZN
 _612_/ZN
 _613_/ZN
 _614_/ZN
 _615_/ZN
 _616_/ZN
 _617_/ZN
 _618_/ZN
 _619_/ZN
 _620_/ZN
 _621_/ZN
 _622_/ZN
 _623_/ZN
 _624_/ZN
 _625_/Z
 _626_/ZN
 _627_/Z
 _628_/ZN
 _629_/ZN
 _630_/Z
 _631_/ZN
 _632_/ZN
 _633_/Z
 _634_/ZN
 _635_/ZN
 _636_/ZN
 _637_/ZN
 _638_/ZN
 _639_/Z
 _640_/ZN
 _641_/ZN
 _642_/Z
 _643_/Q
 _644_/Q
 _645_/Q
 _646_/Q
 _647_/Q
 _648_/Q
 _649_/Q
 _650_/Q
 _651_/Q
 _652_/Q
 _653_/Q
 _654_/Q
 _655_/Q
 _656_/Q
 _657_/Q
 _658_/Q
 _659_/Q
 _660_/Q
 _661_/Q
 _662_/Q
 _663_/Q
 _664_/Q
 _665_/Q
 _666_/Q
 _667_/Q
 _668_/Q
 _669_/Q
 _670_/Q
 _671_/Q
 _672_/Q
 _673_/Q
 _674_/Q
 _675_/Q
 _676_/Q
 _677_/Q
 _678_/Q
 _679_/Q
 _680_/Q
 _681_/Q
 _682_/Q
 _683_/Q
 _684_/Q
 _685_/Q
 _686_/Q
 _687_/Q
 _688_/Q
 _689_/Q
 _690_/Q
 _691_/Q
 _692_/Q
 _693_/Q
 _694_/Q
 _695_/Q
 _696_/Q
 _697_/Q
 _698_/Q
 _699_/Q
 _700_/Q
 _701_/Q
 _702_/Q
 _703_/Q
 _704_/Q
 _705_/Q
 _706_/Q
 _707_/Q
 _708_/Q
 _709_/Q
 _710_/Q
 _711_/Q
 _712_/Q
 _713_/Q
 _714_/Q
 _715_/Q
 _716_/Q
 _717_/Q
 _718_/Q
 _719_/Q
 _720_/Q
 _721_/Q
 _722_/Q
 _723_/Q
 _724_/Q
 _725_/Q
 _726_/Q
 _727_/Q
 _728_/Q
 _729_/Q
 _730_/Q
 _731_/Q
 _732_/ZN
 _733_/ZN
 _734_/ZN
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 174
%OL_METRIC_I design__max_slew_violation__count__corner:nom_ss_125C_4v50 174
max fanout violation count 6
%OL_METRIC_I design__max_fanout_violation__count__corner:nom_ss_125C_4v50 6
max cap violation count 2
%OL_METRIC_I design__max_cap_violation__count__corner:nom_ss_125C_4v50 2
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 80 unclocked register/latch pins.
  _643_/CLK
  _644_/CLK
  _645_/CLK
  _646_/CLK
  _647_/CLK
  _649_/CLK
  _650_/CLK
  _651_/CLK
  _652_/CLK
  _653_/CLK
  _654_/CLK
  _655_/CLK
  _656_/CLK
  _657_/CLK
  _658_/CLK
  _659_/CLK
  _660_/CLK
  _661_/CLK
  _662_/CLK
  _663_/CLK
  _672_/CLK
  _673_/CLK
  _674_/CLK
  _675_/CLK
  _676_/CLK
  _677_/CLK
  _678_/CLK
  _679_/CLK
  _680_/CLK
  _681_/CLK
  _682_/CLK
  _683_/CLK
  _684_/CLK
  _685_/CLK
  _686_/CLK
  _687_/CLK
  _688_/CLK
  _689_/CLK
  _690_/CLK
  _691_/CLK
  _692_/CLK
  _693_/CLK
  _694_/CLK
  _695_/CLK
  _696_/CLK
  _697_/CLK
  _698_/CLK
  _699_/CLK
  _700_/CLK
  _701_/CLK
  _702_/CLK
  _703_/CLK
  _704_/CLK
  _705_/CLK
  _706_/CLK
  _707_/CLK
  _708_/CLK
  _709_/CLK
  _710_/CLK
  _711_/CLK
  _712_/CLK
  _713_/CLK
  _714_/CLK
  _715_/CLK
  _716_/CLK
  _717_/CLK
  _718_/CLK
  _719_/CLK
  _720_/CLK
  _721_/CLK
  _722_/CLK
  _723_/CLK
  _724_/CLK
  _725_/CLK
  _726_/CLK
  _727_/CLK
  _728_/CLK
  _729_/CLK
  _730_/CLK
  _731_/CLK
Warning: There are 84 unconstrained endpoints.
  signal_bit_out
  _643_/D
  _644_/D
  _645_/D
  _646_/D
  _647_/D
  _649_/D
  _650_/D
  _651_/D
  _652_/D
  _653_/D
  _654_/D
  _655_/D
  _656_/D
  _657_/D
  _658_/D
  _659_/D
  _660_/D
  _661_/D
  _662_/D
  _663_/D
  _669_/D
  _670_/D
  _671_/D
  _672_/D
  _673_/D
  _674_/D
  _675_/D
  _676_/D
  _677_/D
  _678_/D
  _679_/D
  _680_/D
  _681_/D
  _682_/D
  _683_/D
  _684_/D
  _685_/D
  _686_/D
  _687_/D
  _688_/D
  _689_/D
  _690_/D
  _691_/D
  _692_/D
  _693_/D
  _694_/D
  _695_/D
  _696_/D
  _697_/D
  _698_/D
  _699_/D
  _700_/D
  _701_/D
  _702_/D
  _703_/D
  _704_/D
  _705_/D
  _706_/D
  _707_/D
  _708_/D
  _709_/D
  _710_/D
  _711_/D
  _712_/D
  _713_/D
  _714_/D
  _715_/D
  _716_/D
  _717_/D
  _718_/D
  _719_/D
  _720_/D
  _721_/D
  _722_/D
  _723_/D
  _724_/D
  _725_/D
  _726_/D
  _727_/D
  _728_/D
  _729_/D
  _730_/D
  _731_/D
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_ss_125C_4v50 Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           9.630978e-04 2.824263e-04 1.028607e-07 1.245627e-03  90.9%
Combinational        9.072185e-05 3.309319e-05 1.964824e-07 1.240115e-04   9.1%
Clock                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                1.053820e-03 3.155195e-04 2.993431e-07 1.369638e-03 100.0%
                            76.9%        23.0%         0.0%
%OL_METRIC_F power__internal__total 0.0010538195492699742
%OL_METRIC_F power__switching__total 0.0003155194572173059
%OL_METRIC_F power__leakage__total 2.9934309964119166e-7
%OL_METRIC_F power__total 0.0013696382520720363

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
%OL_METRIC_F clock__skew__worst_hold__corner:nom_ss_125C_4v50 -0.25
======================= nom_ss_125C_4v50 Corner ===================================

Clock clk
0.126095 source latency _648_/CLK ^
-0.126095 target latency _648_/CLK ^
-0.250000 clock uncertainty
0.000000 CRPR
--------------
-0.250000 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
%OL_METRIC_F clock__skew__worst_setup__corner:nom_ss_125C_4v50 0.25
======================= nom_ss_125C_4v50 Corner ===================================

Clock clk
0.126095 source latency _648_/CLK ^
-0.126095 target latency _648_/CLK ^
0.250000 clock uncertainty
0.000000 CRPR
--------------
0.250000 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__ws__corner:nom_ss_125C_4v50 1.5385653186967447
nom_ss_125C_4v50: 1.5385653186967447
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__ws__corner:nom_ss_125C_4v50 6.728394032373438
nom_ss_125C_4v50: 6.728394032373438
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__tns__corner:nom_ss_125C_4v50 0.0
nom_ss_125C_4v50: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__tns__corner:nom_ss_125C_4v50 0.0
nom_ss_125C_4v50: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__wns__corner:nom_ss_125C_4v50 0
nom_ss_125C_4v50: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__wns__corner:nom_ss_125C_4v50 0.0
nom_ss_125C_4v50: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
%OL_METRIC_I timing__hold_vio__count__corner:nom_ss_125C_4v50 0
%OL_METRIC_F timing__hold_r2r__ws__corner:nom_ss_125C_4v50 1.538565
%OL_METRIC_I timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50 0
%OL_METRIC_I timing__setup_vio__count__corner:nom_ss_125C_4v50 0
%OL_METRIC_F timing__setup_r2r__ws__corner:nom_ss_125C_4v50 12.255278
%OL_METRIC_I timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
clk
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: no
Propagated: no
Period: 20.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                  20.000000    0.000000 10.000000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.126095         network latency _648_/CLK
        5.897444 network latency _643_/CLK
---------------
0.126095 5.897444 latency
        5.771350 skew

rise -> fall
    min     max
0.000000 0.000000 source latency
3.925810         network latency _643_/CLK
        3.925810 network latency _643_/CLK
---------------
3.925810 3.925810 latency
        0.000000 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.077254         network latency _648_/CLK
        0.077254 network latency _648_/CLK
---------------
0.077254 0.077254 latency
        0.000000 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 7.74 fmax = 129.12
%OL_END_REPORT
Writing SDF files for all corners…
