// Seed: 4035707444
module module_0 (
    output supply0 id_0,
    input wand id_1,
    output tri id_2,
    output wor id_3,
    input wire id_4,
    input wire id_5,
    output tri0 id_6,
    input supply1 id_7,
    input wand id_8,
    output tri1 id_9,
    input supply1 id_10,
    input tri1 id_11
);
  wire id_13;
endmodule
module module_1 (
    input uwire id_0,
    output tri id_1,
    output tri id_2,
    input uwire id_3,
    input wire id_4,
    input supply1 id_5,
    output supply1 id_6,
    output supply0 id_7,
    output tri0 id_8,
    output tri1 id_9,
    output tri0 id_10
);
  integer id_12;
  tri0 id_13 = 1;
  module_0(
      id_8, id_5, id_8, id_7, id_0, id_4, id_7, id_5, id_4, id_8, id_5, id_0
  );
  wire id_14;
  wire id_15;
endmodule
