#! /usr/local/Cellar/icarus-verilog/10.2/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fe4cd50d8a0 .scope module, "tb_seqrec" "tb_seqrec" 2 3;
 .timescale -9 -11;
v0x7fe4cd51e0b0_0 .var "rCLK", 0 0;
v0x7fe4cd51e150_0 .var "rX", 0 0;
v0x7fe4cd51e200_0 .var "rnRESET", 0 0;
v0x7fe4cd51e2d0_0 .net "wZ", 0 0, v0x7fe4cd51dd80_0;  1 drivers
S_0x7fe4cd50da00 .scope module, "seqrec0" "SeqRec" 2 8, 3 1 0, S_0x7fe4cd50d8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "nRESET"
    .port_info 1 /INPUT 1 "CLK"
    .port_info 2 /INPUT 1 "X"
    .port_info 3 /OUTPUT 1 "Z"
P_0x7fe4cd50db60 .param/l "STA" 1 3 5, C4<00>;
P_0x7fe4cd50dba0 .param/l "STB" 1 3 6, C4<01>;
P_0x7fe4cd50dbe0 .param/l "STC" 1 3 7, C4<10>;
P_0x7fe4cd50dc20 .param/l "STD" 1 3 8, C4<11>;
v0x7fe4cd50dd00_0 .net "CLK", 0 0, v0x7fe4cd51e0b0_0;  1 drivers
v0x7fe4cd51dce0_0 .net "X", 0 0, v0x7fe4cd51e150_0;  1 drivers
v0x7fe4cd51dd80_0 .var "Z", 0 0;
v0x7fe4cd51de30_0 .net "nRESET", 0 0, v0x7fe4cd51e200_0;  1 drivers
v0x7fe4cd51ded0_0 .var "next_state", 1 0;
v0x7fe4cd51dfc0_0 .var "state", 1 0;
E_0x7fe4cd507200/0 .event negedge, v0x7fe4cd51de30_0;
E_0x7fe4cd507200/1 .event posedge, v0x7fe4cd50dd00_0;
E_0x7fe4cd507200 .event/or E_0x7fe4cd507200/0, E_0x7fe4cd507200/1;
E_0x7fe4cd507520 .event edge, v0x7fe4cd51dfc0_0, v0x7fe4cd51dce0_0;
    .scope S_0x7fe4cd50da00;
T_0 ;
    %wait E_0x7fe4cd507520;
    %load/vec4 v0x7fe4cd51dfc0_0;
    %load/vec4 v0x7fe4cd51dce0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %jmp T_0.8;
T_0.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fe4cd51ded0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe4cd51dd80_0, 0, 1;
    %jmp T_0.8;
T_0.1 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fe4cd51ded0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe4cd51dd80_0, 0, 1;
    %jmp T_0.8;
T_0.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fe4cd51ded0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe4cd51dd80_0, 0, 1;
    %jmp T_0.8;
T_0.3 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fe4cd51ded0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe4cd51dd80_0, 0, 1;
    %jmp T_0.8;
T_0.4 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fe4cd51ded0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe4cd51dd80_0, 0, 1;
    %jmp T_0.8;
T_0.5 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fe4cd51ded0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe4cd51dd80_0, 0, 1;
    %jmp T_0.8;
T_0.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fe4cd51ded0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe4cd51dd80_0, 0, 1;
    %jmp T_0.8;
T_0.7 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fe4cd51ded0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe4cd51dd80_0, 0, 1;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fe4cd50da00;
T_1 ;
    %wait E_0x7fe4cd507200;
    %load/vec4 v0x7fe4cd51de30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fe4cd51dfc0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fe4cd51ded0_0;
    %assign/vec4 v0x7fe4cd51dfc0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fe4cd50d8a0;
T_2 ;
    %delay 50000, 0;
    %load/vec4 v0x7fe4cd51e0b0_0;
    %inv;
    %assign/vec4 v0x7fe4cd51e0b0_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fe4cd50d8a0;
T_3 ;
    %vpi_call 2 17 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 18 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fe4cd50d8a0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe4cd51e0b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe4cd51e200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe4cd51e150_0, 0;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe4cd51e200_0, 0;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe4cd51e150_0, 0;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe4cd51e150_0, 0;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe4cd51e150_0, 0;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe4cd51e150_0, 0;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe4cd51e150_0, 0;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe4cd51e150_0, 0;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe4cd51e150_0, 0;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe4cd51e150_0, 0;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe4cd51e150_0, 0;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe4cd51e150_0, 0;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe4cd51e150_0, 0;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe4cd51e150_0, 0;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe4cd51e150_0, 0;
    %end;
    .thread T_3;
    .scope S_0x7fe4cd50d8a0;
T_4 ;
    %vpi_call 2 40 "$monitor", "t=$3d rCLK=%d rX=%d wZ=%d \012", $time, v0x7fe4cd51e0b0_0, v0x7fe4cd51e150_0, v0x7fe4cd51e2d0_0 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_seqrec.v";
    "seqrec.v";
