<h4 align="center">Verilog design of an 32-bit ALU connected to a Register File.</h4>

### Schematic
<p align="center">
<img src="https://github.com/BoulaZa5/32bit-alu/blob/master/projectSchematic.sch.svg">
</p>

### ALU Features

- [x] Addition.
- [x] Subtraction.
- [x] AND gate.
- [x] OR gate.
- [x] Shifting Left.
- [x] Shifting Right Logical.
- [x] Shifting Right Arithmetical.
- [x] Greater Than.
- [x] Less Than.
- [ ] Overflow Detection.
- [x] Writing to Register File.

### Licence
[Unlicense](https://unlicense.org)
