============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1
  Generated on:           Nov 30 2018  11:04:46 pm
  Module:                 dsc_mul_es_naive
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


-------------------------------------------------------
TCF summary for top design
-------------------------------------------------------
Asserted Primary inputs in design         : 11 (100.00%)
Total connected primary inputs in design  : 11 (100.00%)
-------------------------------------------------------
Asserted sequential outputs               : 19 (100.00%)
Total connected sequential outputs        : 19 (100.00%)
-------------------------------------------------------
Total nets in design                      : 431 (100.00%)
Nets asserted                             : 169 (39.21%)
Nets computed                             : 161 (37.35%)
Default nets                              : 0 (0.00%)
Clock nets with no assertions             : 0 (0.00%)
Constant nets                             : 79 (18.33%)
Nets with no assertions                   : 262 (60.79%)
-------------------------------------------------------
