Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Mon Feb 25 21:35:15 2019
| Host              : dyn14 running 64-bit Ubuntu 18.04.2 LTS
| Command           : report_timing_summary -max_paths 10 -file fpga_timing_summary_routed.rpt -pb fpga_timing_summary_routed.pb -rpx fpga_timing_summary_routed.rpx -warn_on_violation
| Design            : fpga
| Device            : xcku035-fbva676
| Speed File        : -2  PRODUCTION 1.25 10-29-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.029        0.000                      0                78198        0.030        0.000                      0                78198        0.277        0.000                       0                 29634  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)           Period(ns)      Frequency(MHz)
-----                     ------------           ----------      --------------
clk_100mhz                {0.000 5.000}          10.000          100.000         
  clk_125mhz_mmcm_out     {0.000 4.000}          8.000           125.000         
  clk_200mhzmhz_mmcm_out  {0.000 2.500}          5.000           200.000         
sfp_mgt_refclk            {0.000 3.103}          6.206           161.134         
  qpll0outclk_out[0]      {0.000 0.097}          0.194           5156.301        
    rxoutclk_out[0]       {0.000 1.600}          3.200           312.503         
      gt_rxusrclk2_0      {0.000 3.200}          6.400           156.252         
    rxoutclk_out[1]       {0.000 1.600}          3.200           312.503         
      gt_rxusrclk2_1      {0.000 3.200}          6.400           156.252         
    txoutclk_out[0]       {0.000 1.600}          3.200           312.503         
      clk_156mhz_int      {0.000 3.200}          6.400           156.252         
  qpll0outrefclk_out[0]   {0.000 3.103}          6.206           161.134         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz                                                                                                                                                                  2.000        0.000                       0                     3  
  clk_125mhz_mmcm_out           6.104        0.000                      0                  318        0.050        0.000                      0                  318        3.725        0.000                       0                   204  
  clk_200mhzmhz_mmcm_out        0.029        0.000                      0                71187        0.030        0.000                      0                71187        1.520        0.000                       0                 26661  
    rxoutclk_out[0]                                                                                                                                                         0.345        0.000                       0                     4  
      gt_rxusrclk2_0            1.802        0.000                      0                 1218        0.042        0.000                      0                 1218        0.762        0.000                       0                   736  
    rxoutclk_out[1]                                                                                                                                                         0.339        0.000                       0                     4  
      gt_rxusrclk2_1            1.377        0.000                      0                 1214        0.042        0.000                      0                 1214        0.772        0.000                       0                   731  
    txoutclk_out[0]                                                                                                                                                         0.277        0.000                       0                     5  
      clk_156mhz_int            1.511        0.000                      0                 2519        0.030        0.000                      0                 2519        0.308        0.000                       0                  1286  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group              From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              ----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**       clk_156mhz_int          clk_156mhz_int                4.259        0.000                      0                    7        0.212        0.000                      0                    7  
**async_default**       clk_200mhzmhz_mmcm_out  clk_200mhzmhz_mmcm_out        1.091        0.000                      0                 1721        0.180        0.000                      0                 1721  
**async_default**       gt_rxusrclk2_0          gt_rxusrclk2_0                3.754        0.000                      0                    7        0.339        0.000                      0                    7  
**async_default**       gt_rxusrclk2_0          gt_rxusrclk2_1                4.722        0.000                      0                    4        0.470        0.000                      0                    4  
**async_default**       gt_rxusrclk2_1          gt_rxusrclk2_1                5.036        0.000                      0                    3        0.481        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCE/I           n/a            1.379         10.000      8.621      BUFGCE_X0Y50     clk_100mhz_ibufg_BUFGCE_inst/I
Min Period        n/a     MMCME3_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME3_ADV_X0Y1  clk_mmcm_inst/CLKIN1
Min Period        n/a     MMCME3_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME3_ADV_X0Y2  clk_mmcm_inst2/CLKIN1
Low Pulse Width   Fast    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X0Y1  clk_mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X0Y2  clk_mmcm_inst2/CLKIN1
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X0Y1  clk_mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X0Y2  clk_mmcm_inst2/CLKIN1
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X0Y1  clk_mmcm_inst/CLKIN1
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X0Y2  clk_mmcm_inst2/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X0Y1  clk_mmcm_inst/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X0Y2  clk_mmcm_inst2/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_mmcm_out
  To Clock:  clk_125mhz_mmcm_out

Setup :            0  Failing Endpoints,  Worst Slack        6.104ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.104ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        1.703ns  (logic 0.531ns (31.180%)  route 1.172ns (68.820%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.209ns = ( 14.209 - 8.000 ) 
    Source Clock Delay      (SCD):    6.545ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.134ns (routing 1.806ns, distribution 1.328ns)
  Clock Net Delay (Destination): 2.806ns (routing 1.658ns, distribution 1.148ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.727     3.122    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.891 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.411 r  clk_125mhz_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=202, routed)         3.134     6.545    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X98Y251        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y251        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.659 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_out_reg/Q
                         net (fo=2, routed)           0.327     6.986    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync[0]
    SLICE_X99Y252        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.172     7.158 f  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx[1]_i_2/O
                         net (fo=5, routed)           0.323     7.481    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/gtwiz_reset_rx_done_int_reg
    SLICE_X98Y253        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.174     7.655 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/FSM_sequential_sm_reset_rx[2]_i_3/O
                         net (fo=1, routed)           0.118     7.773    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/FSM_sequential_sm_reset_rx[2]_i_3_n_0
    SLICE_X98Y253        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.071     7.844 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/FSM_sequential_sm_reset_rx[2]_i_1/O
                         net (fo=3, routed)           0.404     8.248    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst_n_2
    SLICE_X99Y253        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     8.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     8.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.564    10.621    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    10.956 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372    11.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.403 r  clk_125mhz_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=202, routed)         2.806    14.209    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X99Y253        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]/C
                         clock pessimism              0.263    14.471    
                         clock uncertainty           -0.071    14.400    
    SLICE_X99Y253        FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.048    14.352    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                          -8.248    
  -------------------------------------------------------------------
                         slack                                  6.104    

Slack (MET) :             6.108ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        1.700ns  (logic 0.531ns (31.235%)  route 1.169ns (68.765%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.209ns = ( 14.209 - 8.000 ) 
    Source Clock Delay      (SCD):    6.545ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.134ns (routing 1.806ns, distribution 1.328ns)
  Clock Net Delay (Destination): 2.806ns (routing 1.658ns, distribution 1.148ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.727     3.122    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.891 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.411 r  clk_125mhz_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=202, routed)         3.134     6.545    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X98Y251        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y251        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.659 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_out_reg/Q
                         net (fo=2, routed)           0.327     6.986    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync[0]
    SLICE_X99Y252        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.172     7.158 f  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx[1]_i_2/O
                         net (fo=5, routed)           0.323     7.481    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/gtwiz_reset_rx_done_int_reg
    SLICE_X98Y253        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.174     7.655 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/FSM_sequential_sm_reset_rx[2]_i_3/O
                         net (fo=1, routed)           0.118     7.773    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/FSM_sequential_sm_reset_rx[2]_i_3_n_0
    SLICE_X98Y253        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.071     7.844 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/FSM_sequential_sm_reset_rx[2]_i_1/O
                         net (fo=3, routed)           0.401     8.245    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst_n_2
    SLICE_X99Y253        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     8.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     8.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.564    10.621    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    10.956 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372    11.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.403 r  clk_125mhz_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=202, routed)         2.806    14.209    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X99Y253        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]/C
                         clock pessimism              0.263    14.471    
                         clock uncertainty           -0.071    14.400    
    SLICE_X99Y253        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.047    14.353    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]
  -------------------------------------------------------------------
                         required time                         14.353    
                         arrival time                          -8.245    
  -------------------------------------------------------------------
                         slack                                  6.108    

Slack (MET) :             6.108ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        1.700ns  (logic 0.531ns (31.235%)  route 1.169ns (68.765%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.209ns = ( 14.209 - 8.000 ) 
    Source Clock Delay      (SCD):    6.545ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.134ns (routing 1.806ns, distribution 1.328ns)
  Clock Net Delay (Destination): 2.806ns (routing 1.658ns, distribution 1.148ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.727     3.122    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.891 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.411 r  clk_125mhz_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=202, routed)         3.134     6.545    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X98Y251        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y251        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.659 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_out_reg/Q
                         net (fo=2, routed)           0.327     6.986    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync[0]
    SLICE_X99Y252        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.172     7.158 f  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx[1]_i_2/O
                         net (fo=5, routed)           0.323     7.481    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/gtwiz_reset_rx_done_int_reg
    SLICE_X98Y253        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.174     7.655 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/FSM_sequential_sm_reset_rx[2]_i_3/O
                         net (fo=1, routed)           0.118     7.773    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/FSM_sequential_sm_reset_rx[2]_i_3_n_0
    SLICE_X98Y253        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.071     7.844 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/FSM_sequential_sm_reset_rx[2]_i_1/O
                         net (fo=3, routed)           0.401     8.245    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst_n_2
    SLICE_X99Y253        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     8.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     8.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.564    10.621    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    10.956 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372    11.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.403 r  clk_125mhz_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=202, routed)         2.806    14.209    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X99Y253        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]/C
                         clock pessimism              0.263    14.471    
                         clock uncertainty           -0.071    14.400    
    SLICE_X99Y253        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047    14.353    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]
  -------------------------------------------------------------------
                         required time                         14.353    
                         arrival time                          -8.245    
  -------------------------------------------------------------------
                         slack                                  6.108    

Slack (MET) :             6.154ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        1.719ns  (logic 0.650ns (37.813%)  route 1.069ns (62.187%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.205ns = ( 14.205 - 8.000 ) 
    Source Clock Delay      (SCD):    6.519ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.108ns (routing 1.806ns, distribution 1.302ns)
  Clock Net Delay (Destination): 2.802ns (routing 1.658ns, distribution 1.144ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.727     3.122    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.891 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.411 r  clk_125mhz_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=202, routed)         3.108     6.519    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X96Y256        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y256        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     6.632 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[9]/Q
                         net (fo=2, routed)           0.267     6.899    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[9]
    SLICE_X97Y256        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.189     7.088 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_7/O
                         net (fo=1, routed)           0.263     7.351    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_7_n_0
    SLICE_X97Y256        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.188     7.539 f  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_3/O
                         net (fo=27, routed)          0.494     8.033    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0
    SLICE_X98Y253        LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.160     8.193 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_i_1/O
                         net (fo=1, routed)           0.045     8.238    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_i_1_n_0
    SLICE_X98Y253        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     8.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     8.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.564    10.621    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    10.956 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372    11.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.403 r  clk_125mhz_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=202, routed)         2.802    14.205    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X98Y253        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_reg/C
                         clock pessimism              0.197    14.401    
                         clock uncertainty           -0.071    14.330    
    SLICE_X98Y253        FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.062    14.392    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_reg
  -------------------------------------------------------------------
                         required time                         14.392    
                         arrival time                          -8.238    
  -------------------------------------------------------------------
                         slack                                  6.154    

Slack (MET) :             6.159ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        1.661ns  (logic 0.490ns (29.500%)  route 1.171ns (70.500%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.195ns = ( 14.195 - 8.000 ) 
    Source Clock Delay      (SCD):    6.519ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.108ns (routing 1.806ns, distribution 1.302ns)
  Clock Net Delay (Destination): 2.792ns (routing 1.658ns, distribution 1.134ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.727     3.122    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.891 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.411 r  clk_125mhz_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=202, routed)         3.108     6.519    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X96Y256        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y256        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     6.632 f  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[9]/Q
                         net (fo=2, routed)           0.267     6.899    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[9]
    SLICE_X97Y256        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.189     7.088 f  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_7/O
                         net (fo=1, routed)           0.263     7.351    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_7_n_0
    SLICE_X97Y256        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.188     7.539 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_3/O
                         net (fo=27, routed)          0.641     8.180    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0
    SLICE_X96Y258        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     8.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     8.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.564    10.621    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    10.956 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372    11.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.403 r  clk_125mhz_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=202, routed)         2.792    14.195    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X96Y258        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[24]/C
                         clock pessimism              0.263    14.457    
                         clock uncertainty           -0.071    14.386    
    SLICE_X96Y258        FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.047    14.339    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[24]
  -------------------------------------------------------------------
                         required time                         14.339    
                         arrival time                          -8.180    
  -------------------------------------------------------------------
                         slack                                  6.159    

Slack (MET) :             6.159ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        1.661ns  (logic 0.490ns (29.500%)  route 1.171ns (70.500%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.195ns = ( 14.195 - 8.000 ) 
    Source Clock Delay      (SCD):    6.519ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.108ns (routing 1.806ns, distribution 1.302ns)
  Clock Net Delay (Destination): 2.792ns (routing 1.658ns, distribution 1.134ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.727     3.122    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.891 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.411 r  clk_125mhz_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=202, routed)         3.108     6.519    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X96Y256        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y256        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     6.632 f  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[9]/Q
                         net (fo=2, routed)           0.267     6.899    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[9]
    SLICE_X97Y256        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.189     7.088 f  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_7/O
                         net (fo=1, routed)           0.263     7.351    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_7_n_0
    SLICE_X97Y256        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.188     7.539 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_3/O
                         net (fo=27, routed)          0.641     8.180    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0
    SLICE_X96Y258        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     8.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     8.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.564    10.621    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    10.956 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372    11.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.403 r  clk_125mhz_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=202, routed)         2.792    14.195    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X96Y258        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[25]/C
                         clock pessimism              0.263    14.457    
                         clock uncertainty           -0.071    14.386    
    SLICE_X96Y258        FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.047    14.339    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[25]
  -------------------------------------------------------------------
                         required time                         14.339    
                         arrival time                          -8.180    
  -------------------------------------------------------------------
                         slack                                  6.159    

Slack (MET) :             6.210ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        1.604ns  (logic 0.490ns (30.549%)  route 1.114ns (69.451%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.189ns = ( 14.189 - 8.000 ) 
    Source Clock Delay      (SCD):    6.519ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.108ns (routing 1.806ns, distribution 1.302ns)
  Clock Net Delay (Destination): 2.786ns (routing 1.658ns, distribution 1.128ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.727     3.122    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.891 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.411 r  clk_125mhz_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=202, routed)         3.108     6.519    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X96Y256        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y256        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     6.632 f  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[9]/Q
                         net (fo=2, routed)           0.267     6.899    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[9]
    SLICE_X97Y256        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.189     7.088 f  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_7/O
                         net (fo=1, routed)           0.263     7.351    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_7_n_0
    SLICE_X97Y256        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.188     7.539 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_3/O
                         net (fo=27, routed)          0.584     8.123    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0
    SLICE_X96Y257        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     8.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     8.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.564    10.621    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    10.956 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372    11.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.403 r  clk_125mhz_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=202, routed)         2.786    14.189    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X96Y257        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[16]/C
                         clock pessimism              0.263    14.452    
                         clock uncertainty           -0.071    14.380    
    SLICE_X96Y257        FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.047    14.333    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[16]
  -------------------------------------------------------------------
                         required time                         14.333    
                         arrival time                          -8.123    
  -------------------------------------------------------------------
                         slack                                  6.210    

Slack (MET) :             6.210ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        1.604ns  (logic 0.490ns (30.549%)  route 1.114ns (69.451%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.189ns = ( 14.189 - 8.000 ) 
    Source Clock Delay      (SCD):    6.519ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.108ns (routing 1.806ns, distribution 1.302ns)
  Clock Net Delay (Destination): 2.786ns (routing 1.658ns, distribution 1.128ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.727     3.122    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.891 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.411 r  clk_125mhz_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=202, routed)         3.108     6.519    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X96Y256        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y256        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     6.632 f  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[9]/Q
                         net (fo=2, routed)           0.267     6.899    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[9]
    SLICE_X97Y256        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.189     7.088 f  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_7/O
                         net (fo=1, routed)           0.263     7.351    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_7_n_0
    SLICE_X97Y256        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.188     7.539 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_3/O
                         net (fo=27, routed)          0.584     8.123    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0
    SLICE_X96Y257        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     8.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     8.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.564    10.621    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    10.956 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372    11.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.403 r  clk_125mhz_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=202, routed)         2.786    14.189    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X96Y257        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[17]/C
                         clock pessimism              0.263    14.452    
                         clock uncertainty           -0.071    14.380    
    SLICE_X96Y257        FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.047    14.333    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[17]
  -------------------------------------------------------------------
                         required time                         14.333    
                         arrival time                          -8.123    
  -------------------------------------------------------------------
                         slack                                  6.210    

Slack (MET) :             6.210ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        1.604ns  (logic 0.490ns (30.549%)  route 1.114ns (69.451%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.189ns = ( 14.189 - 8.000 ) 
    Source Clock Delay      (SCD):    6.519ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.108ns (routing 1.806ns, distribution 1.302ns)
  Clock Net Delay (Destination): 2.786ns (routing 1.658ns, distribution 1.128ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.727     3.122    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.891 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.411 r  clk_125mhz_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=202, routed)         3.108     6.519    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X96Y256        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y256        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     6.632 f  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[9]/Q
                         net (fo=2, routed)           0.267     6.899    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[9]
    SLICE_X97Y256        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.189     7.088 f  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_7/O
                         net (fo=1, routed)           0.263     7.351    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_7_n_0
    SLICE_X97Y256        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.188     7.539 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_3/O
                         net (fo=27, routed)          0.584     8.123    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0
    SLICE_X96Y257        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     8.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     8.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.564    10.621    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    10.956 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372    11.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.403 r  clk_125mhz_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=202, routed)         2.786    14.189    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X96Y257        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[18]/C
                         clock pessimism              0.263    14.452    
                         clock uncertainty           -0.071    14.380    
    SLICE_X96Y257        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.047    14.333    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[18]
  -------------------------------------------------------------------
                         required time                         14.333    
                         arrival time                          -8.123    
  -------------------------------------------------------------------
                         slack                                  6.210    

Slack (MET) :             6.210ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        1.604ns  (logic 0.490ns (30.549%)  route 1.114ns (69.451%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.189ns = ( 14.189 - 8.000 ) 
    Source Clock Delay      (SCD):    6.519ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.108ns (routing 1.806ns, distribution 1.302ns)
  Clock Net Delay (Destination): 2.786ns (routing 1.658ns, distribution 1.128ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.727     3.122    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.891 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.411 r  clk_125mhz_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=202, routed)         3.108     6.519    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X96Y256        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y256        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     6.632 f  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[9]/Q
                         net (fo=2, routed)           0.267     6.899    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[9]
    SLICE_X97Y256        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.189     7.088 f  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_7/O
                         net (fo=1, routed)           0.263     7.351    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_7_n_0
    SLICE_X97Y256        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.188     7.539 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_3/O
                         net (fo=27, routed)          0.584     8.123    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0
    SLICE_X96Y257        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     8.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     8.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.564    10.621    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    10.956 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372    11.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.403 r  clk_125mhz_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=202, routed)         2.786    14.189    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X96Y257        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[19]/C
                         clock pessimism              0.263    14.452    
                         clock uncertainty           -0.071    14.380    
    SLICE_X96Y257        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047    14.333    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[19]
  -------------------------------------------------------------------
                         required time                         14.333    
                         arrival time                          -8.123    
  -------------------------------------------------------------------
                         slack                                  6.210    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_sat_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_sat_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.064ns (57.658%)  route 0.047ns (42.342%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.486ns
    Source Clock Delay      (SCD):    3.228ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Net Delay (Source):      1.470ns (routing 0.911ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.703ns (routing 1.016ns, distribution 0.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.703     1.294    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.564 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.731    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.758 r  clk_125mhz_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=202, routed)         1.470     3.228    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X98Y253        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_sat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y253        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     3.277 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_sat_reg/Q
                         net (fo=3, routed)           0.035     3.312    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_sat
    SLICE_X98Y253        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.015     3.327 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_sat_i_1/O
                         net (fo=1, routed)           0.012     3.339    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_sat_i_1_n_0
    SLICE_X98Y253        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_sat_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.821     1.750    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.543 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.752    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.783 r  clk_125mhz_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=202, routed)         1.703     3.486    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X98Y253        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_sat_reg/C
                         clock pessimism             -0.253     3.233    
    SLICE_X98Y253        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     3.289    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_sat_reg
  -------------------------------------------------------------------
                         required time                         -3.289    
                         arrival time                           3.339    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_sat_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.093ns (62.838%)  route 0.055ns (37.162%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.480ns
    Source Clock Delay      (SCD):    3.222ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Net Delay (Source):      1.464ns (routing 0.911ns, distribution 0.553ns)
  Clock Net Delay (Destination): 1.697ns (routing 1.016ns, distribution 0.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.703     1.294    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.564 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.731    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.758 r  clk_125mhz_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=202, routed)         1.464     3.222    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X96Y259        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y259        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     3.270 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr_reg[2]/Q
                         net (fo=3, routed)           0.039     3.309    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr[2]
    SLICE_X96Y259        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.045     3.354 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_sat_i_1/O
                         net (fo=1, routed)           0.016     3.370    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_sat_i_1_n_0
    SLICE_X96Y259        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_sat_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.821     1.750    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.543 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.752    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.783 r  clk_125mhz_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=202, routed)         1.697     3.480    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X96Y259        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_sat_reg/C
                         clock pessimism             -0.219     3.261    
    SLICE_X96Y259        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     3.317    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_sat_reg
  -------------------------------------------------------------------
                         required time                         -3.317    
                         arrival time                           3.370    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtrxreset_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtrxreset_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.064ns (56.140%)  route 0.050ns (43.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.490ns
    Source Clock Delay      (SCD):    3.230ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Net Delay (Source):      1.472ns (routing 0.911ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.707ns (routing 1.016ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.703     1.294    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.564 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.731    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.758 r  clk_125mhz_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=202, routed)         1.472     3.230    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X99Y252        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtrxreset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y252        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     3.279 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtrxreset_out_reg/Q
                         net (fo=3, routed)           0.035     3.314    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/GTHE3_CHANNEL_GTRXRESET[0]
    SLICE_X99Y252        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     3.329 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtrxreset_out_i_1/O
                         net (fo=1, routed)           0.015     3.344    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst_n_2
    SLICE_X99Y252        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtrxreset_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.821     1.750    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.543 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.752    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.783 r  clk_125mhz_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=202, routed)         1.707     3.490    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X99Y252        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtrxreset_out_reg/C
                         clock pessimism             -0.255     3.235    
    SLICE_X99Y252        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     3.291    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtrxreset_out_reg
  -------------------------------------------------------------------
                         required time                         -3.291    
                         arrival time                           3.344    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_clr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_clr_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.064ns (56.140%)  route 0.050ns (43.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.487ns
    Source Clock Delay      (SCD):    3.229ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Net Delay (Source):      1.471ns (routing 0.911ns, distribution 0.560ns)
  Clock Net Delay (Destination): 1.704ns (routing 1.016ns, distribution 0.688ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.703     1.294    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.564 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.731    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.758 r  clk_125mhz_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=202, routed)         1.471     3.229    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X98Y252        FDSE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y252        FDSE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     3.278 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_clr_reg/Q
                         net (fo=28, routed)          0.035     3.313    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/sm_reset_rx_cdr_to_clr
    SLICE_X98Y252        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     3.328 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/sm_reset_rx_cdr_to_clr_i_1/O
                         net (fo=1, routed)           0.015     3.343    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst_n_1
    SLICE_X98Y252        FDSE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_clr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.821     1.750    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.543 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.752    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.783 r  clk_125mhz_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=202, routed)         1.704     3.487    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X98Y252        FDSE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_clr_reg/C
                         clock pessimism             -0.253     3.234    
    SLICE_X98Y252        FDSE (Hold_BFF_SLICEL_C_D)
                                                      0.056     3.290    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_clr_reg
  -------------------------------------------------------------------
                         required time                         -3.290    
                         arrival time                           3.343    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/txuserrdy_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/txuserrdy_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.064ns (56.140%)  route 0.050ns (43.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.466ns
    Source Clock Delay      (SCD):    3.217ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Net Delay (Source):      1.459ns (routing 0.911ns, distribution 0.548ns)
  Clock Net Delay (Destination): 1.683ns (routing 1.016ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.703     1.294    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.564 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.731    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.758 r  clk_125mhz_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=202, routed)         1.459     3.217    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X98Y258        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/txuserrdy_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y258        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     3.266 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/txuserrdy_out_reg/Q
                         net (fo=3, routed)           0.035     3.301    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/GTHE3_CHANNEL_TXUSERRDY[0]
    SLICE_X98Y258        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     3.316 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/txuserrdy_out_i_1/O
                         net (fo=1, routed)           0.015     3.331    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst_n_2
    SLICE_X98Y258        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/txuserrdy_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.821     1.750    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.543 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.752    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.783 r  clk_125mhz_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=202, routed)         1.683     3.466    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X98Y258        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/txuserrdy_out_reg/C
                         clock pessimism             -0.244     3.222    
    SLICE_X98Y258        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     3.278    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/txuserrdy_out_reg
  -------------------------------------------------------------------
                         required time                         -3.278    
                         arrival time                           3.331    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxuserrdy_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxuserrdy_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.064ns (55.652%)  route 0.051ns (44.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.490ns
    Source Clock Delay      (SCD):    3.230ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Net Delay (Source):      1.472ns (routing 0.911ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.707ns (routing 1.016ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.703     1.294    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.564 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.731    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.758 r  clk_125mhz_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=202, routed)         1.472     3.230    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X99Y252        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxuserrdy_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y252        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     3.279 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxuserrdy_out_reg/Q
                         net (fo=3, routed)           0.035     3.314    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/GTHE3_CHANNEL_RXUSERRDY[0]
    SLICE_X99Y252        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.015     3.329 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/rxuserrdy_out_i_1/O
                         net (fo=1, routed)           0.016     3.345    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_1
    SLICE_X99Y252        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxuserrdy_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.821     1.750    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.543 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.752    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.783 r  clk_125mhz_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=202, routed)         1.707     3.490    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X99Y252        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxuserrdy_out_reg/C
                         clock pessimism             -0.255     3.235    
    SLICE_X99Y252        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     3.291    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxuserrdy_out_reg
  -------------------------------------------------------------------
                         required time                         -3.291    
                         arrival time                           3.345    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.064ns (55.652%)  route 0.051ns (44.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.489ns
    Source Clock Delay      (SCD):    3.229ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Net Delay (Source):      1.471ns (routing 0.911ns, distribution 0.560ns)
  Clock Net Delay (Destination): 1.706ns (routing 1.016ns, distribution 0.690ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.703     1.294    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.564 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.731    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.758 r  clk_125mhz_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=202, routed)         1.471     3.229    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X99Y253        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y253        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     3.278 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]/Q
                         net (fo=17, routed)          0.035     3.313    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx[2]
    SLICE_X99Y253        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.015     3.328 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx[2]_i_2/O
                         net (fo=1, routed)           0.016     3.344    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx[2]_i_2_n_0
    SLICE_X99Y253        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.821     1.750    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.543 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.752    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.783 r  clk_125mhz_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=202, routed)         1.706     3.489    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X99Y253        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]/C
                         clock pessimism             -0.255     3.234    
    SLICE_X99Y253        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     3.290    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.290    
                         arrival time                           3.344    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.830%)  route 0.089ns (58.170%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.482ns
    Source Clock Delay      (SCD):    3.221ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Net Delay (Source):      1.463ns (routing 0.911ns, distribution 0.552ns)
  Clock Net Delay (Destination): 1.699ns (routing 1.016ns, distribution 0.683ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.703     1.294    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.564 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.731    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.758 r  clk_125mhz_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=202, routed)         1.463     3.221    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X96Y260        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y260        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     3.270 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[2]/Q
                         net (fo=6, routed)           0.073     3.343    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg__0[2]
    SLICE_X97Y260        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.015     3.358 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[5]_i_1/O
                         net (fo=1, routed)           0.016     3.374    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_0_in__0[5]
    SLICE_X97Y260        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.821     1.750    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.543 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.752    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.783 r  clk_125mhz_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=202, routed)         1.699     3.482    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X97Y260        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[5]/C
                         clock pessimism             -0.219     3.263    
    SLICE_X97Y260        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     3.319    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.319    
                         arrival time                           3.374    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.063ns (54.782%)  route 0.052ns (45.217%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.473ns
    Source Clock Delay      (SCD):    3.219ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Net Delay (Source):      1.461ns (routing 0.911ns, distribution 0.550ns)
  Clock Net Delay (Destination): 1.690ns (routing 1.016ns, distribution 0.674ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.703     1.294    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.564 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.731    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.758 r  clk_125mhz_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=202, routed)         1.461     3.219    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X97Y258        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y258        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     3.267 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/Q
                         net (fo=4, routed)           0.036     3.303    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/gtwiz_reset_tx_done_int_reg_1
    SLICE_X97Y258        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.015     3.318 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/gtwiz_reset_tx_done_int_i_1/O
                         net (fo=1, routed)           0.016     3.334    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst_n_0
    SLICE_X97Y258        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.821     1.750    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.543 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.752    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.783 r  clk_125mhz_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=202, routed)         1.690     3.473    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X97Y258        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
                         clock pessimism             -0.250     3.223    
    SLICE_X97Y258        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     3.279    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg
  -------------------------------------------------------------------
                         required time                         -3.279    
                         arrival time                           3.334    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.063ns (54.310%)  route 0.053ns (45.690%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.468ns
    Source Clock Delay      (SCD):    3.216ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Net Delay (Source):      1.458ns (routing 0.911ns, distribution 0.547ns)
  Clock Net Delay (Destination): 1.685ns (routing 1.016ns, distribution 0.669ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.703     1.294    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.564 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.731    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.758 r  clk_125mhz_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=202, routed)         1.458     3.216    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X96Y261        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y261        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     3.264 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat_reg/Q
                         net (fo=7, routed)           0.037     3.301    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat
    SLICE_X96Y261        LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.015     3.316 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat_i_1/O
                         net (fo=1, routed)           0.016     3.332    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat_i_1_n_0
    SLICE_X96Y261        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.821     1.750    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.543 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.752    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.783 r  clk_125mhz_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=202, routed)         1.685     3.468    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X96Y261        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat_reg/C
                         clock pessimism             -0.248     3.220    
    SLICE_X96Y261        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     3.276    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat_reg
  -------------------------------------------------------------------
                         required time                         -3.276    
                         arrival time                           3.332    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125mhz_mmcm_out
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_mmcm_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCE/I            n/a            1.379         8.000       6.621      BUFGCE_X0Y24     clk_125mhz_bufg_inst/I
Min Period        n/a     MMCME3_ADV/CLKOUT0  n/a            1.071         8.000       6.929      MMCME3_ADV_X0Y1  clk_mmcm_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.550         8.000       7.450      SLICE_X98Y251    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_meta_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         8.000       7.450      SLICE_X98Y251    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_out_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         8.000       7.450      SLICE_X98Y251    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync1_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         8.000       7.450      SLICE_X98Y251    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync2_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         8.000       7.450      SLICE_X98Y251    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync3_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         8.000       7.450      SLICE_X98Y258    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_meta_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         8.000       7.450      SLICE_X98Y258    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_out_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         8.000       7.450      SLICE_X98Y258    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_sync1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X99Y251    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_rxresetdone_inst/i_in_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X96Y252    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/i_in_meta_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X96Y252    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/i_in_sync1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X96Y252    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/i_in_sync2_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X96Y252    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/i_in_sync3_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X98Y256    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/i_in_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X99Y252    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/pllreset_rx_out_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.275         4.000       3.725      SLICE_X99Y253    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_clr_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X99Y251    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_sat_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X98Y251    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_meta_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.275         4.000       3.725      SLICE_X99Y254    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X96Y260    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X96Y260    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X96Y260    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X96Y260    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X96Y260    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X98Y251    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_meta_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X98Y251    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync1_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X98Y251    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync2_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X98Y251    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync3_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_200mhzmhz_mmcm_out
  To Clock:  clk_200mhzmhz_mmcm_out

Setup :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (required time - arrival time)
  Source:                 core_inst/sys/controller/m_axi_awid_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[11].reg_inst/m_axi_awid_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        4.799ns  (logic 0.114ns (2.375%)  route 4.685ns (97.625%))
  Logic Levels:           0  
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.487ns = ( 10.487 - 5.000 ) 
    Source Clock Delay      (SCD):    5.782ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.575ns (routing 0.739ns, distribution 1.836ns)
  Clock Net Delay (Destination): 2.268ns (routing 0.681ns, distribution 1.587ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=26659, routed)       2.575     5.782    core_inst/sys/controller/clk_200mhzmhz_int
    SLICE_X64Y231        FDRE                                         r  core_inst/sys/controller/m_axi_awid_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y231        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     5.896 r  core_inst/sys/controller/m_axi_awid_reg_reg[1]/Q
                         net (fo=20, routed)          4.685    10.581    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[11].reg_inst/D[1]
    SLICE_X60Y188        FDRE                                         r  core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[11].reg_inst/m_axi_awid_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=26659, routed)       2.268    10.487    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[11].reg_inst/clk_200mhzmhz_int
    SLICE_X60Y188        FDRE                                         r  core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[11].reg_inst/m_axi_awid_reg_reg[1]/C
                         clock pessimism              0.129    10.616    
                         clock uncertainty           -0.067    10.549    
    SLICE_X60Y188        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.061    10.610    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[11].reg_inst/m_axi_awid_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.610    
                         arrival time                         -10.581    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.044ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_0/axi_dma_inst/axi_dma_wr_inst/m_axi_wdata_reg_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[0].reg_inst/m_axi_wdata_reg_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        4.673ns  (logic 0.305ns (6.527%)  route 4.368ns (93.473%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.463ns = ( 10.463 - 5.000 ) 
    Source Clock Delay      (SCD):    5.784ns
    Clock Pessimism Removal (CPR):    0.046ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.577ns (routing 0.739ns, distribution 1.838ns)
  Clock Net Delay (Destination): 2.244ns (routing 0.681ns, distribution 1.563ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=26659, routed)       2.577     5.784    core_inst/sys/eth_dma_0/axi_dma_inst/axi_dma_wr_inst/clk_200mhzmhz_int
    SLICE_X67Y199        FDRE                                         r  core_inst/sys/eth_dma_0/axi_dma_inst/axi_dma_wr_inst/m_axi_wdata_reg_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y199        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     5.897 r  core_inst/sys/eth_dma_0/axi_dma_inst/axi_dma_wr_inst/m_axi_wdata_reg_reg[61]/Q
                         net (fo=32, routed)          4.345    10.242    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[0].reg_inst/m_axi_wdata[34]
    SLICE_X62Y170        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.192    10.434 r  core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[0].reg_inst/m_axi_wdata_reg[61]_i_1__1/O
                         net (fo=1, routed)           0.023    10.457    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[0].reg_inst/p_0_in[61]
    SLICE_X62Y170        FDRE                                         r  core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[0].reg_inst/m_axi_wdata_reg_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=26659, routed)       2.244    10.463    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[0].reg_inst/clk_200mhzmhz_int
    SLICE_X62Y170        FDRE                                         r  core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[0].reg_inst/m_axi_wdata_reg_reg[61]/C
                         clock pessimism              0.046    10.509    
                         clock uncertainty           -0.067    10.442    
    SLICE_X62Y170        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.059    10.501    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[0].reg_inst/m_axi_wdata_reg_reg[61]
  -------------------------------------------------------------------
                         required time                         10.501    
                         arrival time                         -10.457    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.057ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_0/axi_dma_inst/axi_dma_rd_inst/m_axi_araddr_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/interconnect/axi_crossbar_rd_inst/m_ifaces[1].reg_inst/temp_m_axi_araddr_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 0.252ns (5.323%)  route 4.482ns (94.677%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 10.182 - 5.000 ) 
    Source Clock Delay      (SCD):    5.432ns
    Clock Pessimism Removal (CPR):    0.046ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.225ns (routing 0.739ns, distribution 1.486ns)
  Clock Net Delay (Destination): 1.963ns (routing 0.681ns, distribution 1.282ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=26659, routed)       2.225     5.432    core_inst/sys/eth_dma_0/axi_dma_inst/axi_dma_rd_inst/clk_200mhzmhz_int
    SLICE_X48Y243        FDRE                                         r  core_inst/sys/eth_dma_0/axi_dma_inst/axi_dma_rd_inst/m_axi_araddr_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y243        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     5.550 r  core_inst/sys/eth_dma_0/axi_dma_inst/axi_dma_rd_inst/m_axi_araddr_reg_reg[9]/Q
                         net (fo=32, routed)          4.447     9.997    core_inst/sys/interconnect/axi_crossbar_rd_inst/m_axi_araddr[9]
    SLICE_X44Y210        LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.134    10.131 r  core_inst/sys/interconnect/axi_crossbar_rd_inst/temp_m_axi_araddr_reg[9]_i_1__0/O
                         net (fo=1, routed)           0.035    10.166    core_inst/sys/interconnect/axi_crossbar_rd_inst/m_ifaces[1].reg_inst/D[9]
    SLICE_X44Y210        FDRE                                         r  core_inst/sys/interconnect/axi_crossbar_rd_inst/m_ifaces[1].reg_inst/temp_m_axi_araddr_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=26659, routed)       1.963    10.182    core_inst/sys/interconnect/axi_crossbar_rd_inst/m_ifaces[1].reg_inst/clk_200mhzmhz_int
    SLICE_X44Y210        FDRE                                         r  core_inst/sys/interconnect/axi_crossbar_rd_inst/m_ifaces[1].reg_inst/temp_m_axi_araddr_reg_reg[9]/C
                         clock pessimism              0.046    10.228    
                         clock uncertainty           -0.067    10.161    
    SLICE_X44Y210        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062    10.223    core_inst/sys/interconnect/axi_crossbar_rd_inst/m_ifaces[1].reg_inst/temp_m_axi_araddr_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         10.223    
                         arrival time                         -10.166    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.079ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_0/axi_dma_inst/axi_dma_rd_inst/m_axi_araddr_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/interconnect/axi_crossbar_rd_inst/m_ifaces[15].reg_inst/temp_m_axi_araddr_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        4.709ns  (logic 0.233ns (4.948%)  route 4.476ns (95.052%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 10.182 - 5.000 ) 
    Source Clock Delay      (SCD):    5.432ns
    Clock Pessimism Removal (CPR):    0.046ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.225ns (routing 0.739ns, distribution 1.486ns)
  Clock Net Delay (Destination): 1.963ns (routing 0.681ns, distribution 1.282ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=26659, routed)       2.225     5.432    core_inst/sys/eth_dma_0/axi_dma_inst/axi_dma_rd_inst/clk_200mhzmhz_int
    SLICE_X48Y243        FDRE                                         r  core_inst/sys/eth_dma_0/axi_dma_inst/axi_dma_rd_inst/m_axi_araddr_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y243        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     5.550 r  core_inst/sys/eth_dma_0/axi_dma_inst/axi_dma_rd_inst/m_axi_araddr_reg_reg[9]/Q
                         net (fo=32, routed)          4.447     9.997    core_inst/sys/interconnect/axi_crossbar_rd_inst/m_axi_araddr[9]
    SLICE_X44Y210        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.115    10.112 r  core_inst/sys/interconnect/axi_crossbar_rd_inst/temp_m_axi_araddr_reg[9]_i_1__14/O
                         net (fo=1, routed)           0.029    10.141    core_inst/sys/interconnect/axi_crossbar_rd_inst/m_ifaces[15].reg_inst/D[9]
    SLICE_X44Y210        FDRE                                         r  core_inst/sys/interconnect/axi_crossbar_rd_inst/m_ifaces[15].reg_inst/temp_m_axi_araddr_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=26659, routed)       1.963    10.182    core_inst/sys/interconnect/axi_crossbar_rd_inst/m_ifaces[15].reg_inst/clk_200mhzmhz_int
    SLICE_X44Y210        FDRE                                         r  core_inst/sys/interconnect/axi_crossbar_rd_inst/m_ifaces[15].reg_inst/temp_m_axi_araddr_reg_reg[9]/C
                         clock pessimism              0.046    10.228    
                         clock uncertainty           -0.067    10.161    
    SLICE_X44Y210        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059    10.220    core_inst/sys/interconnect/axi_crossbar_rd_inst/m_ifaces[15].reg_inst/temp_m_axi_araddr_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         10.220    
                         arrival time                         -10.141    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.085ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_0/axi_dma_inst/axi_dma_rd_inst/m_axi_arlen_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/interconnect/axi_crossbar_rd_inst/m_ifaces[5].reg_inst/temp_m_axi_arlen_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        4.707ns  (logic 0.264ns (5.609%)  route 4.443ns (94.391%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.184ns = ( 10.184 - 5.000 ) 
    Source Clock Delay      (SCD):    5.431ns
    Clock Pessimism Removal (CPR):    0.046ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.224ns (routing 0.739ns, distribution 1.485ns)
  Clock Net Delay (Destination): 1.965ns (routing 0.681ns, distribution 1.284ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=26659, routed)       2.224     5.431    core_inst/sys/eth_dma_0/axi_dma_inst/axi_dma_rd_inst/clk_200mhzmhz_int
    SLICE_X46Y244        FDRE                                         r  core_inst/sys/eth_dma_0/axi_dma_inst/axi_dma_rd_inst/m_axi_arlen_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y244        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     5.546 r  core_inst/sys/eth_dma_0/axi_dma_inst/axi_dma_rd_inst/m_axi_arlen_reg_reg[5]/Q
                         net (fo=32, routed)          4.392     9.938    core_inst/sys/interconnect/axi_crossbar_rd_inst/m_axi_arlen[5]
    SLICE_X38Y212        LUT3 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.149    10.087 r  core_inst/sys/interconnect/axi_crossbar_rd_inst/temp_m_axi_arlen_reg[5]_i_1__4/O
                         net (fo=1, routed)           0.051    10.138    core_inst/sys/interconnect/axi_crossbar_rd_inst/m_ifaces[5].reg_inst/temp_m_axi_arlen_reg_reg[7]_0[5]
    SLICE_X38Y212        FDRE                                         r  core_inst/sys/interconnect/axi_crossbar_rd_inst/m_ifaces[5].reg_inst/temp_m_axi_arlen_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=26659, routed)       1.965    10.184    core_inst/sys/interconnect/axi_crossbar_rd_inst/m_ifaces[5].reg_inst/clk_200mhzmhz_int
    SLICE_X38Y212        FDRE                                         r  core_inst/sys/interconnect/axi_crossbar_rd_inst/m_ifaces[5].reg_inst/temp_m_axi_arlen_reg_reg[5]/C
                         clock pessimism              0.046    10.230    
                         clock uncertainty           -0.067    10.163    
    SLICE_X38Y212        FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.060    10.223    core_inst/sys/interconnect/axi_crossbar_rd_inst/m_ifaces[5].reg_inst/temp_m_axi_arlen_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         10.223    
                         arrival time                         -10.138    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_1/axi_dma_inst/axi_dma_wr_inst/m_axi_wdata_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[7].reg_inst/temp_m_axi_wdata_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        4.608ns  (logic 0.157ns (3.407%)  route 4.451ns (96.593%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.416ns = ( 10.416 - 5.000 ) 
    Source Clock Delay      (SCD):    5.762ns
    Clock Pessimism Removal (CPR):    0.046ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.555ns (routing 0.739ns, distribution 1.816ns)
  Clock Net Delay (Destination): 2.197ns (routing 0.681ns, distribution 1.516ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=26659, routed)       2.555     5.762    core_inst/sys/eth_dma_1/axi_dma_inst/axi_dma_wr_inst/clk_200mhzmhz_int
    SLICE_X71Y226        FDRE                                         r  core_inst/sys/eth_dma_1/axi_dma_inst/axi_dma_wr_inst/m_axi_wdata_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y226        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     5.876 r  core_inst/sys/eth_dma_1/axi_dma_inst/axi_dma_wr_inst/m_axi_wdata_reg_reg[17]/Q
                         net (fo=32, routed)          4.424    10.300    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_axi_wdata[81]
    SLICE_X52Y164        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.043    10.343 r  core_inst/sys/interconnect/axi_crossbar_wr_inst/temp_m_axi_wdata_reg[17]_i_1__0/O
                         net (fo=1, routed)           0.027    10.370    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[7].reg_inst/temp_m_axi_wdata_reg_reg[63]_0[17]
    SLICE_X52Y164        FDRE                                         r  core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[7].reg_inst/temp_m_axi_wdata_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=26659, routed)       2.197    10.416    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[7].reg_inst/clk_200mhzmhz_int
    SLICE_X52Y164        FDRE                                         r  core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[7].reg_inst/temp_m_axi_wdata_reg_reg[17]/C
                         clock pessimism              0.046    10.462    
                         clock uncertainty           -0.067    10.395    
    SLICE_X52Y164        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.060    10.455    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[7].reg_inst/temp_m_axi_wdata_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         10.455    
                         arrival time                         -10.370    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_0/axi_dma_inst/axi_dma_rd_inst/m_axi_araddr_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/interconnect/axi_crossbar_rd_inst/m_ifaces[8].reg_inst/temp_m_axi_araddr_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        4.692ns  (logic 0.210ns (4.476%)  route 4.482ns (95.524%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 10.180 - 5.000 ) 
    Source Clock Delay      (SCD):    5.432ns
    Clock Pessimism Removal (CPR):    0.046ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.225ns (routing 0.739ns, distribution 1.486ns)
  Clock Net Delay (Destination): 1.961ns (routing 0.681ns, distribution 1.280ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=26659, routed)       2.225     5.432    core_inst/sys/eth_dma_0/axi_dma_inst/axi_dma_rd_inst/clk_200mhzmhz_int
    SLICE_X48Y243        FDRE                                         r  core_inst/sys/eth_dma_0/axi_dma_inst/axi_dma_rd_inst/m_axi_araddr_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y243        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     5.550 r  core_inst/sys/eth_dma_0/axi_dma_inst/axi_dma_rd_inst/m_axi_araddr_reg_reg[9]/Q
                         net (fo=32, routed)          4.445     9.995    core_inst/sys/interconnect/axi_crossbar_rd_inst/m_axi_araddr[9]
    SLICE_X44Y210        LUT3 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.092    10.087 r  core_inst/sys/interconnect/axi_crossbar_rd_inst/temp_m_axi_araddr_reg[9]_i_1__7/O
                         net (fo=1, routed)           0.037    10.124    core_inst/sys/interconnect/axi_crossbar_rd_inst/m_ifaces[8].reg_inst/D[9]
    SLICE_X44Y210        FDRE                                         r  core_inst/sys/interconnect/axi_crossbar_rd_inst/m_ifaces[8].reg_inst/temp_m_axi_araddr_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=26659, routed)       1.961    10.180    core_inst/sys/interconnect/axi_crossbar_rd_inst/m_ifaces[8].reg_inst/clk_200mhzmhz_int
    SLICE_X44Y210        FDRE                                         r  core_inst/sys/interconnect/axi_crossbar_rd_inst/m_ifaces[8].reg_inst/temp_m_axi_araddr_reg_reg[9]/C
                         clock pessimism              0.046    10.226    
                         clock uncertainty           -0.067    10.159    
    SLICE_X44Y210        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061    10.220    core_inst/sys/interconnect/axi_crossbar_rd_inst/m_ifaces[8].reg_inst/temp_m_axi_araddr_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         10.220    
                         arrival time                         -10.124    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_0/axi_dma_inst/axi_dma_wr_inst/m_axi_wdata_reg_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[7].reg_inst/temp_m_axi_wdata_reg_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        4.575ns  (logic 0.157ns (3.432%)  route 4.418ns (96.568%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.412ns = ( 10.412 - 5.000 ) 
    Source Clock Delay      (SCD):    5.777ns
    Clock Pessimism Removal (CPR):    0.046ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.570ns (routing 0.739ns, distribution 1.831ns)
  Clock Net Delay (Destination): 2.193ns (routing 0.681ns, distribution 1.512ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=26659, routed)       2.570     5.777    core_inst/sys/eth_dma_0/axi_dma_inst/axi_dma_wr_inst/clk_200mhzmhz_int
    SLICE_X67Y203        FDRE                                         r  core_inst/sys/eth_dma_0/axi_dma_inst/axi_dma_wr_inst/m_axi_wdata_reg_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y203        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     5.891 r  core_inst/sys/eth_dma_0/axi_dma_inst/axi_dma_wr_inst/m_axi_wdata_reg_reg[54]/Q
                         net (fo=32, routed)          4.391    10.282    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_axi_wdata[54]
    SLICE_X52Y166        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.043    10.325 r  core_inst/sys/interconnect/axi_crossbar_wr_inst/temp_m_axi_wdata_reg[54]_i_1__0/O
                         net (fo=1, routed)           0.027    10.352    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[7].reg_inst/temp_m_axi_wdata_reg_reg[63]_0[54]
    SLICE_X52Y166        FDRE                                         r  core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[7].reg_inst/temp_m_axi_wdata_reg_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=26659, routed)       2.193    10.412    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[7].reg_inst/clk_200mhzmhz_int
    SLICE_X52Y166        FDRE                                         r  core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[7].reg_inst/temp_m_axi_wdata_reg_reg[54]/C
                         clock pessimism              0.046    10.458    
                         clock uncertainty           -0.067    10.391    
    SLICE_X52Y166        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059    10.450    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[7].reg_inst/temp_m_axi_wdata_reg_reg[54]
  -------------------------------------------------------------------
                         required time                         10.450    
                         arrival time                         -10.352    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_1/axi_dma_inst/axi_dma_wr_inst/m_axi_wdata_reg_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[9].reg_inst/temp_m_axi_wdata_reg_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        4.436ns  (logic 0.185ns (4.170%)  route 4.251ns (95.830%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.210ns = ( 10.210 - 5.000 ) 
    Source Clock Delay      (SCD):    5.781ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.574ns (routing 0.739ns, distribution 1.835ns)
  Clock Net Delay (Destination): 1.991ns (routing 0.681ns, distribution 1.310ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=26659, routed)       2.574     5.781    core_inst/sys/eth_dma_1/axi_dma_inst/axi_dma_wr_inst/clk_200mhzmhz_int
    SLICE_X70Y223        FDRE                                         r  core_inst/sys/eth_dma_1/axi_dma_inst/axi_dma_wr_inst/m_axi_wdata_reg_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y223        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     5.895 r  core_inst/sys/eth_dma_1/axi_dma_inst/axi_dma_wr_inst/m_axi_wdata_reg_reg[38]/Q
                         net (fo=32, routed)          4.228    10.123    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_axi_wdata[102]
    SLICE_X43Y225        LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.071    10.194 r  core_inst/sys/interconnect/axi_crossbar_wr_inst/temp_m_axi_wdata_reg[38]_i_1__13/O
                         net (fo=1, routed)           0.023    10.217    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[9].reg_inst/temp_m_axi_wdata_reg_reg[63]_0[38]
    SLICE_X43Y225        FDRE                                         r  core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[9].reg_inst/temp_m_axi_wdata_reg_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=26659, routed)       1.991    10.210    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[9].reg_inst/clk_200mhzmhz_int
    SLICE_X43Y225        FDRE                                         r  core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[9].reg_inst/temp_m_axi_wdata_reg_reg[38]/C
                         clock pessimism              0.116    10.326    
                         clock uncertainty           -0.067    10.259    
    SLICE_X43Y225        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.059    10.318    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[9].reg_inst/temp_m_axi_wdata_reg_reg[38]
  -------------------------------------------------------------------
                         required time                         10.318    
                         arrival time                         -10.217    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_0/axi_dma_inst/axi_dma_wr_inst/m_axi_wdata_reg_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[9].reg_inst/m_axi_wdata_reg_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        4.423ns  (logic 0.189ns (4.273%)  route 4.234ns (95.727%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.192ns = ( 10.192 - 5.000 ) 
    Source Clock Delay      (SCD):    5.776ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.569ns (routing 0.739ns, distribution 1.830ns)
  Clock Net Delay (Destination): 1.973ns (routing 0.681ns, distribution 1.292ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=26659, routed)       2.569     5.776    core_inst/sys/eth_dma_0/axi_dma_inst/axi_dma_wr_inst/clk_200mhzmhz_int
    SLICE_X68Y200        FDRE                                         r  core_inst/sys/eth_dma_0/axi_dma_inst/axi_dma_wr_inst/m_axi_wdata_reg_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y200        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     5.890 r  core_inst/sys/eth_dma_0/axi_dma_inst/axi_dma_wr_inst/m_axi_wdata_reg_reg[50]/Q
                         net (fo=32, routed)          4.211    10.101    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[9].reg_inst/m_axi_wdata[23]
    SLICE_X42Y222        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.075    10.176 r  core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[9].reg_inst/m_axi_wdata_reg[50]_i_1__10/O
                         net (fo=1, routed)           0.023    10.199    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[9].reg_inst/p_0_in[50]
    SLICE_X42Y222        FDRE                                         r  core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[9].reg_inst/m_axi_wdata_reg_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=26659, routed)       1.973    10.192    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[9].reg_inst/clk_200mhzmhz_int
    SLICE_X42Y222        FDRE                                         r  core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[9].reg_inst/m_axi_wdata_reg_reg[50]/C
                         clock pessimism              0.116    10.308    
                         clock uncertainty           -0.067    10.241    
    SLICE_X42Y222        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.059    10.300    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[9].reg_inst/m_axi_wdata_reg_reg[50]
  -------------------------------------------------------------------
                         required time                         10.300    
                         arrival time                         -10.199    
  -------------------------------------------------------------------
                         slack                                  0.101    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 core_inst/sys/genblk1[3].RISCV/core/core/decode_to_execute_ENV_CTRL_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[3].RISCV/core/core/execute_to_memory_ENV_CTRL_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.048ns (25.946%)  route 0.137ns (74.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.974ns
    Source Clock Delay      (SCD):    2.750ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Net Delay (Source):      1.083ns (routing 0.349ns, distribution 0.734ns)
  Clock Net Delay (Destination): 1.293ns (routing 0.388ns, distribution 0.905ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=26659, routed)       1.083     2.750    core_inst/sys/genblk1[3].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X54Y132        FDRE                                         r  core_inst/sys/genblk1[3].RISCV/core/core/decode_to_execute_ENV_CTRL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y132        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     2.798 r  core_inst/sys/genblk1[3].RISCV/core/core/decode_to_execute_ENV_CTRL_reg[0]/Q
                         net (fo=2, routed)           0.137     2.935    core_inst/sys/genblk1[3].RISCV/core/core/decode_to_execute_ENV_CTRL
    SLICE_X56Y131        FDRE                                         r  core_inst/sys/genblk1[3].RISCV/core/core/execute_to_memory_ENV_CTRL_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=26659, routed)       1.293     2.974    core_inst/sys/genblk1[3].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X56Y131        FDRE                                         r  core_inst/sys/genblk1[3].RISCV/core/core/execute_to_memory_ENV_CTRL_reg[0]/C
                         clock pessimism             -0.125     2.849    
    SLICE_X56Y131        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.056     2.905    core_inst/sys/genblk1[3].RISCV/core/core/execute_to_memory_ENV_CTRL_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.905    
                         arrival time                           2.935    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 core_inst/sys/interconnect/axi_crossbar_rd_inst/m_ifaces[3].reg_inst/temp_m_axi_araddr_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/interconnect/axi_crossbar_rd_inst/m_ifaces[3].reg_inst/m_axi_araddr_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.079ns (45.402%)  route 0.095ns (54.598%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.981ns
    Source Clock Delay      (SCD):    2.766ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Net Delay (Source):      1.099ns (routing 0.349ns, distribution 0.750ns)
  Clock Net Delay (Destination): 1.300ns (routing 0.388ns, distribution 0.912ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=26659, routed)       1.099     2.766    core_inst/sys/interconnect/axi_crossbar_rd_inst/m_ifaces[3].reg_inst/clk_200mhzmhz_int
    SLICE_X49Y184        FDRE                                         r  core_inst/sys/interconnect/axi_crossbar_rd_inst/m_ifaces[3].reg_inst/temp_m_axi_araddr_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y184        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     2.815 r  core_inst/sys/interconnect/axi_crossbar_rd_inst/m_ifaces[3].reg_inst/temp_m_axi_araddr_reg_reg[9]/Q
                         net (fo=1, routed)           0.079     2.894    core_inst/sys/interconnect/axi_crossbar_rd_inst/m_ifaces[3].reg_inst/temp_m_axi_araddr_reg[9]
    SLICE_X51Y184        LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.030     2.924 r  core_inst/sys/interconnect/axi_crossbar_rd_inst/m_ifaces[3].reg_inst/m_axi_araddr_reg[9]_i_1__2/O
                         net (fo=1, routed)           0.016     2.940    core_inst/sys/interconnect/axi_crossbar_rd_inst/m_ifaces[3].reg_inst/m_axi_araddr_reg[9]_i_1__2_n_0
    SLICE_X51Y184        FDRE                                         r  core_inst/sys/interconnect/axi_crossbar_rd_inst/m_ifaces[3].reg_inst/m_axi_araddr_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=26659, routed)       1.300     2.981    core_inst/sys/interconnect/axi_crossbar_rd_inst/m_ifaces[3].reg_inst/clk_200mhzmhz_int
    SLICE_X51Y184        FDRE                                         r  core_inst/sys/interconnect/axi_crossbar_rd_inst/m_ifaces[3].reg_inst/m_axi_araddr_reg_reg[9]/C
                         clock pessimism             -0.127     2.854    
    SLICE_X51Y184        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     2.910    core_inst/sys/interconnect/axi_crossbar_rd_inst/m_ifaces[3].reg_inst/m_axi_araddr_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.910    
                         arrival time                           2.940    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[3].reg_inst/m_axi_awaddr_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[3].RISCV/axi_ram_wr_if_inst/write_addr_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.127ns (59.906%)  route 0.085ns (40.094%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.956ns
    Source Clock Delay      (SCD):    2.777ns
    Clock Pessimism Removal (CPR):    0.053ns
  Clock Net Delay (Source):      1.110ns (routing 0.349ns, distribution 0.761ns)
  Clock Net Delay (Destination): 1.275ns (routing 0.388ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=26659, routed)       1.110     2.777    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[3].reg_inst/clk_200mhzmhz_int
    SLICE_X54Y180        FDRE                                         r  core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[3].reg_inst/m_axi_awaddr_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y180        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     2.825 r  core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[3].reg_inst/m_axi_awaddr_reg_reg[14]/Q
                         net (fo=2, routed)           0.072     2.897    core_inst/sys/genblk1[3].RISCV/axi_ram_wr_if_inst/write_addr_reg_reg[15]_1[12]
    SLICE_X54Y179        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.045     2.942 r  core_inst/sys/genblk1[3].RISCV/axi_ram_wr_if_inst/i__carry__0_i_2__5/O
                         net (fo=1, routed)           0.001     2.943    core_inst/sys/genblk1[3].RISCV/axi_ram_wr_if_inst/i__carry__0_i_2__5_n_0
    SLICE_X54Y179        CARRY8 (Prop_CARRY8_SLICEL_S[6]_O[6])
                                                      0.034     2.977 r  core_inst/sys/genblk1[3].RISCV/axi_ram_wr_if_inst/write_addr_next_inferred__0/i__carry__0/O[6]
                         net (fo=1, routed)           0.012     2.989    core_inst/sys/genblk1[3].RISCV/axi_ram_wr_if_inst/write_addr_next_inferred__0/i__carry__0_n_9
    SLICE_X54Y179        FDRE                                         r  core_inst/sys/genblk1[3].RISCV/axi_ram_wr_if_inst/write_addr_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=26659, routed)       1.275     2.956    core_inst/sys/genblk1[3].RISCV/axi_ram_wr_if_inst/clk_200mhzmhz_int
    SLICE_X54Y179        FDRE                                         r  core_inst/sys/genblk1[3].RISCV/axi_ram_wr_if_inst/write_addr_reg_reg[14]/C
                         clock pessimism             -0.053     2.903    
    SLICE_X54Y179        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     2.959    core_inst/sys/genblk1[3].RISCV/axi_ram_wr_if_inst/write_addr_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.959    
                         arrival time                           2.989    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 core_inst/sys/genblk1[13].RISCV/core/core/IBusSimplePlugin_pendingCmd_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[13].RISCV/core/core/IBusSimplePlugin_rspJoin_discardCounter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.078ns (44.571%)  route 0.097ns (55.428%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.885ns
    Source Clock Delay      (SCD):    2.683ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Net Delay (Source):      1.016ns (routing 0.349ns, distribution 0.667ns)
  Clock Net Delay (Destination): 1.204ns (routing 0.388ns, distribution 0.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=26659, routed)       1.016     2.683    core_inst/sys/genblk1[13].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X19Y191        FDCE                                         r  core_inst/sys/genblk1[13].RISCV/core/core/IBusSimplePlugin_pendingCmd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y191        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     2.731 r  core_inst/sys/genblk1[13].RISCV/core/core/IBusSimplePlugin_pendingCmd_reg[0]/Q
                         net (fo=8, routed)           0.081     2.812    core_inst/sys/genblk1[13].RISCV/core/core/IBusSimplePlugin_pendingCmd_reg[0]_0[0]
    SLICE_X20Y191        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.030     2.842 r  core_inst/sys/genblk1[13].RISCV/core/core/IBusSimplePlugin_rspJoin_discardCounter[1]_i_1__12/O
                         net (fo=1, routed)           0.016     2.858    core_inst/sys/genblk1[13].RISCV/core/core/IBusSimplePlugin_rspJoin_discardCounter[1]_i_1__12_n_0
    SLICE_X20Y191        FDCE                                         r  core_inst/sys/genblk1[13].RISCV/core/core/IBusSimplePlugin_rspJoin_discardCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=26659, routed)       1.204     2.885    core_inst/sys/genblk1[13].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X20Y191        FDCE                                         r  core_inst/sys/genblk1[13].RISCV/core/core/IBusSimplePlugin_rspJoin_discardCounter_reg[1]/C
                         clock pessimism             -0.114     2.771    
    SLICE_X20Y191        FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.056     2.827    core_inst/sys/genblk1[13].RISCV/core/core/IBusSimplePlugin_rspJoin_discardCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.827    
                         arrival time                           2.858    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_0/axi_dma_inst/axi_dma_wr_inst/temp_m_axi_wstrb_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/eth_dma_0/axi_dma_inst/axi_dma_wr_inst/m_axi_wstrb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.079ns (45.665%)  route 0.094ns (54.335%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.029ns
    Source Clock Delay      (SCD):    2.817ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Net Delay (Source):      1.150ns (routing 0.349ns, distribution 0.801ns)
  Clock Net Delay (Destination): 1.348ns (routing 0.388ns, distribution 0.960ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=26659, routed)       1.150     2.817    core_inst/sys/eth_dma_0/axi_dma_inst/axi_dma_wr_inst/clk_200mhzmhz_int
    SLICE_X70Y205        FDRE                                         r  core_inst/sys/eth_dma_0/axi_dma_inst/axi_dma_wr_inst/temp_m_axi_wstrb_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y205        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     2.866 r  core_inst/sys/eth_dma_0/axi_dma_inst/axi_dma_wr_inst/temp_m_axi_wstrb_reg_reg[5]/Q
                         net (fo=1, routed)           0.078     2.944    core_inst/sys/eth_dma_0/axi_dma_inst/axi_dma_wr_inst/temp_m_axi_wstrb_reg[5]
    SLICE_X68Y205        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.030     2.974 r  core_inst/sys/eth_dma_0/axi_dma_inst/axi_dma_wr_inst/m_axi_wstrb_reg[5]_i_1__0/O
                         net (fo=1, routed)           0.016     2.990    core_inst/sys/eth_dma_0/axi_dma_inst/axi_dma_wr_inst/m_axi_wstrb_reg[5]_i_1__0_n_0
    SLICE_X68Y205        FDRE                                         r  core_inst/sys/eth_dma_0/axi_dma_inst/axi_dma_wr_inst/m_axi_wstrb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=26659, routed)       1.348     3.029    core_inst/sys/eth_dma_0/axi_dma_inst/axi_dma_wr_inst/clk_200mhzmhz_int
    SLICE_X68Y205        FDRE                                         r  core_inst/sys/eth_dma_0/axi_dma_inst/axi_dma_wr_inst/m_axi_wstrb_reg_reg[5]/C
                         clock pessimism             -0.126     2.903    
    SLICE_X68Y205        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     2.959    core_inst/sys/eth_dma_0/axi_dma_inst/axi_dma_wr_inst/m_axi_wstrb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.959    
                         arrival time                           2.990    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 core_inst/sys/genblk1[12].RISCV/core/core/_zz_95__reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[12].RISCV/core/core/decode_to_execute_PC_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.048ns (33.333%)  route 0.096ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.087ns
    Source Clock Delay      (SCD):    2.862ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Net Delay (Source):      1.195ns (routing 0.349ns, distribution 0.846ns)
  Clock Net Delay (Destination): 1.406ns (routing 0.388ns, distribution 1.018ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=26659, routed)       1.195     2.862    core_inst/sys/genblk1[12].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X80Y190        FDRE                                         r  core_inst/sys/genblk1[12].RISCV/core/core/_zz_95__reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y190        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     2.910 r  core_inst/sys/genblk1[12].RISCV/core/core/_zz_95__reg[7]/Q
                         net (fo=1, routed)           0.096     3.006    core_inst/sys/genblk1[12].RISCV/core/core/_zz_95_[7]
    SLICE_X80Y188        FDRE                                         r  core_inst/sys/genblk1[12].RISCV/core/core/decode_to_execute_PC_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=26659, routed)       1.406     3.087    core_inst/sys/genblk1[12].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X80Y188        FDRE                                         r  core_inst/sys/genblk1[12].RISCV/core/core/decode_to_execute_PC_reg[7]/C
                         clock pessimism             -0.168     2.919    
    SLICE_X80Y188        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     2.974    core_inst/sys/genblk1[12].RISCV/core/core/decode_to_execute_PC_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.974    
                         arrival time                           3.006    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 core_inst/sys/genblk1[9].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[9].RISCV/core/core/RegFilePlugin_regFile_reg_r1_0_31_14_27/RAMD_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.048ns (31.788%)  route 0.103ns (68.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.853ns
    Source Clock Delay      (SCD):    2.657ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Net Delay (Source):      0.990ns (routing 0.349ns, distribution 0.641ns)
  Clock Net Delay (Destination): 1.172ns (routing 0.388ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=26659, routed)       0.990     2.657    core_inst/sys/genblk1[9].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X43Y244        FDCE                                         r  core_inst/sys/genblk1[9].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y244        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     2.705 r  core_inst/sys/genblk1[9].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[21]/Q
                         net (fo=5, routed)           0.103     2.808    core_inst/sys/genblk1[9].RISCV/core/core/RegFilePlugin_regFile_reg_r1_0_31_14_27/DID1
    SLICE_X43Y246        RAMD32                                       r  core_inst/sys/genblk1[9].RISCV/core/core/RegFilePlugin_regFile_reg_r1_0_31_14_27/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=26659, routed)       1.172     2.853    core_inst/sys/genblk1[9].RISCV/core/core/RegFilePlugin_regFile_reg_r1_0_31_14_27/WCLK
    SLICE_X43Y246        RAMD32                                       r  core_inst/sys/genblk1[9].RISCV/core/core/RegFilePlugin_regFile_reg_r1_0_31_14_27/RAMD_D1/CLK
                         clock pessimism             -0.139     2.714    
    SLICE_X43Y246        RAMD32 (Hold_D6LUT_SLICEM_CLK_I)
                                                      0.062     2.776    core_inst/sys/genblk1[9].RISCV/core/core/RegFilePlugin_regFile_reg_r1_0_31_14_27/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.776    
                         arrival time                           2.808    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 core_inst/sys/genblk1[9].RISCV/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[9].RISCV/core/core/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.079ns (45.402%)  route 0.095ns (54.598%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.848ns
    Source Clock Delay      (SCD):    2.654ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      0.987ns (routing 0.349ns, distribution 0.638ns)
  Clock Net Delay (Destination): 1.167ns (routing 0.388ns, distribution 0.779ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=26659, routed)       0.987     2.654    core_inst/sys/genblk1[9].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X37Y253        FDCE                                         r  core_inst/sys/genblk1[9].RISCV/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y253        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     2.702 r  core_inst/sys/genblk1[9].RISCV/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[7]/Q
                         net (fo=3, routed)           0.079     2.781    core_inst/sys/genblk1[9].RISCV/core/core/IBusSimplePlugin_fetchPc_pcReg[7]
    SLICE_X38Y253        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.031     2.812 r  core_inst/sys/genblk1[9].RISCV/core/core/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[7]_i_1__8/O
                         net (fo=1, routed)           0.016     2.828    core_inst/sys/genblk1[9].RISCV/core/core/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[7]_i_1__8_n_0
    SLICE_X38Y253        FDRE                                         r  core_inst/sys/genblk1[9].RISCV/core/core/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=26659, routed)       1.167     2.848    core_inst/sys/genblk1[9].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X38Y253        FDRE                                         r  core_inst/sys/genblk1[9].RISCV/core/core/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[7]/C
                         clock pessimism             -0.108     2.740    
    SLICE_X38Y253        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     2.796    core_inst/sys/genblk1[9].RISCV/core/core/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.796    
                         arrival time                           2.828    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[13].reg_inst/m_axi_wdata_reg_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[13].RISCV/core/dmem/mem_reg_4/DINBDIN[6]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.049ns (25.000%)  route 0.147ns (75.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.864ns
    Source Clock Delay      (SCD):    2.619ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Net Delay (Source):      0.952ns (routing 0.349ns, distribution 0.603ns)
  Clock Net Delay (Destination): 1.183ns (routing 0.388ns, distribution 0.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=26659, routed)       0.952     2.619    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[13].reg_inst/clk_200mhzmhz_int
    SLICE_X29Y199        FDRE                                         r  core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[13].reg_inst/m_axi_wdata_reg_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y199        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     2.668 r  core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[13].reg_inst/m_axi_wdata_reg_reg[38]/Q
                         net (fo=2, routed)           0.147     2.815    core_inst/sys/genblk1[13].RISCV/core/dmem/Q[38]
    RAMB36_X3Y39         RAMB36E2                                     r  core_inst/sys/genblk1[13].RISCV/core/dmem/mem_reg_4/DINBDIN[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=26659, routed)       1.183     2.864    core_inst/sys/genblk1[13].RISCV/core/dmem/clk_200mhzmhz_int
    RAMB36_X3Y39         RAMB36E2                                     r  core_inst/sys/genblk1[13].RISCV/core/dmem/mem_reg_4/CLKBWRCLK
                         clock pessimism             -0.110     2.754    
    RAMB36_X3Y39         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[6])
                                                      0.029     2.783    core_inst/sys/genblk1[13].RISCV/core/dmem/mem_reg_4
  -------------------------------------------------------------------
                         required time                         -2.783    
                         arrival time                           2.815    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 core_inst/sys/genblk1[6].RISCV/core/status_reg_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[6].RISCV/core/stat_internal_read_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.079ns (46.746%)  route 0.090ns (53.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.809ns
    Source Clock Delay      (SCD):    2.618ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Net Delay (Source):      0.951ns (routing 0.349ns, distribution 0.602ns)
  Clock Net Delay (Destination): 1.128ns (routing 0.388ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=26659, routed)       0.951     2.618    core_inst/sys/genblk1[6].RISCV/core/clk_200mhzmhz_int
    SLICE_X25Y208        FDRE                                         r  core_inst/sys/genblk1[6].RISCV/core/status_reg_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y208        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     2.666 r  core_inst/sys/genblk1[6].RISCV/core/status_reg_reg[1][0]/Q
                         net (fo=2, routed)           0.078     2.744    core_inst/sys/genblk1[6].RISCV/core/status_reg_reg[1]_6[0]
    SLICE_X26Y208        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.031     2.775 r  core_inst/sys/genblk1[6].RISCV/core/stat_internal_read[0]_i_1__5/O
                         net (fo=1, routed)           0.012     2.787    core_inst/sys/genblk1[6].RISCV/core/stat_internal_read[0]_i_1__5_n_0
    SLICE_X26Y208        FDRE                                         r  core_inst/sys/genblk1[6].RISCV/core/stat_internal_read_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=26659, routed)       1.128     2.809    core_inst/sys/genblk1[6].RISCV/core/clk_200mhzmhz_int
    SLICE_X26Y208        FDRE                                         r  core_inst/sys/genblk1[6].RISCV/core/stat_internal_read_reg[0]/C
                         clock pessimism             -0.111     2.698    
    SLICE_X26Y208        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.056     2.754    core_inst/sys/genblk1[6].RISCV/core/stat_internal_read_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.754    
                         arrival time                           2.787    
  -------------------------------------------------------------------
                         slack                                  0.032    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_200mhzmhz_mmcm_out
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_mmcm_inst2/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         5.000       3.039      RAMB36_X5Y37  core_inst/sys/genblk1[2].RISCV/core/dmem/mem_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.961         5.000       3.039      RAMB36_X5Y37  core_inst/sys/genblk1[2].RISCV/core/dmem/mem_reg_5/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         5.000       3.039      RAMB36_X4Y34  core_inst/sys/genblk1[5].RISCV/core/dmem/mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.961         5.000       3.039      RAMB36_X4Y34  core_inst/sys/genblk1[5].RISCV/core/dmem/mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         5.000       3.039      RAMB36_X4Y50  core_inst/sys/genblk1[9].RISCV/core/imem/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         5.000       3.039      RAMB36_X4Y31  core_inst/sys/genblk1[2].RISCV/core/dmem/mem_reg_6/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.961         5.000       3.039      RAMB36_X4Y31  core_inst/sys/genblk1[2].RISCV/core/dmem/mem_reg_6/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         5.000       3.039      RAMB36_X4Y32  core_inst/sys/genblk1[5].RISCV/core/dmem/mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.961         5.000       3.039      RAMB36_X4Y32  core_inst/sys/genblk1[5].RISCV/core/dmem/mem_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         5.000       3.039      RAMB36_X8Y46  core_inst/sys/genblk1[14].RISCV/core/imem/mem_reg_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         2.500       1.520      RAMB36_X5Y37  core_inst/sys/genblk1[2].RISCV/core/dmem/mem_reg_5/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB36_X4Y34  core_inst/sys/genblk1[5].RISCV/core/dmem/mem_reg_2/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB36_X6Y51  core_inst/sys/genblk1[10].RISCV/core/dmem/mem_reg_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB36_X6Y44  core_inst/sys/genblk1[10].RISCV/core/dmem/mem_reg_2/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         2.500       1.520      RAMB36_X6Y49  core_inst/sys/genblk1[8].RISCV/core/dmem/mem_reg_2/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB36_X7Y43  core_inst/sys/genblk1[10].RISCV/core/dmem/mem_reg_6/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB36_X6Y55  core_inst/sys/genblk1[8].RISCV/core/dmem/mem_reg_5/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB36_X3Y39  core_inst/sys/genblk1[13].RISCV/core/dmem/mem_reg_4/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB36_X3Y37  core_inst/sys/genblk1[1].RISCV/core/dmem/mem_reg_2/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB36_X2Y36  core_inst/sys/genblk1[1].RISCV/core/dmem/mem_reg_3/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB36_X5Y37  core_inst/sys/genblk1[2].RISCV/core/dmem/mem_reg_5/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB36_X4Y34  core_inst/sys/genblk1[5].RISCV/core/dmem/mem_reg_2/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         2.500       1.520      RAMB36_X4Y31  core_inst/sys/genblk1[2].RISCV/core/dmem/mem_reg_6/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB36_X4Y32  core_inst/sys/genblk1[5].RISCV/core/dmem/mem_reg_3/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         2.500       1.520      RAMB36_X4Y32  core_inst/sys/genblk1[5].RISCV/core/dmem/mem_reg_3/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         2.500       1.520      RAMB36_X4Y35  core_inst/sys/genblk1[2].RISCV/core/dmem/mem_reg_7/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB36_X4Y36  core_inst/sys/genblk1[5].RISCV/core/dmem/mem_reg_5/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB36_X8Y48  core_inst/sys/genblk1[14].RISCV/core/imem/mem_reg_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB36_X6Y43  core_inst/sys/genblk1[10].RISCV/core/dmem/mem_reg_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB36_X4Y28  core_inst/sys/genblk1[5].RISCV/core/dmem/mem_reg_6/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_out[0]
  To Clock:  rxoutclk_out[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_out[0]
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y87        genblk1[0].bufg_gt_rx_usrclk2_0_inst/I
Min Period        n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y88        genblk1[0].bufg_gt_rx_usrclk_0_inst/I
Min Period        n/a     FDCE/C                  n/a                      0.550         3.200       2.650      SLICE_X99Y238        genblk1[0].gt_userclk_rx_active_reg[0]/C
Low Pulse Width   Fast    FDCE/C                  n/a                      0.275         1.600       1.325      SLICE_X99Y238        genblk1[0].gt_userclk_rx_active_reg[0]/C
Low Pulse Width   Slow    FDCE/C                  n/a                      0.275         1.600       1.325      SLICE_X99Y238        genblk1[0].gt_userclk_rx_active_reg[0]/C
High Pulse Width  Slow    FDCE/C                  n/a                      0.275         1.600       1.325      SLICE_X99Y238        genblk1[0].gt_userclk_rx_active_reg[0]/C
High Pulse Width  Fast    FDCE/C                  n/a                      0.275         1.600       1.325      SLICE_X99Y238        genblk1[0].gt_userclk_rx_active_reg[0]/C
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.516         0.171       0.345      GTHE3_CHANNEL_X0Y12  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.519         0.107       0.412      GTHE3_CHANNEL_X0Y12  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  gt_rxusrclk2_0
  To Clock:  gt_rxusrclk2_0

Setup :            0  Failing Endpoints,  Worst Slack        1.802ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.762ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.802ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        4.518ns  (logic 1.062ns (23.506%)  route 3.456ns (76.494%))
  Logic Levels:           8  (LUT5=1 LUT6=7)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.133ns = ( 7.533 - 6.400 ) 
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.932ns (routing 0.109ns, distribution 0.823ns)
  Clock Net Delay (Destination): 0.804ns (routing 0.093ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.932     1.329    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]_0
    SLICE_X86Y203        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y203        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.443 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=153, routed)         0.998     2.441    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/Q[0]
    SLICE_X94Y206        LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.191     2.632 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3[14]_i_2/O
                         net (fo=16, routed)          0.535     3.167    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_32/crc_state3_reg[14]_0
    SLICE_X92Y199        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.071     3.238 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_32/i_/crc_state3[23]_i_5__0/O
                         net (fo=3, routed)           0.223     3.461    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_32/i_/crc_state3[23]_i_5__0_n_0
    SLICE_X93Y199        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.185     3.646 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_32/i_/m_axis_tuser_reg_i_203__0/O
                         net (fo=1, routed)           0.167     3.813    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_32_n_60
    SLICE_X94Y199        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.192     4.005 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_112__0/O
                         net (fo=1, routed)           0.303     4.308    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_112__0_n_0
    SLICE_X93Y200        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.188     4.496 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_35__0/O
                         net (fo=1, routed)           0.296     4.792    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_35__0_n_0
    SLICE_X94Y201        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.040     4.832 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_11__0/O
                         net (fo=1, routed)           0.395     5.227    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_11__0_n_0
    SLICE_X88Y203        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.040     5.267 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_2__0/O
                         net (fo=1, routed)           0.513     5.780    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_2__0_n_0
    SLICE_X87Y203        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.041     5.821 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_1__0/O
                         net (fo=1, routed)           0.026     5.847    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_next
    SLICE_X87Y203        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.804     7.533    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]_0
    SLICE_X87Y203        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg/C
                         clock pessimism              0.093     7.626    
                         clock uncertainty           -0.035     7.591    
    SLICE_X87Y203        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058     7.649    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg
  -------------------------------------------------------------------
                         required time                          7.649    
                         arrival time                          -5.847    
  -------------------------------------------------------------------
                         slack                                  1.802    

Slack (MET) :             1.914ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[17]/S
                            (rising edge-triggered cell FDSE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        4.235ns  (logic 0.760ns (17.946%)  route 3.475ns (82.054%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.139ns = ( 7.539 - 6.400 ) 
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.968ns (routing 0.109ns, distribution 0.859ns)
  Clock Net Delay (Destination): 0.810ns (routing 0.093ns, distribution 0.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.968     1.365    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]_0
    SLICE_X90Y198        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y198        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     1.480 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[13]/Q
                         net (fo=11, routed)          0.844     2.324    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg_n_0_[13]
    SLICE_X86Y205        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.132     2.456 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_8__0/O
                         net (fo=2, routed)           0.394     2.850    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_8__0_n_0
    SLICE_X88Y205        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.070     2.920 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_7__0/O
                         net (fo=1, routed)           0.122     3.042    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_7__0_n_0
    SLICE_X88Y205        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.115     3.157 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_4__0/O
                         net (fo=3, routed)           0.378     3.535    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_4__0_n_0
    SLICE_X87Y205        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.116     3.651 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_2__0/O
                         net (fo=4, routed)           0.156     3.807    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_2__0_n_0
    SLICE_X86Y205        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.131     3.938 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_1__0/O
                         net (fo=5, routed)           0.212     4.150    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/p_0_in__0[1]
    SLICE_X86Y203        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.040     4.190 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/i___105_i_1__0/O
                         net (fo=14, routed)          0.252     4.442    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxc_d0_reg[3]_0
    SLICE_X87Y204        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.041     4.483 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state[31]_i_1__1/O
                         net (fo=65, routed)          1.117     5.600    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3
    SLICE_X94Y199        FDSE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[17]/S
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.810     7.539    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]_0
    SLICE_X94Y199        FDSE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[17]/C
                         clock pessimism              0.093     7.632    
                         clock uncertainty           -0.035     7.597    
    SLICE_X94Y199        FDSE (Setup_HFF_SLICEM_C_S)
                                                     -0.083     7.514    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[17]
  -------------------------------------------------------------------
                         required time                          7.514    
                         arrival time                          -5.600    
  -------------------------------------------------------------------
                         slack                                  1.914    

Slack (MET) :             1.917ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[21]/S
                            (rising edge-triggered cell FDSE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        4.232ns  (logic 0.760ns (17.958%)  route 3.472ns (82.042%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.139ns = ( 7.539 - 6.400 ) 
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.968ns (routing 0.109ns, distribution 0.859ns)
  Clock Net Delay (Destination): 0.810ns (routing 0.093ns, distribution 0.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.968     1.365    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]_0
    SLICE_X90Y198        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y198        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     1.480 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[13]/Q
                         net (fo=11, routed)          0.844     2.324    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg_n_0_[13]
    SLICE_X86Y205        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.132     2.456 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_8__0/O
                         net (fo=2, routed)           0.394     2.850    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_8__0_n_0
    SLICE_X88Y205        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.070     2.920 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_7__0/O
                         net (fo=1, routed)           0.122     3.042    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_7__0_n_0
    SLICE_X88Y205        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.115     3.157 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_4__0/O
                         net (fo=3, routed)           0.378     3.535    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_4__0_n_0
    SLICE_X87Y205        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.116     3.651 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_2__0/O
                         net (fo=4, routed)           0.156     3.807    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_2__0_n_0
    SLICE_X86Y205        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.131     3.938 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_1__0/O
                         net (fo=5, routed)           0.212     4.150    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/p_0_in__0[1]
    SLICE_X86Y203        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.040     4.190 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/i___105_i_1__0/O
                         net (fo=14, routed)          0.252     4.442    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxc_d0_reg[3]_0
    SLICE_X87Y204        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.041     4.483 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state[31]_i_1__1/O
                         net (fo=65, routed)          1.114     5.597    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3
    SLICE_X95Y199        FDSE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[21]/S
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.810     7.539    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]_0
    SLICE_X95Y199        FDSE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[21]/C
                         clock pessimism              0.093     7.632    
                         clock uncertainty           -0.035     7.597    
    SLICE_X95Y199        FDSE (Setup_HFF_SLICEL_C_S)
                                                     -0.083     7.514    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[21]
  -------------------------------------------------------------------
                         required time                          7.514    
                         arrival time                          -5.597    
  -------------------------------------------------------------------
                         slack                                  1.917    

Slack (MET) :             1.942ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        4.351ns  (logic 1.076ns (24.730%)  route 3.275ns (75.270%))
  Logic Levels:           8  (LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.141ns = ( 7.541 - 6.400 ) 
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.968ns (routing 0.109ns, distribution 0.859ns)
  Clock Net Delay (Destination): 0.812ns (routing 0.093ns, distribution 0.719ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.968     1.365    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]_0
    SLICE_X90Y198        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y198        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     1.480 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[13]/Q
                         net (fo=11, routed)          0.844     2.324    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg_n_0_[13]
    SLICE_X86Y205        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.132     2.456 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_8__0/O
                         net (fo=2, routed)           0.394     2.850    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_8__0_n_0
    SLICE_X88Y205        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.070     2.920 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_7__0/O
                         net (fo=1, routed)           0.122     3.042    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_7__0_n_0
    SLICE_X88Y205        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.115     3.157 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_4__0/O
                         net (fo=3, routed)           0.378     3.535    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_4__0_n_0
    SLICE_X87Y205        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.116     3.651 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_2__0/O
                         net (fo=4, routed)           0.156     3.807    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_2__0_n_0
    SLICE_X86Y205        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.131     3.938 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_1__0/O
                         net (fo=5, routed)           0.218     4.156    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/p_0_in__0[1]
    SLICE_X86Y203        LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.150     4.306 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[3]_i_1__0/O
                         net (fo=6, routed)           0.200     4.506    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/D[1]
    SLICE_X86Y204        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.132     4.638 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/FSM_sequential_state_reg[1]_i_1__1/O
                         net (fo=37, routed)          0.934     5.572    sfp_1_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_crc_reg[31][0]
    SLICE_X91Y199        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.115     5.687 r  sfp_1_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_crc[18]_i_1__0/O
                         net (fo=1, routed)           0.029     5.716    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[31]_0[18]
    SLICE_X91Y199        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.812     7.541    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]_0
    SLICE_X91Y199        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[18]/C
                         clock pessimism              0.093     7.634    
                         clock uncertainty           -0.035     7.599    
    SLICE_X91Y199        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059     7.658    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[18]
  -------------------------------------------------------------------
                         required time                          7.658    
                         arrival time                          -5.716    
  -------------------------------------------------------------------
                         slack                                  1.942    

Slack (MET) :             1.946ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        4.348ns  (logic 1.001ns (23.022%)  route 3.347ns (76.978%))
  Logic Levels:           8  (LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.142ns = ( 7.542 - 6.400 ) 
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.968ns (routing 0.109ns, distribution 0.859ns)
  Clock Net Delay (Destination): 0.813ns (routing 0.093ns, distribution 0.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.968     1.365    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]_0
    SLICE_X90Y198        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y198        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     1.480 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[13]/Q
                         net (fo=11, routed)          0.844     2.324    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg_n_0_[13]
    SLICE_X86Y205        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.132     2.456 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_8__0/O
                         net (fo=2, routed)           0.394     2.850    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_8__0_n_0
    SLICE_X88Y205        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.070     2.920 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_7__0/O
                         net (fo=1, routed)           0.122     3.042    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_7__0_n_0
    SLICE_X88Y205        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.115     3.157 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_4__0/O
                         net (fo=3, routed)           0.378     3.535    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_4__0_n_0
    SLICE_X87Y205        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.116     3.651 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_2__0/O
                         net (fo=4, routed)           0.156     3.807    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_2__0_n_0
    SLICE_X86Y205        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.131     3.938 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_1__0/O
                         net (fo=5, routed)           0.218     4.156    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/p_0_in__0[1]
    SLICE_X86Y203        LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.150     4.306 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[3]_i_1__0/O
                         net (fo=6, routed)           0.200     4.506    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/D[1]
    SLICE_X86Y204        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.132     4.638 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/FSM_sequential_state_reg[1]_i_1__1/O
                         net (fo=37, routed)          1.006     5.644    sfp_1_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_crc_reg[31][0]
    SLICE_X91Y198        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.040     5.684 r  sfp_1_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_crc[17]_i_1__0/O
                         net (fo=1, routed)           0.029     5.713    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[31]_0[17]
    SLICE_X91Y198        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.813     7.542    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]_0
    SLICE_X91Y198        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[17]/C
                         clock pessimism              0.093     7.635    
                         clock uncertainty           -0.035     7.600    
    SLICE_X91Y198        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059     7.659    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[17]
  -------------------------------------------------------------------
                         required time                          7.659    
                         arrival time                          -5.713    
  -------------------------------------------------------------------
                         slack                                  1.946    

Slack (MET) :             1.947ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        4.347ns  (logic 1.002ns (23.050%)  route 3.345ns (76.950%))
  Logic Levels:           8  (LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.142ns = ( 7.542 - 6.400 ) 
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.968ns (routing 0.109ns, distribution 0.859ns)
  Clock Net Delay (Destination): 0.813ns (routing 0.093ns, distribution 0.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.968     1.365    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]_0
    SLICE_X90Y198        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y198        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     1.480 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[13]/Q
                         net (fo=11, routed)          0.844     2.324    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg_n_0_[13]
    SLICE_X86Y205        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.132     2.456 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_8__0/O
                         net (fo=2, routed)           0.394     2.850    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_8__0_n_0
    SLICE_X88Y205        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.070     2.920 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_7__0/O
                         net (fo=1, routed)           0.122     3.042    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_7__0_n_0
    SLICE_X88Y205        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.115     3.157 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_4__0/O
                         net (fo=3, routed)           0.378     3.535    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_4__0_n_0
    SLICE_X87Y205        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.116     3.651 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_2__0/O
                         net (fo=4, routed)           0.156     3.807    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_2__0_n_0
    SLICE_X86Y205        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.131     3.938 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_1__0/O
                         net (fo=5, routed)           0.218     4.156    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/p_0_in__0[1]
    SLICE_X86Y203        LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.150     4.306 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[3]_i_1__0/O
                         net (fo=6, routed)           0.200     4.506    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/D[1]
    SLICE_X86Y204        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.132     4.638 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/FSM_sequential_state_reg[1]_i_1__1/O
                         net (fo=37, routed)          1.006     5.644    sfp_1_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_crc_reg[31][0]
    SLICE_X91Y198        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.041     5.685 r  sfp_1_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_crc[16]_i_1__0/O
                         net (fo=1, routed)           0.027     5.712    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[31]_0[16]
    SLICE_X91Y198        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.813     7.542    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]_0
    SLICE_X91Y198        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[16]/C
                         clock pessimism              0.093     7.635    
                         clock uncertainty           -0.035     7.600    
    SLICE_X91Y198        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     7.659    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[16]
  -------------------------------------------------------------------
                         required time                          7.659    
                         arrival time                          -5.712    
  -------------------------------------------------------------------
                         slack                                  1.947    

Slack (MET) :             1.947ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        4.343ns  (logic 1.002ns (23.072%)  route 3.341ns (76.928%))
  Logic Levels:           8  (LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.138ns = ( 7.538 - 6.400 ) 
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.968ns (routing 0.109ns, distribution 0.859ns)
  Clock Net Delay (Destination): 0.809ns (routing 0.093ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.968     1.365    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]_0
    SLICE_X90Y198        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y198        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     1.480 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[13]/Q
                         net (fo=11, routed)          0.844     2.324    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg_n_0_[13]
    SLICE_X86Y205        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.132     2.456 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_8__0/O
                         net (fo=2, routed)           0.394     2.850    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_8__0_n_0
    SLICE_X88Y205        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.070     2.920 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_7__0/O
                         net (fo=1, routed)           0.122     3.042    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_7__0_n_0
    SLICE_X88Y205        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.115     3.157 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_4__0/O
                         net (fo=3, routed)           0.378     3.535    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_4__0_n_0
    SLICE_X87Y205        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.116     3.651 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_2__0/O
                         net (fo=4, routed)           0.156     3.807    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_2__0_n_0
    SLICE_X86Y205        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.131     3.938 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_1__0/O
                         net (fo=5, routed)           0.218     4.156    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/p_0_in__0[1]
    SLICE_X86Y203        LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.150     4.306 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[3]_i_1__0/O
                         net (fo=6, routed)           0.200     4.506    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/D[1]
    SLICE_X86Y204        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.132     4.638 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/FSM_sequential_state_reg[1]_i_1__1/O
                         net (fo=37, routed)          1.002     5.640    sfp_1_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_crc_reg[31][0]
    SLICE_X92Y198        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.041     5.681 r  sfp_1_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_crc[12]_i_1__0/O
                         net (fo=1, routed)           0.027     5.708    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[31]_0[12]
    SLICE_X92Y198        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.809     7.538    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]_0
    SLICE_X92Y198        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[12]/C
                         clock pessimism              0.093     7.631    
                         clock uncertainty           -0.035     7.596    
    SLICE_X92Y198        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     7.655    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[12]
  -------------------------------------------------------------------
                         required time                          7.655    
                         arrival time                          -5.708    
  -------------------------------------------------------------------
                         slack                                  1.947    

Slack (MET) :             1.995ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[18]/S
                            (rising edge-triggered cell FDSE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        4.154ns  (logic 0.760ns (18.296%)  route 3.394ns (81.704%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.140ns = ( 7.540 - 6.400 ) 
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.968ns (routing 0.109ns, distribution 0.859ns)
  Clock Net Delay (Destination): 0.811ns (routing 0.093ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.968     1.365    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]_0
    SLICE_X90Y198        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y198        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     1.480 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[13]/Q
                         net (fo=11, routed)          0.844     2.324    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg_n_0_[13]
    SLICE_X86Y205        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.132     2.456 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_8__0/O
                         net (fo=2, routed)           0.394     2.850    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_8__0_n_0
    SLICE_X88Y205        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.070     2.920 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_7__0/O
                         net (fo=1, routed)           0.122     3.042    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_7__0_n_0
    SLICE_X88Y205        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.115     3.157 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_4__0/O
                         net (fo=3, routed)           0.378     3.535    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_4__0_n_0
    SLICE_X87Y205        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.116     3.651 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_2__0/O
                         net (fo=4, routed)           0.156     3.807    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_2__0_n_0
    SLICE_X86Y205        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.131     3.938 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_1__0/O
                         net (fo=5, routed)           0.212     4.150    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/p_0_in__0[1]
    SLICE_X86Y203        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.040     4.190 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/i___105_i_1__0/O
                         net (fo=14, routed)          0.252     4.442    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxc_d0_reg[3]_0
    SLICE_X87Y204        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.041     4.483 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state[31]_i_1__1/O
                         net (fo=65, routed)          1.036     5.519    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3
    SLICE_X95Y200        FDSE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[18]/S
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.811     7.540    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]_0
    SLICE_X95Y200        FDSE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[18]/C
                         clock pessimism              0.093     7.633    
                         clock uncertainty           -0.035     7.598    
    SLICE_X95Y200        FDSE (Setup_AFF_SLICEL_C_S)
                                                     -0.084     7.514    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[18]
  -------------------------------------------------------------------
                         required time                          7.514    
                         arrival time                          -5.519    
  -------------------------------------------------------------------
                         slack                                  1.995    

Slack (MET) :             1.999ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[28]/S
                            (rising edge-triggered cell FDSE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        4.142ns  (logic 0.760ns (18.349%)  route 3.382ns (81.651%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns = ( 7.532 - 6.400 ) 
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.968ns (routing 0.109ns, distribution 0.859ns)
  Clock Net Delay (Destination): 0.803ns (routing 0.093ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.968     1.365    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]_0
    SLICE_X90Y198        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y198        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     1.480 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[13]/Q
                         net (fo=11, routed)          0.844     2.324    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg_n_0_[13]
    SLICE_X86Y205        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.132     2.456 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_8__0/O
                         net (fo=2, routed)           0.394     2.850    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_8__0_n_0
    SLICE_X88Y205        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.070     2.920 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_7__0/O
                         net (fo=1, routed)           0.122     3.042    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_7__0_n_0
    SLICE_X88Y205        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.115     3.157 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_4__0/O
                         net (fo=3, routed)           0.378     3.535    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_4__0_n_0
    SLICE_X87Y205        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.116     3.651 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_2__0/O
                         net (fo=4, routed)           0.156     3.807    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_2__0_n_0
    SLICE_X86Y205        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.131     3.938 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_1__0/O
                         net (fo=5, routed)           0.212     4.150    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/p_0_in__0[1]
    SLICE_X86Y203        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.040     4.190 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/i___105_i_1__0/O
                         net (fo=14, routed)          0.252     4.442    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxc_d0_reg[3]_0
    SLICE_X87Y204        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.041     4.483 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state[31]_i_1__1/O
                         net (fo=65, routed)          1.024     5.507    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3
    SLICE_X94Y201        FDSE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[28]/S
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.803     7.532    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]_0
    SLICE_X94Y201        FDSE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[28]/C
                         clock pessimism              0.093     7.625    
                         clock uncertainty           -0.035     7.590    
    SLICE_X94Y201        FDSE (Setup_DFF_SLICEM_C_S)
                                                     -0.084     7.506    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[28]
  -------------------------------------------------------------------
                         required time                          7.506    
                         arrival time                          -5.507    
  -------------------------------------------------------------------
                         slack                                  1.999    

Slack (MET) :             2.001ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        4.147ns  (logic 0.760ns (18.326%)  route 3.387ns (81.673%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.138ns = ( 7.538 - 6.400 ) 
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.968ns (routing 0.109ns, distribution 0.859ns)
  Clock Net Delay (Destination): 0.809ns (routing 0.093ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.968     1.365    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]_0
    SLICE_X90Y198        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y198        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     1.480 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[13]/Q
                         net (fo=11, routed)          0.844     2.324    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg_n_0_[13]
    SLICE_X86Y205        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.132     2.456 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_8__0/O
                         net (fo=2, routed)           0.394     2.850    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_8__0_n_0
    SLICE_X88Y205        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.070     2.920 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_7__0/O
                         net (fo=1, routed)           0.122     3.042    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_7__0_n_0
    SLICE_X88Y205        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.115     3.157 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_4__0/O
                         net (fo=3, routed)           0.378     3.535    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_4__0_n_0
    SLICE_X87Y205        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.116     3.651 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_2__0/O
                         net (fo=4, routed)           0.156     3.807    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_2__0_n_0
    SLICE_X86Y205        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.131     3.938 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_1__0/O
                         net (fo=5, routed)           0.212     4.150    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/p_0_in__0[1]
    SLICE_X86Y203        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.040     4.190 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/i___105_i_1__0/O
                         net (fo=14, routed)          0.252     4.442    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxc_d0_reg[3]_0
    SLICE_X87Y204        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.041     4.483 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state[31]_i_1__1/O
                         net (fo=65, routed)          1.029     5.512    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3
    SLICE_X94Y200        FDSE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.809     7.538    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]_0
    SLICE_X94Y200        FDSE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[5]/C
                         clock pessimism              0.093     7.631    
                         clock uncertainty           -0.035     7.596    
    SLICE_X94Y200        FDSE (Setup_EFF_SLICEM_C_S)
                                                     -0.083     7.513    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[5]
  -------------------------------------------------------------------
                         required time                          7.513    
                         arrival time                          -5.512    
  -------------------------------------------------------------------
                         slack                                  2.001    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/rx_adapter/m_axis_tdata_reg_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.094ns (67.626%)  route 0.045ns (32.374%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.669ns
    Source Clock Delay      (SCD):    0.530ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Net Delay (Source):      0.412ns (routing 0.059ns, distribution 0.353ns)
  Clock Net Delay (Destination): 0.504ns (routing 0.075ns, distribution 0.429ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.412     0.530    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]_0
    SLICE_X80Y206        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y206        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.579 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[37]/Q
                         net (fo=1, routed)           0.033     0.612    core_inst/sys/eth_dma_0/rx_adapt_axis_tdata[37]
    SLICE_X80Y206        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.045     0.657 r  core_inst/sys/eth_dma_0/i___205/O
                         net (fo=1, routed)           0.012     0.669    core_inst/sys/eth_dma_0/rx_adapter/m_axis_tdata_reg_reg[37]_0
    SLICE_X80Y206        FDRE                                         r  core_inst/sys/eth_dma_0/rx_adapter/m_axis_tdata_reg_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.504     0.669    core_inst/sys/eth_dma_0/rx_adapter/m_axis_tuser_reg_reg[0]_2
    SLICE_X80Y206        FDRE                                         r  core_inst/sys/eth_dma_0/rx_adapter/m_axis_tdata_reg_reg[37]/C
                         clock pessimism             -0.098     0.571    
    SLICE_X80Y206        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     0.627    core_inst/sys/eth_dma_0/rx_adapter/m_axis_tdata_reg_reg[37]
  -------------------------------------------------------------------
                         required time                         -0.627    
                         arrival time                           0.669    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_0/rx_adapter/m_axis_tdata_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/rx_fifo/mem_reg_0/DINADIN[2]
                            (rising edge-triggered cell RAMB36E2 clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.048ns (19.512%)  route 0.198ns (80.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.775ns
    Source Clock Delay      (SCD):    0.534ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Net Delay (Source):      0.416ns (routing 0.059ns, distribution 0.357ns)
  Clock Net Delay (Destination): 0.610ns (routing 0.075ns, distribution 0.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.416     0.534    core_inst/sys/eth_dma_0/rx_adapter/m_axis_tuser_reg_reg[0]_2
    SLICE_X80Y205        FDRE                                         r  core_inst/sys/eth_dma_0/rx_adapter/m_axis_tdata_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y205        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     0.582 r  core_inst/sys/eth_dma_0/rx_adapter/m_axis_tdata_reg_reg[2]/Q
                         net (fo=1, routed)           0.198     0.780    core_inst/sys/eth_dma_0/rx_fifo/s_axis[2]
    RAMB36_X7Y41         RAMB36E2                                     r  core_inst/sys/eth_dma_0/rx_fifo/mem_reg_0/DINADIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.610     0.775    core_inst/sys/eth_dma_0/rx_fifo/mem_reg_0_4
    RAMB36_X7Y41         RAMB36E2                                     r  core_inst/sys/eth_dma_0/rx_fifo/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.069     0.706    
    RAMB36_X7Y41         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[2])
                                                      0.029     0.735    core_inst/sys/eth_dma_0/rx_fifo/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           0.780    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 sfp_1_phy_inst/eth_phy_10g_rx_inst/scrambler_state_reg_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.094ns (65.278%)  route 0.050ns (34.722%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.685ns
    Source Clock Delay      (SCD):    0.544ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Net Delay (Source):      0.426ns (routing 0.059ns, distribution 0.367ns)
  Clock Net Delay (Destination): 0.520ns (routing 0.075ns, distribution 0.445ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.426     0.544    sfp_1_phy_inst/eth_phy_10g_rx_inst/CLK
    SLICE_X93Y188        FDRE                                         r  sfp_1_phy_inst/eth_phy_10g_rx_inst/scrambler_state_reg_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y188        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.593 r  sfp_1_phy_inst/eth_phy_10g_rx_inst/scrambler_state_reg_reg[37]/Q
                         net (fo=2, routed)           0.034     0.627    sfp_1_phy_inst/eth_phy_10g_rx_inst/descrambler_inst/Q[37]
    SLICE_X93Y188        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.045     0.672 r  sfp_1_phy_inst/eth_phy_10g_rx_inst/descrambler_inst/encoded_rx_data_reg[18]_i_1/O
                         net (fo=1, routed)           0.016     0.688    sfp_1_phy_inst/eth_phy_10g_rx_inst/descrambled_rx_data[18]
    SLICE_X93Y188        FDRE                                         r  sfp_1_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.520     0.685    sfp_1_phy_inst/eth_phy_10g_rx_inst/CLK
    SLICE_X93Y188        FDRE                                         r  sfp_1_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[18]/C
                         clock pessimism             -0.100     0.585    
    SLICE_X93Y188        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.641    sfp_1_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.641    
                         arrival time                           0.688    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/rx_adapter/m_axis_tdata_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.094ns (65.278%)  route 0.050ns (34.722%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.671ns
    Source Clock Delay      (SCD):    0.532ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Net Delay (Source):      0.414ns (routing 0.059ns, distribution 0.355ns)
  Clock Net Delay (Destination): 0.506ns (routing 0.075ns, distribution 0.431ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.414     0.532    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]_0
    SLICE_X80Y205        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y205        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.581 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]/Q
                         net (fo=1, routed)           0.035     0.616    core_inst/sys/eth_dma_0/rx_adapt_axis_tdata[0]
    SLICE_X80Y205        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.045     0.661 r  core_inst/sys/eth_dma_0/i___178/O
                         net (fo=1, routed)           0.015     0.676    core_inst/sys/eth_dma_0/rx_adapter/m_axis_tdata_reg_reg[0]_0
    SLICE_X80Y205        FDRE                                         r  core_inst/sys/eth_dma_0/rx_adapter/m_axis_tdata_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.506     0.671    core_inst/sys/eth_dma_0/rx_adapter/m_axis_tuser_reg_reg[0]_2
    SLICE_X80Y205        FDRE                                         r  core_inst/sys/eth_dma_0/rx_adapter/m_axis_tdata_reg_reg[0]/C
                         clock pessimism             -0.098     0.573    
    SLICE_X80Y205        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     0.629    core_inst/sys/eth_dma_0/rx_adapter/m_axis_tdata_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.629    
                         arrival time                           0.676    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/rx_adapter/m_axis_tdata_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.094ns (65.278%)  route 0.050ns (34.722%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.673ns
    Source Clock Delay      (SCD):    0.533ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      0.415ns (routing 0.059ns, distribution 0.356ns)
  Clock Net Delay (Destination): 0.508ns (routing 0.075ns, distribution 0.433ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.415     0.533    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]_0
    SLICE_X80Y204        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y204        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.582 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[31]/Q
                         net (fo=1, routed)           0.034     0.616    core_inst/sys/eth_dma_0/rx_adapt_axis_tdata[31]
    SLICE_X80Y204        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.045     0.661 r  core_inst/sys/eth_dma_0/i___147/O
                         net (fo=1, routed)           0.016     0.677    core_inst/sys/eth_dma_0/rx_adapter/m_axis_tdata_reg_reg[31]_0
    SLICE_X80Y204        FDRE                                         r  core_inst/sys/eth_dma_0/rx_adapter/m_axis_tdata_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.508     0.673    core_inst/sys/eth_dma_0/rx_adapter/m_axis_tuser_reg_reg[0]_2
    SLICE_X80Y204        FDRE                                         r  core_inst/sys/eth_dma_0/rx_adapter/m_axis_tdata_reg_reg[31]/C
                         clock pessimism             -0.099     0.574    
    SLICE_X80Y204        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.630    core_inst/sys/eth_dma_0/rx_adapter/m_axis_tdata_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.630    
                         arrival time                           0.677    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 sfp_1_phy_inst/eth_phy_10g_rx_inst/scrambler_state_reg_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.094ns (65.278%)  route 0.050ns (34.722%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.684ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Net Delay (Source):      0.425ns (routing 0.059ns, distribution 0.366ns)
  Clock Net Delay (Destination): 0.519ns (routing 0.075ns, distribution 0.444ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.425     0.543    sfp_1_phy_inst/eth_phy_10g_rx_inst/CLK
    SLICE_X95Y191        FDRE                                         r  sfp_1_phy_inst/eth_phy_10g_rx_inst/scrambler_state_reg_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y191        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.592 r  sfp_1_phy_inst/eth_phy_10g_rx_inst/scrambler_state_reg_reg[32]/Q
                         net (fo=2, routed)           0.034     0.626    sfp_1_phy_inst/eth_phy_10g_rx_inst/descrambler_inst/Q[32]
    SLICE_X95Y191        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.045     0.671 r  sfp_1_phy_inst/eth_phy_10g_rx_inst/descrambler_inst/encoded_rx_data_reg[13]_i_1/O
                         net (fo=1, routed)           0.016     0.687    sfp_1_phy_inst/eth_phy_10g_rx_inst/descrambled_rx_data[13]
    SLICE_X95Y191        FDRE                                         r  sfp_1_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.519     0.684    sfp_1_phy_inst/eth_phy_10g_rx_inst/CLK
    SLICE_X95Y191        FDRE                                         r  sfp_1_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[13]/C
                         clock pessimism             -0.100     0.584    
    SLICE_X95Y191        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.640    sfp_1_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.640    
                         arrival time                           0.687    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/rx_adapter/m_axis_tdata_reg_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.094ns (64.828%)  route 0.051ns (35.172%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.672ns
    Source Clock Delay      (SCD):    0.534ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Net Delay (Source):      0.416ns (routing 0.059ns, distribution 0.357ns)
  Clock Net Delay (Destination): 0.507ns (routing 0.075ns, distribution 0.432ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.416     0.534    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]_0
    SLICE_X79Y205        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y205        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     0.583 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[34]/Q
                         net (fo=1, routed)           0.035     0.618    core_inst/sys/eth_dma_0/rx_adapt_axis_tdata[34]
    SLICE_X79Y205        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.045     0.663 r  core_inst/sys/eth_dma_0/i___208/O
                         net (fo=1, routed)           0.016     0.679    core_inst/sys/eth_dma_0/rx_adapter/m_axis_tdata_reg_reg[34]_0
    SLICE_X79Y205        FDRE                                         r  core_inst/sys/eth_dma_0/rx_adapter/m_axis_tdata_reg_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.507     0.672    core_inst/sys/eth_dma_0/rx_adapter/m_axis_tuser_reg_reg[0]_2
    SLICE_X79Y205        FDRE                                         r  core_inst/sys/eth_dma_0/rx_adapter/m_axis_tdata_reg_reg[34]/C
                         clock pessimism             -0.098     0.574    
    SLICE_X79Y205        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056     0.630    core_inst/sys/eth_dma_0/rx_adapter/m_axis_tdata_reg_reg[34]
  -------------------------------------------------------------------
                         required time                         -0.630    
                         arrival time                           0.679    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/swap_rxd_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.094ns (64.384%)  route 0.052ns (35.616%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.679ns
    Source Clock Delay      (SCD):    0.539ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      0.421ns (routing 0.059ns, distribution 0.362ns)
  Clock Net Delay (Destination): 0.514ns (routing 0.075ns, distribution 0.439ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.421     0.539    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]_0
    SLICE_X90Y198        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/swap_rxd_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y198        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.588 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/swap_rxd_reg[10]/Q
                         net (fo=2, routed)           0.037     0.625    sfp_1_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_d0_reg[31][10]
    SLICE_X90Y198        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.045     0.670 r  sfp_1_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_d0[10]_i_1__0/O
                         net (fo=1, routed)           0.015     0.685    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_3[10]
    SLICE_X90Y198        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.514     0.679    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]_0
    SLICE_X90Y198        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[10]/C
                         clock pessimism             -0.099     0.580    
    SLICE_X90Y198        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     0.636    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           0.685    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/swap_rxd_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.094ns (64.384%)  route 0.052ns (35.616%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.671ns
    Source Clock Delay      (SCD):    0.532ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Net Delay (Source):      0.414ns (routing 0.059ns, distribution 0.355ns)
  Clock Net Delay (Destination): 0.506ns (routing 0.075ns, distribution 0.431ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.414     0.532    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]_0
    SLICE_X90Y205        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/swap_rxd_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y205        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.581 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/swap_rxd_reg[15]/Q
                         net (fo=2, routed)           0.037     0.618    sfp_1_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_d0_reg[31][15]
    SLICE_X90Y205        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.045     0.663 r  sfp_1_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_d0[15]_i_1__0/O
                         net (fo=1, routed)           0.015     0.678    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_3[15]
    SLICE_X90Y205        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.506     0.671    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]_0
    SLICE_X90Y205        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[15]/C
                         clock pessimism             -0.098     0.573    
    SLICE_X90Y205        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     0.629    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.629    
                         arrival time                           0.678    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/swap_rxd_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.094ns (64.384%)  route 0.052ns (35.616%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.673ns
    Source Clock Delay      (SCD):    0.533ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      0.415ns (routing 0.059ns, distribution 0.356ns)
  Clock Net Delay (Destination): 0.508ns (routing 0.075ns, distribution 0.433ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.415     0.533    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]_0
    SLICE_X90Y204        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/swap_rxd_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y204        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.582 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/swap_rxd_reg[25]/Q
                         net (fo=2, routed)           0.037     0.619    sfp_1_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_d0_reg[31][25]
    SLICE_X90Y204        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.045     0.664 r  sfp_1_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_d0[25]_i_1__0/O
                         net (fo=1, routed)           0.015     0.679    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_3[25]
    SLICE_X90Y204        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.508     0.673    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]_0
    SLICE_X90Y204        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[25]/C
                         clock pessimism             -0.099     0.574    
    SLICE_X90Y204        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     0.630    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.630    
                         arrival time                           0.679    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gt_rxusrclk2_0
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { genblk1[0].bufg_gt_rx_usrclk2_0_inst/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.709         6.400       4.691      RAMB36_X7Y41         core_inst/sys/eth_dma_0/rx_fifo/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK       n/a                     1.709         6.400       4.691      RAMB18_X9Y80         core_inst/sys/eth_dma_0/rx_fifo/mem_reg_1/CLKBWRCLK
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X95Y190        sfp_1_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[0]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X93Y187        sfp_1_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[10]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X91Y188        sfp_1_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[11]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X92Y188        sfp_1_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[12]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X95Y191        sfp_1_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[13]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X95Y188        sfp_1_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[14]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X95Y189        sfp_1_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[15]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X94Y189        sfp_1_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[16]/C
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X7Y41         core_inst/sys/eth_dma_0/rx_fifo/mem_reg_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB18_X9Y80         core_inst/sys/eth_dma_0/rx_fifo/mem_reg_1/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB18_X9Y80         core_inst/sys/eth_dma_0/rx_fifo/mem_reg_1/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X7Y41         core_inst/sys/eth_dma_0/rx_fifo/mem_reg_0/CLKBWRCLK
Low Pulse Width   Slow    FDSE/C                   n/a                     0.275         3.200       2.925      SLICE_X94Y199        core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[17]/C
Low Pulse Width   Slow    FDSE/C                   n/a                     0.275         3.200       2.925      SLICE_X95Y199        core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[21]/C
Low Pulse Width   Slow    FDSE/C                   n/a                     0.275         3.200       2.925      SLICE_X87Y207        core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state_reg[19]/C
Low Pulse Width   Slow    FDSE/C                   n/a                     0.275         3.200       2.925      SLICE_X88Y208        core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state_reg[27]/C
Low Pulse Width   Slow    FDSE/C                   n/a                     0.275         3.200       2.925      SLICE_X88Y208        core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state_reg[28]/C
Low Pulse Width   Slow    FDSE/C                   n/a                     0.275         3.200       2.925      SLICE_X88Y208        core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state_reg[4]/C
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X7Y41         core_inst/sys/eth_dma_0/rx_fifo/mem_reg_0/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB18_X9Y80         core_inst/sys/eth_dma_0/rx_fifo/mem_reg_1/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X7Y41         core_inst/sys/eth_dma_0/rx_fifo/mem_reg_0/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB18_X9Y80         core_inst/sys/eth_dma_0/rx_fifo/mem_reg_1/CLKBWRCLK
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X95Y190        sfp_1_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X91Y188        sfp_1_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X91Y188        sfp_1_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X92Y188        sfp_1_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X95Y191        sfp_1_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[13]/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X94Y189        sfp_1_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[16]/C
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  0.882         0.120       0.762      GTHE3_CHANNEL_X0Y12  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  1.005         0.186       0.819      GTHE3_CHANNEL_X0Y12  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_out[1]
  To Clock:  rxoutclk_out[1]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.339ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_out[1]
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y84        genblk1[1].bufg_gt_rx_usrclk2_0_inst/I
Min Period        n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y85        genblk1[1].bufg_gt_rx_usrclk_0_inst/I
Min Period        n/a     FDCE/C                  n/a                      0.550         3.200       2.650      SLICE_X99Y238        genblk1[1].gt_userclk_rx_active_reg[1]/C
Low Pulse Width   Fast    FDCE/C                  n/a                      0.275         1.600       1.325      SLICE_X99Y238        genblk1[1].gt_userclk_rx_active_reg[1]/C
Low Pulse Width   Slow    FDCE/C                  n/a                      0.275         1.600       1.325      SLICE_X99Y238        genblk1[1].gt_userclk_rx_active_reg[1]/C
High Pulse Width  Slow    FDCE/C                  n/a                      0.275         1.600       1.325      SLICE_X99Y238        genblk1[1].gt_userclk_rx_active_reg[1]/C
High Pulse Width  Fast    FDCE/C                  n/a                      0.275         1.600       1.325      SLICE_X99Y238        genblk1[1].gt_userclk_rx_active_reg[1]/C
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.516         0.177       0.339      GTHE3_CHANNEL_X0Y13  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.519         0.113       0.406      GTHE3_CHANNEL_X0Y13  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  gt_rxusrclk2_1
  To Clock:  gt_rxusrclk2_1

Setup :            0  Failing Endpoints,  Worst Slack        1.377ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.772ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.377ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        4.933ns  (logic 1.110ns (22.502%)  route 3.823ns (77.498%))
  Logic Levels:           8  (LUT4=1 LUT6=7)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.137ns = ( 7.537 - 6.400 ) 
    Source Clock Delay      (SCD):    1.343ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.946ns (routing 0.109ns, distribution 0.837ns)
  Clock Net Delay (Destination): 0.808ns (routing 0.093ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[1]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.946     1.343    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/CLK
    SLICE_X84Y229        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y229        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.457 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=152, routed)         1.093     2.550    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/state_reg[1]
    SLICE_X91Y233        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.093     2.643 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3[28]_i_7/O
                         net (fo=5, routed)           0.658     3.301    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_32/crc_state3_reg[19]
    SLICE_X86Y233        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.070     3.371 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_32/i_/crc_state3[28]_i_4/O
                         net (fo=7, routed)           0.242     3.613    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_32/i_/crc_state3[28]_i_4_n_0
    SLICE_X87Y233        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.172     3.785 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_32/i_/crc_state3[30]_i_4/O
                         net (fo=5, routed)           0.245     4.030    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_32_n_42
    SLICE_X87Y236        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.189     4.219 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_108/O
                         net (fo=1, routed)           0.388     4.607    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_108_n_0
    SLICE_X88Y236        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.185     4.792 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_31/O
                         net (fo=1, routed)           0.494     5.286    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_31_n_0
    SLICE_X87Y235        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.132     5.418 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_11/O
                         net (fo=1, routed)           0.473     5.891    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_11_n_0
    SLICE_X83Y229        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.040     5.931 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_2/O
                         net (fo=1, routed)           0.201     6.132    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_2_n_0
    SLICE_X83Y227        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.115     6.247 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_1/O
                         net (fo=1, routed)           0.029     6.276    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_next
    SLICE_X83Y227        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.808     7.537    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/CLK
    SLICE_X83Y227        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg/C
                         clock pessimism              0.092     7.629    
                         clock uncertainty           -0.035     7.594    
    SLICE_X83Y227        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059     7.653    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg
  -------------------------------------------------------------------
                         required time                          7.653    
                         arrival time                          -6.276    
  -------------------------------------------------------------------
                         slack                                  1.377    

Slack (MET) :             1.762ns  (required time - arrival time)
  Source:                 sfp_2_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg_reg[43]/D
                            (rising edge-triggered cell FDSE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        4.536ns  (logic 0.605ns (13.338%)  route 3.931ns (86.662%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.131ns = ( 7.531 - 6.400 ) 
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.951ns (routing 0.109ns, distribution 0.842ns)
  Clock Net Delay (Destination): 0.802ns (routing 0.093ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[1]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.951     1.348    sfp_2_phy_inst/eth_phy_10g_rx_inst/CLK
    SLICE_X98Y222        FDRE                                         r  sfp_2_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y222        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     1.465 r  sfp_2_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[2]/Q
                         net (fo=28, routed)          1.473     2.938    sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg_reg[63]_0[2]
    SLICE_X85Y224        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.072     3.010 f  sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg[56]_i_15__0/O
                         net (fo=1, routed)           0.347     3.357    sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg[56]_i_15__0_n_0
    SLICE_X85Y224        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.069     3.426 r  sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg[56]_i_8__0/O
                         net (fo=117, routed)         1.861     5.287    sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg[56]_i_8__0_n_0
    SLICE_X96Y227        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.174     5.461 r  sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg[43]_i_2__0/O
                         net (fo=1, routed)           0.224     5.685    sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg[43]_i_2__0_n_0
    SLICE_X95Y227        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.173     5.858 r  sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg[43]_i_1__0/O
                         net (fo=1, routed)           0.026     5.884    sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg[43]_i_1__0_n_0
    SLICE_X95Y227        FDSE                                         r  sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.802     7.531    sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/CLK
    SLICE_X95Y227        FDSE                                         r  sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg_reg[43]/C
                         clock pessimism              0.092     7.623    
                         clock uncertainty           -0.035     7.588    
    SLICE_X95Y227        FDSE (Setup_BFF_SLICEL_C_D)
                                                      0.058     7.646    sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg_reg[43]
  -------------------------------------------------------------------
                         required time                          7.646    
                         arrival time                          -5.884    
  -------------------------------------------------------------------
                         slack                                  1.762    

Slack (MET) :             1.884ns  (required time - arrival time)
  Source:                 sfp_2_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        4.420ns  (logic 0.490ns (11.086%)  route 3.930ns (88.914%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.136ns = ( 7.536 - 6.400 ) 
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.951ns (routing 0.109ns, distribution 0.842ns)
  Clock Net Delay (Destination): 0.807ns (routing 0.093ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[1]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.951     1.348    sfp_2_phy_inst/eth_phy_10g_rx_inst/CLK
    SLICE_X98Y222        FDRE                                         r  sfp_2_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y222        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     1.465 r  sfp_2_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[2]/Q
                         net (fo=28, routed)          1.473     2.938    sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg_reg[63]_0[2]
    SLICE_X85Y224        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.072     3.010 r  sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg[56]_i_15__0/O
                         net (fo=1, routed)           0.347     3.357    sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg[56]_i_15__0_n_0
    SLICE_X85Y224        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.069     3.426 f  sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg[56]_i_8__0/O
                         net (fo=117, routed)         1.933     5.359    sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg[56]_i_8__0_n_0
    SLICE_X94Y226        LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.192     5.551 r  sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg[40]_i_3__0/O
                         net (fo=1, routed)           0.148     5.699    sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg[40]_i_3__0_n_0
    SLICE_X93Y226        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.040     5.739 r  sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg[40]_i_1__0/O
                         net (fo=1, routed)           0.029     5.768    sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_next[40]
    SLICE_X93Y226        FDRE                                         r  sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.807     7.536    sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/CLK
    SLICE_X93Y226        FDRE                                         r  sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg_reg[40]/C
                         clock pessimism              0.092     7.628    
                         clock uncertainty           -0.035     7.593    
    SLICE_X93Y226        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059     7.652    sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg_reg[40]
  -------------------------------------------------------------------
                         required time                          7.652    
                         arrival time                          -5.768    
  -------------------------------------------------------------------
                         slack                                  1.884    

Slack (MET) :             1.915ns  (required time - arrival time)
  Source:                 sfp_2_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg_reg[42]/D
                            (rising edge-triggered cell FDSE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 0.604ns (13.762%)  route 3.785ns (86.238%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.137ns = ( 7.537 - 6.400 ) 
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.951ns (routing 0.109ns, distribution 0.842ns)
  Clock Net Delay (Destination): 0.808ns (routing 0.093ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[1]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.951     1.348    sfp_2_phy_inst/eth_phy_10g_rx_inst/CLK
    SLICE_X98Y222        FDRE                                         r  sfp_2_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y222        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     1.465 r  sfp_2_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[2]/Q
                         net (fo=28, routed)          1.473     2.938    sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg_reg[63]_0[2]
    SLICE_X85Y224        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.072     3.010 f  sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg[56]_i_15__0/O
                         net (fo=1, routed)           0.347     3.357    sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg[56]_i_15__0_n_0
    SLICE_X85Y224        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.069     3.426 r  sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg[56]_i_8__0/O
                         net (fo=117, routed)         1.726     5.152    sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg[56]_i_8__0_n_0
    SLICE_X92Y225        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.173     5.325 r  sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg[42]_i_2__0/O
                         net (fo=1, routed)           0.213     5.538    sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg[42]_i_2__0_n_0
    SLICE_X92Y225        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.173     5.711 r  sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg[42]_i_1__0/O
                         net (fo=1, routed)           0.026     5.737    sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg[42]_i_1__0_n_0
    SLICE_X92Y225        FDSE                                         r  sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.808     7.537    sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/CLK
    SLICE_X92Y225        FDSE                                         r  sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg_reg[42]/C
                         clock pessimism              0.092     7.629    
                         clock uncertainty           -0.035     7.594    
    SLICE_X92Y225        FDSE (Setup_BFF_SLICEL_C_D)
                                                      0.058     7.652    sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg_reg[42]
  -------------------------------------------------------------------
                         required time                          7.652    
                         arrival time                          -5.737    
  -------------------------------------------------------------------
                         slack                                  1.915    

Slack (MET) :             1.918ns  (required time - arrival time)
  Source:                 sfp_2_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg_reg[55]/D
                            (rising edge-triggered cell FDSE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        4.379ns  (logic 0.413ns (9.431%)  route 3.966ns (90.569%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.129ns = ( 7.529 - 6.400 ) 
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.951ns (routing 0.109ns, distribution 0.842ns)
  Clock Net Delay (Destination): 0.800ns (routing 0.093ns, distribution 0.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[1]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.951     1.348    sfp_2_phy_inst/eth_phy_10g_rx_inst/CLK
    SLICE_X98Y222        FDRE                                         r  sfp_2_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y222        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     1.465 r  sfp_2_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[2]/Q
                         net (fo=28, routed)          1.473     2.938    sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg_reg[63]_0[2]
    SLICE_X85Y224        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.072     3.010 f  sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg[56]_i_15__0/O
                         net (fo=1, routed)           0.347     3.357    sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg[56]_i_15__0_n_0
    SLICE_X85Y224        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.069     3.426 r  sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg[56]_i_8__0/O
                         net (fo=117, routed)         1.997     5.423    sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg[56]_i_8__0_n_0
    SLICE_X97Y225        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.040     5.463 r  sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg[55]_i_3__0/O
                         net (fo=1, routed)           0.122     5.585    sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg[55]_i_3__0_n_0
    SLICE_X97Y225        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.115     5.700 r  sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg[55]_i_1__0/O
                         net (fo=1, routed)           0.027     5.727    sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg[55]_i_1__0_n_0
    SLICE_X97Y225        FDSE                                         r  sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.800     7.529    sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/CLK
    SLICE_X97Y225        FDSE                                         r  sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg_reg[55]/C
                         clock pessimism              0.092     7.621    
                         clock uncertainty           -0.035     7.586    
    SLICE_X97Y225        FDSE (Setup_DFF_SLICEL_C_D)
                                                      0.059     7.645    sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg_reg[55]
  -------------------------------------------------------------------
                         required time                          7.645    
                         arrival time                          -5.727    
  -------------------------------------------------------------------
                         slack                                  1.918    

Slack (MET) :             1.922ns  (required time - arrival time)
  Source:                 sfp_2_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg_reg[39]/D
                            (rising edge-triggered cell FDSE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        4.378ns  (logic 0.547ns (12.494%)  route 3.831ns (87.506%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.131ns = ( 7.531 - 6.400 ) 
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.951ns (routing 0.109ns, distribution 0.842ns)
  Clock Net Delay (Destination): 0.802ns (routing 0.093ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[1]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.951     1.348    sfp_2_phy_inst/eth_phy_10g_rx_inst/CLK
    SLICE_X98Y222        FDRE                                         r  sfp_2_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y222        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     1.465 r  sfp_2_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[2]/Q
                         net (fo=28, routed)          1.473     2.938    sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg_reg[63]_0[2]
    SLICE_X85Y224        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.072     3.010 f  sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg[56]_i_15__0/O
                         net (fo=1, routed)           0.347     3.357    sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg[56]_i_15__0_n_0
    SLICE_X85Y224        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.069     3.426 r  sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg[56]_i_8__0/O
                         net (fo=117, routed)         1.858     5.284    sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg[56]_i_8__0_n_0
    SLICE_X96Y227        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.173     5.457 r  sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg[39]_i_3__0/O
                         net (fo=1, routed)           0.126     5.583    sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg[39]_i_3__0_n_0
    SLICE_X96Y227        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     5.699 r  sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg[39]_i_1__0/O
                         net (fo=1, routed)           0.027     5.726    sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg[39]_i_1__0_n_0
    SLICE_X96Y227        FDSE                                         r  sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.802     7.531    sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/CLK
    SLICE_X96Y227        FDSE                                         r  sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg_reg[39]/C
                         clock pessimism              0.092     7.623    
                         clock uncertainty           -0.035     7.588    
    SLICE_X96Y227        FDSE (Setup_HFF_SLICEL_C_D)
                                                      0.060     7.648    sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg_reg[39]
  -------------------------------------------------------------------
                         required time                          7.648    
                         arrival time                          -5.726    
  -------------------------------------------------------------------
                         slack                                  1.922    

Slack (MET) :             1.936ns  (required time - arrival time)
  Source:                 sfp_2_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg_reg[49]/D
                            (rising edge-triggered cell FDSE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        4.400ns  (logic 0.506ns (11.500%)  route 3.894ns (88.500%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.123ns = ( 7.523 - 6.400 ) 
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.951ns (routing 0.109ns, distribution 0.842ns)
  Clock Net Delay (Destination): 0.794ns (routing 0.093ns, distribution 0.701ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[1]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.951     1.348    sfp_2_phy_inst/eth_phy_10g_rx_inst/CLK
    SLICE_X98Y222        FDRE                                         r  sfp_2_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y222        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     1.465 r  sfp_2_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[2]/Q
                         net (fo=28, routed)          1.473     2.938    sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg_reg[63]_0[2]
    SLICE_X85Y224        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.072     3.010 f  sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg[56]_i_15__0/O
                         net (fo=1, routed)           0.347     3.357    sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg[56]_i_15__0_n_0
    SLICE_X85Y224        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.069     3.426 r  sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg[56]_i_8__0/O
                         net (fo=117, routed)         1.927     5.353    sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg[56]_i_8__0_n_0
    SLICE_X98Y225        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.132     5.485 r  sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg[49]_i_2__0/O
                         net (fo=1, routed)           0.120     5.605    sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg[49]_i_2__0_n_0
    SLICE_X98Y225        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     5.721 r  sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg[49]_i_1__0/O
                         net (fo=1, routed)           0.027     5.748    sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg[49]_i_1__0_n_0
    SLICE_X98Y225        FDSE                                         r  sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.794     7.523    sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/CLK
    SLICE_X98Y225        FDSE                                         r  sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg_reg[49]/C
                         clock pessimism              0.137     7.660    
                         clock uncertainty           -0.035     7.624    
    SLICE_X98Y225        FDSE (Setup_HFF_SLICEL_C_D)
                                                      0.060     7.684    sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg_reg[49]
  -------------------------------------------------------------------
                         required time                          7.684    
                         arrival time                          -5.748    
  -------------------------------------------------------------------
                         slack                                  1.936    

Slack (MET) :             1.970ns  (required time - arrival time)
  Source:                 sfp_2_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg_reg[44]/D
                            (rising edge-triggered cell FDSE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        4.331ns  (logic 0.484ns (11.175%)  route 3.847ns (88.825%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.133ns = ( 7.533 - 6.400 ) 
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.951ns (routing 0.109ns, distribution 0.842ns)
  Clock Net Delay (Destination): 0.804ns (routing 0.093ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[1]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.951     1.348    sfp_2_phy_inst/eth_phy_10g_rx_inst/CLK
    SLICE_X98Y222        FDRE                                         r  sfp_2_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y222        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     1.465 r  sfp_2_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[2]/Q
                         net (fo=28, routed)          1.473     2.938    sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg_reg[63]_0[2]
    SLICE_X85Y224        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.072     3.010 f  sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg[56]_i_15__0/O
                         net (fo=1, routed)           0.347     3.357    sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg[56]_i_15__0_n_0
    SLICE_X85Y224        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.069     3.426 r  sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg[56]_i_8__0/O
                         net (fo=117, routed)         1.866     5.292    sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg[56]_i_8__0_n_0
    SLICE_X97Y227        LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.185     5.477 r  sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg[44]_i_2__0/O
                         net (fo=1, routed)           0.134     5.611    sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg[44]_i_2__0_n_0
    SLICE_X96Y227        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.041     5.652 r  sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg[44]_i_1__0/O
                         net (fo=1, routed)           0.027     5.679    sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg[44]_i_1__0_n_0
    SLICE_X96Y227        FDSE                                         r  sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.804     7.533    sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/CLK
    SLICE_X96Y227        FDSE                                         r  sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg_reg[44]/C
                         clock pessimism              0.092     7.625    
                         clock uncertainty           -0.035     7.590    
    SLICE_X96Y227        FDSE (Setup_DFF_SLICEL_C_D)
                                                      0.059     7.649    sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg_reg[44]
  -------------------------------------------------------------------
                         required time                          7.649    
                         arrival time                          -5.679    
  -------------------------------------------------------------------
                         slack                                  1.970    

Slack (MET) :             2.004ns  (required time - arrival time)
  Source:                 sfp_2_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg_reg[54]/D
                            (rising edge-triggered cell FDSE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        4.290ns  (logic 0.579ns (13.497%)  route 3.711ns (86.503%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.126ns = ( 7.526 - 6.400 ) 
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.951ns (routing 0.109ns, distribution 0.842ns)
  Clock Net Delay (Destination): 0.797ns (routing 0.093ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[1]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.951     1.348    sfp_2_phy_inst/eth_phy_10g_rx_inst/CLK
    SLICE_X98Y222        FDRE                                         r  sfp_2_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y222        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     1.465 r  sfp_2_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[2]/Q
                         net (fo=28, routed)          1.473     2.938    sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg_reg[63]_0[2]
    SLICE_X85Y224        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.072     3.010 f  sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg[56]_i_15__0/O
                         net (fo=1, routed)           0.347     3.357    sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg[56]_i_15__0_n_0
    SLICE_X85Y224        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.069     3.426 r  sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg[56]_i_8__0/O
                         net (fo=117, routed)         1.795     5.221    sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg[56]_i_8__0_n_0
    SLICE_X96Y226        LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.189     5.410 r  sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg[54]_i_2__0/O
                         net (fo=1, routed)           0.069     5.479    sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg[54]_i_2__0_n_0
    SLICE_X96Y226        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.132     5.611 r  sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg[54]_i_1__0/O
                         net (fo=1, routed)           0.027     5.638    sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg[54]_i_1__0_n_0
    SLICE_X96Y226        FDSE                                         r  sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.797     7.526    sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/CLK
    SLICE_X96Y226        FDSE                                         r  sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg_reg[54]/C
                         clock pessimism              0.092     7.618    
                         clock uncertainty           -0.035     7.583    
    SLICE_X96Y226        FDSE (Setup_DFF_SLICEL_C_D)
                                                      0.059     7.642    sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg_reg[54]
  -------------------------------------------------------------------
                         required time                          7.642    
                         arrival time                          -5.638    
  -------------------------------------------------------------------
                         slack                                  2.004    

Slack (MET) :             2.014ns  (required time - arrival time)
  Source:                 sfp_2_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        4.283ns  (logic 0.489ns (11.417%)  route 3.794ns (88.583%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.128ns = ( 7.528 - 6.400 ) 
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.951ns (routing 0.109ns, distribution 0.842ns)
  Clock Net Delay (Destination): 0.799ns (routing 0.093ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[1]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.951     1.348    sfp_2_phy_inst/eth_phy_10g_rx_inst/CLK
    SLICE_X98Y222        FDRE                                         r  sfp_2_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y222        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     1.465 r  sfp_2_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[2]/Q
                         net (fo=28, routed)          1.473     2.938    sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg_reg[63]_0[2]
    SLICE_X85Y224        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.072     3.010 f  sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg[56]_i_15__0/O
                         net (fo=1, routed)           0.347     3.357    sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg[56]_i_15__0_n_0
    SLICE_X85Y224        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.069     3.426 r  sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg[56]_i_8__0/O
                         net (fo=117, routed)         1.589     5.015    sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg[56]_i_8__0_n_0
    SLICE_X93Y225        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.115     5.130 r  sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg[4]_i_2__0/O
                         net (fo=1, routed)           0.359     5.489    sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg[4]_i_2__0_n_0
    SLICE_X88Y226        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.116     5.605 r  sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg[4]_i_1__0/O
                         net (fo=1, routed)           0.026     5.631    sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg[4]_i_1__0_n_0
    SLICE_X88Y226        FDSE                                         r  sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.799     7.528    sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/CLK
    SLICE_X88Y226        FDSE                                         r  sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg_reg[4]/C
                         clock pessimism              0.092     7.620    
                         clock uncertainty           -0.035     7.585    
    SLICE_X88Y226        FDSE (Setup_GFF_SLICEL_C_D)
                                                      0.060     7.645    sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          7.645    
                         arrival time                          -5.631    
  -------------------------------------------------------------------
                         slack                                  2.014    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/rx_adapter/m_axis_tdata_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.094ns (67.626%)  route 0.045ns (32.374%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.677ns
    Source Clock Delay      (SCD):    0.536ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Net Delay (Source):      0.418ns (routing 0.059ns, distribution 0.359ns)
  Clock Net Delay (Destination): 0.512ns (routing 0.075ns, distribution 0.437ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[1]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.418     0.536    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/CLK
    SLICE_X80Y233        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y233        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.585 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[11]/Q
                         net (fo=1, routed)           0.033     0.618    core_inst/sys/eth_dma_1/rx_adapt_axis_tdata[11]
    SLICE_X80Y233        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.045     0.663 r  core_inst/sys/eth_dma_1/i___167/O
                         net (fo=1, routed)           0.012     0.675    core_inst/sys/eth_dma_1/rx_adapter/m_axis_tdata_reg_reg[11]_0
    SLICE_X80Y233        FDRE                                         r  core_inst/sys/eth_dma_1/rx_adapter/m_axis_tdata_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.512     0.677    core_inst/sys/eth_dma_1/rx_adapter/CLK
    SLICE_X80Y233        FDRE                                         r  core_inst/sys/eth_dma_1/rx_adapter/m_axis_tdata_reg_reg[11]/C
                         clock pessimism             -0.100     0.577    
    SLICE_X80Y233        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     0.633    core_inst/sys/eth_dma_1/rx_adapter/m_axis_tdata_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.633    
                         arrival time                           0.675    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.093ns (65.035%)  route 0.050ns (34.965%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.668ns
    Source Clock Delay      (SCD):    0.528ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Net Delay (Source):      0.410ns (routing 0.059ns, distribution 0.351ns)
  Clock Net Delay (Destination): 0.503ns (routing 0.075ns, distribution 0.428ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[1]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.410     0.528    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/CLK
    SLICE_X83Y225        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y225        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     0.576 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg_reg[0]/Q
                         net (fo=1, routed)           0.034     0.610    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]
    SLICE_X83Y225        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.045     0.655 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[0]_i_1/O
                         net (fo=1, routed)           0.016     0.671    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_next[0]
    SLICE_X83Y225        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.503     0.668    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/CLK
    SLICE_X83Y225        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg_reg[0]/C
                         clock pessimism             -0.097     0.571    
    SLICE_X83Y225        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     0.627    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.627    
                         arrival time                           0.671    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_1/rx_adapter/m_axis_tdata_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0/DINADIN[4]
                            (rising edge-triggered cell RAMB36E2 clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.048ns (27.273%)  route 0.128ns (72.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.695ns
    Source Clock Delay      (SCD):    0.528ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Net Delay (Source):      0.410ns (routing 0.059ns, distribution 0.351ns)
  Clock Net Delay (Destination): 0.530ns (routing 0.075ns, distribution 0.455ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[1]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.410     0.528    core_inst/sys/eth_dma_1/rx_adapter/CLK
    SLICE_X85Y226        FDRE                                         r  core_inst/sys/eth_dma_1/rx_adapter/m_axis_tdata_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y226        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     0.576 r  core_inst/sys/eth_dma_1/rx_adapter/m_axis_tdata_reg_reg[4]/Q
                         net (fo=1, routed)           0.128     0.704    core_inst/sys/eth_dma_1/rx_fifo/s_axis[4]
    RAMB36_X8Y45         RAMB36E2                                     r  core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0/DINADIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.530     0.695    core_inst/sys/eth_dma_1/rx_fifo/CLK
    RAMB36_X8Y45         RAMB36E2                                     r  core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.065     0.630    
    RAMB36_X8Y45         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[4])
                                                      0.029     0.659    core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.704    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_1/rx_adapter/m_axis_tdata_reg_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0/DINBDIN[22]
                            (rising edge-triggered cell RAMB36E2 clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.049ns (26.776%)  route 0.134ns (73.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.695ns
    Source Clock Delay      (SCD):    0.521ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Net Delay (Source):      0.403ns (routing 0.059ns, distribution 0.344ns)
  Clock Net Delay (Destination): 0.530ns (routing 0.075ns, distribution 0.455ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[1]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.403     0.521    core_inst/sys/eth_dma_1/rx_adapter/CLK
    SLICE_X85Y224        FDRE                                         r  core_inst/sys/eth_dma_1/rx_adapter/m_axis_tdata_reg_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y224        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     0.570 r  core_inst/sys/eth_dma_1/rx_adapter/m_axis_tdata_reg_reg[54]/Q
                         net (fo=1, routed)           0.134     0.704    core_inst/sys/eth_dma_1/rx_fifo/s_axis[54]
    RAMB36_X8Y45         RAMB36E2                                     r  core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0/DINBDIN[22]
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.530     0.695    core_inst/sys/eth_dma_1/rx_fifo/CLK
    RAMB36_X8Y45         RAMB36E2                                     r  core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.065     0.630    
    RAMB36_X8Y45         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[22])
                                                      0.029     0.659    core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.704    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/rx_adapter/m_axis_tdata_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.094ns (65.278%)  route 0.050ns (34.722%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.670ns
    Source Clock Delay      (SCD):    0.530ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Net Delay (Source):      0.412ns (routing 0.059ns, distribution 0.353ns)
  Clock Net Delay (Destination): 0.505ns (routing 0.075ns, distribution 0.430ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[1]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.412     0.530    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/CLK
    SLICE_X83Y230        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y230        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.579 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[10]/Q
                         net (fo=1, routed)           0.035     0.614    core_inst/sys/eth_dma_1/rx_adapt_axis_tdata[10]
    SLICE_X83Y230        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.045     0.659 r  core_inst/sys/eth_dma_1/i___168/O
                         net (fo=1, routed)           0.015     0.674    core_inst/sys/eth_dma_1/rx_adapter/m_axis_tdata_reg_reg[10]_0
    SLICE_X83Y230        FDRE                                         r  core_inst/sys/eth_dma_1/rx_adapter/m_axis_tdata_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.505     0.670    core_inst/sys/eth_dma_1/rx_adapter/CLK
    SLICE_X83Y230        FDRE                                         r  core_inst/sys/eth_dma_1/rx_adapter/m_axis_tdata_reg_reg[10]/C
                         clock pessimism             -0.097     0.573    
    SLICE_X83Y230        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     0.629    core_inst/sys/eth_dma_1/rx_adapter/m_axis_tdata_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.629    
                         arrival time                           0.674    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_1/rx_adapter/m_axis_tdata_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0/DINADIN[6]
                            (rising edge-triggered cell RAMB36E2 clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.048ns (26.966%)  route 0.130ns (73.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.695ns
    Source Clock Delay      (SCD):    0.528ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Net Delay (Source):      0.410ns (routing 0.059ns, distribution 0.351ns)
  Clock Net Delay (Destination): 0.530ns (routing 0.075ns, distribution 0.455ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[1]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.410     0.528    core_inst/sys/eth_dma_1/rx_adapter/CLK
    SLICE_X85Y225        FDRE                                         r  core_inst/sys/eth_dma_1/rx_adapter/m_axis_tdata_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y225        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     0.576 r  core_inst/sys/eth_dma_1/rx_adapter/m_axis_tdata_reg_reg[6]/Q
                         net (fo=1, routed)           0.130     0.706    core_inst/sys/eth_dma_1/rx_fifo/s_axis[6]
    RAMB36_X8Y45         RAMB36E2                                     r  core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0/DINADIN[6]
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.530     0.695    core_inst/sys/eth_dma_1/rx_fifo/CLK
    RAMB36_X8Y45         RAMB36E2                                     r  core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.065     0.630    
    RAMB36_X8Y45         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[6])
                                                      0.029     0.659    core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.706    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_1/rx_adapter/m_axis_tdata_reg_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0/DINBDIN[9]
                            (rising edge-triggered cell RAMB36E2 clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.049ns (28.000%)  route 0.126ns (72.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.695ns
    Source Clock Delay      (SCD):    0.531ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Net Delay (Source):      0.413ns (routing 0.059ns, distribution 0.354ns)
  Clock Net Delay (Destination): 0.530ns (routing 0.075ns, distribution 0.455ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[1]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.413     0.531    core_inst/sys/eth_dma_1/rx_adapter/CLK
    SLICE_X85Y228        FDRE                                         r  core_inst/sys/eth_dma_1/rx_adapter/m_axis_tdata_reg_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y228        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     0.580 r  core_inst/sys/eth_dma_1/rx_adapter/m_axis_tdata_reg_reg[41]/Q
                         net (fo=1, routed)           0.126     0.706    core_inst/sys/eth_dma_1/rx_fifo/s_axis[41]
    RAMB36_X8Y45         RAMB36E2                                     r  core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0/DINBDIN[9]
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.530     0.695    core_inst/sys/eth_dma_1/rx_fifo/CLK
    RAMB36_X8Y45         RAMB36E2                                     r  core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.065     0.630    
    RAMB36_X8Y45         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[9])
                                                      0.029     0.659    core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.706    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/swap_rxd_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.094ns (64.384%)  route 0.052ns (35.616%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.668ns
    Source Clock Delay      (SCD):    0.528ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Net Delay (Source):      0.410ns (routing 0.059ns, distribution 0.351ns)
  Clock Net Delay (Destination): 0.503ns (routing 0.075ns, distribution 0.428ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[1]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.410     0.528    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/CLK
    SLICE_X85Y225        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/swap_rxd_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y225        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.577 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/swap_rxd_reg[15]/Q
                         net (fo=2, routed)           0.037     0.614    sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_d0_reg[31][15]
    SLICE_X85Y225        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.045     0.659 r  sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_d0[15]_i_1/O
                         net (fo=1, routed)           0.015     0.674    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0[15]
    SLICE_X85Y225        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.503     0.668    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/CLK
    SLICE_X85Y225        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[15]/C
                         clock pessimism             -0.097     0.571    
    SLICE_X85Y225        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     0.627    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.627    
                         arrival time                           0.674    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/swap_rxd_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.094ns (64.384%)  route 0.052ns (35.616%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.668ns
    Source Clock Delay      (SCD):    0.528ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Net Delay (Source):      0.410ns (routing 0.059ns, distribution 0.351ns)
  Clock Net Delay (Destination): 0.503ns (routing 0.075ns, distribution 0.428ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[1]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.410     0.528    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/CLK
    SLICE_X85Y226        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/swap_rxd_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y226        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.577 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/swap_rxd_reg[22]/Q
                         net (fo=2, routed)           0.037     0.614    sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_d0_reg[31][22]
    SLICE_X85Y226        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.045     0.659 r  sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_d0[22]_i_1/O
                         net (fo=1, routed)           0.015     0.674    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0[22]
    SLICE_X85Y226        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.503     0.668    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/CLK
    SLICE_X85Y226        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[22]/C
                         clock pessimism             -0.097     0.571    
    SLICE_X85Y226        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     0.627    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.627    
                         arrival time                           0.674    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/rx_adapter/m_axis_tdata_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.094ns (65.278%)  route 0.050ns (34.722%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.675ns
    Source Clock Delay      (SCD):    0.534ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Net Delay (Source):      0.416ns (routing 0.059ns, distribution 0.357ns)
  Clock Net Delay (Destination): 0.510ns (routing 0.075ns, distribution 0.435ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[1]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.416     0.534    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/CLK
    SLICE_X80Y228        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y228        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.583 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[30]/Q
                         net (fo=1, routed)           0.035     0.618    core_inst/sys/eth_dma_1/rx_adapt_axis_tdata[30]
    SLICE_X80Y228        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.045     0.663 r  core_inst/sys/eth_dma_1/i___148/O
                         net (fo=1, routed)           0.015     0.678    core_inst/sys/eth_dma_1/rx_adapter/m_axis_tdata_reg_reg[30]_0
    SLICE_X80Y228        FDRE                                         r  core_inst/sys/eth_dma_1/rx_adapter/m_axis_tdata_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.510     0.675    core_inst/sys/eth_dma_1/rx_adapter/CLK
    SLICE_X80Y228        FDRE                                         r  core_inst/sys/eth_dma_1/rx_adapter/m_axis_tdata_reg_reg[30]/C
                         clock pessimism             -0.100     0.575    
    SLICE_X80Y228        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     0.631    core_inst/sys/eth_dma_1/rx_adapter/m_axis_tdata_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.631    
                         arrival time                           0.678    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gt_rxusrclk2_1
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { genblk1[1].bufg_gt_rx_usrclk2_0_inst/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.709         6.400       4.691      RAMB36_X8Y45         core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK       n/a                     1.709         6.400       4.691      RAMB18_X9Y90         core_inst/sys/eth_dma_1/rx_fifo/mem_reg_1/CLKBWRCLK
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X82Y228        core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/FSM_sequential_state_reg_reg[0]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X84Y229        core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/FSM_sequential_state_reg_reg[1]/C
Min Period        n/a     FDSE/C                   n/a                     0.550         6.400       5.850      SLICE_X86Y237        core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[0]/C
Min Period        n/a     FDSE/C                   n/a                     0.550         6.400       5.850      SLICE_X87Y235        core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[10]/C
Min Period        n/a     FDSE/C                   n/a                     0.550         6.400       5.850      SLICE_X88Y234        core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[11]/C
Min Period        n/a     FDSE/C                   n/a                     0.550         6.400       5.850      SLICE_X89Y236        core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[12]/C
Min Period        n/a     FDSE/C                   n/a                     0.550         6.400       5.850      SLICE_X87Y237        core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[13]/C
Min Period        n/a     FDSE/C                   n/a                     0.550         6.400       5.850      SLICE_X89Y235        core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[14]/C
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y45         core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y45         core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB18_X9Y90         core_inst/sys/eth_dma_1/rx_fifo/mem_reg_1/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB18_X9Y90         core_inst/sys/eth_dma_1/rx_fifo/mem_reg_1/CLKBWRCLK
Low Pulse Width   Slow    FDSE/C                   n/a                     0.275         3.200       2.925      SLICE_X86Y234        core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[15]/C
Low Pulse Width   Slow    FDSE/C                   n/a                     0.275         3.200       2.925      SLICE_X86Y234        core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[25]/C
Low Pulse Width   Slow    FDSE/C                   n/a                     0.275         3.200       2.925      SLICE_X85Y235        core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[26]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X82Y226        core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/detect_term_save_reg[5]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X82Y227        core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X82Y227        core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[1]/C
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y45         core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y45         core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB18_X9Y90         core_inst/sys/eth_dma_1/rx_fifo/mem_reg_1/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB18_X9Y90         core_inst/sys/eth_dma_1/rx_fifo/mem_reg_1/CLKBWRCLK
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X82Y228        core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/FSM_sequential_state_reg_reg[0]/C
High Pulse Width  Slow    FDSE/C                   n/a                     0.275         3.200       2.925      SLICE_X87Y235        core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[10]/C
High Pulse Width  Slow    FDSE/C                   n/a                     0.275         3.200       2.925      SLICE_X89Y236        core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[12]/C
High Pulse Width  Fast    FDSE/C                   n/a                     0.275         3.200       2.925      SLICE_X89Y236        core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[12]/C
High Pulse Width  Slow    FDSE/C                   n/a                     0.275         3.200       2.925      SLICE_X87Y237        core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[13]/C
High Pulse Width  Fast    FDSE/C                   n/a                     0.275         3.200       2.925      SLICE_X84Y234        core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[16]/C
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  0.882         0.110       0.772      GTHE3_CHANNEL_X0Y13  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  1.005         0.175       0.830      GTHE3_CHANNEL_X0Y13  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[0]
  To Clock:  txoutclk_out[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.277ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[0]
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y86        bufg_gt_tx_usrclk2_inst/I
Min Period        n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y92        bufg_gt_tx_usrclk_inst/I
Min Period        n/a     FDCE/C                  n/a                      0.550         3.200       2.650      SLICE_X98Y232        gt_userclk_tx_active_reg/C
Low Pulse Width   Slow    FDCE/C                  n/a                      0.275         1.600       1.325      SLICE_X98Y232        gt_userclk_tx_active_reg/C
Low Pulse Width   Fast    FDCE/C                  n/a                      0.275         1.600       1.325      SLICE_X98Y232        gt_userclk_tx_active_reg/C
High Pulse Width  Slow    FDCE/C                  n/a                      0.275         1.600       1.325      SLICE_X98Y232        gt_userclk_tx_active_reg/C
High Pulse Width  Fast    FDCE/C                  n/a                      0.275         1.600       1.325      SLICE_X98Y232        gt_userclk_tx_active_reg/C
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.239       0.277      GTHE3_CHANNEL_X0Y12  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.238       0.278      GTHE3_CHANNEL_X0Y13  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.520         0.166       0.354      GTHE3_CHANNEL_X0Y12  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.520         0.165       0.355      GTHE3_CHANNEL_X0Y13  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_156mhz_int
  To Clock:  clk_156mhz_int

Setup :            0  Failing Endpoints,  Worst Slack        1.511ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.308ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.511ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_state_reg[28]/C
                            (rising edge-triggered cell FDSE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[56]/D
                            (rising edge-triggered cell FDSE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        4.783ns  (logic 0.897ns (18.754%)  route 3.886ns (81.246%))
  Logic Levels:           7  (LUT3=1 LUT6=6)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.710ns = ( 8.110 - 6.400 ) 
    Source Clock Delay      (SCD):    1.984ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.587ns (routing 0.316ns, distribution 1.271ns)
  Clock Net Delay (Destination): 1.381ns (routing 0.283ns, distribution 1.098ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.587     1.984    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg_reg[0]_4
    SLICE_X92Y214        FDSE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_state_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y214        FDSE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     2.101 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_state_reg[28]/Q
                         net (fo=27, routed)          1.555     3.656    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/Q[28]
    SLICE_X87Y221        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.149     3.805 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/i_/xgmii_txd_reg[52]_i_9__0/O
                         net (fo=3, routed)           0.575     4.380    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/i_/xgmii_txd_reg[52]_i_9__0_n_0
    SLICE_X88Y218        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.189     4.569 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/i_/swap_txd[24]_i_13__0/O
                         net (fo=1, routed)           0.264     4.833    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/i_/swap_txd[24]_i_13__0_n_0
    SLICE_X88Y221        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.115     4.948 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/i_/swap_txd[24]_i_10__0/O
                         net (fo=1, routed)           0.267     5.215    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_next6[0]
    SLICE_X89Y222        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.131     5.346 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[24]_i_8__0/O
                         net (fo=1, routed)           0.369     5.715    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[24]_i_8__0_n_0
    SLICE_X93Y222        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.040     5.755 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[24]_i_6__0/O
                         net (fo=1, routed)           0.306     6.061    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[24]_i_6__0_n_0
    SLICE_X98Y221        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.041     6.102 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[24]_i_2__0/O
                         net (fo=2, routed)           0.527     6.629    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[24]_i_2__0_n_0
    SLICE_X98Y212        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.115     6.744 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[56]_i_1__0/O
                         net (fo=1, routed)           0.023     6.767    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[56]_i_1__0_n_0
    SLICE_X98Y212        FDSE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.381     8.110    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg_reg[0]_4
    SLICE_X98Y212        FDSE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[56]/C
                         clock pessimism              0.144     8.254    
                         clock uncertainty           -0.035     8.219    
    SLICE_X98Y212        FDSE (Setup_AFF_SLICEL_C_D)
                                                      0.059     8.278    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[56]
  -------------------------------------------------------------------
                         required time                          8.278    
                         arrival time                          -6.767    
  -------------------------------------------------------------------
                         slack                                  1.511    

Slack (MET) :             1.536ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_state_reg[26]/C
                            (rising edge-triggered cell FDSE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        4.796ns  (logic 1.126ns (23.478%)  route 3.670ns (76.522%))
  Logic Levels:           8  (LUT3=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.719ns = ( 8.119 - 6.400 ) 
    Source Clock Delay      (SCD):    1.959ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.562ns (routing 0.316ns, distribution 1.246ns)
  Clock Net Delay (Destination): 1.390ns (routing 0.283ns, distribution 1.107ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.562     1.959    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg_reg[0]_4
    SLICE_X94Y213        FDSE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_state_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y213        FDSE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     2.075 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_state_reg[26]/Q
                         net (fo=30, routed)          0.542     2.617    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64/Q[26]
    SLICE_X90Y214        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.175     2.792 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64/i_/crc_state[31]_i_8__0/O
                         net (fo=4, routed)           0.370     3.162    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64/i_/crc_state[31]_i_8__0_n_0
    SLICE_X94Y213        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.118     3.280 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64/i_/crc_state[26]_i_5__0/O
                         net (fo=3, routed)           0.317     3.597    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64/i_/crc_state[26]_i_5__0_n_0
    SLICE_X92Y216        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.188     3.785 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64/i_/crc_state[7]_i_1__0/O
                         net (fo=2, routed)           0.799     4.584    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_next7[7]
    SLICE_X86Y222        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.185     4.769 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[39]_i_9__0/O
                         net (fo=1, routed)           0.000     4.769    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[39]_i_9__0_n_0
    SLICE_X86Y222        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.067     4.836 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[39]_i_7__0/O
                         net (fo=1, routed)           0.835     5.671    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[39]_i_7__0_n_0
    SLICE_X93Y221        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.069     5.740 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[39]_i_3__0/O
                         net (fo=1, routed)           0.339     6.079    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[39]_i_3__0_n_0
    SLICE_X97Y216        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.115     6.194 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[39]_i_2__0/O
                         net (fo=2, routed)           0.433     6.627    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[39]_i_2__0_n_0
    SLICE_X97Y205        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.093     6.720 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[7]_i_1__0/O
                         net (fo=1, routed)           0.035     6.755    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[7]_i_1__0_n_0
    SLICE_X97Y205        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.390     8.119    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg_reg[0]_4
    SLICE_X97Y205        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[7]/C
                         clock pessimism              0.145     8.263    
                         clock uncertainty           -0.035     8.228    
    SLICE_X97Y205        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     8.291    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.291    
                         arrival time                          -6.755    
  -------------------------------------------------------------------
                         slack                                  1.536    

Slack (MET) :             1.562ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_state_reg[26]/C
                            (rising edge-triggered cell FDSE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        4.766ns  (logic 1.104ns (23.164%)  route 3.662ns (76.836%))
  Logic Levels:           8  (LUT3=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.719ns = ( 8.119 - 6.400 ) 
    Source Clock Delay      (SCD):    1.959ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.562ns (routing 0.316ns, distribution 1.246ns)
  Clock Net Delay (Destination): 1.390ns (routing 0.283ns, distribution 1.107ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.562     1.959    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg_reg[0]_4
    SLICE_X94Y213        FDSE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_state_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y213        FDSE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     2.075 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_state_reg[26]/Q
                         net (fo=30, routed)          0.542     2.617    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64/Q[26]
    SLICE_X90Y214        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.175     2.792 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64/i_/crc_state[31]_i_8__0/O
                         net (fo=4, routed)           0.370     3.162    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64/i_/crc_state[31]_i_8__0_n_0
    SLICE_X94Y213        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.118     3.280 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64/i_/crc_state[26]_i_5__0/O
                         net (fo=3, routed)           0.317     3.597    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64/i_/crc_state[26]_i_5__0_n_0
    SLICE_X92Y216        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.188     3.785 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64/i_/crc_state[7]_i_1__0/O
                         net (fo=2, routed)           0.799     4.584    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_next7[7]
    SLICE_X86Y222        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.185     4.769 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[39]_i_9__0/O
                         net (fo=1, routed)           0.000     4.769    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[39]_i_9__0_n_0
    SLICE_X86Y222        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.067     4.836 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[39]_i_7__0/O
                         net (fo=1, routed)           0.835     5.671    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[39]_i_7__0_n_0
    SLICE_X93Y221        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.069     5.740 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[39]_i_3__0/O
                         net (fo=1, routed)           0.339     6.079    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[39]_i_3__0_n_0
    SLICE_X97Y216        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.115     6.194 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[39]_i_2__0/O
                         net (fo=2, routed)           0.433     6.627    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[39]_i_2__0_n_0
    SLICE_X97Y205        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.071     6.698 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[39]_i_1__0/O
                         net (fo=1, routed)           0.027     6.725    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[39]_i_1__0_n_0
    SLICE_X97Y205        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.390     8.119    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg_reg[0]_4
    SLICE_X97Y205        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[39]/C
                         clock pessimism              0.145     8.263    
                         clock uncertainty           -0.035     8.228    
    SLICE_X97Y205        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     8.287    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[39]
  -------------------------------------------------------------------
                         required time                          8.287    
                         arrival time                          -6.725    
  -------------------------------------------------------------------
                         slack                                  1.562    

Slack (MET) :             1.685ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_state_reg[28]/C
                            (rising edge-triggered cell FDSE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        4.613ns  (logic 0.852ns (18.470%)  route 3.761ns (81.530%))
  Logic Levels:           7  (LUT3=1 LUT6=6)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.713ns = ( 8.113 - 6.400 ) 
    Source Clock Delay      (SCD):    1.984ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.587ns (routing 0.316ns, distribution 1.271ns)
  Clock Net Delay (Destination): 1.384ns (routing 0.283ns, distribution 1.101ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.587     1.984    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg_reg[0]_4
    SLICE_X92Y214        FDSE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_state_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y214        FDSE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     2.101 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_state_reg[28]/Q
                         net (fo=27, routed)          1.555     3.656    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/Q[28]
    SLICE_X87Y221        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.149     3.805 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/i_/xgmii_txd_reg[52]_i_9__0/O
                         net (fo=3, routed)           0.575     4.380    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/i_/xgmii_txd_reg[52]_i_9__0_n_0
    SLICE_X88Y218        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.189     4.569 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/i_/swap_txd[24]_i_13__0/O
                         net (fo=1, routed)           0.264     4.833    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/i_/swap_txd[24]_i_13__0_n_0
    SLICE_X88Y221        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.115     4.948 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/i_/swap_txd[24]_i_10__0/O
                         net (fo=1, routed)           0.267     5.215    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_next6[0]
    SLICE_X89Y222        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.131     5.346 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[24]_i_8__0/O
                         net (fo=1, routed)           0.369     5.715    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[24]_i_8__0_n_0
    SLICE_X93Y222        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.040     5.755 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[24]_i_6__0/O
                         net (fo=1, routed)           0.306     6.061    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[24]_i_6__0_n_0
    SLICE_X98Y221        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.041     6.102 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[24]_i_2__0/O
                         net (fo=2, routed)           0.398     6.500    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[24]_i_2__0_n_0
    SLICE_X97Y212        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.070     6.570 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[24]_i_1__0/O
                         net (fo=1, routed)           0.027     6.597    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/p_0_in[24]
    SLICE_X97Y212        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.384     8.113    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg_reg[0]_4
    SLICE_X97Y212        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd_reg[24]/C
                         clock pessimism              0.144     8.257    
                         clock uncertainty           -0.035     8.222    
    SLICE_X97Y212        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.060     8.282    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd_reg[24]
  -------------------------------------------------------------------
                         required time                          8.282    
                         arrival time                          -6.597    
  -------------------------------------------------------------------
                         slack                                  1.685    

Slack (MET) :             1.711ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        4.621ns  (logic 0.876ns (18.957%)  route 3.745ns (81.043%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.725ns = ( 8.125 - 6.400 ) 
    Source Clock Delay      (SCD):    1.965ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.568ns (routing 0.316ns, distribution 1.252ns)
  Clock Net Delay (Destination): 1.396ns (routing 0.283ns, distribution 1.113ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.568     1.965    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg_reg[0]_4
    SLICE_X87Y214        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y214        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.079 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[14]/Q
                         net (fo=26, routed)          0.964     3.043    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg[14]
    SLICE_X98Y219        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.071     3.114 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/i___2_i_6__16/O
                         net (fo=21, routed)          0.665     3.779    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64/crc_state_reg[10]
    SLICE_X91Y215        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.172     3.951 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64/i_/crc_state[12]_i_3__0/O
                         net (fo=1, routed)           0.320     4.271    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64/i_/crc_state[12]_i_3__0_n_0
    SLICE_X88Y215        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.070     4.341 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64/i_/crc_state[12]_i_1__0/O
                         net (fo=2, routed)           0.579     4.920    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_next7[12]
    SLICE_X87Y222        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.173     5.093 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[44]_i_6__0/O
                         net (fo=1, routed)           0.000     5.093    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[44]_i_6__0_n_0
    SLICE_X87Y222        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.067     5.160 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[44]_i_3__0/O
                         net (fo=1, routed)           0.790     5.950    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[44]_i_3__0_n_0
    SLICE_X95Y215        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.116     6.066 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[44]_i_2__0/O
                         net (fo=2, routed)           0.392     6.458    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[44]_i_2__0_n_0
    SLICE_X99Y201        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.093     6.551 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[44]_i_1__0/O
                         net (fo=1, routed)           0.035     6.586    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[44]_i_1__0_n_0
    SLICE_X99Y201        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.396     8.125    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg_reg[0]_4
    SLICE_X99Y201        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[44]/C
                         clock pessimism              0.144     8.269    
                         clock uncertainty           -0.035     8.234    
    SLICE_X99Y201        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     8.297    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[44]
  -------------------------------------------------------------------
                         required time                          8.297    
                         arrival time                          -6.586    
  -------------------------------------------------------------------
                         slack                                  1.711    

Slack (MET) :             1.720ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        4.578ns  (logic 1.066ns (23.285%)  route 3.512ns (76.715%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns = ( 8.115 - 6.400 ) 
    Source Clock Delay      (SCD):    1.989ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.592ns (routing 0.316ns, distribution 1.276ns)
  Clock Net Delay (Destination): 1.386ns (routing 0.283ns, distribution 1.103ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.592     1.989    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg_reg[0]_4
    SLICE_X92Y212        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y212        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     2.103 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[22]/Q
                         net (fo=21, routed)          1.111     3.214    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_48/s_tdata_reg[13]
    SLICE_X87Y223        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.173     3.387 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_48/i_/swap_txd[21]_i_13__0/O
                         net (fo=4, routed)           0.628     4.015    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_48/i_/swap_txd[21]_i_13__0_n_0
    SLICE_X89Y222        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.172     4.187 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_48/i_/swap_txd[28]_i_14__0/O
                         net (fo=1, routed)           0.388     4.575    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_48/i_/swap_txd[28]_i_14__0_n_0
    SLICE_X87Y222        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     4.615 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_48/i_/swap_txd[28]_i_12__0/O
                         net (fo=1, routed)           0.000     4.615    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_next5[12]
    SLICE_X87Y222        MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.066     4.681 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd_reg[28]_i_6__0/O
                         net (fo=1, routed)           0.567     5.248    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd_reg[28]_i_6__0_n_0
    SLICE_X92Y222        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.116     5.364 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[28]_i_2__0/O
                         net (fo=1, routed)           0.479     5.843    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[28]_i_2__0_n_0
    SLICE_X94Y210        LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.192     6.035 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[28]_i_1__0/O
                         net (fo=2, routed)           0.304     6.339    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/p_0_in[28]
    SLICE_X96Y205        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.193     6.532 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[60]_i_1__0/O
                         net (fo=1, routed)           0.035     6.567    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[60]_i_1__0_n_0
    SLICE_X96Y205        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.386     8.115    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg_reg[0]_4
    SLICE_X96Y205        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[60]/C
                         clock pessimism              0.144     8.259    
                         clock uncertainty           -0.035     8.224    
    SLICE_X96Y205        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     8.287    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[60]
  -------------------------------------------------------------------
                         required time                          8.287    
                         arrival time                          -6.567    
  -------------------------------------------------------------------
                         slack                                  1.720    

Slack (MET) :             1.737ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        4.591ns  (logic 0.854ns (18.602%)  route 3.737ns (81.398%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.725ns = ( 8.125 - 6.400 ) 
    Source Clock Delay      (SCD):    1.965ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.568ns (routing 0.316ns, distribution 1.252ns)
  Clock Net Delay (Destination): 1.396ns (routing 0.283ns, distribution 1.113ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.568     1.965    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg_reg[0]_4
    SLICE_X87Y214        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y214        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.079 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[14]/Q
                         net (fo=26, routed)          0.964     3.043    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg[14]
    SLICE_X98Y219        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.071     3.114 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/i___2_i_6__16/O
                         net (fo=21, routed)          0.665     3.779    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64/crc_state_reg[10]
    SLICE_X91Y215        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.172     3.951 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64/i_/crc_state[12]_i_3__0/O
                         net (fo=1, routed)           0.320     4.271    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64/i_/crc_state[12]_i_3__0_n_0
    SLICE_X88Y215        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.070     4.341 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64/i_/crc_state[12]_i_1__0/O
                         net (fo=2, routed)           0.579     4.920    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_next7[12]
    SLICE_X87Y222        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.173     5.093 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[44]_i_6__0/O
                         net (fo=1, routed)           0.000     5.093    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[44]_i_6__0_n_0
    SLICE_X87Y222        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.067     5.160 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[44]_i_3__0/O
                         net (fo=1, routed)           0.790     5.950    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[44]_i_3__0_n_0
    SLICE_X95Y215        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.116     6.066 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[44]_i_2__0/O
                         net (fo=2, routed)           0.392     6.458    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[44]_i_2__0_n_0
    SLICE_X99Y201        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.071     6.529 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[12]_i_1__0/O
                         net (fo=1, routed)           0.027     6.556    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[12]_i_1__0_n_0
    SLICE_X99Y201        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.396     8.125    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg_reg[0]_4
    SLICE_X99Y201        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[12]/C
                         clock pessimism              0.144     8.269    
                         clock uncertainty           -0.035     8.234    
    SLICE_X99Y201        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     8.293    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          8.293    
                         arrival time                          -6.556    
  -------------------------------------------------------------------
                         slack                                  1.737    

Slack (MET) :             1.817ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        4.480ns  (logic 0.707ns (15.781%)  route 3.773ns (84.219%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.721ns = ( 8.121 - 6.400 ) 
    Source Clock Delay      (SCD):    1.996ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.599ns (routing 0.316ns, distribution 1.283ns)
  Clock Net Delay (Destination): 1.392ns (routing 0.283ns, distribution 1.109ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.599     1.996    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg_reg[0]_4
    SLICE_X93Y212        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y212        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     2.113 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[4]/Q
                         net (fo=28, routed)          1.156     3.269    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/i_/xgmii_txd_reg[44]_i_9__0_0
    SLICE_X86Y221        LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.204     3.473 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/i_/xgmii_txd_reg[54]_i_8__0/O
                         net (fo=6, routed)           0.537     4.010    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/i_/xgmii_txd_reg[54]_i_8__0_n_0
    SLICE_X88Y220        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.132     4.142 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/i_/xgmii_txd_reg[47]_i_13__0/O
                         net (fo=1, routed)           0.518     4.660    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56_n_65
    SLICE_X87Y217        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.041     4.701 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[47]_i_7__0/O
                         net (fo=1, routed)           0.458     5.159    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[47]_i_7__0_n_0
    SLICE_X90Y218        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.040     5.199 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[47]_i_3__0/O
                         net (fo=1, routed)           0.536     5.735    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[47]_i_3__0_n_0
    SLICE_X97Y214        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     5.775 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[47]_i_2__0/O
                         net (fo=2, routed)           0.533     6.308    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[47]_i_2__0_n_0
    SLICE_X98Y201        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     6.441 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[47]_i_1__0/O
                         net (fo=1, routed)           0.035     6.476    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[47]_i_1__0_n_0
    SLICE_X98Y201        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.392     8.121    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg_reg[0]_4
    SLICE_X98Y201        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[47]/C
                         clock pessimism              0.144     8.265    
                         clock uncertainty           -0.035     8.230    
    SLICE_X98Y201        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     8.293    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[47]
  -------------------------------------------------------------------
                         required time                          8.293    
                         arrival time                          -6.476    
  -------------------------------------------------------------------
                         slack                                  1.817    

Slack (MET) :             1.833ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[42]/D
                            (rising edge-triggered cell FDSE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        4.468ns  (logic 0.941ns (21.061%)  route 3.527ns (78.939%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.718ns = ( 8.118 - 6.400 ) 
    Source Clock Delay      (SCD):    1.989ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.592ns (routing 0.316ns, distribution 1.276ns)
  Clock Net Delay (Destination): 1.389ns (routing 0.283ns, distribution 1.106ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.592     1.989    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg_reg[0]_4
    SLICE_X93Y211        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y211        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     2.103 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[5]/Q
                         net (fo=34, routed)          1.294     3.397    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/i_/xgmii_txd_reg[45]_i_13__0_0
    SLICE_X88Y223        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.115     3.512 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/i_/i___23_i_17__0/O
                         net (fo=4, routed)           0.655     4.167    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/i_/i___23_i_17__0_n_0
    SLICE_X87Y221        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.172     4.339 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/i_/xgmii_txd_reg[42]_i_9__0/O
                         net (fo=1, routed)           0.471     4.810    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56_n_26
    SLICE_X89Y221        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.189     4.999 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[42]_i_6__0/O
                         net (fo=1, routed)           0.000     4.999    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[42]_i_6__0_n_0
    SLICE_X89Y221        MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.067     5.066 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[42]_i_4__0/O
                         net (fo=1, routed)           0.526     5.592    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[42]_i_4__0_n_0
    SLICE_X94Y215        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.191     5.783 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[42]_i_2__0/O
                         net (fo=2, routed)           0.546     6.329    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[42]_i_2__0_n_0
    SLICE_X96Y203        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.093     6.422 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[42]_i_1__0/O
                         net (fo=1, routed)           0.035     6.457    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[42]_i_1__0_n_0
    SLICE_X96Y203        FDSE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.389     8.118    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg_reg[0]_4
    SLICE_X96Y203        FDSE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[42]/C
                         clock pessimism              0.144     8.262    
                         clock uncertainty           -0.035     8.227    
    SLICE_X96Y203        FDSE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     8.290    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[42]
  -------------------------------------------------------------------
                         required time                          8.290    
                         arrival time                          -6.457    
  -------------------------------------------------------------------
                         slack                                  1.833    

Slack (MET) :             1.835ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        4.455ns  (logic 1.045ns (23.457%)  route 3.410ns (76.543%))
  Logic Levels:           7  (LUT3=2 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.714ns = ( 8.114 - 6.400 ) 
    Source Clock Delay      (SCD):    1.996ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.599ns (routing 0.316ns, distribution 1.283ns)
  Clock Net Delay (Destination): 1.385ns (routing 0.283ns, distribution 1.102ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.599     1.996    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg_reg[0]_4
    SLICE_X93Y212        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y212        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     2.111 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[3]/Q
                         net (fo=33, routed)          1.097     3.208    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/s_tdata_reg[0]
    SLICE_X89Y218        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.115     3.323 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/i_/i___21_i_21__0/O
                         net (fo=6, routed)           0.604     3.927    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/s_tdata_reg_reg[3]
    SLICE_X87Y221        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.115     4.042 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/i_/i___21_i_15__0/O
                         net (fo=4, routed)           0.424     4.466    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/s_tdata_reg_reg[17]
    SLICE_X89Y219        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.172     4.638 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/i_/xgmii_txd_reg[38]_i_10__0/O
                         net (fo=1, routed)           0.303     4.941    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_next6[14]
    SLICE_X92Y219        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.185     5.126 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[38]_i_6__0/O
                         net (fo=1, routed)           0.000     5.126    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[38]_i_6__0_n_0
    SLICE_X92Y219        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.067     5.193 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[38]_i_3__0/O
                         net (fo=1, routed)           0.452     5.645    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[38]_i_3__0_n_0
    SLICE_X98Y213        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.071     5.716 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[38]_i_2__0/O
                         net (fo=2, routed)           0.495     6.211    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[38]_i_2__0_n_0
    SLICE_X98Y202        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205     6.416 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[6]_i_1__0/O
                         net (fo=1, routed)           0.035     6.451    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[6]_i_1__0_n_0
    SLICE_X98Y202        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.385     8.114    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg_reg[0]_4
    SLICE_X98Y202        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[6]/C
                         clock pessimism              0.144     8.258    
                         clock uncertainty           -0.035     8.223    
    SLICE_X98Y202        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     8.286    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          8.286    
                         arrival time                          -6.451    
  -------------------------------------------------------------------
                         slack                                  1.835    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 sfp_2_phy_inst/eth_phy_10g_tx_inst/serdes_tx_data_reg_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXDATA[3]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.049ns (27.222%)  route 0.131ns (72.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.803ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Net Delay (Source):      0.685ns (routing 0.163ns, distribution 0.522ns)
  Clock Net Delay (Destination): 0.749ns (routing 0.190ns, distribution 0.559ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.685     0.803    sfp_2_phy_inst/eth_phy_10g_tx_inst/encoded_tx_hdr_reg_reg[1]
    SLICE_X99Y200        FDRE                                         r  sfp_2_phy_inst/eth_phy_10g_tx_inst/serdes_tx_data_reg_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y200        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     0.852 r  sfp_2_phy_inst/eth_phy_10g_tx_inst/serdes_tx_data_reg_reg[60]/Q
                         net (fo=1, routed)           0.131     0.983    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[131]
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                                r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXDATA[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.749     0.914    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[1]
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                                r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.118     0.796    
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[3])
                                                      0.157     0.953    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -0.953    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 sfp_1_phy_inst/eth_phy_10g_tx_inst/serdes_tx_data_reg_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[15]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.049ns (26.630%)  route 0.135ns (73.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    0.807ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Net Delay (Source):      0.689ns (routing 0.163ns, distribution 0.526ns)
  Clock Net Delay (Destination): 0.760ns (routing 0.190ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.689     0.807    sfp_1_phy_inst/eth_phy_10g_tx_inst/encoded_tx_data_reg_reg[0]
    SLICE_X99Y184        FDRE                                         r  sfp_1_phy_inst/eth_phy_10g_tx_inst/serdes_tx_data_reg_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y184        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     0.856 r  sfp_1_phy_inst/eth_phy_10g_tx_inst/serdes_tx_data_reg_reg[48]/Q
                         net (fo=1, routed)           0.135     0.991    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[15]
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                                r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.760     0.925    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                                r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.118     0.807    
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[15])
                                                      0.152     0.959    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -0.959    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 sfp_2_phy_inst/eth_phy_10g_tx_inst/serdes_tx_data_reg_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXDATA[14]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.048ns (27.119%)  route 0.129ns (72.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.801ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Net Delay (Source):      0.683ns (routing 0.163ns, distribution 0.520ns)
  Clock Net Delay (Destination): 0.749ns (routing 0.190ns, distribution 0.559ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.683     0.801    sfp_2_phy_inst/eth_phy_10g_tx_inst/encoded_tx_hdr_reg_reg[1]
    SLICE_X98Y200        FDRE                                         r  sfp_2_phy_inst/eth_phy_10g_tx_inst/serdes_tx_data_reg_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y200        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     0.849 r  sfp_2_phy_inst/eth_phy_10g_tx_inst/serdes_tx_data_reg_reg[49]/Q
                         net (fo=1, routed)           0.129     0.978    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[142]
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                                r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXDATA[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.749     0.914    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[1]
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                                r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.119     0.795    
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[14])
                                                      0.150     0.945    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -0.945    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_1/tx_adapter/temp_m_axis_tkeep_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/tx_adapter/m_axis_tkeep_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.093ns (51.955%)  route 0.086ns (48.045%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.011ns
    Source Clock Delay      (SCD):    0.803ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Net Delay (Source):      0.685ns (routing 0.163ns, distribution 0.522ns)
  Clock Net Delay (Destination): 0.846ns (routing 0.190ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.685     0.803    core_inst/sys/eth_dma_1/tx_adapter/m_axis_tuser_reg_reg[0]_3
    SLICE_X91Y239        FDRE                                         r  core_inst/sys/eth_dma_1/tx_adapter/temp_m_axis_tkeep_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y239        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     0.851 r  core_inst/sys/eth_dma_1/tx_adapter/temp_m_axis_tkeep_reg_reg[0]/Q
                         net (fo=1, routed)           0.070     0.921    core_inst/sys/eth_dma_1/tx_adapter/temp_m_axis_tkeep_reg[0]
    SLICE_X92Y239        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.045     0.966 r  core_inst/sys/eth_dma_1/tx_adapter/m_axis_tkeep_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.016     0.982    core_inst/sys/eth_dma_1/tx_adapter/m_axis_tkeep_reg[0]_i_1__0_n_0
    SLICE_X92Y239        FDRE                                         r  core_inst/sys/eth_dma_1/tx_adapter/m_axis_tkeep_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.846     1.011    core_inst/sys/eth_dma_1/tx_adapter/m_axis_tuser_reg_reg[0]_3
    SLICE_X92Y239        FDRE                                         r  core_inst/sys/eth_dma_1/tx_adapter/m_axis_tkeep_reg_reg[0]/C
                         clock pessimism             -0.118     0.893    
    SLICE_X92Y239        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     0.949    core_inst/sys/eth_dma_1/tx_adapter/m_axis_tkeep_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.949    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 sfp_2_phy_inst/eth_phy_10g_tx_inst/serdes_tx_data_reg_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXDATA[16]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.049ns (27.528%)  route 0.129ns (72.472%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.792ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      0.674ns (routing 0.163ns, distribution 0.511ns)
  Clock Net Delay (Destination): 0.749ns (routing 0.190ns, distribution 0.559ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.674     0.792    sfp_2_phy_inst/eth_phy_10g_tx_inst/encoded_tx_hdr_reg_reg[1]
    SLICE_X100Y201       FDRE                                         r  sfp_2_phy_inst/eth_phy_10g_tx_inst/serdes_tx_data_reg_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y201       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     0.841 r  sfp_2_phy_inst/eth_phy_10g_tx_inst/serdes_tx_data_reg_reg[47]/Q
                         net (fo=1, routed)           0.129     0.970    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[144]
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                                r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXDATA[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.749     0.914    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[1]
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                                r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.149     0.765    
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[16])
                                                      0.171     0.936    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_1/tx_adapter/m_axis_tdata_reg_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.048ns (20.339%)  route 0.188ns (79.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.023ns
    Source Clock Delay      (SCD):    0.803ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Net Delay (Source):      0.685ns (routing 0.163ns, distribution 0.522ns)
  Clock Net Delay (Destination): 0.858ns (routing 0.190ns, distribution 0.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.685     0.803    core_inst/sys/eth_dma_1/tx_adapter/m_axis_tuser_reg_reg[0]_3
    SLICE_X91Y239        FDRE                                         r  core_inst/sys/eth_dma_1/tx_adapter/m_axis_tdata_reg_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y239        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     0.851 r  core_inst/sys/eth_dma_1/tx_adapter/m_axis_tdata_reg_reg[58]/Q
                         net (fo=1, routed)           0.188     1.039    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[63]_1[58]
    SLICE_X91Y243        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.858     1.023    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg_reg[0]_4
    SLICE_X91Y243        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[58]/C
                         clock pessimism             -0.074     0.949    
    SLICE_X91Y243        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     1.005    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[58]
  -------------------------------------------------------------------
                         required time                         -1.005    
                         arrival time                           1.039    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 sfp_1_phy_inst/eth_phy_10g_tx_inst/serdes_tx_data_reg_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[30]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.048ns (21.622%)  route 0.174ns (78.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    0.806ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Net Delay (Source):      0.688ns (routing 0.163ns, distribution 0.525ns)
  Clock Net Delay (Destination): 0.760ns (routing 0.190ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.688     0.806    sfp_1_phy_inst/eth_phy_10g_tx_inst/encoded_tx_data_reg_reg[0]
    SLICE_X99Y187        FDRE                                         r  sfp_1_phy_inst/eth_phy_10g_tx_inst/serdes_tx_data_reg_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y187        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     0.854 r  sfp_1_phy_inst/eth_phy_10g_tx_inst/serdes_tx_data_reg_reg[33]/Q
                         net (fo=1, routed)           0.174     1.028    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[30]
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                                r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.760     0.925    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                                r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.118     0.807    
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[30])
                                                      0.187     0.994    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -0.994    
                         arrival time                           1.028    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 sfp_1_phy_inst/eth_phy_10g_tx_inst/serdes_tx_data_reg_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[18]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.048ns (24.365%)  route 0.149ns (75.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    0.804ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Net Delay (Source):      0.686ns (routing 0.163ns, distribution 0.523ns)
  Clock Net Delay (Destination): 0.760ns (routing 0.190ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.686     0.804    sfp_1_phy_inst/eth_phy_10g_tx_inst/encoded_tx_data_reg_reg[0]
    SLICE_X99Y187        FDRE                                         r  sfp_1_phy_inst/eth_phy_10g_tx_inst/serdes_tx_data_reg_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y187        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     0.852 r  sfp_1_phy_inst/eth_phy_10g_tx_inst/serdes_tx_data_reg_reg[45]/Q
                         net (fo=1, routed)           0.149     1.001    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[18]
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                                r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.760     0.925    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                                r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.118     0.807    
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[18])
                                                      0.158     0.965    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.001    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_1/tx_fifo/rd_ptr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/tx_fifo/rd_addr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.086ns (48.315%)  route 0.092ns (51.685%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.830ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Net Delay (Source):      0.712ns (routing 0.163ns, distribution 0.549ns)
  Clock Net Delay (Destination): 0.867ns (routing 0.190ns, distribution 0.677ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.712     0.830    core_inst/sys/eth_dma_1/tx_fifo/mem_reg_0_0
    SLICE_X83Y237        FDRE                                         r  core_inst/sys/eth_dma_1/tx_fifo/rd_ptr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y237        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     0.878 r  core_inst/sys/eth_dma_1/tx_fifo/rd_ptr_reg_reg[6]/Q
                         net (fo=10, routed)          0.079     0.957    core_inst/sys/eth_dma_1/tx_fifo/rd_ptr_reg_reg[8]_0[0]
    SLICE_X84Y237        LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.038     0.995 r  core_inst/sys/eth_dma_1/tx_fifo/rd_addr_reg[6]_i_1__0/O
                         net (fo=1, routed)           0.013     1.008    core_inst/sys/eth_dma_1/tx_fifo/rd_addr_reg[6]_i_1__0_n_0
    SLICE_X84Y237        FDRE                                         r  core_inst/sys/eth_dma_1/tx_fifo/rd_addr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.867     1.032    core_inst/sys/eth_dma_1/tx_fifo/mem_reg_0_0
    SLICE_X84Y237        FDRE                                         r  core_inst/sys/eth_dma_1/tx_fifo/rd_addr_reg_reg[6]/C
                         clock pessimism             -0.117     0.915    
    SLICE_X84Y237        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.056     0.971    core_inst/sys/eth_dma_1/tx_fifo/rd_addr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.971    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_1/tx_adapter/m_axis_tdata_reg_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.048ns (20.253%)  route 0.189ns (79.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.022ns
    Source Clock Delay      (SCD):    0.806ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Net Delay (Source):      0.688ns (routing 0.163ns, distribution 0.525ns)
  Clock Net Delay (Destination): 0.857ns (routing 0.190ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.688     0.806    core_inst/sys/eth_dma_1/tx_adapter/m_axis_tuser_reg_reg[0]_3
    SLICE_X90Y239        FDRE                                         r  core_inst/sys/eth_dma_1/tx_adapter/m_axis_tdata_reg_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y239        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     0.854 r  core_inst/sys/eth_dma_1/tx_adapter/m_axis_tdata_reg_reg[36]/Q
                         net (fo=1, routed)           0.189     1.043    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[63]_1[36]
    SLICE_X90Y242        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.857     1.022    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg_reg[0]_4
    SLICE_X90Y242        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[36]/C
                         clock pessimism             -0.074     0.948    
    SLICE_X90Y242        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.056     1.004    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.004    
                         arrival time                           1.043    
  -------------------------------------------------------------------
                         slack                                  0.039    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_156mhz_int
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { bufg_gt_tx_usrclk2_inst/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     RAMB18E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB18_X9Y86         core_inst/sys/eth_dma_0/tx_fifo/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X8Y47         core_inst/sys/eth_dma_1/tx_fifo/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB18_X9Y94         core_inst/sys/eth_dma_1/tx_fifo/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X9Y42         core_inst/sys/eth_dma_0/tx_fifo/mem_reg_0/CLKARDCLK
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X85Y216        core_inst/sys/eth_dma_0/tx_fifo/rd_addr_reg_reg[0]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X85Y216        core_inst/sys/eth_dma_0/tx_fifo/rd_addr_reg_reg[1]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X84Y217        core_inst/sys/eth_dma_0/tx_fifo/rd_addr_reg_reg[2]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X84Y217        core_inst/sys/eth_dma_0/tx_fifo/rd_addr_reg_reg[3]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X85Y217        core_inst/sys/eth_dma_0/tx_fifo/rd_addr_reg_reg[4]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X84Y217        core_inst/sys/eth_dma_0/tx_fifo/rd_addr_reg_reg[5]/C
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y42         core_inst/sys/eth_dma_0/tx_fifo/mem_reg_0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB18_X9Y86         core_inst/sys/eth_dma_0/tx_fifo/mem_reg_1/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB18_X9Y94         core_inst/sys/eth_dma_1/tx_fifo/mem_reg_1/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB18_X9Y94         core_inst/sys/eth_dma_1/tx_fifo/mem_reg_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y42         core_inst/sys/eth_dma_0/tx_fifo/mem_reg_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB18_X9Y86         core_inst/sys/eth_dma_0/tx_fifo/mem_reg_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y47         core_inst/sys/eth_dma_1/tx_fifo/mem_reg_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y47         core_inst/sys/eth_dma_1/tx_fifo/mem_reg_0/CLKARDCLK
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X85Y216        core_inst/sys/eth_dma_0/tx_fifo/rd_addr_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X85Y216        core_inst/sys/eth_dma_0/tx_fifo/rd_addr_reg_reg[1]/C
High Pulse Width  Slow    RAMB18E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB18_X9Y86         core_inst/sys/eth_dma_0/tx_fifo/mem_reg_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y47         core_inst/sys/eth_dma_1/tx_fifo/mem_reg_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y47         core_inst/sys/eth_dma_1/tx_fifo/mem_reg_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y42         core_inst/sys/eth_dma_0/tx_fifo/mem_reg_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB18_X9Y86         core_inst/sys/eth_dma_0/tx_fifo/mem_reg_1/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB18_X9Y94         core_inst/sys/eth_dma_1/tx_fifo/mem_reg_1/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB18_X9Y94         core_inst/sys/eth_dma_1/tx_fifo/mem_reg_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y42         core_inst/sys/eth_dma_0/tx_fifo/mem_reg_0/CLKARDCLK
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X85Y216        core_inst/sys/eth_dma_0/tx_fifo/rd_addr_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X85Y216        core_inst/sys/eth_dma_0/tx_fifo/rd_addr_reg_reg[1]/C
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.267       0.308      GTHE3_CHANNEL_X0Y12  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.266       0.309      GTHE3_CHANNEL_X0Y13  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.914         0.185       0.729      GTHE3_CHANNEL_X0Y12  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.914         0.184       0.730      GTHE3_CHANNEL_X0Y13  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_156mhz_int
  To Clock:  clk_156mhz_int

Setup :            0  Failing Endpoints,  Worst Slack        4.259ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.259ns  (required time - arrival time)
  Source:                 sync_reset_156mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/tx_fifo/m_rst_sync1_reg_reg/PRE
                            (recovery check against rising-edge clock clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        1.939ns  (logic 0.306ns (15.781%)  route 1.633ns (84.219%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.736ns = ( 8.136 - 6.400 ) 
    Source Clock Delay      (SCD):    1.965ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.568ns (routing 0.316ns, distribution 1.252ns)
  Clock Net Delay (Destination): 1.407ns (routing 0.283ns, distribution 1.124ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.568     1.965    sync_reset_156mhz_inst/sync_reg_reg[0]_0
    SLICE_X91Y224        FDPE                                         r  sync_reset_156mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y224        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.079 f  sync_reset_156mhz_inst/sync_reg_reg[3]/Q
                         net (fo=213, routed)         1.157     3.236    sync_reset_156mhz_inst/Q[0]
    SLICE_X82Y234        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.192     3.428 f  sync_reset_156mhz_inst/m_rst_sync1_reg_i_1__1/O
                         net (fo=6, routed)           0.476     3.904    core_inst/sys/eth_dma_1/tx_fifo/async_rst00_out
    SLICE_X82Y233        FDPE                                         f  core_inst/sys/eth_dma_1/tx_fifo/m_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.407     8.136    core_inst/sys/eth_dma_1/tx_fifo/mem_reg_0_0
    SLICE_X82Y233        FDPE                                         r  core_inst/sys/eth_dma_1/tx_fifo/m_rst_sync1_reg_reg/C
                         clock pessimism              0.144     8.280    
                         clock uncertainty           -0.035     8.245    
    SLICE_X82Y233        FDPE (Recov_AFF_SLICEM_C_PRE)
                                                     -0.082     8.163    core_inst/sys/eth_dma_1/tx_fifo/m_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                          8.163    
                         arrival time                          -3.904    
  -------------------------------------------------------------------
                         slack                                  4.259    

Slack (MET) :             4.259ns  (required time - arrival time)
  Source:                 sync_reset_156mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/tx_fifo/m_rst_sync2_reg_reg/PRE
                            (recovery check against rising-edge clock clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        1.939ns  (logic 0.306ns (15.781%)  route 1.633ns (84.219%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.736ns = ( 8.136 - 6.400 ) 
    Source Clock Delay      (SCD):    1.965ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.568ns (routing 0.316ns, distribution 1.252ns)
  Clock Net Delay (Destination): 1.407ns (routing 0.283ns, distribution 1.124ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.568     1.965    sync_reset_156mhz_inst/sync_reg_reg[0]_0
    SLICE_X91Y224        FDPE                                         r  sync_reset_156mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y224        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.079 f  sync_reset_156mhz_inst/sync_reg_reg[3]/Q
                         net (fo=213, routed)         1.157     3.236    sync_reset_156mhz_inst/Q[0]
    SLICE_X82Y234        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.192     3.428 f  sync_reset_156mhz_inst/m_rst_sync1_reg_i_1__1/O
                         net (fo=6, routed)           0.476     3.904    core_inst/sys/eth_dma_1/tx_fifo/async_rst00_out
    SLICE_X82Y233        FDPE                                         f  core_inst/sys/eth_dma_1/tx_fifo/m_rst_sync2_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.407     8.136    core_inst/sys/eth_dma_1/tx_fifo/mem_reg_0_0
    SLICE_X82Y233        FDPE                                         r  core_inst/sys/eth_dma_1/tx_fifo/m_rst_sync2_reg_reg/C
                         clock pessimism              0.144     8.280    
                         clock uncertainty           -0.035     8.245    
    SLICE_X82Y233        FDPE (Recov_AFF2_SLICEM_C_PRE)
                                                     -0.082     8.163    core_inst/sys/eth_dma_1/tx_fifo/m_rst_sync2_reg_reg
  -------------------------------------------------------------------
                         required time                          8.163    
                         arrival time                          -3.904    
  -------------------------------------------------------------------
                         slack                                  4.259    

Slack (MET) :             4.259ns  (required time - arrival time)
  Source:                 sync_reset_156mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/tx_fifo/m_rst_sync3_reg_reg/PRE
                            (recovery check against rising-edge clock clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        1.939ns  (logic 0.306ns (15.781%)  route 1.633ns (84.219%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.736ns = ( 8.136 - 6.400 ) 
    Source Clock Delay      (SCD):    1.965ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.568ns (routing 0.316ns, distribution 1.252ns)
  Clock Net Delay (Destination): 1.407ns (routing 0.283ns, distribution 1.124ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.568     1.965    sync_reset_156mhz_inst/sync_reg_reg[0]_0
    SLICE_X91Y224        FDPE                                         r  sync_reset_156mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y224        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.079 f  sync_reset_156mhz_inst/sync_reg_reg[3]/Q
                         net (fo=213, routed)         1.157     3.236    sync_reset_156mhz_inst/Q[0]
    SLICE_X82Y234        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.192     3.428 f  sync_reset_156mhz_inst/m_rst_sync1_reg_i_1__1/O
                         net (fo=6, routed)           0.476     3.904    core_inst/sys/eth_dma_1/tx_fifo/async_rst00_out
    SLICE_X82Y233        FDPE                                         f  core_inst/sys/eth_dma_1/tx_fifo/m_rst_sync3_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.407     8.136    core_inst/sys/eth_dma_1/tx_fifo/mem_reg_0_0
    SLICE_X82Y233        FDPE                                         r  core_inst/sys/eth_dma_1/tx_fifo/m_rst_sync3_reg_reg/C
                         clock pessimism              0.144     8.280    
                         clock uncertainty           -0.035     8.245    
    SLICE_X82Y233        FDPE (Recov_BFF_SLICEM_C_PRE)
                                                     -0.082     8.163    core_inst/sys/eth_dma_1/tx_fifo/m_rst_sync3_reg_reg
  -------------------------------------------------------------------
                         required time                          8.163    
                         arrival time                          -3.904    
  -------------------------------------------------------------------
                         slack                                  4.259    

Slack (MET) :             5.074ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sync_reset_156mhz_inst/sync_reg_reg[3]/PRE
                            (recovery check against rising-edge clock clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.114ns (11.740%)  route 0.857ns (88.260%))
  Logic Levels:           0  
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 8.106 - 6.400 ) 
    Source Clock Delay      (SCD):    2.045ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.648ns (routing 0.316ns, distribution 1.332ns)
  Clock Net Delay (Destination): 1.377ns (routing 0.283ns, distribution 1.094ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.648     2.045    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X97Y241        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y241        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.159 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=4, routed)           0.857     3.016    sync_reset_156mhz_inst/gtwiz_reset_tx_done_out[0]
    SLICE_X91Y224        FDPE                                         f  sync_reset_156mhz_inst/sync_reg_reg[3]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.377     8.106    sync_reset_156mhz_inst/sync_reg_reg[0]_0
    SLICE_X91Y224        FDPE                                         r  sync_reset_156mhz_inst/sync_reg_reg[3]/C
                         clock pessimism              0.101     8.207    
                         clock uncertainty           -0.035     8.172    
    SLICE_X91Y224        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.082     8.090    sync_reset_156mhz_inst/sync_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.090    
                         arrival time                          -3.016    
  -------------------------------------------------------------------
                         slack                                  5.074    

Slack (MET) :             5.401ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sync_reset_156mhz_inst/sync_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.114ns (17.091%)  route 0.553ns (82.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.729ns = ( 8.129 - 6.400 ) 
    Source Clock Delay      (SCD):    2.045ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.648ns (routing 0.316ns, distribution 1.332ns)
  Clock Net Delay (Destination): 1.400ns (routing 0.283ns, distribution 1.117ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.648     2.045    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X97Y241        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y241        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.159 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=4, routed)           0.553     2.712    sync_reset_156mhz_inst/gtwiz_reset_tx_done_out[0]
    SLICE_X95Y232        FDPE                                         f  sync_reset_156mhz_inst/sync_reg_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.400     8.129    sync_reset_156mhz_inst/sync_reg_reg[0]_0
    SLICE_X95Y232        FDPE                                         r  sync_reset_156mhz_inst/sync_reg_reg[0]/C
                         clock pessimism              0.101     8.230    
                         clock uncertainty           -0.035     8.195    
    SLICE_X95Y232        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.082     8.113    sync_reset_156mhz_inst/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.113    
                         arrival time                          -2.712    
  -------------------------------------------------------------------
                         slack                                  5.401    

Slack (MET) :             5.401ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sync_reset_156mhz_inst/sync_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.114ns (17.091%)  route 0.553ns (82.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.729ns = ( 8.129 - 6.400 ) 
    Source Clock Delay      (SCD):    2.045ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.648ns (routing 0.316ns, distribution 1.332ns)
  Clock Net Delay (Destination): 1.400ns (routing 0.283ns, distribution 1.117ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.648     2.045    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X97Y241        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y241        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.159 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=4, routed)           0.553     2.712    sync_reset_156mhz_inst/gtwiz_reset_tx_done_out[0]
    SLICE_X95Y232        FDPE                                         f  sync_reset_156mhz_inst/sync_reg_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.400     8.129    sync_reset_156mhz_inst/sync_reg_reg[0]_0
    SLICE_X95Y232        FDPE                                         r  sync_reset_156mhz_inst/sync_reg_reg[1]/C
                         clock pessimism              0.101     8.230    
                         clock uncertainty           -0.035     8.195    
    SLICE_X95Y232        FDPE (Recov_EFF2_SLICEL_C_PRE)
                                                     -0.082     8.113    sync_reset_156mhz_inst/sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.113    
                         arrival time                          -2.712    
  -------------------------------------------------------------------
                         slack                                  5.401    

Slack (MET) :             5.401ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sync_reset_156mhz_inst/sync_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.114ns (17.091%)  route 0.553ns (82.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.729ns = ( 8.129 - 6.400 ) 
    Source Clock Delay      (SCD):    2.045ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.648ns (routing 0.316ns, distribution 1.332ns)
  Clock Net Delay (Destination): 1.400ns (routing 0.283ns, distribution 1.117ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.648     2.045    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X97Y241        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y241        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.159 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=4, routed)           0.553     2.712    sync_reset_156mhz_inst/gtwiz_reset_tx_done_out[0]
    SLICE_X95Y232        FDPE                                         f  sync_reset_156mhz_inst/sync_reg_reg[2]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.400     8.129    sync_reset_156mhz_inst/sync_reg_reg[0]_0
    SLICE_X95Y232        FDPE                                         r  sync_reset_156mhz_inst/sync_reg_reg[2]/C
                         clock pessimism              0.101     8.230    
                         clock uncertainty           -0.035     8.195    
    SLICE_X95Y232        FDPE (Recov_FFF_SLICEL_C_PRE)
                                                     -0.082     8.113    sync_reset_156mhz_inst/sync_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.113    
                         arrival time                          -2.712    
  -------------------------------------------------------------------
                         slack                                  5.401    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sync_reset_156mhz_inst/sync_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.049ns (15.556%)  route 0.266ns (84.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.011ns
    Source Clock Delay      (SCD):    0.839ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Net Delay (Source):      0.721ns (routing 0.163ns, distribution 0.558ns)
  Clock Net Delay (Destination): 0.846ns (routing 0.190ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.721     0.839    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X97Y241        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y241        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.888 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=4, routed)           0.266     1.154    sync_reset_156mhz_inst/gtwiz_reset_tx_done_out[0]
    SLICE_X95Y232        FDPE                                         f  sync_reset_156mhz_inst/sync_reg_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.846     1.011    sync_reset_156mhz_inst/sync_reg_reg[0]_0
    SLICE_X95Y232        FDPE                                         r  sync_reset_156mhz_inst/sync_reg_reg[0]/C
                         clock pessimism             -0.074     0.937    
    SLICE_X95Y232        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                      0.005     0.942    sync_reset_156mhz_inst/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sync_reset_156mhz_inst/sync_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.049ns (15.556%)  route 0.266ns (84.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.011ns
    Source Clock Delay      (SCD):    0.839ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Net Delay (Source):      0.721ns (routing 0.163ns, distribution 0.558ns)
  Clock Net Delay (Destination): 0.846ns (routing 0.190ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.721     0.839    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X97Y241        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y241        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.888 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=4, routed)           0.266     1.154    sync_reset_156mhz_inst/gtwiz_reset_tx_done_out[0]
    SLICE_X95Y232        FDPE                                         f  sync_reset_156mhz_inst/sync_reg_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.846     1.011    sync_reset_156mhz_inst/sync_reg_reg[0]_0
    SLICE_X95Y232        FDPE                                         r  sync_reset_156mhz_inst/sync_reg_reg[1]/C
                         clock pessimism             -0.074     0.937    
    SLICE_X95Y232        FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                      0.005     0.942    sync_reset_156mhz_inst/sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sync_reset_156mhz_inst/sync_reg_reg[2]/PRE
                            (removal check against rising-edge clock clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.049ns (15.556%)  route 0.266ns (84.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.011ns
    Source Clock Delay      (SCD):    0.839ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Net Delay (Source):      0.721ns (routing 0.163ns, distribution 0.558ns)
  Clock Net Delay (Destination): 0.846ns (routing 0.190ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.721     0.839    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X97Y241        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y241        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.888 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=4, routed)           0.266     1.154    sync_reset_156mhz_inst/gtwiz_reset_tx_done_out[0]
    SLICE_X95Y232        FDPE                                         f  sync_reset_156mhz_inst/sync_reg_reg[2]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.846     1.011    sync_reset_156mhz_inst/sync_reg_reg[0]_0
    SLICE_X95Y232        FDPE                                         r  sync_reset_156mhz_inst/sync_reg_reg[2]/C
                         clock pessimism             -0.074     0.937    
    SLICE_X95Y232        FDPE (Remov_FFF_SLICEL_C_PRE)
                                                      0.005     0.942    sync_reset_156mhz_inst/sync_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sync_reset_156mhz_inst/sync_reg_reg[3]/PRE
                            (removal check against rising-edge clock clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.049ns (10.426%)  route 0.421ns (89.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.981ns
    Source Clock Delay      (SCD):    0.839ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Net Delay (Source):      0.721ns (routing 0.163ns, distribution 0.558ns)
  Clock Net Delay (Destination): 0.816ns (routing 0.190ns, distribution 0.626ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.721     0.839    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X97Y241        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y241        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.888 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=4, routed)           0.421     1.309    sync_reset_156mhz_inst/gtwiz_reset_tx_done_out[0]
    SLICE_X91Y224        FDPE                                         f  sync_reset_156mhz_inst/sync_reg_reg[3]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.816     0.981    sync_reset_156mhz_inst/sync_reg_reg[0]_0
    SLICE_X91Y224        FDPE                                         r  sync_reset_156mhz_inst/sync_reg_reg[3]/C
                         clock pessimism             -0.074     0.907    
    SLICE_X91Y224        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                      0.005     0.912    sync_reset_156mhz_inst/sync_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.912    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.827ns  (arrival time - required time)
  Source:                 sync_reset_156mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/tx_fifo/m_rst_sync1_reg_reg/PRE
                            (removal check against rising-edge clock clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.120ns (12.862%)  route 0.813ns (87.138%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.013ns
    Source Clock Delay      (SCD):    0.794ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Net Delay (Source):      0.676ns (routing 0.163ns, distribution 0.513ns)
  Clock Net Delay (Destination): 0.848ns (routing 0.190ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.676     0.794    sync_reset_156mhz_inst/sync_reg_reg[0]_0
    SLICE_X91Y224        FDPE                                         r  sync_reset_156mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y224        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.843 f  sync_reset_156mhz_inst/sync_reg_reg[3]/Q
                         net (fo=213, routed)         0.589     1.432    sync_reset_156mhz_inst/Q[0]
    SLICE_X82Y234        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.071     1.503 f  sync_reset_156mhz_inst/m_rst_sync1_reg_i_1__1/O
                         net (fo=6, routed)           0.224     1.727    core_inst/sys/eth_dma_1/tx_fifo/async_rst00_out
    SLICE_X82Y233        FDPE                                         f  core_inst/sys/eth_dma_1/tx_fifo/m_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.848     1.013    core_inst/sys/eth_dma_1/tx_fifo/mem_reg_0_0
    SLICE_X82Y233        FDPE                                         r  core_inst/sys/eth_dma_1/tx_fifo/m_rst_sync1_reg_reg/C
                         clock pessimism             -0.118     0.895    
    SLICE_X82Y233        FDPE (Remov_AFF_SLICEM_C_PRE)
                                                      0.005     0.900    core_inst/sys/eth_dma_1/tx_fifo/m_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             0.827ns  (arrival time - required time)
  Source:                 sync_reset_156mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/tx_fifo/m_rst_sync2_reg_reg/PRE
                            (removal check against rising-edge clock clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.120ns (12.862%)  route 0.813ns (87.138%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.013ns
    Source Clock Delay      (SCD):    0.794ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Net Delay (Source):      0.676ns (routing 0.163ns, distribution 0.513ns)
  Clock Net Delay (Destination): 0.848ns (routing 0.190ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.676     0.794    sync_reset_156mhz_inst/sync_reg_reg[0]_0
    SLICE_X91Y224        FDPE                                         r  sync_reset_156mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y224        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.843 f  sync_reset_156mhz_inst/sync_reg_reg[3]/Q
                         net (fo=213, routed)         0.589     1.432    sync_reset_156mhz_inst/Q[0]
    SLICE_X82Y234        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.071     1.503 f  sync_reset_156mhz_inst/m_rst_sync1_reg_i_1__1/O
                         net (fo=6, routed)           0.224     1.727    core_inst/sys/eth_dma_1/tx_fifo/async_rst00_out
    SLICE_X82Y233        FDPE                                         f  core_inst/sys/eth_dma_1/tx_fifo/m_rst_sync2_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.848     1.013    core_inst/sys/eth_dma_1/tx_fifo/mem_reg_0_0
    SLICE_X82Y233        FDPE                                         r  core_inst/sys/eth_dma_1/tx_fifo/m_rst_sync2_reg_reg/C
                         clock pessimism             -0.118     0.895    
    SLICE_X82Y233        FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                      0.005     0.900    core_inst/sys/eth_dma_1/tx_fifo/m_rst_sync2_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             0.827ns  (arrival time - required time)
  Source:                 sync_reset_156mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/tx_fifo/m_rst_sync3_reg_reg/PRE
                            (removal check against rising-edge clock clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.120ns (12.862%)  route 0.813ns (87.138%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.013ns
    Source Clock Delay      (SCD):    0.794ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Net Delay (Source):      0.676ns (routing 0.163ns, distribution 0.513ns)
  Clock Net Delay (Destination): 0.848ns (routing 0.190ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.676     0.794    sync_reset_156mhz_inst/sync_reg_reg[0]_0
    SLICE_X91Y224        FDPE                                         r  sync_reset_156mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y224        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.843 f  sync_reset_156mhz_inst/sync_reg_reg[3]/Q
                         net (fo=213, routed)         0.589     1.432    sync_reset_156mhz_inst/Q[0]
    SLICE_X82Y234        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.071     1.503 f  sync_reset_156mhz_inst/m_rst_sync1_reg_i_1__1/O
                         net (fo=6, routed)           0.224     1.727    core_inst/sys/eth_dma_1/tx_fifo/async_rst00_out
    SLICE_X82Y233        FDPE                                         f  core_inst/sys/eth_dma_1/tx_fifo/m_rst_sync3_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.848     1.013    core_inst/sys/eth_dma_1/tx_fifo/mem_reg_0_0
    SLICE_X82Y233        FDPE                                         r  core_inst/sys/eth_dma_1/tx_fifo/m_rst_sync3_reg_reg/C
                         clock pessimism             -0.118     0.895    
    SLICE_X82Y233        FDPE (Remov_BFF_SLICEM_C_PRE)
                                                      0.005     0.900    core_inst/sys/eth_dma_1/tx_fifo/m_rst_sync3_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.827    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_200mhzmhz_mmcm_out
  To Clock:  clk_200mhzmhz_mmcm_out

Setup :            0  Failing Endpoints,  Worst Slack        1.091ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.091ns  (required time - arrival time)
  Source:                 core_inst/sys/genblk1[0].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[0].RISCV/core/core/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_reg/CLR
                            (recovery check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 0.114ns (3.136%)  route 3.521ns (96.864%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.460ns = ( 10.460 - 5.000 ) 
    Source Clock Delay      (SCD):    5.711ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.504ns (routing 0.739ns, distribution 1.765ns)
  Clock Net Delay (Destination): 2.241ns (routing 0.681ns, distribution 1.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=26659, routed)       2.504     5.711    core_inst/sys/genblk1[0].RISCV/clk_200mhzmhz_int
    SLICE_X60Y175        FDSE                                         r  core_inst/sys/genblk1[0].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y175        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     5.825 f  core_inst/sys/genblk1[0].RISCV/core_reset_reg/Q
                         net (fo=244, routed)         3.521     9.346    core_inst/sys/genblk1[0].RISCV/core/core/AR[0]
    SLICE_X68Y151        FDCE                                         f  core_inst/sys/genblk1[0].RISCV/core/core/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=26659, routed)       2.241    10.460    core_inst/sys/genblk1[0].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X68Y151        FDCE                                         r  core_inst/sys/genblk1[0].RISCV/core/core/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_reg/C
                         clock pessimism              0.127    10.586    
                         clock uncertainty           -0.067    10.520    
    SLICE_X68Y151        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.082    10.438    core_inst/sys/genblk1[0].RISCV/core/core/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_reg
  -------------------------------------------------------------------
                         required time                         10.438    
                         arrival time                          -9.346    
  -------------------------------------------------------------------
                         slack                                  1.091    

Slack (MET) :             1.091ns  (required time - arrival time)
  Source:                 core_inst/sys/genblk1[0].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[0].RISCV/core/core/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_reg/CLR
                            (recovery check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 0.114ns (3.136%)  route 3.521ns (96.864%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.460ns = ( 10.460 - 5.000 ) 
    Source Clock Delay      (SCD):    5.711ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.504ns (routing 0.739ns, distribution 1.765ns)
  Clock Net Delay (Destination): 2.241ns (routing 0.681ns, distribution 1.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=26659, routed)       2.504     5.711    core_inst/sys/genblk1[0].RISCV/clk_200mhzmhz_int
    SLICE_X60Y175        FDSE                                         r  core_inst/sys/genblk1[0].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y175        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     5.825 f  core_inst/sys/genblk1[0].RISCV/core_reset_reg/Q
                         net (fo=244, routed)         3.521     9.346    core_inst/sys/genblk1[0].RISCV/core/core/AR[0]
    SLICE_X68Y151        FDCE                                         f  core_inst/sys/genblk1[0].RISCV/core/core/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=26659, routed)       2.241    10.460    core_inst/sys/genblk1[0].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X68Y151        FDCE                                         r  core_inst/sys/genblk1[0].RISCV/core/core/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_reg/C
                         clock pessimism              0.127    10.586    
                         clock uncertainty           -0.067    10.520    
    SLICE_X68Y151        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082    10.438    core_inst/sys/genblk1[0].RISCV/core/core/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_reg
  -------------------------------------------------------------------
                         required time                         10.438    
                         arrival time                          -9.346    
  -------------------------------------------------------------------
                         slack                                  1.091    

Slack (MET) :             1.091ns  (required time - arrival time)
  Source:                 core_inst/sys/genblk1[0].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[0].RISCV/core/core/writeBack_arbitration_isValid_reg/CLR
                            (recovery check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 0.114ns (3.136%)  route 3.521ns (96.864%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.460ns = ( 10.460 - 5.000 ) 
    Source Clock Delay      (SCD):    5.711ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.504ns (routing 0.739ns, distribution 1.765ns)
  Clock Net Delay (Destination): 2.241ns (routing 0.681ns, distribution 1.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=26659, routed)       2.504     5.711    core_inst/sys/genblk1[0].RISCV/clk_200mhzmhz_int
    SLICE_X60Y175        FDSE                                         r  core_inst/sys/genblk1[0].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y175        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     5.825 f  core_inst/sys/genblk1[0].RISCV/core_reset_reg/Q
                         net (fo=244, routed)         3.521     9.346    core_inst/sys/genblk1[0].RISCV/core/core/AR[0]
    SLICE_X68Y151        FDCE                                         f  core_inst/sys/genblk1[0].RISCV/core/core/writeBack_arbitration_isValid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=26659, routed)       2.241    10.460    core_inst/sys/genblk1[0].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X68Y151        FDCE                                         r  core_inst/sys/genblk1[0].RISCV/core/core/writeBack_arbitration_isValid_reg/C
                         clock pessimism              0.127    10.586    
                         clock uncertainty           -0.067    10.520    
    SLICE_X68Y151        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.082    10.438    core_inst/sys/genblk1[0].RISCV/core/core/writeBack_arbitration_isValid_reg
  -------------------------------------------------------------------
                         required time                         10.438    
                         arrival time                          -9.346    
  -------------------------------------------------------------------
                         slack                                  1.091    

Slack (MET) :             1.092ns  (required time - arrival time)
  Source:                 core_inst/sys/genblk1[0].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[0].RISCV/core/core/execute_arbitration_isValid_reg/CLR
                            (recovery check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        3.634ns  (logic 0.114ns (3.137%)  route 3.520ns (96.863%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.459ns = ( 10.459 - 5.000 ) 
    Source Clock Delay      (SCD):    5.711ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.504ns (routing 0.739ns, distribution 1.765ns)
  Clock Net Delay (Destination): 2.240ns (routing 0.681ns, distribution 1.559ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=26659, routed)       2.504     5.711    core_inst/sys/genblk1[0].RISCV/clk_200mhzmhz_int
    SLICE_X60Y175        FDSE                                         r  core_inst/sys/genblk1[0].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y175        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     5.825 f  core_inst/sys/genblk1[0].RISCV/core_reset_reg/Q
                         net (fo=244, routed)         3.520     9.345    core_inst/sys/genblk1[0].RISCV/core/core/AR[0]
    SLICE_X67Y151        FDCE                                         f  core_inst/sys/genblk1[0].RISCV/core/core/execute_arbitration_isValid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=26659, routed)       2.240    10.459    core_inst/sys/genblk1[0].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X67Y151        FDCE                                         r  core_inst/sys/genblk1[0].RISCV/core/core/execute_arbitration_isValid_reg/C
                         clock pessimism              0.127    10.585    
                         clock uncertainty           -0.067    10.519    
    SLICE_X67Y151        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.082    10.437    core_inst/sys/genblk1[0].RISCV/core/core/execute_arbitration_isValid_reg
  -------------------------------------------------------------------
                         required time                         10.437    
                         arrival time                          -9.345    
  -------------------------------------------------------------------
                         slack                                  1.092    

Slack (MET) :             1.092ns  (required time - arrival time)
  Source:                 core_inst/sys/genblk1[0].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[0].RISCV/core/core/memory_arbitration_isValid_reg/CLR
                            (recovery check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        3.634ns  (logic 0.114ns (3.137%)  route 3.520ns (96.863%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.459ns = ( 10.459 - 5.000 ) 
    Source Clock Delay      (SCD):    5.711ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.504ns (routing 0.739ns, distribution 1.765ns)
  Clock Net Delay (Destination): 2.240ns (routing 0.681ns, distribution 1.559ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=26659, routed)       2.504     5.711    core_inst/sys/genblk1[0].RISCV/clk_200mhzmhz_int
    SLICE_X60Y175        FDSE                                         r  core_inst/sys/genblk1[0].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y175        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     5.825 f  core_inst/sys/genblk1[0].RISCV/core_reset_reg/Q
                         net (fo=244, routed)         3.520     9.345    core_inst/sys/genblk1[0].RISCV/core/core/AR[0]
    SLICE_X67Y151        FDCE                                         f  core_inst/sys/genblk1[0].RISCV/core/core/memory_arbitration_isValid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=26659, routed)       2.240    10.459    core_inst/sys/genblk1[0].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X67Y151        FDCE                                         r  core_inst/sys/genblk1[0].RISCV/core/core/memory_arbitration_isValid_reg/C
                         clock pessimism              0.127    10.585    
                         clock uncertainty           -0.067    10.519    
    SLICE_X67Y151        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.082    10.437    core_inst/sys/genblk1[0].RISCV/core/core/memory_arbitration_isValid_reg
  -------------------------------------------------------------------
                         required time                         10.437    
                         arrival time                          -9.345    
  -------------------------------------------------------------------
                         slack                                  1.092    

Slack (MET) :             1.154ns  (required time - arrival time)
  Source:                 core_inst/sys/genblk1[0].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[0].RISCV/core/core/IBusSimplePlugin_injector_decodeRemoved_reg/CLR
                            (recovery check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        3.572ns  (logic 0.114ns (3.191%)  route 3.458ns (96.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.460ns = ( 10.460 - 5.000 ) 
    Source Clock Delay      (SCD):    5.711ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.504ns (routing 0.739ns, distribution 1.765ns)
  Clock Net Delay (Destination): 2.241ns (routing 0.681ns, distribution 1.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=26659, routed)       2.504     5.711    core_inst/sys/genblk1[0].RISCV/clk_200mhzmhz_int
    SLICE_X60Y175        FDSE                                         r  core_inst/sys/genblk1[0].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y175        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     5.825 f  core_inst/sys/genblk1[0].RISCV/core_reset_reg/Q
                         net (fo=244, routed)         3.458     9.283    core_inst/sys/genblk1[0].RISCV/core/core/AR[0]
    SLICE_X68Y149        FDCE                                         f  core_inst/sys/genblk1[0].RISCV/core/core/IBusSimplePlugin_injector_decodeRemoved_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=26659, routed)       2.241    10.460    core_inst/sys/genblk1[0].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X68Y149        FDCE                                         r  core_inst/sys/genblk1[0].RISCV/core/core/IBusSimplePlugin_injector_decodeRemoved_reg/C
                         clock pessimism              0.127    10.586    
                         clock uncertainty           -0.067    10.520    
    SLICE_X68Y149        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082    10.438    core_inst/sys/genblk1[0].RISCV/core/core/IBusSimplePlugin_injector_decodeRemoved_reg
  -------------------------------------------------------------------
                         required time                         10.438    
                         arrival time                          -9.283    
  -------------------------------------------------------------------
                         slack                                  1.154    

Slack (MET) :             1.216ns  (required time - arrival time)
  Source:                 core_inst/sys/genblk1[15].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[15].RISCV/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[20]/CLR
                            (recovery check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        3.380ns  (logic 0.114ns (3.373%)  route 3.266ns (96.627%))
  Logic Levels:           0  
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.486ns = ( 10.486 - 5.000 ) 
    Source Clock Delay      (SCD):    5.787ns
    Clock Pessimism Removal (CPR):    0.046ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.580ns (routing 0.739ns, distribution 1.841ns)
  Clock Net Delay (Destination): 2.267ns (routing 0.681ns, distribution 1.586ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=26659, routed)       2.580     5.787    core_inst/sys/genblk1[15].RISCV/clk_200mhzmhz_int
    SLICE_X67Y232        FDSE                                         r  core_inst/sys/genblk1[15].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y232        FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     5.901 f  core_inst/sys/genblk1[15].RISCV/core_reset_reg/Q
                         net (fo=244, routed)         3.266     9.167    core_inst/sys/genblk1[15].RISCV/core/core/AR[0]
    SLICE_X65Y273        FDCE                                         f  core_inst/sys/genblk1[15].RISCV/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=26659, routed)       2.267    10.486    core_inst/sys/genblk1[15].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X65Y273        FDCE                                         r  core_inst/sys/genblk1[15].RISCV/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[20]/C
                         clock pessimism              0.046    10.532    
                         clock uncertainty           -0.067    10.465    
    SLICE_X65Y273        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082    10.383    core_inst/sys/genblk1[15].RISCV/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[20]
  -------------------------------------------------------------------
                         required time                         10.383    
                         arrival time                          -9.167    
  -------------------------------------------------------------------
                         slack                                  1.216    

Slack (MET) :             1.267ns  (required time - arrival time)
  Source:                 core_inst/sys/genblk1[15].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[15].RISCV/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[13]/CLR
                            (recovery check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        3.333ns  (logic 0.114ns (3.420%)  route 3.219ns (96.580%))
  Logic Levels:           0  
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.490ns = ( 10.490 - 5.000 ) 
    Source Clock Delay      (SCD):    5.787ns
    Clock Pessimism Removal (CPR):    0.046ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.580ns (routing 0.739ns, distribution 1.841ns)
  Clock Net Delay (Destination): 2.271ns (routing 0.681ns, distribution 1.590ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=26659, routed)       2.580     5.787    core_inst/sys/genblk1[15].RISCV/clk_200mhzmhz_int
    SLICE_X67Y232        FDSE                                         r  core_inst/sys/genblk1[15].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y232        FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     5.901 f  core_inst/sys/genblk1[15].RISCV/core_reset_reg/Q
                         net (fo=244, routed)         3.219     9.120    core_inst/sys/genblk1[15].RISCV/core/core/AR[0]
    SLICE_X67Y273        FDCE                                         f  core_inst/sys/genblk1[15].RISCV/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=26659, routed)       2.271    10.490    core_inst/sys/genblk1[15].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X67Y273        FDCE                                         r  core_inst/sys/genblk1[15].RISCV/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[13]/C
                         clock pessimism              0.046    10.536    
                         clock uncertainty           -0.067    10.469    
    SLICE_X67Y273        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.082    10.387    core_inst/sys/genblk1[15].RISCV/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[13]
  -------------------------------------------------------------------
                         required time                         10.387    
                         arrival time                          -9.120    
  -------------------------------------------------------------------
                         slack                                  1.267    

Slack (MET) :             1.267ns  (required time - arrival time)
  Source:                 core_inst/sys/genblk1[15].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[15].RISCV/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[16]/CLR
                            (recovery check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        3.333ns  (logic 0.114ns (3.420%)  route 3.219ns (96.580%))
  Logic Levels:           0  
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.490ns = ( 10.490 - 5.000 ) 
    Source Clock Delay      (SCD):    5.787ns
    Clock Pessimism Removal (CPR):    0.046ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.580ns (routing 0.739ns, distribution 1.841ns)
  Clock Net Delay (Destination): 2.271ns (routing 0.681ns, distribution 1.590ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=26659, routed)       2.580     5.787    core_inst/sys/genblk1[15].RISCV/clk_200mhzmhz_int
    SLICE_X67Y232        FDSE                                         r  core_inst/sys/genblk1[15].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y232        FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     5.901 f  core_inst/sys/genblk1[15].RISCV/core_reset_reg/Q
                         net (fo=244, routed)         3.219     9.120    core_inst/sys/genblk1[15].RISCV/core/core/AR[0]
    SLICE_X67Y273        FDCE                                         f  core_inst/sys/genblk1[15].RISCV/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=26659, routed)       2.271    10.490    core_inst/sys/genblk1[15].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X67Y273        FDCE                                         r  core_inst/sys/genblk1[15].RISCV/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[16]/C
                         clock pessimism              0.046    10.536    
                         clock uncertainty           -0.067    10.469    
    SLICE_X67Y273        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.082    10.387    core_inst/sys/genblk1[15].RISCV/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[16]
  -------------------------------------------------------------------
                         required time                         10.387    
                         arrival time                          -9.120    
  -------------------------------------------------------------------
                         slack                                  1.267    

Slack (MET) :             1.267ns  (required time - arrival time)
  Source:                 core_inst/sys/genblk1[15].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[15].RISCV/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[17]/CLR
                            (recovery check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        3.333ns  (logic 0.114ns (3.420%)  route 3.219ns (96.580%))
  Logic Levels:           0  
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.490ns = ( 10.490 - 5.000 ) 
    Source Clock Delay      (SCD):    5.787ns
    Clock Pessimism Removal (CPR):    0.046ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.580ns (routing 0.739ns, distribution 1.841ns)
  Clock Net Delay (Destination): 2.271ns (routing 0.681ns, distribution 1.590ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=26659, routed)       2.580     5.787    core_inst/sys/genblk1[15].RISCV/clk_200mhzmhz_int
    SLICE_X67Y232        FDSE                                         r  core_inst/sys/genblk1[15].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y232        FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     5.901 f  core_inst/sys/genblk1[15].RISCV/core_reset_reg/Q
                         net (fo=244, routed)         3.219     9.120    core_inst/sys/genblk1[15].RISCV/core/core/AR[0]
    SLICE_X67Y273        FDCE                                         f  core_inst/sys/genblk1[15].RISCV/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=26659, routed)       2.271    10.490    core_inst/sys/genblk1[15].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X67Y273        FDCE                                         r  core_inst/sys/genblk1[15].RISCV/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[17]/C
                         clock pessimism              0.046    10.536    
                         clock uncertainty           -0.067    10.469    
    SLICE_X67Y273        FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.082    10.387    core_inst/sys/genblk1[15].RISCV/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[17]
  -------------------------------------------------------------------
                         required time                         10.387    
                         arrival time                          -9.120    
  -------------------------------------------------------------------
                         slack                                  1.267    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 core_inst/sys/genblk1[4].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[4].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[2]/CLR
                            (removal check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.049ns (18.631%)  route 0.214ns (81.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.816ns
    Source Clock Delay      (SCD):    2.628ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Net Delay (Source):      0.961ns (routing 0.349ns, distribution 0.612ns)
  Clock Net Delay (Destination): 1.135ns (routing 0.388ns, distribution 0.747ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=26659, routed)       0.961     2.628    core_inst/sys/genblk1[4].RISCV/clk_200mhzmhz_int
    SLICE_X33Y227        FDSE                                         r  core_inst/sys/genblk1[4].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y227        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.677 f  core_inst/sys/genblk1[4].RISCV/core_reset_reg/Q
                         net (fo=244, routed)         0.214     2.891    core_inst/sys/genblk1[4].RISCV/core/core/AR[0]
    SLICE_X34Y229        FDCE                                         f  core_inst/sys/genblk1[4].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=26659, routed)       1.135     2.816    core_inst/sys/genblk1[4].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X34Y229        FDCE                                         r  core_inst/sys/genblk1[4].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[2]/C
                         clock pessimism             -0.110     2.706    
    SLICE_X34Y229        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     2.711    core_inst/sys/genblk1[4].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.711    
                         arrival time                           2.891    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 core_inst/sys/genblk1[4].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[4].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[0]/CLR
                            (removal check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.049ns (15.556%)  route 0.266ns (84.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.832ns
    Source Clock Delay      (SCD):    2.628ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Net Delay (Source):      0.961ns (routing 0.349ns, distribution 0.612ns)
  Clock Net Delay (Destination): 1.151ns (routing 0.388ns, distribution 0.763ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=26659, routed)       0.961     2.628    core_inst/sys/genblk1[4].RISCV/clk_200mhzmhz_int
    SLICE_X33Y227        FDSE                                         r  core_inst/sys/genblk1[4].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y227        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.677 f  core_inst/sys/genblk1[4].RISCV/core_reset_reg/Q
                         net (fo=244, routed)         0.266     2.943    core_inst/sys/genblk1[4].RISCV/core/core/AR[0]
    SLICE_X37Y228        FDCE                                         f  core_inst/sys/genblk1[4].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=26659, routed)       1.151     2.832    core_inst/sys/genblk1[4].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X37Y228        FDCE                                         r  core_inst/sys/genblk1[4].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[0]/C
                         clock pessimism             -0.110     2.722    
    SLICE_X37Y228        FDCE (Remov_AFF_SLICEL_C_CLR)
                                                      0.005     2.727    core_inst/sys/genblk1[4].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.727    
                         arrival time                           2.943    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 core_inst/sys/genblk1[4].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[4].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[9]/CLR
                            (removal check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.049ns (15.556%)  route 0.266ns (84.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.832ns
    Source Clock Delay      (SCD):    2.628ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Net Delay (Source):      0.961ns (routing 0.349ns, distribution 0.612ns)
  Clock Net Delay (Destination): 1.151ns (routing 0.388ns, distribution 0.763ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=26659, routed)       0.961     2.628    core_inst/sys/genblk1[4].RISCV/clk_200mhzmhz_int
    SLICE_X33Y227        FDSE                                         r  core_inst/sys/genblk1[4].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y227        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.677 f  core_inst/sys/genblk1[4].RISCV/core_reset_reg/Q
                         net (fo=244, routed)         0.266     2.943    core_inst/sys/genblk1[4].RISCV/core/core/AR[0]
    SLICE_X37Y228        FDCE                                         f  core_inst/sys/genblk1[4].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=26659, routed)       1.151     2.832    core_inst/sys/genblk1[4].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X37Y228        FDCE                                         r  core_inst/sys/genblk1[4].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[9]/C
                         clock pessimism             -0.110     2.722    
    SLICE_X37Y228        FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                      0.005     2.727    core_inst/sys/genblk1[4].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.727    
                         arrival time                           2.943    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 core_inst/sys/genblk1[4].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[4].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[1]/CLR
                            (removal check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.049ns (16.013%)  route 0.257ns (83.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.815ns
    Source Clock Delay      (SCD):    2.628ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Net Delay (Source):      0.961ns (routing 0.349ns, distribution 0.612ns)
  Clock Net Delay (Destination): 1.134ns (routing 0.388ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=26659, routed)       0.961     2.628    core_inst/sys/genblk1[4].RISCV/clk_200mhzmhz_int
    SLICE_X33Y227        FDSE                                         r  core_inst/sys/genblk1[4].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y227        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.677 f  core_inst/sys/genblk1[4].RISCV/core_reset_reg/Q
                         net (fo=244, routed)         0.257     2.934    core_inst/sys/genblk1[4].RISCV/core/core/AR[0]
    SLICE_X35Y229        FDCE                                         f  core_inst/sys/genblk1[4].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=26659, routed)       1.134     2.815    core_inst/sys/genblk1[4].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X35Y229        FDCE                                         r  core_inst/sys/genblk1[4].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[1]/C
                         clock pessimism             -0.110     2.705    
    SLICE_X35Y229        FDCE (Remov_AFF_SLICEM_C_CLR)
                                                      0.005     2.710    core_inst/sys/genblk1[4].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.710    
                         arrival time                           2.934    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 core_inst/sys/genblk1[4].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[4].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[3]/CLR
                            (removal check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.049ns (16.013%)  route 0.257ns (83.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.815ns
    Source Clock Delay      (SCD):    2.628ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Net Delay (Source):      0.961ns (routing 0.349ns, distribution 0.612ns)
  Clock Net Delay (Destination): 1.134ns (routing 0.388ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=26659, routed)       0.961     2.628    core_inst/sys/genblk1[4].RISCV/clk_200mhzmhz_int
    SLICE_X33Y227        FDSE                                         r  core_inst/sys/genblk1[4].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y227        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.677 f  core_inst/sys/genblk1[4].RISCV/core_reset_reg/Q
                         net (fo=244, routed)         0.257     2.934    core_inst/sys/genblk1[4].RISCV/core/core/AR[0]
    SLICE_X35Y229        FDCE                                         f  core_inst/sys/genblk1[4].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=26659, routed)       1.134     2.815    core_inst/sys/genblk1[4].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X35Y229        FDCE                                         r  core_inst/sys/genblk1[4].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[3]/C
                         clock pessimism             -0.110     2.705    
    SLICE_X35Y229        FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                      0.005     2.710    core_inst/sys/genblk1[4].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.710    
                         arrival time                           2.934    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 core_inst/sys/genblk1[10].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[10].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[13]/CLR
                            (removal check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.049ns (11.395%)  route 0.381ns (88.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.058ns
    Source Clock Delay      (SCD):    2.809ns
    Clock Pessimism Removal (CPR):    0.053ns
  Clock Net Delay (Source):      1.142ns (routing 0.349ns, distribution 0.793ns)
  Clock Net Delay (Destination): 1.377ns (routing 0.388ns, distribution 0.989ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=26659, routed)       1.142     2.809    core_inst/sys/genblk1[10].RISCV/clk_200mhzmhz_int
    SLICE_X61Y228        FDSE                                         r  core_inst/sys/genblk1[10].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y228        FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     2.858 f  core_inst/sys/genblk1[10].RISCV/core_reset_reg/Q
                         net (fo=244, routed)         0.381     3.239    core_inst/sys/genblk1[10].RISCV/core/core/AR[0]
    SLICE_X67Y246        FDCE                                         f  core_inst/sys/genblk1[10].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=26659, routed)       1.377     3.058    core_inst/sys/genblk1[10].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X67Y246        FDCE                                         r  core_inst/sys/genblk1[10].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[13]/C
                         clock pessimism             -0.053     3.005    
    SLICE_X67Y246        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                      0.005     3.010    core_inst/sys/genblk1[10].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.010    
                         arrival time                           3.239    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 core_inst/sys/genblk1[10].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[10].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[3]/CLR
                            (removal check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.049ns (11.395%)  route 0.381ns (88.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.058ns
    Source Clock Delay      (SCD):    2.809ns
    Clock Pessimism Removal (CPR):    0.053ns
  Clock Net Delay (Source):      1.142ns (routing 0.349ns, distribution 0.793ns)
  Clock Net Delay (Destination): 1.377ns (routing 0.388ns, distribution 0.989ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=26659, routed)       1.142     2.809    core_inst/sys/genblk1[10].RISCV/clk_200mhzmhz_int
    SLICE_X61Y228        FDSE                                         r  core_inst/sys/genblk1[10].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y228        FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     2.858 f  core_inst/sys/genblk1[10].RISCV/core_reset_reg/Q
                         net (fo=244, routed)         0.381     3.239    core_inst/sys/genblk1[10].RISCV/core/core/AR[0]
    SLICE_X67Y246        FDCE                                         f  core_inst/sys/genblk1[10].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=26659, routed)       1.377     3.058    core_inst/sys/genblk1[10].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X67Y246        FDCE                                         r  core_inst/sys/genblk1[10].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[3]/C
                         clock pessimism             -0.053     3.005    
    SLICE_X67Y246        FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                      0.005     3.010    core_inst/sys/genblk1[10].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.010    
                         arrival time                           3.239    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 core_inst/sys/genblk1[4].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[4].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[11]/CLR
                            (removal check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.049ns (13.960%)  route 0.302ns (86.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.834ns
    Source Clock Delay      (SCD):    2.628ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Net Delay (Source):      0.961ns (routing 0.349ns, distribution 0.612ns)
  Clock Net Delay (Destination): 1.153ns (routing 0.388ns, distribution 0.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=26659, routed)       0.961     2.628    core_inst/sys/genblk1[4].RISCV/clk_200mhzmhz_int
    SLICE_X33Y227        FDSE                                         r  core_inst/sys/genblk1[4].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y227        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.677 f  core_inst/sys/genblk1[4].RISCV/core_reset_reg/Q
                         net (fo=244, routed)         0.302     2.979    core_inst/sys/genblk1[4].RISCV/core/core/AR[0]
    SLICE_X36Y229        FDCE                                         f  core_inst/sys/genblk1[4].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=26659, routed)       1.153     2.834    core_inst/sys/genblk1[4].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X36Y229        FDCE                                         r  core_inst/sys/genblk1[4].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[11]/C
                         clock pessimism             -0.110     2.724    
    SLICE_X36Y229        FDCE (Remov_AFF_SLICEM_C_CLR)
                                                      0.005     2.729    core_inst/sys/genblk1[4].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.729    
                         arrival time                           2.979    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 core_inst/sys/genblk1[4].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[4].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[12]/CLR
                            (removal check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.049ns (13.960%)  route 0.302ns (86.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.834ns
    Source Clock Delay      (SCD):    2.628ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Net Delay (Source):      0.961ns (routing 0.349ns, distribution 0.612ns)
  Clock Net Delay (Destination): 1.153ns (routing 0.388ns, distribution 0.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=26659, routed)       0.961     2.628    core_inst/sys/genblk1[4].RISCV/clk_200mhzmhz_int
    SLICE_X33Y227        FDSE                                         r  core_inst/sys/genblk1[4].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y227        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.677 f  core_inst/sys/genblk1[4].RISCV/core_reset_reg/Q
                         net (fo=244, routed)         0.302     2.979    core_inst/sys/genblk1[4].RISCV/core/core/AR[0]
    SLICE_X36Y229        FDCE                                         f  core_inst/sys/genblk1[4].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=26659, routed)       1.153     2.834    core_inst/sys/genblk1[4].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X36Y229        FDCE                                         r  core_inst/sys/genblk1[4].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[12]/C
                         clock pessimism             -0.110     2.724    
    SLICE_X36Y229        FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                      0.005     2.729    core_inst/sys/genblk1[4].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.729    
                         arrival time                           2.979    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 core_inst/sys/genblk1[4].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[4].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[5]/CLR
                            (removal check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.049ns (13.960%)  route 0.302ns (86.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.834ns
    Source Clock Delay      (SCD):    2.628ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Net Delay (Source):      0.961ns (routing 0.349ns, distribution 0.612ns)
  Clock Net Delay (Destination): 1.153ns (routing 0.388ns, distribution 0.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=26659, routed)       0.961     2.628    core_inst/sys/genblk1[4].RISCV/clk_200mhzmhz_int
    SLICE_X33Y227        FDSE                                         r  core_inst/sys/genblk1[4].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y227        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.677 f  core_inst/sys/genblk1[4].RISCV/core_reset_reg/Q
                         net (fo=244, routed)         0.302     2.979    core_inst/sys/genblk1[4].RISCV/core/core/AR[0]
    SLICE_X36Y229        FDCE                                         f  core_inst/sys/genblk1[4].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=26659, routed)       1.153     2.834    core_inst/sys/genblk1[4].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X36Y229        FDCE                                         r  core_inst/sys/genblk1[4].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[5]/C
                         clock pessimism             -0.110     2.724    
    SLICE_X36Y229        FDCE (Remov_BFF_SLICEM_C_CLR)
                                                      0.005     2.729    core_inst/sys/genblk1[4].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.729    
                         arrival time                           2.979    
  -------------------------------------------------------------------
                         slack                                  0.250    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  gt_rxusrclk2_0
  To Clock:  gt_rxusrclk2_0

Setup :            0  Failing Endpoints,  Worst Slack        3.754ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.339ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.754ns  (required time - arrival time)
  Source:                 sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/rx_fifo/s_rst_sync1_reg_reg/PRE
                            (recovery check against rising-edge clock gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        2.431ns  (logic 0.246ns (10.119%)  route 2.185ns (89.881%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.130ns = ( 7.530 - 6.400 ) 
    Source Clock Delay      (SCD):    1.321ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.924ns (routing 0.109ns, distribution 0.815ns)
  Clock Net Delay (Destination): 0.801ns (routing 0.093ns, distribution 0.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.924     1.321    sfp_1_rx_rst_reset_sync_inst/CLK
    SLICE_X88Y203        FDPE                                         r  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y203        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     1.436 f  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]/Q
                         net (fo=31, routed)          1.514     2.950    sfp_1_rx_rst_reset_sync_inst/Q[0]
    SLICE_X88Y188        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.131     3.081 f  sfp_1_rx_rst_reset_sync_inst/m_rst_sync1_reg_i_1__0/O
                         net (fo=6, routed)           0.671     3.752    core_inst/sys/eth_dma_0/rx_fifo/m_rst_sync3_reg_reg_0
    SLICE_X87Y197        FDPE                                         f  core_inst/sys/eth_dma_0/rx_fifo/s_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.801     7.530    core_inst/sys/eth_dma_0/rx_fifo/mem_reg_0_4
    SLICE_X87Y197        FDPE                                         r  core_inst/sys/eth_dma_0/rx_fifo/s_rst_sync1_reg_reg/C
                         clock pessimism              0.093     7.623    
                         clock uncertainty           -0.035     7.588    
    SLICE_X87Y197        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.082     7.506    core_inst/sys/eth_dma_0/rx_fifo/s_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                          7.506    
                         arrival time                          -3.752    
  -------------------------------------------------------------------
                         slack                                  3.754    

Slack (MET) :             3.754ns  (required time - arrival time)
  Source:                 sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/rx_fifo/s_rst_sync2_reg_reg/PRE
                            (recovery check against rising-edge clock gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        2.431ns  (logic 0.246ns (10.119%)  route 2.185ns (89.881%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.130ns = ( 7.530 - 6.400 ) 
    Source Clock Delay      (SCD):    1.321ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.924ns (routing 0.109ns, distribution 0.815ns)
  Clock Net Delay (Destination): 0.801ns (routing 0.093ns, distribution 0.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.924     1.321    sfp_1_rx_rst_reset_sync_inst/CLK
    SLICE_X88Y203        FDPE                                         r  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y203        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     1.436 f  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]/Q
                         net (fo=31, routed)          1.514     2.950    sfp_1_rx_rst_reset_sync_inst/Q[0]
    SLICE_X88Y188        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.131     3.081 f  sfp_1_rx_rst_reset_sync_inst/m_rst_sync1_reg_i_1__0/O
                         net (fo=6, routed)           0.671     3.752    core_inst/sys/eth_dma_0/rx_fifo/m_rst_sync3_reg_reg_0
    SLICE_X87Y197        FDPE                                         f  core_inst/sys/eth_dma_0/rx_fifo/s_rst_sync2_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.801     7.530    core_inst/sys/eth_dma_0/rx_fifo/mem_reg_0_4
    SLICE_X87Y197        FDPE                                         r  core_inst/sys/eth_dma_0/rx_fifo/s_rst_sync2_reg_reg/C
                         clock pessimism              0.093     7.623    
                         clock uncertainty           -0.035     7.588    
    SLICE_X87Y197        FDPE (Recov_EFF2_SLICEL_C_PRE)
                                                     -0.082     7.506    core_inst/sys/eth_dma_0/rx_fifo/s_rst_sync2_reg_reg
  -------------------------------------------------------------------
                         required time                          7.506    
                         arrival time                          -3.752    
  -------------------------------------------------------------------
                         slack                                  3.754    

Slack (MET) :             3.754ns  (required time - arrival time)
  Source:                 sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/rx_fifo/s_rst_sync3_reg_reg/PRE
                            (recovery check against rising-edge clock gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        2.431ns  (logic 0.246ns (10.119%)  route 2.185ns (89.881%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.130ns = ( 7.530 - 6.400 ) 
    Source Clock Delay      (SCD):    1.321ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.924ns (routing 0.109ns, distribution 0.815ns)
  Clock Net Delay (Destination): 0.801ns (routing 0.093ns, distribution 0.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.924     1.321    sfp_1_rx_rst_reset_sync_inst/CLK
    SLICE_X88Y203        FDPE                                         r  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y203        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     1.436 f  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]/Q
                         net (fo=31, routed)          1.514     2.950    sfp_1_rx_rst_reset_sync_inst/Q[0]
    SLICE_X88Y188        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.131     3.081 f  sfp_1_rx_rst_reset_sync_inst/m_rst_sync1_reg_i_1__0/O
                         net (fo=6, routed)           0.671     3.752    core_inst/sys/eth_dma_0/rx_fifo/m_rst_sync3_reg_reg_0
    SLICE_X87Y197        FDPE                                         f  core_inst/sys/eth_dma_0/rx_fifo/s_rst_sync3_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.801     7.530    core_inst/sys/eth_dma_0/rx_fifo/mem_reg_0_4
    SLICE_X87Y197        FDPE                                         r  core_inst/sys/eth_dma_0/rx_fifo/s_rst_sync3_reg_reg/C
                         clock pessimism              0.093     7.623    
                         clock uncertainty           -0.035     7.588    
    SLICE_X87Y197        FDPE (Recov_FFF_SLICEL_C_PRE)
                                                     -0.082     7.506    core_inst/sys/eth_dma_0/rx_fifo/s_rst_sync3_reg_reg
  -------------------------------------------------------------------
                         required time                          7.506    
                         arrival time                          -3.752    
  -------------------------------------------------------------------
                         slack                                  3.754    

Slack (MET) :             4.718ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]/PRE
                            (recovery check against rising-edge clock gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        1.452ns  (logic 0.114ns (7.851%)  route 1.338ns (92.149%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.131ns = ( 7.531 - 6.400 ) 
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.940ns (routing 0.109ns, distribution 0.831ns)
  Clock Net Delay (Destination): 0.802ns (routing 0.093ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.940     1.337    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X89Y232        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y232        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.451 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           1.338     2.789    sfp_1_rx_rst_reset_sync_inst/AS[0]
    SLICE_X88Y203        FDPE                                         f  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.802     7.531    sfp_1_rx_rst_reset_sync_inst/CLK
    SLICE_X88Y203        FDPE                                         r  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
                         clock pessimism              0.093     7.624    
                         clock uncertainty           -0.035     7.589    
    SLICE_X88Y203        FDPE (Recov_AFF_SLICEL_C_PRE)
                                                     -0.082     7.507    sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          7.507    
                         arrival time                          -2.789    
  -------------------------------------------------------------------
                         slack                                  4.718    

Slack (MET) :             5.444ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[0]/PRE
                            (recovery check against rising-edge clock gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.114ns (14.883%)  route 0.652ns (85.117%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.125ns = ( 7.525 - 6.400 ) 
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.940ns (routing 0.109ns, distribution 0.831ns)
  Clock Net Delay (Destination): 0.796ns (routing 0.093ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.940     1.337    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X89Y232        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y232        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.451 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.652     2.103    sfp_1_rx_rst_reset_sync_inst/AS[0]
    SLICE_X89Y217        FDPE                                         f  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.796     7.525    sfp_1_rx_rst_reset_sync_inst/CLK
    SLICE_X89Y217        FDPE                                         r  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[0]/C
                         clock pessimism              0.139     7.664    
                         clock uncertainty           -0.035     7.629    
    SLICE_X89Y217        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.082     7.547    sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.547    
                         arrival time                          -2.103    
  -------------------------------------------------------------------
                         slack                                  5.444    

Slack (MET) :             5.444ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[1]/PRE
                            (recovery check against rising-edge clock gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.114ns (14.883%)  route 0.652ns (85.117%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.125ns = ( 7.525 - 6.400 ) 
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.940ns (routing 0.109ns, distribution 0.831ns)
  Clock Net Delay (Destination): 0.796ns (routing 0.093ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.940     1.337    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X89Y232        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y232        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.451 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.652     2.103    sfp_1_rx_rst_reset_sync_inst/AS[0]
    SLICE_X89Y217        FDPE                                         f  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.796     7.525    sfp_1_rx_rst_reset_sync_inst/CLK
    SLICE_X89Y217        FDPE                                         r  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[1]/C
                         clock pessimism              0.139     7.664    
                         clock uncertainty           -0.035     7.629    
    SLICE_X89Y217        FDPE (Recov_EFF2_SLICEL_C_PRE)
                                                     -0.082     7.547    sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.547    
                         arrival time                          -2.103    
  -------------------------------------------------------------------
                         slack                                  5.444    

Slack (MET) :             5.444ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[2]/PRE
                            (recovery check against rising-edge clock gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.114ns (14.883%)  route 0.652ns (85.117%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.125ns = ( 7.525 - 6.400 ) 
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.940ns (routing 0.109ns, distribution 0.831ns)
  Clock Net Delay (Destination): 0.796ns (routing 0.093ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.940     1.337    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X89Y232        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y232        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.451 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.652     2.103    sfp_1_rx_rst_reset_sync_inst/AS[0]
    SLICE_X89Y217        FDPE                                         f  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[2]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.796     7.525    sfp_1_rx_rst_reset_sync_inst/CLK
    SLICE_X89Y217        FDPE                                         r  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[2]/C
                         clock pessimism              0.139     7.664    
                         clock uncertainty           -0.035     7.629    
    SLICE_X89Y217        FDPE (Recov_FFF_SLICEL_C_PRE)
                                                     -0.082     7.547    sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.547    
                         arrival time                          -2.103    
  -------------------------------------------------------------------
                         slack                                  5.444    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[0]/PRE
                            (removal check against rising-edge clock gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.049ns (13.462%)  route 0.315ns (86.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.647ns
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Net Delay (Source):      0.419ns (routing 0.059ns, distribution 0.360ns)
  Clock Net Delay (Destination): 0.482ns (routing 0.075ns, distribution 0.407ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.419     0.537    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X89Y232        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y232        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.586 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.315     0.901    sfp_1_rx_rst_reset_sync_inst/AS[0]
    SLICE_X89Y217        FDPE                                         f  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.482     0.647    sfp_1_rx_rst_reset_sync_inst/CLK
    SLICE_X89Y217        FDPE                                         r  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[0]/C
                         clock pessimism             -0.090     0.557    
    SLICE_X89Y217        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                      0.005     0.562    sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.562    
                         arrival time                           0.901    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[1]/PRE
                            (removal check against rising-edge clock gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.049ns (13.462%)  route 0.315ns (86.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.647ns
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Net Delay (Source):      0.419ns (routing 0.059ns, distribution 0.360ns)
  Clock Net Delay (Destination): 0.482ns (routing 0.075ns, distribution 0.407ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.419     0.537    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X89Y232        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y232        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.586 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.315     0.901    sfp_1_rx_rst_reset_sync_inst/AS[0]
    SLICE_X89Y217        FDPE                                         f  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.482     0.647    sfp_1_rx_rst_reset_sync_inst/CLK
    SLICE_X89Y217        FDPE                                         r  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[1]/C
                         clock pessimism             -0.090     0.557    
    SLICE_X89Y217        FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                      0.005     0.562    sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.562    
                         arrival time                           0.901    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[2]/PRE
                            (removal check against rising-edge clock gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.049ns (13.462%)  route 0.315ns (86.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.647ns
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Net Delay (Source):      0.419ns (routing 0.059ns, distribution 0.360ns)
  Clock Net Delay (Destination): 0.482ns (routing 0.075ns, distribution 0.407ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.419     0.537    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X89Y232        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y232        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.586 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.315     0.901    sfp_1_rx_rst_reset_sync_inst/AS[0]
    SLICE_X89Y217        FDPE                                         f  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[2]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.482     0.647    sfp_1_rx_rst_reset_sync_inst/CLK
    SLICE_X89Y217        FDPE                                         r  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[2]/C
                         clock pessimism             -0.090     0.557    
    SLICE_X89Y217        FDPE (Remov_FFF_SLICEL_C_PRE)
                                                      0.005     0.562    sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.562    
                         arrival time                           0.901    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]/PRE
                            (removal check against rising-edge clock gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.049ns (6.749%)  route 0.677ns (93.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.650ns
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Net Delay (Source):      0.419ns (routing 0.059ns, distribution 0.360ns)
  Clock Net Delay (Destination): 0.485ns (routing 0.075ns, distribution 0.410ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.419     0.537    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X89Y232        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y232        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.586 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.677     1.263    sfp_1_rx_rst_reset_sync_inst/AS[0]
    SLICE_X88Y203        FDPE                                         f  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.485     0.650    sfp_1_rx_rst_reset_sync_inst/CLK
    SLICE_X88Y203        FDPE                                         r  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
                         clock pessimism             -0.069     0.581    
    SLICE_X88Y203        FDPE (Remov_AFF_SLICEL_C_PRE)
                                                      0.005     0.586    sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.586    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             1.140ns  (arrival time - required time)
  Source:                 sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/rx_fifo/s_rst_sync1_reg_reg/PRE
                            (removal check against rising-edge clock gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        1.203ns  (logic 0.102ns (8.479%)  route 1.101ns (91.521%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.651ns
    Source Clock Delay      (SCD):    0.524ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Net Delay (Source):      0.406ns (routing 0.059ns, distribution 0.347ns)
  Clock Net Delay (Destination): 0.486ns (routing 0.075ns, distribution 0.411ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.406     0.524    sfp_1_rx_rst_reset_sync_inst/CLK
    SLICE_X88Y203        FDPE                                         r  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y203        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     0.573 f  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]/Q
                         net (fo=31, routed)          0.765     1.338    sfp_1_rx_rst_reset_sync_inst/Q[0]
    SLICE_X88Y188        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.053     1.391 f  sfp_1_rx_rst_reset_sync_inst/m_rst_sync1_reg_i_1__0/O
                         net (fo=6, routed)           0.336     1.727    core_inst/sys/eth_dma_0/rx_fifo/m_rst_sync3_reg_reg_0
    SLICE_X87Y197        FDPE                                         f  core_inst/sys/eth_dma_0/rx_fifo/s_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.486     0.651    core_inst/sys/eth_dma_0/rx_fifo/mem_reg_0_4
    SLICE_X87Y197        FDPE                                         r  core_inst/sys/eth_dma_0/rx_fifo/s_rst_sync1_reg_reg/C
                         clock pessimism             -0.069     0.582    
    SLICE_X87Y197        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                      0.005     0.587    core_inst/sys/eth_dma_0/rx_fifo/s_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  1.140    

Slack (MET) :             1.140ns  (arrival time - required time)
  Source:                 sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/rx_fifo/s_rst_sync2_reg_reg/PRE
                            (removal check against rising-edge clock gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        1.203ns  (logic 0.102ns (8.479%)  route 1.101ns (91.521%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.651ns
    Source Clock Delay      (SCD):    0.524ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Net Delay (Source):      0.406ns (routing 0.059ns, distribution 0.347ns)
  Clock Net Delay (Destination): 0.486ns (routing 0.075ns, distribution 0.411ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.406     0.524    sfp_1_rx_rst_reset_sync_inst/CLK
    SLICE_X88Y203        FDPE                                         r  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y203        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     0.573 f  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]/Q
                         net (fo=31, routed)          0.765     1.338    sfp_1_rx_rst_reset_sync_inst/Q[0]
    SLICE_X88Y188        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.053     1.391 f  sfp_1_rx_rst_reset_sync_inst/m_rst_sync1_reg_i_1__0/O
                         net (fo=6, routed)           0.336     1.727    core_inst/sys/eth_dma_0/rx_fifo/m_rst_sync3_reg_reg_0
    SLICE_X87Y197        FDPE                                         f  core_inst/sys/eth_dma_0/rx_fifo/s_rst_sync2_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.486     0.651    core_inst/sys/eth_dma_0/rx_fifo/mem_reg_0_4
    SLICE_X87Y197        FDPE                                         r  core_inst/sys/eth_dma_0/rx_fifo/s_rst_sync2_reg_reg/C
                         clock pessimism             -0.069     0.582    
    SLICE_X87Y197        FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                      0.005     0.587    core_inst/sys/eth_dma_0/rx_fifo/s_rst_sync2_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  1.140    

Slack (MET) :             1.140ns  (arrival time - required time)
  Source:                 sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/rx_fifo/s_rst_sync3_reg_reg/PRE
                            (removal check against rising-edge clock gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        1.203ns  (logic 0.102ns (8.479%)  route 1.101ns (91.521%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.651ns
    Source Clock Delay      (SCD):    0.524ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Net Delay (Source):      0.406ns (routing 0.059ns, distribution 0.347ns)
  Clock Net Delay (Destination): 0.486ns (routing 0.075ns, distribution 0.411ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.406     0.524    sfp_1_rx_rst_reset_sync_inst/CLK
    SLICE_X88Y203        FDPE                                         r  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y203        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     0.573 f  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]/Q
                         net (fo=31, routed)          0.765     1.338    sfp_1_rx_rst_reset_sync_inst/Q[0]
    SLICE_X88Y188        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.053     1.391 f  sfp_1_rx_rst_reset_sync_inst/m_rst_sync1_reg_i_1__0/O
                         net (fo=6, routed)           0.336     1.727    core_inst/sys/eth_dma_0/rx_fifo/m_rst_sync3_reg_reg_0
    SLICE_X87Y197        FDPE                                         f  core_inst/sys/eth_dma_0/rx_fifo/s_rst_sync3_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.486     0.651    core_inst/sys/eth_dma_0/rx_fifo/mem_reg_0_4
    SLICE_X87Y197        FDPE                                         r  core_inst/sys/eth_dma_0/rx_fifo/s_rst_sync3_reg_reg/C
                         clock pessimism             -0.069     0.582    
    SLICE_X87Y197        FDPE (Remov_FFF_SLICEL_C_PRE)
                                                      0.005     0.587    core_inst/sys/eth_dma_0/rx_fifo/s_rst_sync3_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  1.140    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  gt_rxusrclk2_0
  To Clock:  gt_rxusrclk2_1

Setup :            0  Failing Endpoints,  Worst Slack        4.722ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.470ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.722ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]/PRE
                            (recovery check against rising-edge clock gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        1.344ns  (logic 0.114ns (8.482%)  route 1.230ns (91.518%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.120ns = ( 7.520 - 6.400 ) 
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.940ns (routing 0.109ns, distribution 0.831ns)
  Clock Net Delay (Destination): 0.791ns (routing 0.093ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.940     1.337    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X89Y232        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y232        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.451 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           1.230     2.681    sfp_2_rx_rst_reset_sync_inst/gtwiz_reset_rx_done_out[0]
    SLICE_X82Y222        FDPE                                         f  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.791     7.520    sfp_2_rx_rst_reset_sync_inst/CLK
    SLICE_X82Y222        FDPE                                         r  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
                         clock pessimism              0.000     7.520    
                         clock uncertainty           -0.035     7.485    
    SLICE_X82Y222        FDPE (Recov_AFF_SLICEM_C_PRE)
                                                     -0.082     7.403    sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          7.403    
                         arrival time                          -2.681    
  -------------------------------------------------------------------
                         slack                                  4.722    

Slack (MET) :             4.866ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[0]/PRE
                            (recovery check against rising-edge clock gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        1.201ns  (logic 0.114ns (9.492%)  route 1.087ns (90.508%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.121ns = ( 7.521 - 6.400 ) 
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.940ns (routing 0.109ns, distribution 0.831ns)
  Clock Net Delay (Destination): 0.792ns (routing 0.093ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.940     1.337    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X89Y232        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y232        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.451 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           1.087     2.538    sfp_2_rx_rst_reset_sync_inst/gtwiz_reset_rx_done_out[0]
    SLICE_X82Y219        FDPE                                         f  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.792     7.521    sfp_2_rx_rst_reset_sync_inst/CLK
    SLICE_X82Y219        FDPE                                         r  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[0]/C
                         clock pessimism              0.000     7.521    
                         clock uncertainty           -0.035     7.486    
    SLICE_X82Y219        FDPE (Recov_EFF_SLICEM_C_PRE)
                                                     -0.082     7.404    sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.404    
                         arrival time                          -2.538    
  -------------------------------------------------------------------
                         slack                                  4.866    

Slack (MET) :             4.866ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[1]/PRE
                            (recovery check against rising-edge clock gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        1.201ns  (logic 0.114ns (9.492%)  route 1.087ns (90.508%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.121ns = ( 7.521 - 6.400 ) 
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.940ns (routing 0.109ns, distribution 0.831ns)
  Clock Net Delay (Destination): 0.792ns (routing 0.093ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.940     1.337    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X89Y232        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y232        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.451 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           1.087     2.538    sfp_2_rx_rst_reset_sync_inst/gtwiz_reset_rx_done_out[0]
    SLICE_X82Y219        FDPE                                         f  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.792     7.521    sfp_2_rx_rst_reset_sync_inst/CLK
    SLICE_X82Y219        FDPE                                         r  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[1]/C
                         clock pessimism              0.000     7.521    
                         clock uncertainty           -0.035     7.486    
    SLICE_X82Y219        FDPE (Recov_EFF2_SLICEM_C_PRE)
                                                     -0.082     7.404    sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.404    
                         arrival time                          -2.538    
  -------------------------------------------------------------------
                         slack                                  4.866    

Slack (MET) :             4.866ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[2]/PRE
                            (recovery check against rising-edge clock gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        1.201ns  (logic 0.114ns (9.492%)  route 1.087ns (90.508%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.121ns = ( 7.521 - 6.400 ) 
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.940ns (routing 0.109ns, distribution 0.831ns)
  Clock Net Delay (Destination): 0.792ns (routing 0.093ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.940     1.337    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X89Y232        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y232        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.451 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           1.087     2.538    sfp_2_rx_rst_reset_sync_inst/gtwiz_reset_rx_done_out[0]
    SLICE_X82Y219        FDPE                                         f  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[2]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.792     7.521    sfp_2_rx_rst_reset_sync_inst/CLK
    SLICE_X82Y219        FDPE                                         r  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[2]/C
                         clock pessimism              0.000     7.521    
                         clock uncertainty           -0.035     7.486    
    SLICE_X82Y219        FDPE (Recov_FFF_SLICEM_C_PRE)
                                                     -0.082     7.404    sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.404    
                         arrival time                          -2.538    
  -------------------------------------------------------------------
                         slack                                  4.866    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[0]/PRE
                            (removal check against rising-edge clock gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.049ns (8.419%)  route 0.533ns (91.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.644ns
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.419ns (routing 0.059ns, distribution 0.360ns)
  Clock Net Delay (Destination): 0.479ns (routing 0.075ns, distribution 0.404ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.419     0.537    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X89Y232        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y232        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.586 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.533     1.119    sfp_2_rx_rst_reset_sync_inst/gtwiz_reset_rx_done_out[0]
    SLICE_X82Y219        FDPE                                         f  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.479     0.644    sfp_2_rx_rst_reset_sync_inst/CLK
    SLICE_X82Y219        FDPE                                         r  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[0]/C
                         clock pessimism              0.000     0.644    
    SLICE_X82Y219        FDPE (Remov_EFF_SLICEM_C_PRE)
                                                      0.005     0.649    sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.649    
                         arrival time                           1.119    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[1]/PRE
                            (removal check against rising-edge clock gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.049ns (8.419%)  route 0.533ns (91.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.644ns
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.419ns (routing 0.059ns, distribution 0.360ns)
  Clock Net Delay (Destination): 0.479ns (routing 0.075ns, distribution 0.404ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.419     0.537    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X89Y232        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y232        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.586 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.533     1.119    sfp_2_rx_rst_reset_sync_inst/gtwiz_reset_rx_done_out[0]
    SLICE_X82Y219        FDPE                                         f  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.479     0.644    sfp_2_rx_rst_reset_sync_inst/CLK
    SLICE_X82Y219        FDPE                                         r  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[1]/C
                         clock pessimism              0.000     0.644    
    SLICE_X82Y219        FDPE (Remov_EFF2_SLICEM_C_PRE)
                                                      0.005     0.649    sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.649    
                         arrival time                           1.119    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[2]/PRE
                            (removal check against rising-edge clock gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.049ns (8.419%)  route 0.533ns (91.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.644ns
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.419ns (routing 0.059ns, distribution 0.360ns)
  Clock Net Delay (Destination): 0.479ns (routing 0.075ns, distribution 0.404ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.419     0.537    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X89Y232        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y232        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.586 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.533     1.119    sfp_2_rx_rst_reset_sync_inst/gtwiz_reset_rx_done_out[0]
    SLICE_X82Y219        FDPE                                         f  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[2]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.479     0.644    sfp_2_rx_rst_reset_sync_inst/CLK
    SLICE_X82Y219        FDPE                                         r  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[2]/C
                         clock pessimism              0.000     0.644    
    SLICE_X82Y219        FDPE (Remov_FFF_SLICEM_C_PRE)
                                                      0.005     0.649    sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.649    
                         arrival time                           1.119    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]/PRE
                            (removal check against rising-edge clock gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.049ns (7.481%)  route 0.606ns (92.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.640ns
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.419ns (routing 0.059ns, distribution 0.360ns)
  Clock Net Delay (Destination): 0.475ns (routing 0.075ns, distribution 0.400ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.419     0.537    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X89Y232        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y232        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.586 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.606     1.192    sfp_2_rx_rst_reset_sync_inst/gtwiz_reset_rx_done_out[0]
    SLICE_X82Y222        FDPE                                         f  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.475     0.640    sfp_2_rx_rst_reset_sync_inst/CLK
    SLICE_X82Y222        FDPE                                         r  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
                         clock pessimism              0.000     0.640    
    SLICE_X82Y222        FDPE (Remov_AFF_SLICEM_C_PRE)
                                                      0.005     0.645    sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.645    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.547    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  gt_rxusrclk2_1
  To Clock:  gt_rxusrclk2_1

Setup :            0  Failing Endpoints,  Worst Slack        5.036ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.481ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.036ns  (required time - arrival time)
  Source:                 sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/rx_fifo/s_rst_sync1_reg_reg/PRE
                            (recovery check against rising-edge clock gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        1.143ns  (logic 0.234ns (20.472%)  route 0.909ns (79.528%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.113ns = ( 7.513 - 6.400 ) 
    Source Clock Delay      (SCD):    1.309ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.912ns (routing 0.109ns, distribution 0.803ns)
  Clock Net Delay (Destination): 0.784ns (routing 0.093ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[1]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.912     1.309    sfp_2_rx_rst_reset_sync_inst/CLK
    SLICE_X82Y222        FDPE                                         r  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y222        FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     1.424 f  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]/Q
                         net (fo=31, routed)          0.274     1.698    sfp_2_rx_rst_reset_sync_inst/Q[0]
    SLICE_X82Y220        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.119     1.817 f  sfp_2_rx_rst_reset_sync_inst/m_rst_sync1_reg_i_1/O
                         net (fo=6, routed)           0.635     2.452    core_inst/sys/eth_dma_1/rx_fifo/async_rst
    SLICE_X87Y221        FDPE                                         f  core_inst/sys/eth_dma_1/rx_fifo/s_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.784     7.513    core_inst/sys/eth_dma_1/rx_fifo/CLK
    SLICE_X87Y221        FDPE                                         r  core_inst/sys/eth_dma_1/rx_fifo/s_rst_sync1_reg_reg/C
                         clock pessimism              0.092     7.605    
                         clock uncertainty           -0.035     7.570    
    SLICE_X87Y221        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.082     7.488    core_inst/sys/eth_dma_1/rx_fifo/s_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                          7.488    
                         arrival time                          -2.452    
  -------------------------------------------------------------------
                         slack                                  5.036    

Slack (MET) :             5.036ns  (required time - arrival time)
  Source:                 sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/rx_fifo/s_rst_sync2_reg_reg/PRE
                            (recovery check against rising-edge clock gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        1.143ns  (logic 0.234ns (20.472%)  route 0.909ns (79.528%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.113ns = ( 7.513 - 6.400 ) 
    Source Clock Delay      (SCD):    1.309ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.912ns (routing 0.109ns, distribution 0.803ns)
  Clock Net Delay (Destination): 0.784ns (routing 0.093ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[1]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.912     1.309    sfp_2_rx_rst_reset_sync_inst/CLK
    SLICE_X82Y222        FDPE                                         r  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y222        FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     1.424 f  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]/Q
                         net (fo=31, routed)          0.274     1.698    sfp_2_rx_rst_reset_sync_inst/Q[0]
    SLICE_X82Y220        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.119     1.817 f  sfp_2_rx_rst_reset_sync_inst/m_rst_sync1_reg_i_1/O
                         net (fo=6, routed)           0.635     2.452    core_inst/sys/eth_dma_1/rx_fifo/async_rst
    SLICE_X87Y221        FDPE                                         f  core_inst/sys/eth_dma_1/rx_fifo/s_rst_sync2_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.784     7.513    core_inst/sys/eth_dma_1/rx_fifo/CLK
    SLICE_X87Y221        FDPE                                         r  core_inst/sys/eth_dma_1/rx_fifo/s_rst_sync2_reg_reg/C
                         clock pessimism              0.092     7.605    
                         clock uncertainty           -0.035     7.570    
    SLICE_X87Y221        FDPE (Recov_EFF2_SLICEL_C_PRE)
                                                     -0.082     7.488    core_inst/sys/eth_dma_1/rx_fifo/s_rst_sync2_reg_reg
  -------------------------------------------------------------------
                         required time                          7.488    
                         arrival time                          -2.452    
  -------------------------------------------------------------------
                         slack                                  5.036    

Slack (MET) :             5.036ns  (required time - arrival time)
  Source:                 sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/rx_fifo/s_rst_sync3_reg_reg/PRE
                            (recovery check against rising-edge clock gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        1.143ns  (logic 0.234ns (20.472%)  route 0.909ns (79.528%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.113ns = ( 7.513 - 6.400 ) 
    Source Clock Delay      (SCD):    1.309ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.912ns (routing 0.109ns, distribution 0.803ns)
  Clock Net Delay (Destination): 0.784ns (routing 0.093ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[1]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.912     1.309    sfp_2_rx_rst_reset_sync_inst/CLK
    SLICE_X82Y222        FDPE                                         r  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y222        FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     1.424 f  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]/Q
                         net (fo=31, routed)          0.274     1.698    sfp_2_rx_rst_reset_sync_inst/Q[0]
    SLICE_X82Y220        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.119     1.817 f  sfp_2_rx_rst_reset_sync_inst/m_rst_sync1_reg_i_1/O
                         net (fo=6, routed)           0.635     2.452    core_inst/sys/eth_dma_1/rx_fifo/async_rst
    SLICE_X87Y221        FDPE                                         f  core_inst/sys/eth_dma_1/rx_fifo/s_rst_sync3_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.784     7.513    core_inst/sys/eth_dma_1/rx_fifo/CLK
    SLICE_X87Y221        FDPE                                         r  core_inst/sys/eth_dma_1/rx_fifo/s_rst_sync3_reg_reg/C
                         clock pessimism              0.092     7.605    
                         clock uncertainty           -0.035     7.570    
    SLICE_X87Y221        FDPE (Recov_FFF_SLICEL_C_PRE)
                                                     -0.082     7.488    core_inst/sys/eth_dma_1/rx_fifo/s_rst_sync3_reg_reg
  -------------------------------------------------------------------
                         required time                          7.488    
                         arrival time                          -2.452    
  -------------------------------------------------------------------
                         slack                                  5.036    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/rx_fifo/s_rst_sync1_reg_reg/PRE
                            (removal check against rising-edge clock gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.095ns (17.790%)  route 0.439ns (82.210%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.633ns
    Source Clock Delay      (SCD):    0.517ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Net Delay (Source):      0.399ns (routing 0.059ns, distribution 0.340ns)
  Clock Net Delay (Destination): 0.468ns (routing 0.075ns, distribution 0.393ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[1]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.399     0.517    sfp_2_rx_rst_reset_sync_inst/CLK
    SLICE_X82Y222        FDPE                                         r  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y222        FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     0.566 f  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]/Q
                         net (fo=31, routed)          0.128     0.694    sfp_2_rx_rst_reset_sync_inst/Q[0]
    SLICE_X82Y220        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.046     0.740 f  sfp_2_rx_rst_reset_sync_inst/m_rst_sync1_reg_i_1/O
                         net (fo=6, routed)           0.311     1.051    core_inst/sys/eth_dma_1/rx_fifo/async_rst
    SLICE_X87Y221        FDPE                                         f  core_inst/sys/eth_dma_1/rx_fifo/s_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.468     0.633    core_inst/sys/eth_dma_1/rx_fifo/CLK
    SLICE_X87Y221        FDPE                                         r  core_inst/sys/eth_dma_1/rx_fifo/s_rst_sync1_reg_reg/C
                         clock pessimism             -0.068     0.565    
    SLICE_X87Y221        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                      0.005     0.570    core_inst/sys/eth_dma_1/rx_fifo/s_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.570    
                         arrival time                           1.051    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/rx_fifo/s_rst_sync2_reg_reg/PRE
                            (removal check against rising-edge clock gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.095ns (17.790%)  route 0.439ns (82.210%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.633ns
    Source Clock Delay      (SCD):    0.517ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Net Delay (Source):      0.399ns (routing 0.059ns, distribution 0.340ns)
  Clock Net Delay (Destination): 0.468ns (routing 0.075ns, distribution 0.393ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[1]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.399     0.517    sfp_2_rx_rst_reset_sync_inst/CLK
    SLICE_X82Y222        FDPE                                         r  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y222        FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     0.566 f  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]/Q
                         net (fo=31, routed)          0.128     0.694    sfp_2_rx_rst_reset_sync_inst/Q[0]
    SLICE_X82Y220        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.046     0.740 f  sfp_2_rx_rst_reset_sync_inst/m_rst_sync1_reg_i_1/O
                         net (fo=6, routed)           0.311     1.051    core_inst/sys/eth_dma_1/rx_fifo/async_rst
    SLICE_X87Y221        FDPE                                         f  core_inst/sys/eth_dma_1/rx_fifo/s_rst_sync2_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.468     0.633    core_inst/sys/eth_dma_1/rx_fifo/CLK
    SLICE_X87Y221        FDPE                                         r  core_inst/sys/eth_dma_1/rx_fifo/s_rst_sync2_reg_reg/C
                         clock pessimism             -0.068     0.565    
    SLICE_X87Y221        FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                      0.005     0.570    core_inst/sys/eth_dma_1/rx_fifo/s_rst_sync2_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.570    
                         arrival time                           1.051    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/rx_fifo/s_rst_sync3_reg_reg/PRE
                            (removal check against rising-edge clock gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.095ns (17.790%)  route 0.439ns (82.210%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.633ns
    Source Clock Delay      (SCD):    0.517ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Net Delay (Source):      0.399ns (routing 0.059ns, distribution 0.340ns)
  Clock Net Delay (Destination): 0.468ns (routing 0.075ns, distribution 0.393ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[1]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.399     0.517    sfp_2_rx_rst_reset_sync_inst/CLK
    SLICE_X82Y222        FDPE                                         r  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y222        FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     0.566 f  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]/Q
                         net (fo=31, routed)          0.128     0.694    sfp_2_rx_rst_reset_sync_inst/Q[0]
    SLICE_X82Y220        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.046     0.740 f  sfp_2_rx_rst_reset_sync_inst/m_rst_sync1_reg_i_1/O
                         net (fo=6, routed)           0.311     1.051    core_inst/sys/eth_dma_1/rx_fifo/async_rst
    SLICE_X87Y221        FDPE                                         f  core_inst/sys/eth_dma_1/rx_fifo/s_rst_sync3_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.468     0.633    core_inst/sys/eth_dma_1/rx_fifo/CLK
    SLICE_X87Y221        FDPE                                         r  core_inst/sys/eth_dma_1/rx_fifo/s_rst_sync3_reg_reg/C
                         clock pessimism             -0.068     0.565    
    SLICE_X87Y221        FDPE (Remov_FFF_SLICEL_C_PRE)
                                                      0.005     0.570    core_inst/sys/eth_dma_1/rx_fifo/s_rst_sync3_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.570    
                         arrival time                           1.051    
  -------------------------------------------------------------------
                         slack                                  0.481    





