$date
	Fri Jun 20 22:56:43 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Memory_Address_Register_tb $end
$var wire 32 ! address_out [31:0] $end
$var parameter 32 " CLK_PERIOD $end
$var reg 32 # address_in [31:0] $end
$var reg 1 $ clk $end
$var reg 1 % mar_write $end
$var reg 1 & reset $end
$scope module dut $end
$var wire 32 ' address_in [31:0] $end
$var wire 1 $ clk $end
$var wire 1 % mar_write $end
$var wire 1 & reset $end
$var reg 32 ( address_out [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 "
$end
#0
$dumpvars
b0 (
b0 '
1&
0%
0$
b0 #
b0 !
$end
#5
1$
#10
0$
#15
1$
#20
0$
0&
#25
1$
#30
0$
1%
b10010001101000101011001111000 #
b10010001101000101011001111000 '
#35
b10010001101000101011001111000 !
b10010001101000101011001111000 (
1$
#40
0$
b10000111011001010100001100100001 #
b10000111011001010100001100100001 '
0%
#45
1$
#50
0$
1%
b10101010101110111100110011011101 #
b10101010101110111100110011011101 '
#55
b10101010101110111100110011011101 !
b10101010101110111100110011011101 (
1$
#60
b0 !
b0 (
0$
1&
0%
#65
1$
#70
0$
1%
b11111111111111111111111111111111 #
b11111111111111111111111111111111 '
1&
#75
1$
#80
0$
0%
0&
