{
	"route__net": 260,
	"route__net__special": 2,
	"route__drc_errors__iter:1": 63,
	"route__wirelength__iter:1": 30935,
	"route__drc_errors__iter:2": 10,
	"route__wirelength__iter:2": 30885,
	"route__drc_errors__iter:3": 5,
	"route__wirelength__iter:3": 30887,
	"route__drc_errors__iter:4": 0,
	"route__wirelength__iter:4": 30886,
	"route__drc_errors": 0,
	"route__wirelength": 30886,
	"route__vias": 1831,
	"route__vias__singlecut": 1831,
	"route__vias__multicut": 0,
	"design__io": 70,
	"design__die__area": 412500,
	"design__core__area": 391196,
	"design__instance__count": 2069,
	"design__instance__area": 251484,
	"design__instance__count__stdcell": 2067,
	"design__instance__area__stdcell": 4453.02,
	"design__instance__count__macros": 2,
	"design__instance__area__macros": 247031,
	"design__instance__utilization": 0.642858,
	"design__instance__utilization__stdcell": 0.0308882,
	"design__instance__count__class:macro": 2,
	"design__instance__count__class:fill_cell": 962,
	"design__instance__count__class:tap_cell": 1530,
	"design__instance__count__class:antenna_cell": 358,
	"design__instance__count__class:clock_buffer": 7,
	"design__instance__count__class:timing_repair_buffer": 85,
	"design__instance__count__class:inverter": 26,
	"design__instance__count__class:clock_inverter": 1,
	"design__instance__count__class:sequential_cell": 25,
	"design__instance__count__class:multi_input_combinational_cell": 35,
	"flow__warnings__count": 90,
	"flow__errors__count": 0
}