|SingleCycleProcessor
GClock => register8bit:pc.i_clock
GClock => registerFile:regFile.i_clock
GReset => register8bit:pc.i_resetBar
GReset => registerFile:regFile.i_resetBar
ValueSelect[0] => nBitmux8to1:outputMux.sel0
ValueSelect[1] => nBitmux8to1:outputMux.sel1
ValueSelect[2] => nBitmux8to1:outputMux.sel2
MuxOut[0] <= nBitmux8to1:outputMux.y[0]
MuxOut[1] <= nBitmux8to1:outputMux.y[1]
MuxOut[2] <= nBitmux8to1:outputMux.y[2]
MuxOut[3] <= nBitmux8to1:outputMux.y[3]
MuxOut[4] <= nBitmux8to1:outputMux.y[4]
MuxOut[5] <= nBitmux8to1:outputMux.y[5]
MuxOut[6] <= nBitmux8to1:outputMux.y[6]
MuxOut[7] <= nBitmux8to1:outputMux.y[7]
InstructionOut[0] <= instructionMem:instrMem.q[0]
InstructionOut[1] <= instructionMem:instrMem.q[1]
InstructionOut[2] <= instructionMem:instrMem.q[2]
InstructionOut[3] <= instructionMem:instrMem.q[3]
InstructionOut[4] <= instructionMem:instrMem.q[4]
InstructionOut[5] <= instructionMem:instrMem.q[5]
InstructionOut[6] <= instructionMem:instrMem.q[6]
InstructionOut[7] <= instructionMem:instrMem.q[7]
InstructionOut[8] <= instructionMem:instrMem.q[8]
InstructionOut[9] <= instructionMem:instrMem.q[9]
InstructionOut[10] <= instructionMem:instrMem.q[10]
InstructionOut[11] <= instructionMem:instrMem.q[11]
InstructionOut[12] <= instructionMem:instrMem.q[12]
InstructionOut[13] <= instructionMem:instrMem.q[13]
InstructionOut[14] <= instructionMem:instrMem.q[14]
InstructionOut[15] <= instructionMem:instrMem.q[15]
InstructionOut[16] <= instructionMem:instrMem.q[16]
InstructionOut[17] <= instructionMem:instrMem.q[17]
InstructionOut[18] <= instructionMem:instrMem.q[18]
InstructionOut[19] <= instructionMem:instrMem.q[19]
InstructionOut[20] <= instructionMem:instrMem.q[20]
InstructionOut[21] <= instructionMem:instrMem.q[21]
InstructionOut[22] <= instructionMem:instrMem.q[22]
InstructionOut[23] <= instructionMem:instrMem.q[23]
InstructionOut[24] <= instructionMem:instrMem.q[24]
InstructionOut[25] <= instructionMem:instrMem.q[25]
InstructionOut[26] <= instructionMem:instrMem.q[26]
InstructionOut[27] <= instructionMem:instrMem.q[27]
InstructionOut[28] <= instructionMem:instrMem.q[28]
InstructionOut[29] <= instructionMem:instrMem.q[29]
InstructionOut[30] <= instructionMem:instrMem.q[30]
InstructionOut[31] <= instructionMem:instrMem.q[31]
BranchOut <= ControlUnit:control.Branch
ZeroOut <= ALU:aluMain.zero
MemWriteOut <= ControlUnit:control.MemWrite
RegWriteOut <= ControlUnit:control.RegWrite


|SingleCycleProcessor|register8Bit:pc
inp[0] => enARdFF_2:gen:0:dFFs.i_d
inp[1] => enARdFF_2:gen:1:dFFs.i_d
inp[2] => enARdFF_2:gen:2:dFFs.i_d
inp[3] => enARdFF_2:gen:3:dFFs.i_d
inp[4] => enARdFF_2:gen:4:dFFs.i_d
inp[5] => enARdFF_2:gen:5:dFFs.i_d
inp[6] => enARdFF_2:gen:6:dFFs.i_d
inp[7] => enARdFF_2:gen:7:dFFs.i_d
i_load => enARdFF_2:gen:0:dFFs.i_enable
i_load => enARdFF_2:gen:1:dFFs.i_enable
i_load => enARdFF_2:gen:2:dFFs.i_enable
i_load => enARdFF_2:gen:3:dFFs.i_enable
i_load => enARdFF_2:gen:4:dFFs.i_enable
i_load => enARdFF_2:gen:5:dFFs.i_enable
i_load => enARdFF_2:gen:6:dFFs.i_enable
i_load => enARdFF_2:gen:7:dFFs.i_enable
i_clock => enARdFF_2:gen:0:dFFs.i_clock
i_clock => enARdFF_2:gen:1:dFFs.i_clock
i_clock => enARdFF_2:gen:2:dFFs.i_clock
i_clock => enARdFF_2:gen:3:dFFs.i_clock
i_clock => enARdFF_2:gen:4:dFFs.i_clock
i_clock => enARdFF_2:gen:5:dFFs.i_clock
i_clock => enARdFF_2:gen:6:dFFs.i_clock
i_clock => enARdFF_2:gen:7:dFFs.i_clock
i_resetBar => enARdFF_2:gen:0:dFFs.i_resetBar
i_resetBar => enARdFF_2:gen:1:dFFs.i_resetBar
i_resetBar => enARdFF_2:gen:2:dFFs.i_resetBar
i_resetBar => enARdFF_2:gen:3:dFFs.i_resetBar
i_resetBar => enARdFF_2:gen:4:dFFs.i_resetBar
i_resetBar => enARdFF_2:gen:5:dFFs.i_resetBar
i_resetBar => enARdFF_2:gen:6:dFFs.i_resetBar
i_resetBar => enARdFF_2:gen:7:dFFs.i_resetBar
outp[0] <= enARdFF_2:gen:0:dFFs.o_q
outp[1] <= enARdFF_2:gen:1:dFFs.o_q
outp[2] <= enARdFF_2:gen:2:dFFs.o_q
outp[3] <= enARdFF_2:gen:3:dFFs.o_q
outp[4] <= enARdFF_2:gen:4:dFFs.o_q
outp[5] <= enARdFF_2:gen:5:dFFs.o_q
outp[6] <= enARdFF_2:gen:6:dFFs.o_q
outp[7] <= enARdFF_2:gen:7:dFFs.o_q


|SingleCycleProcessor|register8Bit:pc|enARdFF_2:\gen:0:dFFs
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|register8Bit:pc|enARdFF_2:\gen:1:dFFs
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|register8Bit:pc|enARdFF_2:\gen:2:dFFs
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|register8Bit:pc|enARdFF_2:\gen:3:dFFs
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|register8Bit:pc|enARdFF_2:\gen:4:dFFs
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|register8Bit:pc|enARdFF_2:\gen:5:dFFs
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|register8Bit:pc|enARdFF_2:\gen:6:dFFs
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|register8Bit:pc|enARdFF_2:\gen:7:dFFs
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|instructionMem:instrMem
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
data[17] => altsyncram:altsyncram_component.data_a[17]
data[18] => altsyncram:altsyncram_component.data_a[18]
data[19] => altsyncram:altsyncram_component.data_a[19]
data[20] => altsyncram:altsyncram_component.data_a[20]
data[21] => altsyncram:altsyncram_component.data_a[21]
data[22] => altsyncram:altsyncram_component.data_a[22]
data[23] => altsyncram:altsyncram_component.data_a[23]
data[24] => altsyncram:altsyncram_component.data_a[24]
data[25] => altsyncram:altsyncram_component.data_a[25]
data[26] => altsyncram:altsyncram_component.data_a[26]
data[27] => altsyncram:altsyncram_component.data_a[27]
data[28] => altsyncram:altsyncram_component.data_a[28]
data[29] => altsyncram:altsyncram_component.data_a[29]
data[30] => altsyncram:altsyncram_component.data_a[30]
data[31] => altsyncram:altsyncram_component.data_a[31]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|SingleCycleProcessor|instructionMem:instrMem|altsyncram:altsyncram_component
wren_a => altsyncram_j4j1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_j4j1:auto_generated.data_a[0]
data_a[1] => altsyncram_j4j1:auto_generated.data_a[1]
data_a[2] => altsyncram_j4j1:auto_generated.data_a[2]
data_a[3] => altsyncram_j4j1:auto_generated.data_a[3]
data_a[4] => altsyncram_j4j1:auto_generated.data_a[4]
data_a[5] => altsyncram_j4j1:auto_generated.data_a[5]
data_a[6] => altsyncram_j4j1:auto_generated.data_a[6]
data_a[7] => altsyncram_j4j1:auto_generated.data_a[7]
data_a[8] => altsyncram_j4j1:auto_generated.data_a[8]
data_a[9] => altsyncram_j4j1:auto_generated.data_a[9]
data_a[10] => altsyncram_j4j1:auto_generated.data_a[10]
data_a[11] => altsyncram_j4j1:auto_generated.data_a[11]
data_a[12] => altsyncram_j4j1:auto_generated.data_a[12]
data_a[13] => altsyncram_j4j1:auto_generated.data_a[13]
data_a[14] => altsyncram_j4j1:auto_generated.data_a[14]
data_a[15] => altsyncram_j4j1:auto_generated.data_a[15]
data_a[16] => altsyncram_j4j1:auto_generated.data_a[16]
data_a[17] => altsyncram_j4j1:auto_generated.data_a[17]
data_a[18] => altsyncram_j4j1:auto_generated.data_a[18]
data_a[19] => altsyncram_j4j1:auto_generated.data_a[19]
data_a[20] => altsyncram_j4j1:auto_generated.data_a[20]
data_a[21] => altsyncram_j4j1:auto_generated.data_a[21]
data_a[22] => altsyncram_j4j1:auto_generated.data_a[22]
data_a[23] => altsyncram_j4j1:auto_generated.data_a[23]
data_a[24] => altsyncram_j4j1:auto_generated.data_a[24]
data_a[25] => altsyncram_j4j1:auto_generated.data_a[25]
data_a[26] => altsyncram_j4j1:auto_generated.data_a[26]
data_a[27] => altsyncram_j4j1:auto_generated.data_a[27]
data_a[28] => altsyncram_j4j1:auto_generated.data_a[28]
data_a[29] => altsyncram_j4j1:auto_generated.data_a[29]
data_a[30] => altsyncram_j4j1:auto_generated.data_a[30]
data_a[31] => altsyncram_j4j1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_j4j1:auto_generated.address_a[0]
address_a[1] => altsyncram_j4j1:auto_generated.address_a[1]
address_a[2] => altsyncram_j4j1:auto_generated.address_a[2]
address_a[3] => altsyncram_j4j1:auto_generated.address_a[3]
address_a[4] => altsyncram_j4j1:auto_generated.address_a[4]
address_a[5] => altsyncram_j4j1:auto_generated.address_a[5]
address_a[6] => altsyncram_j4j1:auto_generated.address_a[6]
address_a[7] => altsyncram_j4j1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_j4j1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_j4j1:auto_generated.q_a[0]
q_a[1] <= altsyncram_j4j1:auto_generated.q_a[1]
q_a[2] <= altsyncram_j4j1:auto_generated.q_a[2]
q_a[3] <= altsyncram_j4j1:auto_generated.q_a[3]
q_a[4] <= altsyncram_j4j1:auto_generated.q_a[4]
q_a[5] <= altsyncram_j4j1:auto_generated.q_a[5]
q_a[6] <= altsyncram_j4j1:auto_generated.q_a[6]
q_a[7] <= altsyncram_j4j1:auto_generated.q_a[7]
q_a[8] <= altsyncram_j4j1:auto_generated.q_a[8]
q_a[9] <= altsyncram_j4j1:auto_generated.q_a[9]
q_a[10] <= altsyncram_j4j1:auto_generated.q_a[10]
q_a[11] <= altsyncram_j4j1:auto_generated.q_a[11]
q_a[12] <= altsyncram_j4j1:auto_generated.q_a[12]
q_a[13] <= altsyncram_j4j1:auto_generated.q_a[13]
q_a[14] <= altsyncram_j4j1:auto_generated.q_a[14]
q_a[15] <= altsyncram_j4j1:auto_generated.q_a[15]
q_a[16] <= altsyncram_j4j1:auto_generated.q_a[16]
q_a[17] <= altsyncram_j4j1:auto_generated.q_a[17]
q_a[18] <= altsyncram_j4j1:auto_generated.q_a[18]
q_a[19] <= altsyncram_j4j1:auto_generated.q_a[19]
q_a[20] <= altsyncram_j4j1:auto_generated.q_a[20]
q_a[21] <= altsyncram_j4j1:auto_generated.q_a[21]
q_a[22] <= altsyncram_j4j1:auto_generated.q_a[22]
q_a[23] <= altsyncram_j4j1:auto_generated.q_a[23]
q_a[24] <= altsyncram_j4j1:auto_generated.q_a[24]
q_a[25] <= altsyncram_j4j1:auto_generated.q_a[25]
q_a[26] <= altsyncram_j4j1:auto_generated.q_a[26]
q_a[27] <= altsyncram_j4j1:auto_generated.q_a[27]
q_a[28] <= altsyncram_j4j1:auto_generated.q_a[28]
q_a[29] <= altsyncram_j4j1:auto_generated.q_a[29]
q_a[30] <= altsyncram_j4j1:auto_generated.q_a[30]
q_a[31] <= altsyncram_j4j1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|SingleCycleProcessor|instructionMem:instrMem|altsyncram:altsyncram_component|altsyncram_j4j1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|SingleCycleProcessor|addSub8bit:pcALU
A[0] => fullAdder:fa0.A
A[1] => fullAdder:gen_add:1:U0.A
A[2] => fullAdder:gen_add:2:U0.A
A[3] => fullAdder:gen_add:3:U0.A
A[4] => fullAdder:gen_add:4:U0.A
A[5] => fullAdder:gen_add:5:U0.A
A[6] => fullAdder:gen_add:6:U0.A
A[7] => fullAdder:gen_add:7:U0.A
B[0] => comb.IN0
B[1] => gen_add.IN0
B[2] => gen_add.IN0
B[3] => gen_add.IN0
B[4] => gen_add.IN0
B[5] => gen_add.IN0
B[6] => gen_add.IN0
B[7] => gen_add.IN0
sub => comb.IN1
sub => gen_add.IN1
sub => gen_add.IN1
sub => gen_add.IN1
sub => gen_add.IN1
sub => gen_add.IN1
sub => gen_add.IN1
sub => gen_add.IN1
sub => fullAdder:fa0.cin
result[0] <= fullAdder:fa0.sum
result[1] <= fullAdder:gen_add:1:U0.sum
result[2] <= fullAdder:gen_add:2:U0.sum
result[3] <= fullAdder:gen_add:3:U0.sum
result[4] <= fullAdder:gen_add:4:U0.sum
result[5] <= fullAdder:gen_add:5:U0.sum
result[6] <= fullAdder:gen_add:6:U0.sum
result[7] <= fullAdder:gen_add:7:U0.sum


|SingleCycleProcessor|addSub8bit:pcALU|fullAdder:fa0
A => cout.IN0
A => cout.IN0
A => sum.IN0
B => cout.IN1
B => cout.IN0
B => sum.IN1
cin => cout.IN1
cin => cout.IN1
cin => sum.IN1
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|addSub8bit:pcALU|fullAdder:\gen_add:1:U0
A => cout.IN0
A => cout.IN0
A => sum.IN0
B => cout.IN1
B => cout.IN0
B => sum.IN1
cin => cout.IN1
cin => cout.IN1
cin => sum.IN1
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|addSub8bit:pcALU|fullAdder:\gen_add:2:U0
A => cout.IN0
A => cout.IN0
A => sum.IN0
B => cout.IN1
B => cout.IN0
B => sum.IN1
cin => cout.IN1
cin => cout.IN1
cin => sum.IN1
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|addSub8bit:pcALU|fullAdder:\gen_add:3:U0
A => cout.IN0
A => cout.IN0
A => sum.IN0
B => cout.IN1
B => cout.IN0
B => sum.IN1
cin => cout.IN1
cin => cout.IN1
cin => sum.IN1
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|addSub8bit:pcALU|fullAdder:\gen_add:4:U0
A => cout.IN0
A => cout.IN0
A => sum.IN0
B => cout.IN1
B => cout.IN0
B => sum.IN1
cin => cout.IN1
cin => cout.IN1
cin => sum.IN1
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|addSub8bit:pcALU|fullAdder:\gen_add:5:U0
A => cout.IN0
A => cout.IN0
A => sum.IN0
B => cout.IN1
B => cout.IN0
B => sum.IN1
cin => cout.IN1
cin => cout.IN1
cin => sum.IN1
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|addSub8bit:pcALU|fullAdder:\gen_add:6:U0
A => cout.IN0
A => cout.IN0
A => sum.IN0
B => cout.IN1
B => cout.IN0
B => sum.IN1
cin => cout.IN1
cin => cout.IN1
cin => sum.IN1
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|addSub8bit:pcALU|fullAdder:\gen_add:7:U0
A => cout.IN0
A => cout.IN0
A => sum.IN0
B => cout.IN1
B => cout.IN0
B => sum.IN1
cin => cout.IN1
cin => cout.IN1
cin => sum.IN1
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|shift26bitL2:jumpShift
i_in[0] => o_out[2].DATAIN
i_in[1] => o_out[3].DATAIN
i_in[2] => o_out[4].DATAIN
i_in[3] => o_out[5].DATAIN
i_in[4] => o_out[6].DATAIN
i_in[5] => o_out[7].DATAIN
i_in[6] => o_out[8].DATAIN
i_in[7] => o_out[9].DATAIN
i_in[8] => o_out[10].DATAIN
i_in[9] => o_out[11].DATAIN
i_in[10] => o_out[12].DATAIN
i_in[11] => o_out[13].DATAIN
i_in[12] => o_out[14].DATAIN
i_in[13] => o_out[15].DATAIN
i_in[14] => o_out[16].DATAIN
i_in[15] => o_out[17].DATAIN
i_in[16] => o_out[18].DATAIN
i_in[17] => o_out[19].DATAIN
i_in[18] => o_out[20].DATAIN
i_in[19] => o_out[21].DATAIN
i_in[20] => o_out[22].DATAIN
i_in[21] => o_out[23].DATAIN
i_in[22] => o_out[24].DATAIN
i_in[23] => o_out[25].DATAIN
i_in[24] => ~NO_FANOUT~
i_in[25] => ~NO_FANOUT~
o_out[0] <= <GND>
o_out[1] <= <GND>
o_out[2] <= i_in[0].DB_MAX_OUTPUT_PORT_TYPE
o_out[3] <= i_in[1].DB_MAX_OUTPUT_PORT_TYPE
o_out[4] <= i_in[2].DB_MAX_OUTPUT_PORT_TYPE
o_out[5] <= i_in[3].DB_MAX_OUTPUT_PORT_TYPE
o_out[6] <= i_in[4].DB_MAX_OUTPUT_PORT_TYPE
o_out[7] <= i_in[5].DB_MAX_OUTPUT_PORT_TYPE
o_out[8] <= i_in[6].DB_MAX_OUTPUT_PORT_TYPE
o_out[9] <= i_in[7].DB_MAX_OUTPUT_PORT_TYPE
o_out[10] <= i_in[8].DB_MAX_OUTPUT_PORT_TYPE
o_out[11] <= i_in[9].DB_MAX_OUTPUT_PORT_TYPE
o_out[12] <= i_in[10].DB_MAX_OUTPUT_PORT_TYPE
o_out[13] <= i_in[11].DB_MAX_OUTPUT_PORT_TYPE
o_out[14] <= i_in[12].DB_MAX_OUTPUT_PORT_TYPE
o_out[15] <= i_in[13].DB_MAX_OUTPUT_PORT_TYPE
o_out[16] <= i_in[14].DB_MAX_OUTPUT_PORT_TYPE
o_out[17] <= i_in[15].DB_MAX_OUTPUT_PORT_TYPE
o_out[18] <= i_in[16].DB_MAX_OUTPUT_PORT_TYPE
o_out[19] <= i_in[17].DB_MAX_OUTPUT_PORT_TYPE
o_out[20] <= i_in[18].DB_MAX_OUTPUT_PORT_TYPE
o_out[21] <= i_in[19].DB_MAX_OUTPUT_PORT_TYPE
o_out[22] <= i_in[20].DB_MAX_OUTPUT_PORT_TYPE
o_out[23] <= i_in[21].DB_MAX_OUTPUT_PORT_TYPE
o_out[24] <= i_in[22].DB_MAX_OUTPUT_PORT_TYPE
o_out[25] <= i_in[23].DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|ControlUnit:control
OPCode[0] => lw.IN1
OPCode[0] => sw.IN1
OPCode[0] => rFormat.IN1
OPCode[0] => beq.IN1
OPCode[1] => lw.IN1
OPCode[1] => sw.IN1
OPCode[1] => rFormat.IN1
OPCode[1] => beq.IN1
OPCode[2] => beq.IN1
OPCode[2] => rFormat.IN1
OPCode[2] => lw.IN1
OPCode[2] => sw.IN1
OPCode[3] => sw.IN1
OPCode[3] => rFormat.IN1
OPCode[3] => lw.IN1
OPCode[4] => rFormat.IN0
OPCode[4] => lw.IN0
OPCode[5] => lw.IN1
OPCode[5] => rFormat.IN1
RegDst <= rFormat.DB_MAX_OUTPUT_PORT_TYPE
ALUSrc <= ALUSrc.DB_MAX_OUTPUT_PORT_TYPE
MemtoReg <= lw.DB_MAX_OUTPUT_PORT_TYPE
RegWrite <= RegWrite.DB_MAX_OUTPUT_PORT_TYPE
MemRead <= lw.DB_MAX_OUTPUT_PORT_TYPE
MemWrite <= sw.DB_MAX_OUTPUT_PORT_TYPE
Branch <= beq.DB_MAX_OUTPUT_PORT_TYPE
ALUOp1 <= rFormat.DB_MAX_OUTPUT_PORT_TYPE
ALUOp0 <= beq.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|mux5bit2to1:writeRegMux
x[0] => z.IN0
x[1] => z.IN0
x[2] => z.IN0
x[3] => z.IN0
x[4] => z.IN0
y[0] => z.IN0
y[1] => z.IN0
y[2] => z.IN0
y[3] => z.IN0
y[4] => z.IN0
sel => z.IN1
sel => z.IN1
sel => z.IN1
sel => z.IN1
sel => z.IN1
sel => z.IN1
sel => z.IN1
sel => z.IN1
sel => z.IN1
sel => z.IN1
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:regFile
i_resetBar => register8bit:r0.i_resetBar
i_resetBar => register8bit:r1.i_resetBar
i_resetBar => register8bit:r2.i_resetBar
i_resetBar => register8bit:r3.i_resetBar
i_resetBar => register8bit:r4.i_resetBar
i_resetBar => register8bit:r5.i_resetBar
i_resetBar => register8bit:r6.i_resetBar
i_resetBar => register8bit:r7.i_resetBar
i_clock => register8bit:r0.i_clock
i_clock => register8bit:r1.i_clock
i_clock => register8bit:r2.i_clock
i_clock => register8bit:r3.i_clock
i_clock => register8bit:r4.i_clock
i_clock => register8bit:r5.i_clock
i_clock => register8bit:r6.i_clock
i_clock => register8bit:r7.i_clock
RegWrite => comb.IN1
RegWrite => comb.IN1
RegWrite => comb.IN1
RegWrite => comb.IN1
RegWrite => comb.IN1
RegWrite => comb.IN1
RegWrite => comb.IN1
RegWrite => comb.IN1
RegWrite => decoder3to8:decoder.en
writeValue[0] => register8bit:r0.inp[0]
writeValue[0] => register8bit:r1.inp[0]
writeValue[0] => register8bit:r2.inp[0]
writeValue[0] => register8bit:r3.inp[0]
writeValue[0] => register8bit:r4.inp[0]
writeValue[0] => register8bit:r5.inp[0]
writeValue[0] => register8bit:r6.inp[0]
writeValue[0] => register8bit:r7.inp[0]
writeValue[1] => register8bit:r0.inp[1]
writeValue[1] => register8bit:r1.inp[1]
writeValue[1] => register8bit:r2.inp[1]
writeValue[1] => register8bit:r3.inp[1]
writeValue[1] => register8bit:r4.inp[1]
writeValue[1] => register8bit:r5.inp[1]
writeValue[1] => register8bit:r6.inp[1]
writeValue[1] => register8bit:r7.inp[1]
writeValue[2] => register8bit:r0.inp[2]
writeValue[2] => register8bit:r1.inp[2]
writeValue[2] => register8bit:r2.inp[2]
writeValue[2] => register8bit:r3.inp[2]
writeValue[2] => register8bit:r4.inp[2]
writeValue[2] => register8bit:r5.inp[2]
writeValue[2] => register8bit:r6.inp[2]
writeValue[2] => register8bit:r7.inp[2]
writeValue[3] => register8bit:r0.inp[3]
writeValue[3] => register8bit:r1.inp[3]
writeValue[3] => register8bit:r2.inp[3]
writeValue[3] => register8bit:r3.inp[3]
writeValue[3] => register8bit:r4.inp[3]
writeValue[3] => register8bit:r5.inp[3]
writeValue[3] => register8bit:r6.inp[3]
writeValue[3] => register8bit:r7.inp[3]
writeValue[4] => register8bit:r0.inp[4]
writeValue[4] => register8bit:r1.inp[4]
writeValue[4] => register8bit:r2.inp[4]
writeValue[4] => register8bit:r3.inp[4]
writeValue[4] => register8bit:r4.inp[4]
writeValue[4] => register8bit:r5.inp[4]
writeValue[4] => register8bit:r6.inp[4]
writeValue[4] => register8bit:r7.inp[4]
writeValue[5] => register8bit:r0.inp[5]
writeValue[5] => register8bit:r1.inp[5]
writeValue[5] => register8bit:r2.inp[5]
writeValue[5] => register8bit:r3.inp[5]
writeValue[5] => register8bit:r4.inp[5]
writeValue[5] => register8bit:r5.inp[5]
writeValue[5] => register8bit:r6.inp[5]
writeValue[5] => register8bit:r7.inp[5]
writeValue[6] => register8bit:r0.inp[6]
writeValue[6] => register8bit:r1.inp[6]
writeValue[6] => register8bit:r2.inp[6]
writeValue[6] => register8bit:r3.inp[6]
writeValue[6] => register8bit:r4.inp[6]
writeValue[6] => register8bit:r5.inp[6]
writeValue[6] => register8bit:r6.inp[6]
writeValue[6] => register8bit:r7.inp[6]
writeValue[7] => register8bit:r0.inp[7]
writeValue[7] => register8bit:r1.inp[7]
writeValue[7] => register8bit:r2.inp[7]
writeValue[7] => register8bit:r3.inp[7]
writeValue[7] => register8bit:r4.inp[7]
writeValue[7] => register8bit:r5.inp[7]
writeValue[7] => register8bit:r6.inp[7]
writeValue[7] => register8bit:r7.inp[7]
ReadReg1[0] => mux8to1:mux1.sel[0]
ReadReg1[1] => mux8to1:mux1.sel[1]
ReadReg1[2] => mux8to1:mux1.sel[2]
ReadReg2[0] => mux8to1:mux2.sel[0]
ReadReg2[1] => mux8to1:mux2.sel[1]
ReadReg2[2] => mux8to1:mux2.sel[2]
WriteReg[0] => decoder3to8:decoder.z
WriteReg[1] => decoder3to8:decoder.y
WriteReg[2] => decoder3to8:decoder.x
ReadData1[0] <= mux8to1:mux1.y_out[0]
ReadData1[1] <= mux8to1:mux1.y_out[1]
ReadData1[2] <= mux8to1:mux1.y_out[2]
ReadData1[3] <= mux8to1:mux1.y_out[3]
ReadData1[4] <= mux8to1:mux1.y_out[4]
ReadData1[5] <= mux8to1:mux1.y_out[5]
ReadData1[6] <= mux8to1:mux1.y_out[6]
ReadData1[7] <= mux8to1:mux1.y_out[7]
ReadData2[0] <= mux8to1:mux2.y_out[0]
ReadData2[1] <= mux8to1:mux2.y_out[1]
ReadData2[2] <= mux8to1:mux2.y_out[2]
ReadData2[3] <= mux8to1:mux2.y_out[3]
ReadData2[4] <= mux8to1:mux2.y_out[4]
ReadData2[5] <= mux8to1:mux2.y_out[5]
ReadData2[6] <= mux8to1:mux2.y_out[6]
ReadData2[7] <= mux8to1:mux2.y_out[7]


|SingleCycleProcessor|registerFile:regFile|decoder3to8:decoder
x => r4.IN0
x => r6.IN0
x => r0.IN0
x => r2.IN0
y => r2.IN1
y => r6.IN1
y => r0.IN1
y => r4.IN1
z => r1.IN1
z => r3.IN1
z => r5.IN1
z => r7.IN1
z => r0.IN1
z => r2.IN1
z => r4.IN1
z => r6.IN1
en => ~NO_FANOUT~
r0 <= r0.DB_MAX_OUTPUT_PORT_TYPE
r1 <= r1.DB_MAX_OUTPUT_PORT_TYPE
r2 <= r2.DB_MAX_OUTPUT_PORT_TYPE
r3 <= r3.DB_MAX_OUTPUT_PORT_TYPE
r4 <= r4.DB_MAX_OUTPUT_PORT_TYPE
r5 <= r5.DB_MAX_OUTPUT_PORT_TYPE
r6 <= r6.DB_MAX_OUTPUT_PORT_TYPE
r7 <= r7.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:regFile|register8Bit:r0
inp[0] => enARdFF_2:gen:0:dFFs.i_d
inp[1] => enARdFF_2:gen:1:dFFs.i_d
inp[2] => enARdFF_2:gen:2:dFFs.i_d
inp[3] => enARdFF_2:gen:3:dFFs.i_d
inp[4] => enARdFF_2:gen:4:dFFs.i_d
inp[5] => enARdFF_2:gen:5:dFFs.i_d
inp[6] => enARdFF_2:gen:6:dFFs.i_d
inp[7] => enARdFF_2:gen:7:dFFs.i_d
i_load => enARdFF_2:gen:0:dFFs.i_enable
i_load => enARdFF_2:gen:1:dFFs.i_enable
i_load => enARdFF_2:gen:2:dFFs.i_enable
i_load => enARdFF_2:gen:3:dFFs.i_enable
i_load => enARdFF_2:gen:4:dFFs.i_enable
i_load => enARdFF_2:gen:5:dFFs.i_enable
i_load => enARdFF_2:gen:6:dFFs.i_enable
i_load => enARdFF_2:gen:7:dFFs.i_enable
i_clock => enARdFF_2:gen:0:dFFs.i_clock
i_clock => enARdFF_2:gen:1:dFFs.i_clock
i_clock => enARdFF_2:gen:2:dFFs.i_clock
i_clock => enARdFF_2:gen:3:dFFs.i_clock
i_clock => enARdFF_2:gen:4:dFFs.i_clock
i_clock => enARdFF_2:gen:5:dFFs.i_clock
i_clock => enARdFF_2:gen:6:dFFs.i_clock
i_clock => enARdFF_2:gen:7:dFFs.i_clock
i_resetBar => enARdFF_2:gen:0:dFFs.i_resetBar
i_resetBar => enARdFF_2:gen:1:dFFs.i_resetBar
i_resetBar => enARdFF_2:gen:2:dFFs.i_resetBar
i_resetBar => enARdFF_2:gen:3:dFFs.i_resetBar
i_resetBar => enARdFF_2:gen:4:dFFs.i_resetBar
i_resetBar => enARdFF_2:gen:5:dFFs.i_resetBar
i_resetBar => enARdFF_2:gen:6:dFFs.i_resetBar
i_resetBar => enARdFF_2:gen:7:dFFs.i_resetBar
outp[0] <= enARdFF_2:gen:0:dFFs.o_q
outp[1] <= enARdFF_2:gen:1:dFFs.o_q
outp[2] <= enARdFF_2:gen:2:dFFs.o_q
outp[3] <= enARdFF_2:gen:3:dFFs.o_q
outp[4] <= enARdFF_2:gen:4:dFFs.o_q
outp[5] <= enARdFF_2:gen:5:dFFs.o_q
outp[6] <= enARdFF_2:gen:6:dFFs.o_q
outp[7] <= enARdFF_2:gen:7:dFFs.o_q


|SingleCycleProcessor|registerFile:regFile|register8Bit:r0|enARdFF_2:\gen:0:dFFs
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:regFile|register8Bit:r0|enARdFF_2:\gen:1:dFFs
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:regFile|register8Bit:r0|enARdFF_2:\gen:2:dFFs
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:regFile|register8Bit:r0|enARdFF_2:\gen:3:dFFs
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:regFile|register8Bit:r0|enARdFF_2:\gen:4:dFFs
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:regFile|register8Bit:r0|enARdFF_2:\gen:5:dFFs
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:regFile|register8Bit:r0|enARdFF_2:\gen:6:dFFs
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:regFile|register8Bit:r0|enARdFF_2:\gen:7:dFFs
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:regFile|register8Bit:r1
inp[0] => enARdFF_2:gen:0:dFFs.i_d
inp[1] => enARdFF_2:gen:1:dFFs.i_d
inp[2] => enARdFF_2:gen:2:dFFs.i_d
inp[3] => enARdFF_2:gen:3:dFFs.i_d
inp[4] => enARdFF_2:gen:4:dFFs.i_d
inp[5] => enARdFF_2:gen:5:dFFs.i_d
inp[6] => enARdFF_2:gen:6:dFFs.i_d
inp[7] => enARdFF_2:gen:7:dFFs.i_d
i_load => enARdFF_2:gen:0:dFFs.i_enable
i_load => enARdFF_2:gen:1:dFFs.i_enable
i_load => enARdFF_2:gen:2:dFFs.i_enable
i_load => enARdFF_2:gen:3:dFFs.i_enable
i_load => enARdFF_2:gen:4:dFFs.i_enable
i_load => enARdFF_2:gen:5:dFFs.i_enable
i_load => enARdFF_2:gen:6:dFFs.i_enable
i_load => enARdFF_2:gen:7:dFFs.i_enable
i_clock => enARdFF_2:gen:0:dFFs.i_clock
i_clock => enARdFF_2:gen:1:dFFs.i_clock
i_clock => enARdFF_2:gen:2:dFFs.i_clock
i_clock => enARdFF_2:gen:3:dFFs.i_clock
i_clock => enARdFF_2:gen:4:dFFs.i_clock
i_clock => enARdFF_2:gen:5:dFFs.i_clock
i_clock => enARdFF_2:gen:6:dFFs.i_clock
i_clock => enARdFF_2:gen:7:dFFs.i_clock
i_resetBar => enARdFF_2:gen:0:dFFs.i_resetBar
i_resetBar => enARdFF_2:gen:1:dFFs.i_resetBar
i_resetBar => enARdFF_2:gen:2:dFFs.i_resetBar
i_resetBar => enARdFF_2:gen:3:dFFs.i_resetBar
i_resetBar => enARdFF_2:gen:4:dFFs.i_resetBar
i_resetBar => enARdFF_2:gen:5:dFFs.i_resetBar
i_resetBar => enARdFF_2:gen:6:dFFs.i_resetBar
i_resetBar => enARdFF_2:gen:7:dFFs.i_resetBar
outp[0] <= enARdFF_2:gen:0:dFFs.o_q
outp[1] <= enARdFF_2:gen:1:dFFs.o_q
outp[2] <= enARdFF_2:gen:2:dFFs.o_q
outp[3] <= enARdFF_2:gen:3:dFFs.o_q
outp[4] <= enARdFF_2:gen:4:dFFs.o_q
outp[5] <= enARdFF_2:gen:5:dFFs.o_q
outp[6] <= enARdFF_2:gen:6:dFFs.o_q
outp[7] <= enARdFF_2:gen:7:dFFs.o_q


|SingleCycleProcessor|registerFile:regFile|register8Bit:r1|enARdFF_2:\gen:0:dFFs
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:regFile|register8Bit:r1|enARdFF_2:\gen:1:dFFs
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:regFile|register8Bit:r1|enARdFF_2:\gen:2:dFFs
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:regFile|register8Bit:r1|enARdFF_2:\gen:3:dFFs
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:regFile|register8Bit:r1|enARdFF_2:\gen:4:dFFs
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:regFile|register8Bit:r1|enARdFF_2:\gen:5:dFFs
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:regFile|register8Bit:r1|enARdFF_2:\gen:6:dFFs
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:regFile|register8Bit:r1|enARdFF_2:\gen:7:dFFs
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:regFile|register8Bit:r2
inp[0] => enARdFF_2:gen:0:dFFs.i_d
inp[1] => enARdFF_2:gen:1:dFFs.i_d
inp[2] => enARdFF_2:gen:2:dFFs.i_d
inp[3] => enARdFF_2:gen:3:dFFs.i_d
inp[4] => enARdFF_2:gen:4:dFFs.i_d
inp[5] => enARdFF_2:gen:5:dFFs.i_d
inp[6] => enARdFF_2:gen:6:dFFs.i_d
inp[7] => enARdFF_2:gen:7:dFFs.i_d
i_load => enARdFF_2:gen:0:dFFs.i_enable
i_load => enARdFF_2:gen:1:dFFs.i_enable
i_load => enARdFF_2:gen:2:dFFs.i_enable
i_load => enARdFF_2:gen:3:dFFs.i_enable
i_load => enARdFF_2:gen:4:dFFs.i_enable
i_load => enARdFF_2:gen:5:dFFs.i_enable
i_load => enARdFF_2:gen:6:dFFs.i_enable
i_load => enARdFF_2:gen:7:dFFs.i_enable
i_clock => enARdFF_2:gen:0:dFFs.i_clock
i_clock => enARdFF_2:gen:1:dFFs.i_clock
i_clock => enARdFF_2:gen:2:dFFs.i_clock
i_clock => enARdFF_2:gen:3:dFFs.i_clock
i_clock => enARdFF_2:gen:4:dFFs.i_clock
i_clock => enARdFF_2:gen:5:dFFs.i_clock
i_clock => enARdFF_2:gen:6:dFFs.i_clock
i_clock => enARdFF_2:gen:7:dFFs.i_clock
i_resetBar => enARdFF_2:gen:0:dFFs.i_resetBar
i_resetBar => enARdFF_2:gen:1:dFFs.i_resetBar
i_resetBar => enARdFF_2:gen:2:dFFs.i_resetBar
i_resetBar => enARdFF_2:gen:3:dFFs.i_resetBar
i_resetBar => enARdFF_2:gen:4:dFFs.i_resetBar
i_resetBar => enARdFF_2:gen:5:dFFs.i_resetBar
i_resetBar => enARdFF_2:gen:6:dFFs.i_resetBar
i_resetBar => enARdFF_2:gen:7:dFFs.i_resetBar
outp[0] <= enARdFF_2:gen:0:dFFs.o_q
outp[1] <= enARdFF_2:gen:1:dFFs.o_q
outp[2] <= enARdFF_2:gen:2:dFFs.o_q
outp[3] <= enARdFF_2:gen:3:dFFs.o_q
outp[4] <= enARdFF_2:gen:4:dFFs.o_q
outp[5] <= enARdFF_2:gen:5:dFFs.o_q
outp[6] <= enARdFF_2:gen:6:dFFs.o_q
outp[7] <= enARdFF_2:gen:7:dFFs.o_q


|SingleCycleProcessor|registerFile:regFile|register8Bit:r2|enARdFF_2:\gen:0:dFFs
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:regFile|register8Bit:r2|enARdFF_2:\gen:1:dFFs
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:regFile|register8Bit:r2|enARdFF_2:\gen:2:dFFs
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:regFile|register8Bit:r2|enARdFF_2:\gen:3:dFFs
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:regFile|register8Bit:r2|enARdFF_2:\gen:4:dFFs
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:regFile|register8Bit:r2|enARdFF_2:\gen:5:dFFs
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:regFile|register8Bit:r2|enARdFF_2:\gen:6:dFFs
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:regFile|register8Bit:r2|enARdFF_2:\gen:7:dFFs
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:regFile|register8Bit:r3
inp[0] => enARdFF_2:gen:0:dFFs.i_d
inp[1] => enARdFF_2:gen:1:dFFs.i_d
inp[2] => enARdFF_2:gen:2:dFFs.i_d
inp[3] => enARdFF_2:gen:3:dFFs.i_d
inp[4] => enARdFF_2:gen:4:dFFs.i_d
inp[5] => enARdFF_2:gen:5:dFFs.i_d
inp[6] => enARdFF_2:gen:6:dFFs.i_d
inp[7] => enARdFF_2:gen:7:dFFs.i_d
i_load => enARdFF_2:gen:0:dFFs.i_enable
i_load => enARdFF_2:gen:1:dFFs.i_enable
i_load => enARdFF_2:gen:2:dFFs.i_enable
i_load => enARdFF_2:gen:3:dFFs.i_enable
i_load => enARdFF_2:gen:4:dFFs.i_enable
i_load => enARdFF_2:gen:5:dFFs.i_enable
i_load => enARdFF_2:gen:6:dFFs.i_enable
i_load => enARdFF_2:gen:7:dFFs.i_enable
i_clock => enARdFF_2:gen:0:dFFs.i_clock
i_clock => enARdFF_2:gen:1:dFFs.i_clock
i_clock => enARdFF_2:gen:2:dFFs.i_clock
i_clock => enARdFF_2:gen:3:dFFs.i_clock
i_clock => enARdFF_2:gen:4:dFFs.i_clock
i_clock => enARdFF_2:gen:5:dFFs.i_clock
i_clock => enARdFF_2:gen:6:dFFs.i_clock
i_clock => enARdFF_2:gen:7:dFFs.i_clock
i_resetBar => enARdFF_2:gen:0:dFFs.i_resetBar
i_resetBar => enARdFF_2:gen:1:dFFs.i_resetBar
i_resetBar => enARdFF_2:gen:2:dFFs.i_resetBar
i_resetBar => enARdFF_2:gen:3:dFFs.i_resetBar
i_resetBar => enARdFF_2:gen:4:dFFs.i_resetBar
i_resetBar => enARdFF_2:gen:5:dFFs.i_resetBar
i_resetBar => enARdFF_2:gen:6:dFFs.i_resetBar
i_resetBar => enARdFF_2:gen:7:dFFs.i_resetBar
outp[0] <= enARdFF_2:gen:0:dFFs.o_q
outp[1] <= enARdFF_2:gen:1:dFFs.o_q
outp[2] <= enARdFF_2:gen:2:dFFs.o_q
outp[3] <= enARdFF_2:gen:3:dFFs.o_q
outp[4] <= enARdFF_2:gen:4:dFFs.o_q
outp[5] <= enARdFF_2:gen:5:dFFs.o_q
outp[6] <= enARdFF_2:gen:6:dFFs.o_q
outp[7] <= enARdFF_2:gen:7:dFFs.o_q


|SingleCycleProcessor|registerFile:regFile|register8Bit:r3|enARdFF_2:\gen:0:dFFs
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:regFile|register8Bit:r3|enARdFF_2:\gen:1:dFFs
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:regFile|register8Bit:r3|enARdFF_2:\gen:2:dFFs
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:regFile|register8Bit:r3|enARdFF_2:\gen:3:dFFs
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:regFile|register8Bit:r3|enARdFF_2:\gen:4:dFFs
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:regFile|register8Bit:r3|enARdFF_2:\gen:5:dFFs
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:regFile|register8Bit:r3|enARdFF_2:\gen:6:dFFs
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:regFile|register8Bit:r3|enARdFF_2:\gen:7:dFFs
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:regFile|register8Bit:r4
inp[0] => enARdFF_2:gen:0:dFFs.i_d
inp[1] => enARdFF_2:gen:1:dFFs.i_d
inp[2] => enARdFF_2:gen:2:dFFs.i_d
inp[3] => enARdFF_2:gen:3:dFFs.i_d
inp[4] => enARdFF_2:gen:4:dFFs.i_d
inp[5] => enARdFF_2:gen:5:dFFs.i_d
inp[6] => enARdFF_2:gen:6:dFFs.i_d
inp[7] => enARdFF_2:gen:7:dFFs.i_d
i_load => enARdFF_2:gen:0:dFFs.i_enable
i_load => enARdFF_2:gen:1:dFFs.i_enable
i_load => enARdFF_2:gen:2:dFFs.i_enable
i_load => enARdFF_2:gen:3:dFFs.i_enable
i_load => enARdFF_2:gen:4:dFFs.i_enable
i_load => enARdFF_2:gen:5:dFFs.i_enable
i_load => enARdFF_2:gen:6:dFFs.i_enable
i_load => enARdFF_2:gen:7:dFFs.i_enable
i_clock => enARdFF_2:gen:0:dFFs.i_clock
i_clock => enARdFF_2:gen:1:dFFs.i_clock
i_clock => enARdFF_2:gen:2:dFFs.i_clock
i_clock => enARdFF_2:gen:3:dFFs.i_clock
i_clock => enARdFF_2:gen:4:dFFs.i_clock
i_clock => enARdFF_2:gen:5:dFFs.i_clock
i_clock => enARdFF_2:gen:6:dFFs.i_clock
i_clock => enARdFF_2:gen:7:dFFs.i_clock
i_resetBar => enARdFF_2:gen:0:dFFs.i_resetBar
i_resetBar => enARdFF_2:gen:1:dFFs.i_resetBar
i_resetBar => enARdFF_2:gen:2:dFFs.i_resetBar
i_resetBar => enARdFF_2:gen:3:dFFs.i_resetBar
i_resetBar => enARdFF_2:gen:4:dFFs.i_resetBar
i_resetBar => enARdFF_2:gen:5:dFFs.i_resetBar
i_resetBar => enARdFF_2:gen:6:dFFs.i_resetBar
i_resetBar => enARdFF_2:gen:7:dFFs.i_resetBar
outp[0] <= enARdFF_2:gen:0:dFFs.o_q
outp[1] <= enARdFF_2:gen:1:dFFs.o_q
outp[2] <= enARdFF_2:gen:2:dFFs.o_q
outp[3] <= enARdFF_2:gen:3:dFFs.o_q
outp[4] <= enARdFF_2:gen:4:dFFs.o_q
outp[5] <= enARdFF_2:gen:5:dFFs.o_q
outp[6] <= enARdFF_2:gen:6:dFFs.o_q
outp[7] <= enARdFF_2:gen:7:dFFs.o_q


|SingleCycleProcessor|registerFile:regFile|register8Bit:r4|enARdFF_2:\gen:0:dFFs
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:regFile|register8Bit:r4|enARdFF_2:\gen:1:dFFs
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:regFile|register8Bit:r4|enARdFF_2:\gen:2:dFFs
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:regFile|register8Bit:r4|enARdFF_2:\gen:3:dFFs
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:regFile|register8Bit:r4|enARdFF_2:\gen:4:dFFs
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:regFile|register8Bit:r4|enARdFF_2:\gen:5:dFFs
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:regFile|register8Bit:r4|enARdFF_2:\gen:6:dFFs
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:regFile|register8Bit:r4|enARdFF_2:\gen:7:dFFs
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:regFile|register8Bit:r5
inp[0] => enARdFF_2:gen:0:dFFs.i_d
inp[1] => enARdFF_2:gen:1:dFFs.i_d
inp[2] => enARdFF_2:gen:2:dFFs.i_d
inp[3] => enARdFF_2:gen:3:dFFs.i_d
inp[4] => enARdFF_2:gen:4:dFFs.i_d
inp[5] => enARdFF_2:gen:5:dFFs.i_d
inp[6] => enARdFF_2:gen:6:dFFs.i_d
inp[7] => enARdFF_2:gen:7:dFFs.i_d
i_load => enARdFF_2:gen:0:dFFs.i_enable
i_load => enARdFF_2:gen:1:dFFs.i_enable
i_load => enARdFF_2:gen:2:dFFs.i_enable
i_load => enARdFF_2:gen:3:dFFs.i_enable
i_load => enARdFF_2:gen:4:dFFs.i_enable
i_load => enARdFF_2:gen:5:dFFs.i_enable
i_load => enARdFF_2:gen:6:dFFs.i_enable
i_load => enARdFF_2:gen:7:dFFs.i_enable
i_clock => enARdFF_2:gen:0:dFFs.i_clock
i_clock => enARdFF_2:gen:1:dFFs.i_clock
i_clock => enARdFF_2:gen:2:dFFs.i_clock
i_clock => enARdFF_2:gen:3:dFFs.i_clock
i_clock => enARdFF_2:gen:4:dFFs.i_clock
i_clock => enARdFF_2:gen:5:dFFs.i_clock
i_clock => enARdFF_2:gen:6:dFFs.i_clock
i_clock => enARdFF_2:gen:7:dFFs.i_clock
i_resetBar => enARdFF_2:gen:0:dFFs.i_resetBar
i_resetBar => enARdFF_2:gen:1:dFFs.i_resetBar
i_resetBar => enARdFF_2:gen:2:dFFs.i_resetBar
i_resetBar => enARdFF_2:gen:3:dFFs.i_resetBar
i_resetBar => enARdFF_2:gen:4:dFFs.i_resetBar
i_resetBar => enARdFF_2:gen:5:dFFs.i_resetBar
i_resetBar => enARdFF_2:gen:6:dFFs.i_resetBar
i_resetBar => enARdFF_2:gen:7:dFFs.i_resetBar
outp[0] <= enARdFF_2:gen:0:dFFs.o_q
outp[1] <= enARdFF_2:gen:1:dFFs.o_q
outp[2] <= enARdFF_2:gen:2:dFFs.o_q
outp[3] <= enARdFF_2:gen:3:dFFs.o_q
outp[4] <= enARdFF_2:gen:4:dFFs.o_q
outp[5] <= enARdFF_2:gen:5:dFFs.o_q
outp[6] <= enARdFF_2:gen:6:dFFs.o_q
outp[7] <= enARdFF_2:gen:7:dFFs.o_q


|SingleCycleProcessor|registerFile:regFile|register8Bit:r5|enARdFF_2:\gen:0:dFFs
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:regFile|register8Bit:r5|enARdFF_2:\gen:1:dFFs
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:regFile|register8Bit:r5|enARdFF_2:\gen:2:dFFs
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:regFile|register8Bit:r5|enARdFF_2:\gen:3:dFFs
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:regFile|register8Bit:r5|enARdFF_2:\gen:4:dFFs
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:regFile|register8Bit:r5|enARdFF_2:\gen:5:dFFs
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:regFile|register8Bit:r5|enARdFF_2:\gen:6:dFFs
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:regFile|register8Bit:r5|enARdFF_2:\gen:7:dFFs
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:regFile|register8Bit:r6
inp[0] => enARdFF_2:gen:0:dFFs.i_d
inp[1] => enARdFF_2:gen:1:dFFs.i_d
inp[2] => enARdFF_2:gen:2:dFFs.i_d
inp[3] => enARdFF_2:gen:3:dFFs.i_d
inp[4] => enARdFF_2:gen:4:dFFs.i_d
inp[5] => enARdFF_2:gen:5:dFFs.i_d
inp[6] => enARdFF_2:gen:6:dFFs.i_d
inp[7] => enARdFF_2:gen:7:dFFs.i_d
i_load => enARdFF_2:gen:0:dFFs.i_enable
i_load => enARdFF_2:gen:1:dFFs.i_enable
i_load => enARdFF_2:gen:2:dFFs.i_enable
i_load => enARdFF_2:gen:3:dFFs.i_enable
i_load => enARdFF_2:gen:4:dFFs.i_enable
i_load => enARdFF_2:gen:5:dFFs.i_enable
i_load => enARdFF_2:gen:6:dFFs.i_enable
i_load => enARdFF_2:gen:7:dFFs.i_enable
i_clock => enARdFF_2:gen:0:dFFs.i_clock
i_clock => enARdFF_2:gen:1:dFFs.i_clock
i_clock => enARdFF_2:gen:2:dFFs.i_clock
i_clock => enARdFF_2:gen:3:dFFs.i_clock
i_clock => enARdFF_2:gen:4:dFFs.i_clock
i_clock => enARdFF_2:gen:5:dFFs.i_clock
i_clock => enARdFF_2:gen:6:dFFs.i_clock
i_clock => enARdFF_2:gen:7:dFFs.i_clock
i_resetBar => enARdFF_2:gen:0:dFFs.i_resetBar
i_resetBar => enARdFF_2:gen:1:dFFs.i_resetBar
i_resetBar => enARdFF_2:gen:2:dFFs.i_resetBar
i_resetBar => enARdFF_2:gen:3:dFFs.i_resetBar
i_resetBar => enARdFF_2:gen:4:dFFs.i_resetBar
i_resetBar => enARdFF_2:gen:5:dFFs.i_resetBar
i_resetBar => enARdFF_2:gen:6:dFFs.i_resetBar
i_resetBar => enARdFF_2:gen:7:dFFs.i_resetBar
outp[0] <= enARdFF_2:gen:0:dFFs.o_q
outp[1] <= enARdFF_2:gen:1:dFFs.o_q
outp[2] <= enARdFF_2:gen:2:dFFs.o_q
outp[3] <= enARdFF_2:gen:3:dFFs.o_q
outp[4] <= enARdFF_2:gen:4:dFFs.o_q
outp[5] <= enARdFF_2:gen:5:dFFs.o_q
outp[6] <= enARdFF_2:gen:6:dFFs.o_q
outp[7] <= enARdFF_2:gen:7:dFFs.o_q


|SingleCycleProcessor|registerFile:regFile|register8Bit:r6|enARdFF_2:\gen:0:dFFs
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:regFile|register8Bit:r6|enARdFF_2:\gen:1:dFFs
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:regFile|register8Bit:r6|enARdFF_2:\gen:2:dFFs
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:regFile|register8Bit:r6|enARdFF_2:\gen:3:dFFs
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:regFile|register8Bit:r6|enARdFF_2:\gen:4:dFFs
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:regFile|register8Bit:r6|enARdFF_2:\gen:5:dFFs
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:regFile|register8Bit:r6|enARdFF_2:\gen:6:dFFs
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:regFile|register8Bit:r6|enARdFF_2:\gen:7:dFFs
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:regFile|register8Bit:r7
inp[0] => enARdFF_2:gen:0:dFFs.i_d
inp[1] => enARdFF_2:gen:1:dFFs.i_d
inp[2] => enARdFF_2:gen:2:dFFs.i_d
inp[3] => enARdFF_2:gen:3:dFFs.i_d
inp[4] => enARdFF_2:gen:4:dFFs.i_d
inp[5] => enARdFF_2:gen:5:dFFs.i_d
inp[6] => enARdFF_2:gen:6:dFFs.i_d
inp[7] => enARdFF_2:gen:7:dFFs.i_d
i_load => enARdFF_2:gen:0:dFFs.i_enable
i_load => enARdFF_2:gen:1:dFFs.i_enable
i_load => enARdFF_2:gen:2:dFFs.i_enable
i_load => enARdFF_2:gen:3:dFFs.i_enable
i_load => enARdFF_2:gen:4:dFFs.i_enable
i_load => enARdFF_2:gen:5:dFFs.i_enable
i_load => enARdFF_2:gen:6:dFFs.i_enable
i_load => enARdFF_2:gen:7:dFFs.i_enable
i_clock => enARdFF_2:gen:0:dFFs.i_clock
i_clock => enARdFF_2:gen:1:dFFs.i_clock
i_clock => enARdFF_2:gen:2:dFFs.i_clock
i_clock => enARdFF_2:gen:3:dFFs.i_clock
i_clock => enARdFF_2:gen:4:dFFs.i_clock
i_clock => enARdFF_2:gen:5:dFFs.i_clock
i_clock => enARdFF_2:gen:6:dFFs.i_clock
i_clock => enARdFF_2:gen:7:dFFs.i_clock
i_resetBar => enARdFF_2:gen:0:dFFs.i_resetBar
i_resetBar => enARdFF_2:gen:1:dFFs.i_resetBar
i_resetBar => enARdFF_2:gen:2:dFFs.i_resetBar
i_resetBar => enARdFF_2:gen:3:dFFs.i_resetBar
i_resetBar => enARdFF_2:gen:4:dFFs.i_resetBar
i_resetBar => enARdFF_2:gen:5:dFFs.i_resetBar
i_resetBar => enARdFF_2:gen:6:dFFs.i_resetBar
i_resetBar => enARdFF_2:gen:7:dFFs.i_resetBar
outp[0] <= enARdFF_2:gen:0:dFFs.o_q
outp[1] <= enARdFF_2:gen:1:dFFs.o_q
outp[2] <= enARdFF_2:gen:2:dFFs.o_q
outp[3] <= enARdFF_2:gen:3:dFFs.o_q
outp[4] <= enARdFF_2:gen:4:dFFs.o_q
outp[5] <= enARdFF_2:gen:5:dFFs.o_q
outp[6] <= enARdFF_2:gen:6:dFFs.o_q
outp[7] <= enARdFF_2:gen:7:dFFs.o_q


|SingleCycleProcessor|registerFile:regFile|register8Bit:r7|enARdFF_2:\gen:0:dFFs
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:regFile|register8Bit:r7|enARdFF_2:\gen:1:dFFs
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:regFile|register8Bit:r7|enARdFF_2:\gen:2:dFFs
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:regFile|register8Bit:r7|enARdFF_2:\gen:3:dFFs
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:regFile|register8Bit:r7|enARdFF_2:\gen:4:dFFs
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:regFile|register8Bit:r7|enARdFF_2:\gen:5:dFFs
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:regFile|register8Bit:r7|enARdFF_2:\gen:6:dFFs
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:regFile|register8Bit:r7|enARdFF_2:\gen:7:dFFs
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:regFile|mux8to1:mux1
sel[0] => mux4to1:reg3to0.sel0
sel[0] => mux4to1:reg7to4.sel0
sel[1] => mux4to1:reg3to0.sel1
sel[1] => mux4to1:reg7to4.sel1
sel[2] => mux8bit2to1:mux2to1.sel
r0[0] => mux4to1:reg3to0.d0[0]
r0[1] => mux4to1:reg3to0.d0[1]
r0[2] => mux4to1:reg3to0.d0[2]
r0[3] => mux4to1:reg3to0.d0[3]
r0[4] => mux4to1:reg3to0.d0[4]
r0[5] => mux4to1:reg3to0.d0[5]
r0[6] => mux4to1:reg3to0.d0[6]
r0[7] => mux4to1:reg3to0.d0[7]
r1[0] => mux4to1:reg3to0.d1[0]
r1[1] => mux4to1:reg3to0.d1[1]
r1[2] => mux4to1:reg3to0.d1[2]
r1[3] => mux4to1:reg3to0.d1[3]
r1[4] => mux4to1:reg3to0.d1[4]
r1[5] => mux4to1:reg3to0.d1[5]
r1[6] => mux4to1:reg3to0.d1[6]
r1[7] => mux4to1:reg3to0.d1[7]
r2[0] => mux4to1:reg3to0.d2[0]
r2[1] => mux4to1:reg3to0.d2[1]
r2[2] => mux4to1:reg3to0.d2[2]
r2[3] => mux4to1:reg3to0.d2[3]
r2[4] => mux4to1:reg3to0.d2[4]
r2[5] => mux4to1:reg3to0.d2[5]
r2[6] => mux4to1:reg3to0.d2[6]
r2[7] => mux4to1:reg3to0.d2[7]
r3[0] => mux4to1:reg3to0.d3[0]
r3[1] => mux4to1:reg3to0.d3[1]
r3[2] => mux4to1:reg3to0.d3[2]
r3[3] => mux4to1:reg3to0.d3[3]
r3[4] => mux4to1:reg3to0.d3[4]
r3[5] => mux4to1:reg3to0.d3[5]
r3[6] => mux4to1:reg3to0.d3[6]
r3[7] => mux4to1:reg3to0.d3[7]
r4[0] => mux4to1:reg7to4.d0[0]
r4[1] => mux4to1:reg7to4.d0[1]
r4[2] => mux4to1:reg7to4.d0[2]
r4[3] => mux4to1:reg7to4.d0[3]
r4[4] => mux4to1:reg7to4.d0[4]
r4[5] => mux4to1:reg7to4.d0[5]
r4[6] => mux4to1:reg7to4.d0[6]
r4[7] => mux4to1:reg7to4.d0[7]
r5[0] => mux4to1:reg7to4.d1[0]
r5[1] => mux4to1:reg7to4.d1[1]
r5[2] => mux4to1:reg7to4.d1[2]
r5[3] => mux4to1:reg7to4.d1[3]
r5[4] => mux4to1:reg7to4.d1[4]
r5[5] => mux4to1:reg7to4.d1[5]
r5[6] => mux4to1:reg7to4.d1[6]
r5[7] => mux4to1:reg7to4.d1[7]
r6[0] => mux4to1:reg7to4.d2[0]
r6[1] => mux4to1:reg7to4.d2[1]
r6[2] => mux4to1:reg7to4.d2[2]
r6[3] => mux4to1:reg7to4.d2[3]
r6[4] => mux4to1:reg7to4.d2[4]
r6[5] => mux4to1:reg7to4.d2[5]
r6[6] => mux4to1:reg7to4.d2[6]
r6[7] => mux4to1:reg7to4.d2[7]
r7[0] => mux4to1:reg7to4.d3[0]
r7[1] => mux4to1:reg7to4.d3[1]
r7[2] => mux4to1:reg7to4.d3[2]
r7[3] => mux4to1:reg7to4.d3[3]
r7[4] => mux4to1:reg7to4.d3[4]
r7[5] => mux4to1:reg7to4.d3[5]
r7[6] => mux4to1:reg7to4.d3[6]
r7[7] => mux4to1:reg7to4.d3[7]
y_out[0] <= mux8bit2to1:mux2to1.z[0]
y_out[1] <= mux8bit2to1:mux2to1.z[1]
y_out[2] <= mux8bit2to1:mux2to1.z[2]
y_out[3] <= mux8bit2to1:mux2to1.z[3]
y_out[4] <= mux8bit2to1:mux2to1.z[4]
y_out[5] <= mux8bit2to1:mux2to1.z[5]
y_out[6] <= mux8bit2to1:mux2to1.z[6]
y_out[7] <= mux8bit2to1:mux2to1.z[7]


|SingleCycleProcessor|registerFile:regFile|mux8to1:mux1|mux4to1:reg3to0
sel0 => y.IN0
sel0 => y.IN0
sel0 => y.IN0
sel0 => y.IN0
sel1 => y.IN1
sel1 => y.IN1
sel1 => y.IN1
sel1 => y.IN1
d0[0] => y.IN1
d0[1] => y.IN1
d0[2] => y.IN1
d0[3] => y.IN1
d0[4] => y.IN1
d0[5] => y.IN1
d0[6] => y.IN1
d0[7] => y.IN1
d1[0] => y.IN1
d1[1] => y.IN1
d1[2] => y.IN1
d1[3] => y.IN1
d1[4] => y.IN1
d1[5] => y.IN1
d1[6] => y.IN1
d1[7] => y.IN1
d2[0] => y.IN1
d2[1] => y.IN1
d2[2] => y.IN1
d2[3] => y.IN1
d2[4] => y.IN1
d2[5] => y.IN1
d2[6] => y.IN1
d2[7] => y.IN1
d3[0] => y.IN1
d3[1] => y.IN1
d3[2] => y.IN1
d3[3] => y.IN1
d3[4] => y.IN1
d3[5] => y.IN1
d3[6] => y.IN1
d3[7] => y.IN1
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:regFile|mux8to1:mux1|mux4to1:reg7to4
sel0 => y.IN0
sel0 => y.IN0
sel0 => y.IN0
sel0 => y.IN0
sel1 => y.IN1
sel1 => y.IN1
sel1 => y.IN1
sel1 => y.IN1
d0[0] => y.IN1
d0[1] => y.IN1
d0[2] => y.IN1
d0[3] => y.IN1
d0[4] => y.IN1
d0[5] => y.IN1
d0[6] => y.IN1
d0[7] => y.IN1
d1[0] => y.IN1
d1[1] => y.IN1
d1[2] => y.IN1
d1[3] => y.IN1
d1[4] => y.IN1
d1[5] => y.IN1
d1[6] => y.IN1
d1[7] => y.IN1
d2[0] => y.IN1
d2[1] => y.IN1
d2[2] => y.IN1
d2[3] => y.IN1
d2[4] => y.IN1
d2[5] => y.IN1
d2[6] => y.IN1
d2[7] => y.IN1
d3[0] => y.IN1
d3[1] => y.IN1
d3[2] => y.IN1
d3[3] => y.IN1
d3[4] => y.IN1
d3[5] => y.IN1
d3[6] => y.IN1
d3[7] => y.IN1
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:regFile|mux8to1:mux1|mux8bit2to1:mux2to1
sel => z.IN0
sel => z.IN0
sel => z.IN0
sel => z.IN0
sel => z.IN0
sel => z.IN0
sel => z.IN0
sel => z.IN0
sel => z.IN0
sel => z.IN0
sel => z.IN0
sel => z.IN0
sel => z.IN0
sel => z.IN0
sel => z.IN0
sel => z.IN0
x[0] => z.IN1
x[1] => z.IN1
x[2] => z.IN1
x[3] => z.IN1
x[4] => z.IN1
x[5] => z.IN1
x[6] => z.IN1
x[7] => z.IN1
y[0] => z.IN1
y[1] => z.IN1
y[2] => z.IN1
y[3] => z.IN1
y[4] => z.IN1
y[5] => z.IN1
y[6] => z.IN1
y[7] => z.IN1
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:regFile|mux8to1:mux2
sel[0] => mux4to1:reg3to0.sel0
sel[0] => mux4to1:reg7to4.sel0
sel[1] => mux4to1:reg3to0.sel1
sel[1] => mux4to1:reg7to4.sel1
sel[2] => mux8bit2to1:mux2to1.sel
r0[0] => mux4to1:reg3to0.d0[0]
r0[1] => mux4to1:reg3to0.d0[1]
r0[2] => mux4to1:reg3to0.d0[2]
r0[3] => mux4to1:reg3to0.d0[3]
r0[4] => mux4to1:reg3to0.d0[4]
r0[5] => mux4to1:reg3to0.d0[5]
r0[6] => mux4to1:reg3to0.d0[6]
r0[7] => mux4to1:reg3to0.d0[7]
r1[0] => mux4to1:reg3to0.d1[0]
r1[1] => mux4to1:reg3to0.d1[1]
r1[2] => mux4to1:reg3to0.d1[2]
r1[3] => mux4to1:reg3to0.d1[3]
r1[4] => mux4to1:reg3to0.d1[4]
r1[5] => mux4to1:reg3to0.d1[5]
r1[6] => mux4to1:reg3to0.d1[6]
r1[7] => mux4to1:reg3to0.d1[7]
r2[0] => mux4to1:reg3to0.d2[0]
r2[1] => mux4to1:reg3to0.d2[1]
r2[2] => mux4to1:reg3to0.d2[2]
r2[3] => mux4to1:reg3to0.d2[3]
r2[4] => mux4to1:reg3to0.d2[4]
r2[5] => mux4to1:reg3to0.d2[5]
r2[6] => mux4to1:reg3to0.d2[6]
r2[7] => mux4to1:reg3to0.d2[7]
r3[0] => mux4to1:reg3to0.d3[0]
r3[1] => mux4to1:reg3to0.d3[1]
r3[2] => mux4to1:reg3to0.d3[2]
r3[3] => mux4to1:reg3to0.d3[3]
r3[4] => mux4to1:reg3to0.d3[4]
r3[5] => mux4to1:reg3to0.d3[5]
r3[6] => mux4to1:reg3to0.d3[6]
r3[7] => mux4to1:reg3to0.d3[7]
r4[0] => mux4to1:reg7to4.d0[0]
r4[1] => mux4to1:reg7to4.d0[1]
r4[2] => mux4to1:reg7to4.d0[2]
r4[3] => mux4to1:reg7to4.d0[3]
r4[4] => mux4to1:reg7to4.d0[4]
r4[5] => mux4to1:reg7to4.d0[5]
r4[6] => mux4to1:reg7to4.d0[6]
r4[7] => mux4to1:reg7to4.d0[7]
r5[0] => mux4to1:reg7to4.d1[0]
r5[1] => mux4to1:reg7to4.d1[1]
r5[2] => mux4to1:reg7to4.d1[2]
r5[3] => mux4to1:reg7to4.d1[3]
r5[4] => mux4to1:reg7to4.d1[4]
r5[5] => mux4to1:reg7to4.d1[5]
r5[6] => mux4to1:reg7to4.d1[6]
r5[7] => mux4to1:reg7to4.d1[7]
r6[0] => mux4to1:reg7to4.d2[0]
r6[1] => mux4to1:reg7to4.d2[1]
r6[2] => mux4to1:reg7to4.d2[2]
r6[3] => mux4to1:reg7to4.d2[3]
r6[4] => mux4to1:reg7to4.d2[4]
r6[5] => mux4to1:reg7to4.d2[5]
r6[6] => mux4to1:reg7to4.d2[6]
r6[7] => mux4to1:reg7to4.d2[7]
r7[0] => mux4to1:reg7to4.d3[0]
r7[1] => mux4to1:reg7to4.d3[1]
r7[2] => mux4to1:reg7to4.d3[2]
r7[3] => mux4to1:reg7to4.d3[3]
r7[4] => mux4to1:reg7to4.d3[4]
r7[5] => mux4to1:reg7to4.d3[5]
r7[6] => mux4to1:reg7to4.d3[6]
r7[7] => mux4to1:reg7to4.d3[7]
y_out[0] <= mux8bit2to1:mux2to1.z[0]
y_out[1] <= mux8bit2to1:mux2to1.z[1]
y_out[2] <= mux8bit2to1:mux2to1.z[2]
y_out[3] <= mux8bit2to1:mux2to1.z[3]
y_out[4] <= mux8bit2to1:mux2to1.z[4]
y_out[5] <= mux8bit2to1:mux2to1.z[5]
y_out[6] <= mux8bit2to1:mux2to1.z[6]
y_out[7] <= mux8bit2to1:mux2to1.z[7]


|SingleCycleProcessor|registerFile:regFile|mux8to1:mux2|mux4to1:reg3to0
sel0 => y.IN0
sel0 => y.IN0
sel0 => y.IN0
sel0 => y.IN0
sel1 => y.IN1
sel1 => y.IN1
sel1 => y.IN1
sel1 => y.IN1
d0[0] => y.IN1
d0[1] => y.IN1
d0[2] => y.IN1
d0[3] => y.IN1
d0[4] => y.IN1
d0[5] => y.IN1
d0[6] => y.IN1
d0[7] => y.IN1
d1[0] => y.IN1
d1[1] => y.IN1
d1[2] => y.IN1
d1[3] => y.IN1
d1[4] => y.IN1
d1[5] => y.IN1
d1[6] => y.IN1
d1[7] => y.IN1
d2[0] => y.IN1
d2[1] => y.IN1
d2[2] => y.IN1
d2[3] => y.IN1
d2[4] => y.IN1
d2[5] => y.IN1
d2[6] => y.IN1
d2[7] => y.IN1
d3[0] => y.IN1
d3[1] => y.IN1
d3[2] => y.IN1
d3[3] => y.IN1
d3[4] => y.IN1
d3[5] => y.IN1
d3[6] => y.IN1
d3[7] => y.IN1
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:regFile|mux8to1:mux2|mux4to1:reg7to4
sel0 => y.IN0
sel0 => y.IN0
sel0 => y.IN0
sel0 => y.IN0
sel1 => y.IN1
sel1 => y.IN1
sel1 => y.IN1
sel1 => y.IN1
d0[0] => y.IN1
d0[1] => y.IN1
d0[2] => y.IN1
d0[3] => y.IN1
d0[4] => y.IN1
d0[5] => y.IN1
d0[6] => y.IN1
d0[7] => y.IN1
d1[0] => y.IN1
d1[1] => y.IN1
d1[2] => y.IN1
d1[3] => y.IN1
d1[4] => y.IN1
d1[5] => y.IN1
d1[6] => y.IN1
d1[7] => y.IN1
d2[0] => y.IN1
d2[1] => y.IN1
d2[2] => y.IN1
d2[3] => y.IN1
d2[4] => y.IN1
d2[5] => y.IN1
d2[6] => y.IN1
d2[7] => y.IN1
d3[0] => y.IN1
d3[1] => y.IN1
d3[2] => y.IN1
d3[3] => y.IN1
d3[4] => y.IN1
d3[5] => y.IN1
d3[6] => y.IN1
d3[7] => y.IN1
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:regFile|mux8to1:mux2|mux8bit2to1:mux2to1
sel => z.IN0
sel => z.IN0
sel => z.IN0
sel => z.IN0
sel => z.IN0
sel => z.IN0
sel => z.IN0
sel => z.IN0
sel => z.IN0
sel => z.IN0
sel => z.IN0
sel => z.IN0
sel => z.IN0
sel => z.IN0
sel => z.IN0
sel => z.IN0
x[0] => z.IN1
x[1] => z.IN1
x[2] => z.IN1
x[3] => z.IN1
x[4] => z.IN1
x[5] => z.IN1
x[6] => z.IN1
x[7] => z.IN1
y[0] => z.IN1
y[1] => z.IN1
y[2] => z.IN1
y[3] => z.IN1
y[4] => z.IN1
y[5] => z.IN1
y[6] => z.IN1
y[7] => z.IN1
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|shiftL2:immedShift
i_in[0] => o_out[2].DATAIN
i_in[1] => o_out[3].DATAIN
i_in[2] => o_out[4].DATAIN
i_in[3] => o_out[5].DATAIN
i_in[4] => o_out[6].DATAIN
i_in[5] => o_out[7].DATAIN
i_in[6] => o_out[8].DATAIN
i_in[7] => o_out[9].DATAIN
i_in[8] => o_out[10].DATAIN
i_in[9] => o_out[11].DATAIN
i_in[10] => o_out[12].DATAIN
i_in[11] => o_out[13].DATAIN
i_in[12] => o_out[14].DATAIN
i_in[13] => o_out[15].DATAIN
i_in[14] => ~NO_FANOUT~
i_in[15] => ~NO_FANOUT~
o_out[0] <= <GND>
o_out[1] <= <GND>
o_out[2] <= i_in[0].DB_MAX_OUTPUT_PORT_TYPE
o_out[3] <= i_in[1].DB_MAX_OUTPUT_PORT_TYPE
o_out[4] <= i_in[2].DB_MAX_OUTPUT_PORT_TYPE
o_out[5] <= i_in[3].DB_MAX_OUTPUT_PORT_TYPE
o_out[6] <= i_in[4].DB_MAX_OUTPUT_PORT_TYPE
o_out[7] <= i_in[5].DB_MAX_OUTPUT_PORT_TYPE
o_out[8] <= i_in[6].DB_MAX_OUTPUT_PORT_TYPE
o_out[9] <= i_in[7].DB_MAX_OUTPUT_PORT_TYPE
o_out[10] <= i_in[8].DB_MAX_OUTPUT_PORT_TYPE
o_out[11] <= i_in[9].DB_MAX_OUTPUT_PORT_TYPE
o_out[12] <= i_in[10].DB_MAX_OUTPUT_PORT_TYPE
o_out[13] <= i_in[11].DB_MAX_OUTPUT_PORT_TYPE
o_out[14] <= i_in[12].DB_MAX_OUTPUT_PORT_TYPE
o_out[15] <= i_in[13].DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|addSub8bit:branchALU
A[0] => fullAdder:fa0.A
A[1] => fullAdder:gen_add:1:U0.A
A[2] => fullAdder:gen_add:2:U0.A
A[3] => fullAdder:gen_add:3:U0.A
A[4] => fullAdder:gen_add:4:U0.A
A[5] => fullAdder:gen_add:5:U0.A
A[6] => fullAdder:gen_add:6:U0.A
A[7] => fullAdder:gen_add:7:U0.A
B[0] => comb.IN0
B[1] => gen_add.IN0
B[2] => gen_add.IN0
B[3] => gen_add.IN0
B[4] => gen_add.IN0
B[5] => gen_add.IN0
B[6] => gen_add.IN0
B[7] => gen_add.IN0
sub => comb.IN1
sub => gen_add.IN1
sub => gen_add.IN1
sub => gen_add.IN1
sub => gen_add.IN1
sub => gen_add.IN1
sub => gen_add.IN1
sub => gen_add.IN1
sub => fullAdder:fa0.cin
result[0] <= fullAdder:fa0.sum
result[1] <= fullAdder:gen_add:1:U0.sum
result[2] <= fullAdder:gen_add:2:U0.sum
result[3] <= fullAdder:gen_add:3:U0.sum
result[4] <= fullAdder:gen_add:4:U0.sum
result[5] <= fullAdder:gen_add:5:U0.sum
result[6] <= fullAdder:gen_add:6:U0.sum
result[7] <= fullAdder:gen_add:7:U0.sum


|SingleCycleProcessor|addSub8bit:branchALU|fullAdder:fa0
A => cout.IN0
A => cout.IN0
A => sum.IN0
B => cout.IN1
B => cout.IN0
B => sum.IN1
cin => cout.IN1
cin => cout.IN1
cin => sum.IN1
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|addSub8bit:branchALU|fullAdder:\gen_add:1:U0
A => cout.IN0
A => cout.IN0
A => sum.IN0
B => cout.IN1
B => cout.IN0
B => sum.IN1
cin => cout.IN1
cin => cout.IN1
cin => sum.IN1
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|addSub8bit:branchALU|fullAdder:\gen_add:2:U0
A => cout.IN0
A => cout.IN0
A => sum.IN0
B => cout.IN1
B => cout.IN0
B => sum.IN1
cin => cout.IN1
cin => cout.IN1
cin => sum.IN1
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|addSub8bit:branchALU|fullAdder:\gen_add:3:U0
A => cout.IN0
A => cout.IN0
A => sum.IN0
B => cout.IN1
B => cout.IN0
B => sum.IN1
cin => cout.IN1
cin => cout.IN1
cin => sum.IN1
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|addSub8bit:branchALU|fullAdder:\gen_add:4:U0
A => cout.IN0
A => cout.IN0
A => sum.IN0
B => cout.IN1
B => cout.IN0
B => sum.IN1
cin => cout.IN1
cin => cout.IN1
cin => sum.IN1
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|addSub8bit:branchALU|fullAdder:\gen_add:5:U0
A => cout.IN0
A => cout.IN0
A => sum.IN0
B => cout.IN1
B => cout.IN0
B => sum.IN1
cin => cout.IN1
cin => cout.IN1
cin => sum.IN1
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|addSub8bit:branchALU|fullAdder:\gen_add:6:U0
A => cout.IN0
A => cout.IN0
A => sum.IN0
B => cout.IN1
B => cout.IN0
B => sum.IN1
cin => cout.IN1
cin => cout.IN1
cin => sum.IN1
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|addSub8bit:branchALU|fullAdder:\gen_add:7:U0
A => cout.IN0
A => cout.IN0
A => sum.IN0
B => cout.IN1
B => cout.IN0
B => sum.IN1
cin => cout.IN1
cin => cout.IN1
cin => sum.IN1
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|mux8bit2to1:aluBMux
sel => z.IN0
sel => z.IN0
sel => z.IN0
sel => z.IN0
sel => z.IN0
sel => z.IN0
sel => z.IN0
sel => z.IN0
sel => z.IN0
sel => z.IN0
sel => z.IN0
sel => z.IN0
sel => z.IN0
sel => z.IN0
sel => z.IN0
sel => z.IN0
x[0] => z.IN1
x[1] => z.IN1
x[2] => z.IN1
x[3] => z.IN1
x[4] => z.IN1
x[5] => z.IN1
x[6] => z.IN1
x[7] => z.IN1
y[0] => z.IN1
y[1] => z.IN1
y[2] => z.IN1
y[3] => z.IN1
y[4] => z.IN1
y[5] => z.IN1
y[6] => z.IN1
y[7] => z.IN1
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|ALU:aluMain
A[0] => comb.IN0
A[0] => comb.IN0
A[0] => addSub8bit:addSub.A[0]
A[1] => comb.IN0
A[1] => comb.IN0
A[1] => addSub8bit:addSub.A[1]
A[2] => comb.IN0
A[2] => comb.IN0
A[2] => addSub8bit:addSub.A[2]
A[3] => comb.IN0
A[3] => comb.IN0
A[3] => addSub8bit:addSub.A[3]
A[4] => comb.IN0
A[4] => comb.IN0
A[4] => addSub8bit:addSub.A[4]
A[5] => comb.IN0
A[5] => comb.IN0
A[5] => addSub8bit:addSub.A[5]
A[6] => comb.IN0
A[6] => comb.IN0
A[6] => addSub8bit:addSub.A[6]
A[7] => comb.IN0
A[7] => comb.IN0
A[7] => addSub8bit:addSub.A[7]
B[0] => comb.IN1
B[0] => comb.IN1
B[0] => addSub8bit:addSub.B[0]
B[1] => comb.IN1
B[1] => comb.IN1
B[1] => addSub8bit:addSub.B[1]
B[2] => comb.IN1
B[2] => comb.IN1
B[2] => addSub8bit:addSub.B[2]
B[3] => comb.IN1
B[3] => comb.IN1
B[3] => addSub8bit:addSub.B[3]
B[4] => comb.IN1
B[4] => comb.IN1
B[4] => addSub8bit:addSub.B[4]
B[5] => comb.IN1
B[5] => comb.IN1
B[5] => addSub8bit:addSub.B[5]
B[6] => comb.IN1
B[6] => comb.IN1
B[6] => addSub8bit:addSub.B[6]
B[7] => comb.IN1
B[7] => comb.IN1
B[7] => addSub8bit:addSub.B[7]
Operation[0] => comb.IN0
Operation[0] => mux4to1:mux.sel0
Operation[1] => comb.IN1
Operation[1] => mux4to1:mux.sel1
z_out[0] <= mux4to1:mux.y[0]
z_out[1] <= mux4to1:mux.y[1]
z_out[2] <= mux4to1:mux.y[2]
z_out[3] <= mux4to1:mux.y[3]
z_out[4] <= mux4to1:mux.y[4]
z_out[5] <= mux4to1:mux.y[5]
z_out[6] <= mux4to1:mux.y[6]
z_out[7] <= mux4to1:mux.y[7]
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|ALU:aluMain|addSub8bit:addSub
A[0] => fullAdder:fa0.A
A[1] => fullAdder:gen_add:1:U0.A
A[2] => fullAdder:gen_add:2:U0.A
A[3] => fullAdder:gen_add:3:U0.A
A[4] => fullAdder:gen_add:4:U0.A
A[5] => fullAdder:gen_add:5:U0.A
A[6] => fullAdder:gen_add:6:U0.A
A[7] => fullAdder:gen_add:7:U0.A
B[0] => comb.IN0
B[1] => gen_add.IN0
B[2] => gen_add.IN0
B[3] => gen_add.IN0
B[4] => gen_add.IN0
B[5] => gen_add.IN0
B[6] => gen_add.IN0
B[7] => gen_add.IN0
sub => comb.IN1
sub => gen_add.IN1
sub => gen_add.IN1
sub => gen_add.IN1
sub => gen_add.IN1
sub => gen_add.IN1
sub => gen_add.IN1
sub => gen_add.IN1
sub => fullAdder:fa0.cin
result[0] <= fullAdder:fa0.sum
result[1] <= fullAdder:gen_add:1:U0.sum
result[2] <= fullAdder:gen_add:2:U0.sum
result[3] <= fullAdder:gen_add:3:U0.sum
result[4] <= fullAdder:gen_add:4:U0.sum
result[5] <= fullAdder:gen_add:5:U0.sum
result[6] <= fullAdder:gen_add:6:U0.sum
result[7] <= fullAdder:gen_add:7:U0.sum


|SingleCycleProcessor|ALU:aluMain|addSub8bit:addSub|fullAdder:fa0
A => cout.IN0
A => cout.IN0
A => sum.IN0
B => cout.IN1
B => cout.IN0
B => sum.IN1
cin => cout.IN1
cin => cout.IN1
cin => sum.IN1
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|ALU:aluMain|addSub8bit:addSub|fullAdder:\gen_add:1:U0
A => cout.IN0
A => cout.IN0
A => sum.IN0
B => cout.IN1
B => cout.IN0
B => sum.IN1
cin => cout.IN1
cin => cout.IN1
cin => sum.IN1
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|ALU:aluMain|addSub8bit:addSub|fullAdder:\gen_add:2:U0
A => cout.IN0
A => cout.IN0
A => sum.IN0
B => cout.IN1
B => cout.IN0
B => sum.IN1
cin => cout.IN1
cin => cout.IN1
cin => sum.IN1
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|ALU:aluMain|addSub8bit:addSub|fullAdder:\gen_add:3:U0
A => cout.IN0
A => cout.IN0
A => sum.IN0
B => cout.IN1
B => cout.IN0
B => sum.IN1
cin => cout.IN1
cin => cout.IN1
cin => sum.IN1
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|ALU:aluMain|addSub8bit:addSub|fullAdder:\gen_add:4:U0
A => cout.IN0
A => cout.IN0
A => sum.IN0
B => cout.IN1
B => cout.IN0
B => sum.IN1
cin => cout.IN1
cin => cout.IN1
cin => sum.IN1
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|ALU:aluMain|addSub8bit:addSub|fullAdder:\gen_add:5:U0
A => cout.IN0
A => cout.IN0
A => sum.IN0
B => cout.IN1
B => cout.IN0
B => sum.IN1
cin => cout.IN1
cin => cout.IN1
cin => sum.IN1
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|ALU:aluMain|addSub8bit:addSub|fullAdder:\gen_add:6:U0
A => cout.IN0
A => cout.IN0
A => sum.IN0
B => cout.IN1
B => cout.IN0
B => sum.IN1
cin => cout.IN1
cin => cout.IN1
cin => sum.IN1
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|ALU:aluMain|addSub8bit:addSub|fullAdder:\gen_add:7:U0
A => cout.IN0
A => cout.IN0
A => sum.IN0
B => cout.IN1
B => cout.IN0
B => sum.IN1
cin => cout.IN1
cin => cout.IN1
cin => sum.IN1
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|ALU:aluMain|mux4to1:mux
sel0 => y.IN0
sel0 => y.IN0
sel0 => y.IN0
sel0 => y.IN0
sel1 => y.IN1
sel1 => y.IN1
sel1 => y.IN1
sel1 => y.IN1
d0[0] => y.IN1
d0[1] => y.IN1
d0[2] => y.IN1
d0[3] => y.IN1
d0[4] => y.IN1
d0[5] => y.IN1
d0[6] => y.IN1
d0[7] => y.IN1
d1[0] => y.IN1
d1[1] => y.IN1
d1[2] => y.IN1
d1[3] => y.IN1
d1[4] => y.IN1
d1[5] => y.IN1
d1[6] => y.IN1
d1[7] => y.IN1
d2[0] => y.IN1
d2[1] => y.IN1
d2[2] => y.IN1
d2[3] => y.IN1
d2[4] => y.IN1
d2[5] => y.IN1
d2[6] => y.IN1
d2[7] => y.IN1
d3[0] => y.IN1
d3[1] => y.IN1
d3[2] => y.IN1
d3[3] => y.IN1
d3[4] => y.IN1
d3[5] => y.IN1
d3[6] => y.IN1
d3[7] => y.IN1
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|DataMem:dataMemory
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
rden => altsyncram:altsyncram_component.rden_a
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|SingleCycleProcessor|DataMem:dataMemory|altsyncram:altsyncram_component
wren_a => altsyncram_i7i1:auto_generated.wren_a
rden_a => altsyncram_i7i1:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_i7i1:auto_generated.data_a[0]
data_a[1] => altsyncram_i7i1:auto_generated.data_a[1]
data_a[2] => altsyncram_i7i1:auto_generated.data_a[2]
data_a[3] => altsyncram_i7i1:auto_generated.data_a[3]
data_a[4] => altsyncram_i7i1:auto_generated.data_a[4]
data_a[5] => altsyncram_i7i1:auto_generated.data_a[5]
data_a[6] => altsyncram_i7i1:auto_generated.data_a[6]
data_a[7] => altsyncram_i7i1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_i7i1:auto_generated.address_a[0]
address_a[1] => altsyncram_i7i1:auto_generated.address_a[1]
address_a[2] => altsyncram_i7i1:auto_generated.address_a[2]
address_a[3] => altsyncram_i7i1:auto_generated.address_a[3]
address_a[4] => altsyncram_i7i1:auto_generated.address_a[4]
address_a[5] => altsyncram_i7i1:auto_generated.address_a[5]
address_a[6] => altsyncram_i7i1:auto_generated.address_a[6]
address_a[7] => altsyncram_i7i1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_i7i1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_i7i1:auto_generated.q_a[0]
q_a[1] <= altsyncram_i7i1:auto_generated.q_a[1]
q_a[2] <= altsyncram_i7i1:auto_generated.q_a[2]
q_a[3] <= altsyncram_i7i1:auto_generated.q_a[3]
q_a[4] <= altsyncram_i7i1:auto_generated.q_a[4]
q_a[5] <= altsyncram_i7i1:auto_generated.q_a[5]
q_a[6] <= altsyncram_i7i1:auto_generated.q_a[6]
q_a[7] <= altsyncram_i7i1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|SingleCycleProcessor|DataMem:dataMemory|altsyncram:altsyncram_component|altsyncram_i7i1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|SingleCycleProcessor|mux8bit2to1:writeDataMux
sel => z.IN0
sel => z.IN0
sel => z.IN0
sel => z.IN0
sel => z.IN0
sel => z.IN0
sel => z.IN0
sel => z.IN0
sel => z.IN0
sel => z.IN0
sel => z.IN0
sel => z.IN0
sel => z.IN0
sel => z.IN0
sel => z.IN0
sel => z.IN0
x[0] => z.IN1
x[1] => z.IN1
x[2] => z.IN1
x[3] => z.IN1
x[4] => z.IN1
x[5] => z.IN1
x[6] => z.IN1
x[7] => z.IN1
y[0] => z.IN1
y[1] => z.IN1
y[2] => z.IN1
y[3] => z.IN1
y[4] => z.IN1
y[5] => z.IN1
y[6] => z.IN1
y[7] => z.IN1
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|mux8bit2to1:branchMux
sel => z.IN0
sel => z.IN0
sel => z.IN0
sel => z.IN0
sel => z.IN0
sel => z.IN0
sel => z.IN0
sel => z.IN0
sel => z.IN0
sel => z.IN0
sel => z.IN0
sel => z.IN0
sel => z.IN0
sel => z.IN0
sel => z.IN0
sel => z.IN0
x[0] => z.IN1
x[1] => z.IN1
x[2] => z.IN1
x[3] => z.IN1
x[4] => z.IN1
x[5] => z.IN1
x[6] => z.IN1
x[7] => z.IN1
y[0] => z.IN1
y[1] => z.IN1
y[2] => z.IN1
y[3] => z.IN1
y[4] => z.IN1
y[5] => z.IN1
y[6] => z.IN1
y[7] => z.IN1
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|mux8bit2to1:jumpMux
sel => z.IN0
sel => z.IN0
sel => z.IN0
sel => z.IN0
sel => z.IN0
sel => z.IN0
sel => z.IN0
sel => z.IN0
sel => z.IN0
sel => z.IN0
sel => z.IN0
sel => z.IN0
sel => z.IN0
sel => z.IN0
sel => z.IN0
sel => z.IN0
x[0] => z.IN1
x[1] => z.IN1
x[2] => z.IN1
x[3] => z.IN1
x[4] => z.IN1
x[5] => z.IN1
x[6] => z.IN1
x[7] => z.IN1
y[0] => z.IN1
y[1] => z.IN1
y[2] => z.IN1
y[3] => z.IN1
y[4] => z.IN1
y[5] => z.IN1
y[6] => z.IN1
y[7] => z.IN1
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|nbitmux8to1:outputMux
sel0 => and3.IN0
sel0 => and1.IN0
sel0 => and1.IN0
sel0 => and1.IN0
sel0 => and1.IN0
sel0 => and1.IN0
sel0 => and1.IN0
sel0 => and1.IN0
sel0 => and1.IN0
sel0 => and2.IN0
sel0 => and0.IN0
sel0 => and2.IN0
sel0 => and0.IN0
sel0 => and2.IN0
sel0 => and0.IN0
sel0 => and2.IN0
sel0 => and0.IN0
sel0 => and2.IN0
sel0 => and0.IN0
sel0 => and2.IN0
sel0 => and0.IN0
sel0 => and2.IN0
sel0 => and0.IN0
sel0 => and2.IN0
sel0 => and0.IN0
sel1 => and3.IN1
sel1 => and2.IN1
sel1 => and2.IN1
sel1 => and2.IN1
sel1 => and2.IN1
sel1 => and2.IN1
sel1 => and2.IN1
sel1 => and2.IN1
sel1 => and2.IN1
sel1 => and1.IN1
sel1 => and0.IN1
sel1 => and1.IN1
sel1 => and0.IN1
sel1 => and1.IN1
sel1 => and0.IN1
sel1 => and1.IN1
sel1 => and0.IN1
sel1 => and1.IN1
sel1 => and0.IN1
sel1 => and1.IN1
sel1 => and0.IN1
sel1 => and1.IN1
sel1 => and0.IN1
sel1 => and1.IN1
sel1 => and0.IN1
sel2 => and7.IN1
sel2 => and6.IN1
sel2 => and5.IN1
sel2 => and4.IN1
sel2 => and6.IN1
sel2 => and5.IN1
sel2 => and4.IN1
sel2 => and6.IN1
sel2 => and5.IN1
sel2 => and4.IN1
sel2 => and6.IN1
sel2 => and5.IN1
sel2 => and4.IN1
sel2 => and6.IN1
sel2 => and5.IN1
sel2 => and4.IN1
sel2 => and6.IN1
sel2 => and5.IN1
sel2 => and4.IN1
sel2 => and6.IN1
sel2 => and5.IN1
sel2 => and4.IN1
sel2 => and6.IN1
sel2 => and5.IN1
sel2 => and4.IN1
sel2 => and3.IN1
sel2 => and2.IN1
sel2 => and1.IN1
sel2 => and0.IN1
sel2 => and3.IN1
sel2 => and2.IN1
sel2 => and1.IN1
sel2 => and0.IN1
sel2 => and3.IN1
sel2 => and2.IN1
sel2 => and1.IN1
sel2 => and0.IN1
sel2 => and3.IN1
sel2 => and2.IN1
sel2 => and1.IN1
sel2 => and0.IN1
sel2 => and3.IN1
sel2 => and2.IN1
sel2 => and1.IN1
sel2 => and0.IN1
sel2 => and3.IN1
sel2 => and2.IN1
sel2 => and1.IN1
sel2 => and0.IN1
sel2 => and3.IN1
sel2 => and2.IN1
sel2 => and1.IN1
sel2 => and0.IN1
sel2 => and3.IN1
sel2 => and2.IN1
sel2 => and1.IN1
sel2 => and0.IN1
d0[0] => and0[0].IN1
d0[1] => and0[1].IN1
d0[2] => and0[2].IN1
d0[3] => and0[3].IN1
d0[4] => and0[4].IN1
d0[5] => and0[5].IN1
d0[6] => and0[6].IN1
d0[7] => and0[7].IN1
d1[0] => and1[0].IN1
d1[1] => and1[1].IN1
d1[2] => and1[2].IN1
d1[3] => and1[3].IN1
d1[4] => and1[4].IN1
d1[5] => and1[5].IN1
d1[6] => and1[6].IN1
d1[7] => and1[7].IN1
d2[0] => and2[0].IN1
d2[1] => and2[1].IN1
d2[2] => and2[2].IN1
d2[3] => and2[3].IN1
d2[4] => and2[4].IN1
d2[5] => and2[5].IN1
d2[6] => and2[6].IN1
d2[7] => and2[7].IN1
d3[0] => and3[0].IN1
d3[1] => and3[1].IN1
d3[2] => and3[2].IN1
d3[3] => and3[3].IN1
d3[4] => and3[4].IN1
d3[5] => and3[5].IN1
d3[6] => and3[6].IN1
d3[7] => and3[7].IN1
d4[0] => and4[0].IN1
d4[1] => and4[1].IN1
d4[2] => and4[2].IN1
d4[3] => and4[3].IN1
d4[4] => and4[4].IN1
d4[5] => and4[5].IN1
d4[6] => and4[6].IN1
d4[7] => and4[7].IN1
d5[0] => and5[0].IN1
d5[1] => and5[1].IN1
d5[2] => and5[2].IN1
d5[3] => and5[3].IN1
d5[4] => and5[4].IN1
d5[5] => and5[5].IN1
d5[6] => and5[6].IN1
d5[7] => and5[7].IN1
d6[0] => and6[0].IN1
d6[1] => and6[1].IN1
d6[2] => and6[2].IN1
d6[3] => and6[3].IN1
d6[4] => and6[4].IN1
d6[5] => and6[5].IN1
d6[6] => and6[6].IN1
d6[7] => and6[7].IN1
d7[0] => and7[0].IN1
d7[1] => and7[1].IN1
d7[2] => and7[2].IN1
d7[3] => and7[3].IN1
d7[4] => and7[4].IN1
d7[5] => and7[5].IN1
d7[6] => and7[6].IN1
d7[7] => and7[7].IN1
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE


