// Copyright (C) 1991-2010 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II"
// VERSION "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition"

// DATE "10/10/2023 17:09:44"

// 
// Device: Altera EPM570ZM256I8 Package MBGA256
// 

// 
// This Verilog file should be used for PrimeTime (Verilog) only
// 

`timescale 1 ps/ 1 ps

module do_dorongxung (
	clk,
	encA,
	encB,
	D);
input 	clk;
input 	encA;
input 	encB;
output 	[7:0] D;

// Design Ports Information
// clk	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// encB	=>  Location: PIN_R1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// encA	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// D[0]	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// D[1]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// D[2]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// D[3]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// D[4]	=>  Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// D[5]	=>  Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// D[6]	=>  Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// D[7]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

// synopsys translate_off
initial $sdf_annotate("dem_f_v.sdo");
// synopsys translate_on

wire \pre_encB~regout ;
wire \pre_encA~regout ;
wire \clk~combout ;
wire \encA~combout ;
wire \Equal0~0 ;
wire \encB~combout ;
wire \Equal1~0 ;
wire \temp[0]~regout ;
wire \D[0]~reg0_regout ;
wire \temp[0]~1 ;
wire \temp[0]~1COUT1_24 ;
wire \temp[1]~regout ;
wire \D[1]~reg0_regout ;
wire \temp[1]~3 ;
wire \temp[1]~3COUT1_26 ;
wire \temp[2]~regout ;
wire \D[2]~reg0_regout ;
wire \temp[2]~5 ;
wire \temp[2]~5COUT1_28 ;
wire \temp[3]~regout ;
wire \D[3]~reg0_regout ;
wire \temp[3]~7 ;
wire \temp[3]~7COUT1_30 ;
wire \temp[4]~regout ;
wire \D[4]~reg0_regout ;
wire \temp[4]~9 ;
wire \temp[5]~regout ;
wire \D[5]~reg0_regout ;
wire \temp[5]~11 ;
wire \temp[5]~11COUT1_32 ;
wire \temp[6]~regout ;
wire \D[6]~reg0_regout ;
wire \temp[6]~13 ;
wire \temp[6]~13COUT1_34 ;
wire \temp[7]~regout ;
wire \D[7]~reg0_regout ;


// Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.modesel(8'b00000001),
	.combout(\clk~combout ),
	.padio(clk));
// synopsys translate_off
// defparam \clk~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \encA~I (
	.datain(gnd),
	.oe(gnd),
	.modesel(8'b00000001),
	.combout(\encA~combout ),
	.padio(encA));
// synopsys translate_off
// defparam \encA~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X1_Y7_N6
maxii_lcell pre_encA(
// Equation(s):
// \Equal0~0  = (((pre_encA & \encA~combout )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\encA~combout ),
	.datad(\encA~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0001100011001),
	.combout(\Equal0~0 ),
	.regout(\pre_encA~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101000));
// synopsys translate_off
// defparam pre_encA.lut_mask = "f000";
// defparam pre_encA.operation_mode = "normal";
// defparam pre_encA.output_mode = "comb_only";
// defparam pre_encA.register_cascade_mode = "off";
// defparam pre_encA.sum_lutc_input = "qfbk";
// defparam pre_encA.synch_mode = "on";
// synopsys translate_on

// Location: PIN_R1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \encB~I (
	.datain(gnd),
	.oe(gnd),
	.modesel(8'b00000001),
	.combout(\encB~combout ),
	.padio(encB));
// synopsys translate_off
// defparam \encB~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X6_Y5_N5
maxii_lcell pre_encB(
// Equation(s):
// \Equal1~0  = (\encB~combout  & (((!pre_encB))))

	.clk(\clk~combout ),
	.dataa(\encB~combout ),
	.datab(vcc),
	.datac(\encB~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0001100011001),
	.combout(\Equal1~0 ),
	.regout(\pre_encB~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000100001));
// synopsys translate_off
// defparam pre_encB.lut_mask = "0a0a";
// defparam pre_encB.operation_mode = "normal";
// defparam pre_encB.output_mode = "comb_only";
// defparam pre_encB.register_cascade_mode = "off";
// defparam pre_encB.sum_lutc_input = "qfbk";
// defparam pre_encB.synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N0
maxii_lcell \temp[0] (
// Equation(s):
// \temp[0]~regout  = DFFEAS(\Equal0~0  $ ((\temp[0]~regout )), GLOBAL(\clk~combout ), VCC, , , , , \Equal1~0 , )
// \temp[0]~1  = CARRY((\Equal0~0  & (\temp[0]~regout )))
// \temp[0]~1COUT1_24  = CARRY((\Equal0~0  & (\temp[0]~regout )))

	.clk(\clk~combout ),
	.dataa(\Equal0~0 ),
	.datab(\temp[0]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\Equal1~0 ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001011010),
	.combout(),
	.regout(\temp[0]~regout ),
	.cout(),
	.cout0(\temp[0]~1 ),
	.cout1(\temp[0]~1COUT1_24 ),
	.pathsel(11'b00110000011));
// synopsys translate_off
// defparam \temp[0] .lut_mask = "6688";
// defparam \temp[0] .operation_mode = "arithmetic";
// defparam \temp[0] .output_mode = "reg_only";
// defparam \temp[0] .register_cascade_mode = "off";
// defparam \temp[0] .sum_lutc_input = "datac";
// defparam \temp[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y5_N6
maxii_lcell \D[0]~reg0 (
// Equation(s):
// \D[0]~reg0_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \Equal1~0 , \temp[0]~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\temp[0]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\D[0]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \D[0]~reg0 .lut_mask = "0000";
// defparam \D[0]~reg0 .operation_mode = "normal";
// defparam \D[0]~reg0 .output_mode = "reg_only";
// defparam \D[0]~reg0 .register_cascade_mode = "off";
// defparam \D[0]~reg0 .sum_lutc_input = "datac";
// defparam \D[0]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N1
maxii_lcell \temp[1] (
// Equation(s):
// \temp[1]~regout  = DFFEAS((\temp[1]~regout  $ ((\temp[0]~1 ))), GLOBAL(\clk~combout ), VCC, , , , , \Equal1~0 , )
// \temp[1]~3  = CARRY(((!\temp[0]~1 ) # (!\temp[1]~regout )))
// \temp[1]~3COUT1_26  = CARRY(((!\temp[0]~1COUT1_24 ) # (!\temp[1]~regout )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\temp[1]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\Equal1~0 ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\temp[0]~1 ),
	.cin1(\temp[0]~1COUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100010011010),
	.combout(),
	.regout(\temp[1]~regout ),
	.cout(),
	.cout0(\temp[1]~3 ),
	.cout1(\temp[1]~3COUT1_26 ),
	.pathsel(11'b01100010010));
// synopsys translate_off
// defparam \temp[1] .cin0_used = "true";
// defparam \temp[1] .cin1_used = "true";
// defparam \temp[1] .lut_mask = "3c3f";
// defparam \temp[1] .operation_mode = "arithmetic";
// defparam \temp[1] .output_mode = "reg_only";
// defparam \temp[1] .register_cascade_mode = "off";
// defparam \temp[1] .sum_lutc_input = "cin";
// defparam \temp[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N8
maxii_lcell \D[1]~reg0 (
// Equation(s):
// \D[1]~reg0_regout  = DFFEAS((((\temp[1]~regout ))), GLOBAL(\clk~combout ), VCC, , \Equal1~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\temp[1]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\D[1]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \D[1]~reg0 .lut_mask = "ff00";
// defparam \D[1]~reg0 .operation_mode = "normal";
// defparam \D[1]~reg0 .output_mode = "reg_only";
// defparam \D[1]~reg0 .register_cascade_mode = "off";
// defparam \D[1]~reg0 .sum_lutc_input = "datac";
// defparam \D[1]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N2
maxii_lcell \temp[2] (
// Equation(s):
// \temp[2]~regout  = DFFEAS((\temp[2]~regout  $ ((!\temp[1]~3 ))), GLOBAL(\clk~combout ), VCC, , , , , \Equal1~0 , )
// \temp[2]~5  = CARRY(((\temp[2]~regout  & !\temp[1]~3 )))
// \temp[2]~5COUT1_28  = CARRY(((\temp[2]~regout  & !\temp[1]~3COUT1_26 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\temp[2]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\Equal1~0 ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\temp[1]~3 ),
	.cin1(\temp[1]~3COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100010011010),
	.combout(),
	.regout(\temp[2]~regout ),
	.cout(),
	.cout0(\temp[2]~5 ),
	.cout1(\temp[2]~5COUT1_28 ),
	.pathsel(11'b01100010010));
// synopsys translate_off
// defparam \temp[2] .cin0_used = "true";
// defparam \temp[2] .cin1_used = "true";
// defparam \temp[2] .lut_mask = "c30c";
// defparam \temp[2] .operation_mode = "arithmetic";
// defparam \temp[2] .output_mode = "reg_only";
// defparam \temp[2] .register_cascade_mode = "off";
// defparam \temp[2] .sum_lutc_input = "cin";
// defparam \temp[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y5_N4
maxii_lcell \D[2]~reg0 (
// Equation(s):
// \D[2]~reg0_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \Equal1~0 , \temp[2]~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\temp[2]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\D[2]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \D[2]~reg0 .lut_mask = "0000";
// defparam \D[2]~reg0 .operation_mode = "normal";
// defparam \D[2]~reg0 .output_mode = "reg_only";
// defparam \D[2]~reg0 .register_cascade_mode = "off";
// defparam \D[2]~reg0 .sum_lutc_input = "datac";
// defparam \D[2]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N3
maxii_lcell \temp[3] (
// Equation(s):
// \temp[3]~regout  = DFFEAS(\temp[3]~regout  $ ((((\temp[2]~5 )))), GLOBAL(\clk~combout ), VCC, , , , , \Equal1~0 , )
// \temp[3]~7  = CARRY(((!\temp[2]~5 )) # (!\temp[3]~regout ))
// \temp[3]~7COUT1_30  = CARRY(((!\temp[2]~5COUT1_28 )) # (!\temp[3]~regout ))

	.clk(\clk~combout ),
	.dataa(\temp[3]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\Equal1~0 ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\temp[2]~5 ),
	.cin1(\temp[2]~5COUT1_28 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100010011010),
	.combout(),
	.regout(\temp[3]~regout ),
	.cout(),
	.cout0(\temp[3]~7 ),
	.cout1(\temp[3]~7COUT1_30 ),
	.pathsel(11'b01010010001));
// synopsys translate_off
// defparam \temp[3] .cin0_used = "true";
// defparam \temp[3] .cin1_used = "true";
// defparam \temp[3] .lut_mask = "5a5f";
// defparam \temp[3] .operation_mode = "arithmetic";
// defparam \temp[3] .output_mode = "reg_only";
// defparam \temp[3] .register_cascade_mode = "off";
// defparam \temp[3] .sum_lutc_input = "cin";
// defparam \temp[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y5_N2
maxii_lcell \D[3]~reg0 (
// Equation(s):
// \D[3]~reg0_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \Equal1~0 , \temp[3]~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\temp[3]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\D[3]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \D[3]~reg0 .lut_mask = "0000";
// defparam \D[3]~reg0 .operation_mode = "normal";
// defparam \D[3]~reg0 .output_mode = "reg_only";
// defparam \D[3]~reg0 .register_cascade_mode = "off";
// defparam \D[3]~reg0 .sum_lutc_input = "datac";
// defparam \D[3]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N4
maxii_lcell \temp[4] (
// Equation(s):
// \temp[4]~regout  = DFFEAS(\temp[4]~regout  $ ((((!\temp[3]~7 )))), GLOBAL(\clk~combout ), VCC, , , , , \Equal1~0 , )
// \temp[4]~9  = CARRY((\temp[4]~regout  & ((!\temp[3]~7COUT1_30 ))))

	.clk(\clk~combout ),
	.dataa(\temp[4]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\Equal1~0 ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\temp[3]~7 ),
	.cin1(\temp[3]~7COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100010011010),
	.combout(),
	.regout(\temp[4]~regout ),
	.cout(\temp[4]~9 ),
	.cout0(),
	.cout1(),
	.pathsel(11'b01010010001));
// synopsys translate_off
// defparam \temp[4] .cin0_used = "true";
// defparam \temp[4] .cin1_used = "true";
// defparam \temp[4] .lut_mask = "a50a";
// defparam \temp[4] .operation_mode = "arithmetic";
// defparam \temp[4] .output_mode = "reg_only";
// defparam \temp[4] .register_cascade_mode = "off";
// defparam \temp[4] .sum_lutc_input = "cin";
// defparam \temp[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y5_N7
maxii_lcell \D[4]~reg0 (
// Equation(s):
// \D[4]~reg0_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \Equal1~0 , \temp[4]~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\temp[4]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\D[4]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \D[4]~reg0 .lut_mask = "0000";
// defparam \D[4]~reg0 .operation_mode = "normal";
// defparam \D[4]~reg0 .output_mode = "reg_only";
// defparam \D[4]~reg0 .register_cascade_mode = "off";
// defparam \D[4]~reg0 .sum_lutc_input = "datac";
// defparam \D[4]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N5
maxii_lcell \temp[5] (
// Equation(s):
// \temp[5]~regout  = DFFEAS(\temp[5]~regout  $ ((((\temp[4]~9 )))), GLOBAL(\clk~combout ), VCC, , , , , \Equal1~0 , )
// \temp[5]~11  = CARRY(((!\temp[4]~9 )) # (!\temp[5]~regout ))
// \temp[5]~11COUT1_32  = CARRY(((!\temp[4]~9 )) # (!\temp[5]~regout ))

	.clk(\clk~combout ),
	.dataa(\temp[5]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\Equal1~0 ),
	.sload(gnd),
	.ena(vcc),
	.cin(\temp[4]~9 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100010011010),
	.combout(),
	.regout(\temp[5]~regout ),
	.cout(),
	.cout0(\temp[5]~11 ),
	.cout1(\temp[5]~11COUT1_32 ),
	.pathsel(11'b01010010001));
// synopsys translate_off
// defparam \temp[5] .cin_used = "true";
// defparam \temp[5] .lut_mask = "5a5f";
// defparam \temp[5] .operation_mode = "arithmetic";
// defparam \temp[5] .output_mode = "reg_only";
// defparam \temp[5] .register_cascade_mode = "off";
// defparam \temp[5] .sum_lutc_input = "cin";
// defparam \temp[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y5_N9
maxii_lcell \D[5]~reg0 (
// Equation(s):
// \D[5]~reg0_regout  = DFFEAS((((\temp[5]~regout ))), GLOBAL(\clk~combout ), VCC, , \Equal1~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\temp[5]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\D[5]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \D[5]~reg0 .lut_mask = "ff00";
// defparam \D[5]~reg0 .operation_mode = "normal";
// defparam \D[5]~reg0 .output_mode = "reg_only";
// defparam \D[5]~reg0 .register_cascade_mode = "off";
// defparam \D[5]~reg0 .sum_lutc_input = "datac";
// defparam \D[5]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N6
maxii_lcell \temp[6] (
// Equation(s):
// \temp[6]~regout  = DFFEAS(\temp[6]~regout  $ ((((!(!\temp[4]~9  & \temp[5]~11 ) # (\temp[4]~9  & \temp[5]~11COUT1_32 ))))), GLOBAL(\clk~combout ), VCC, , , , , \Equal1~0 , )
// \temp[6]~13  = CARRY((\temp[6]~regout  & ((!\temp[5]~11 ))))
// \temp[6]~13COUT1_34  = CARRY((\temp[6]~regout  & ((!\temp[5]~11COUT1_32 ))))

	.clk(\clk~combout ),
	.dataa(\temp[6]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\Equal1~0 ),
	.sload(gnd),
	.ena(vcc),
	.cin(\temp[4]~9 ),
	.cin0(\temp[5]~11 ),
	.cin1(\temp[5]~11COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100010011010),
	.combout(),
	.regout(\temp[6]~regout ),
	.cout(),
	.cout0(\temp[6]~13 ),
	.cout1(\temp[6]~13COUT1_34 ),
	.pathsel(11'b01010010001));
// synopsys translate_off
// defparam \temp[6] .cin0_used = "true";
// defparam \temp[6] .cin1_used = "true";
// defparam \temp[6] .cin_used = "true";
// defparam \temp[6] .lut_mask = "a50a";
// defparam \temp[6] .operation_mode = "arithmetic";
// defparam \temp[6] .output_mode = "reg_only";
// defparam \temp[6] .register_cascade_mode = "off";
// defparam \temp[6] .sum_lutc_input = "cin";
// defparam \temp[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y5_N8
maxii_lcell \D[6]~reg0 (
// Equation(s):
// \D[6]~reg0_regout  = DFFEAS((((\temp[6]~regout ))), GLOBAL(\clk~combout ), VCC, , \Equal1~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\temp[6]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\D[6]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \D[6]~reg0 .lut_mask = "ff00";
// defparam \D[6]~reg0 .operation_mode = "normal";
// defparam \D[6]~reg0 .output_mode = "reg_only";
// defparam \D[6]~reg0 .register_cascade_mode = "off";
// defparam \D[6]~reg0 .sum_lutc_input = "datac";
// defparam \D[6]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N7
maxii_lcell \temp[7] (
// Equation(s):
// \temp[7]~regout  = DFFEAS((\temp[7]~regout  $ (((!\temp[4]~9  & \temp[6]~13 ) # (\temp[4]~9  & \temp[6]~13COUT1_34 )))), GLOBAL(\clk~combout ), VCC, , , , , \Equal1~0 , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\temp[7]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\Equal1~0 ),
	.sload(gnd),
	.ena(vcc),
	.cin(\temp[4]~9 ),
	.cin0(\temp[6]~13 ),
	.cin1(\temp[6]~13COUT1_34 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100010011001),
	.combout(),
	.regout(\temp[7]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000010010));
// synopsys translate_off
// defparam \temp[7] .cin0_used = "true";
// defparam \temp[7] .cin1_used = "true";
// defparam \temp[7] .cin_used = "true";
// defparam \temp[7] .lut_mask = "3c3c";
// defparam \temp[7] .operation_mode = "normal";
// defparam \temp[7] .output_mode = "reg_only";
// defparam \temp[7] .register_cascade_mode = "off";
// defparam \temp[7] .sum_lutc_input = "cin";
// defparam \temp[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N9
maxii_lcell \D[7]~reg0 (
// Equation(s):
// \D[7]~reg0_regout  = DFFEAS((((\temp[7]~regout ))), GLOBAL(\clk~combout ), VCC, , \Equal1~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\temp[7]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\D[7]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000100));
// synopsys translate_off
// defparam \D[7]~reg0 .lut_mask = "f0f0";
// defparam \D[7]~reg0 .operation_mode = "normal";
// defparam \D[7]~reg0 .output_mode = "reg_only";
// defparam \D[7]~reg0 .register_cascade_mode = "off";
// defparam \D[7]~reg0 .sum_lutc_input = "datac";
// defparam \D[7]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \D[0]~I (
	.datain(\D[0]~reg0_regout ),
	.oe(vcc),
	.modesel(8'b00000010),
	.combout(),
	.padio(D[0]));
// synopsys translate_off
// defparam \D[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \D[1]~I (
	.datain(\D[1]~reg0_regout ),
	.oe(vcc),
	.modesel(8'b00000010),
	.combout(),
	.padio(D[1]));
// synopsys translate_off
// defparam \D[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \D[2]~I (
	.datain(\D[2]~reg0_regout ),
	.oe(vcc),
	.modesel(8'b00000010),
	.combout(),
	.padio(D[2]));
// synopsys translate_off
// defparam \D[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \D[3]~I (
	.datain(\D[3]~reg0_regout ),
	.oe(vcc),
	.modesel(8'b00000010),
	.combout(),
	.padio(D[3]));
// synopsys translate_off
// defparam \D[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \D[4]~I (
	.datain(\D[4]~reg0_regout ),
	.oe(vcc),
	.modesel(8'b00000010),
	.combout(),
	.padio(D[4]));
// synopsys translate_off
// defparam \D[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \D[5]~I (
	.datain(\D[5]~reg0_regout ),
	.oe(vcc),
	.modesel(8'b00000010),
	.combout(),
	.padio(D[5]));
// synopsys translate_off
// defparam \D[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \D[6]~I (
	.datain(\D[6]~reg0_regout ),
	.oe(vcc),
	.modesel(8'b00000010),
	.combout(),
	.padio(D[6]));
// synopsys translate_off
// defparam \D[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \D[7]~I (
	.datain(\D[7]~reg0_regout ),
	.oe(vcc),
	.modesel(8'b00000010),
	.combout(),
	.padio(D[7]));
// synopsys translate_off
// defparam \D[7]~I .operation_mode = "output";
// synopsys translate_on

endmodule
