One matching license found for this product: synplifypro_gowin
NOTE:  This version of the software is not a production release. No warranty is made as to the general availability of features and functionality included in this version or described in the accompanying documentation. The final contents of a production release and its timing remain at the sole discretion of Synopsys.

Starting:    d:\Gowin\Gowin_V1.9.2Beta\SynplifyPro\bin64\mbin\synbatch.exe
Install:     d:\Gowin\Gowin_V1.9.2Beta\SynplifyPro
Hostname:    DESKTOP-KENK8J7
Date:        Wed Nov 20 20:04:31 2019
Version:     P-2019.03G-Beta4

Arguments:   -product synplify_pro -batch C:/Users/22144/Desktop/Gowin_FPGA/Project/04_ov5640_vga/src/rdfifo/fifo_top/temp/FIFO/FIFO.prj
ProductType: synplify_pro

License checkout: synplifypro_gowin
License: synplifypro_gowin node-locked 
Licensed Vendor: gowin

Running in Vendor Mode

auto_infer_blackbox is not supported in current product.
log file: "C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\rdfifo\fifo_top\temp\FIFO\rev_1\rdfifo.srr"
Running: rev_1 in foreground

Running FIFO|rev_1

Running Flow: compile (Compile) on FIFO|rev_1
# Wed Nov 20 20:04:31 2019

Running Flow: compile_flow (Compile Process) on FIFO|rev_1
# Wed Nov 20 20:04:31 2019

Running: compiler (Compile Input) on FIFO|rev_1
# Wed Nov 20 20:04:31 2019
Copied C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\rdfifo\fifo_top\temp\FIFO\rev_1\synwork\rdfifo_comp.srs to C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\rdfifo\fifo_top\temp\FIFO\rev_1\rdfifo.srs

compiler completed
# Wed Nov 20 20:04:34 2019

Return Code: 0
Run Time:00h:00m:03s

Running: multi_srs_gen (Multi-srs Generator) on FIFO|rev_1
# Wed Nov 20 20:04:34 2019

multi_srs_gen completed
# Wed Nov 20 20:04:35 2019

Return Code: 0
Run Time:00h:00m:01s
Copied C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\rdfifo\fifo_top\temp\FIFO\rev_1\synwork\rdfifo_mult.srs to C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\rdfifo\fifo_top\temp\FIFO\rev_1\rdfifo.srs
Complete: Compile Process on FIFO|rev_1

Running: premap (Premap) on FIFO|rev_1
# Wed Nov 20 20:04:35 2019

premap completed
# Wed Nov 20 20:04:39 2019

Return Code: 0
Run Time:00h:00m:04s
Complete: Compile on FIFO|rev_1

Running Flow: map (Map) on FIFO|rev_1
# Wed Nov 20 20:04:39 2019

Running: fpga_mapper (Map & Optimize) on FIFO|rev_1
# Wed Nov 20 20:04:39 2019
Copied C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\rdfifo\fifo_top\temp\FIFO\rev_1\synwork\rdfifo_m.srm to C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\rdfifo\fifo_top\temp\FIFO\rev_1\rdfifo.srm

fpga_mapper completed with warnings
# Wed Nov 20 20:04:48 2019

Return Code: 1
Run Time:00h:00m:09s
Complete: Map on FIFO|rev_1
Complete: Logic Synthesis on FIFO|rev_1
exit status=0
exit status=0
License checkin: synplifypro_gowin
