/***************************************************************************
 *     Copyright (c) 1999-2013, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Tue Sep  3 03:07:40 2013
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 *
 ***************************************************************************/

#ifndef BCHP_INT_EXT_PER_H__
#define BCHP_INT_EXT_PER_H__

/***************************************************************************
 *INT_EXT_PER - PER Extended Interrupt Control Block Registers
 ***************************************************************************/
#define BCHP_INT_EXT_PER_DocsisIRQMASK3          0x03c00304 /* Docsis Interrupt Mask Bits[31:0] Register3 */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3        0x03c00308 /* Docsis Interrupt Status Bits[31:0] Register3 */
#define BCHP_INT_EXT_PER_IOPIRQMASK2             0x03c0030c /* IOP Interrupt Mask Register2 */
#define BCHP_INT_EXT_PER_IOPIRQSTATUS2           0x03c00310 /* IOP Interrupt Status Register2 */
#define BCHP_INT_EXT_PER_DocsisIRQMASK_MSB0      0x03c00314 /* Docsis Interrupt Mask Bits[63:32] Register0 */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS_MSB0    0x03c00318 /* Docsis Interrupt Status Bits[63:32] Register0 */
#define BCHP_INT_EXT_PER_DocsisIRQMASK_MSB1      0x03c0031c /* Docsis Interrupt Mask Bits[63:32] Register1 */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS_MSB1    0x03c00320 /* Docsis Interrupt Status Bits[63:32] Register1 */
#define BCHP_INT_EXT_PER_DocsisIRQMASK_MSB2      0x03c00324 /* Docsis Interrupt Mask Bits[63:32] Register2 */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS_MSB2    0x03c00328 /* Docsis Interrupt Status Bits[63:32] Register2 */
#define BCHP_INT_EXT_PER_DocsisIRQMASK_MSB3      0x03c0032c /* Docsis Interrupt Mask Bits[63:32] Register3 */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS_MSB3    0x03c00330 /* Docsis Interrupt Status Bits[63:32] Register3 */
#define BCHP_INT_EXT_PER_DocsisIRQSenseMSB       0x03c00334 /* Docsis Interrupt Sense Register for Irq Bits[63:32] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK_MSB0      0x03c00338 /* Periph Interrupt Mask Register_MSB0 */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS_MSB0    0x03c0033c /* Periph Interrupt Status Register_MSB0 */
#define BCHP_INT_EXT_PER_PeriphIRQMASK_MSB1      0x03c00340 /* Periph Interrupt Mask Register_MSB1 */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS_MSB1    0x03c00344 /* Periph Interrupt Status Register_MSB1 */
#define BCHP_INT_EXT_PER_PeriphIRQMASK_MSB2      0x03c00348 /* Periph Interrupt Mask Register_MSB2 */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS_MSB2    0x03c0034c /* Periph Interrupt Status Register_MSB2 */
#define BCHP_INT_EXT_PER_PeriphIRQMASK_MSB3      0x03c00350 /* DOCSIS Interrupt Mask Register_MSB3 */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS_MSB3    0x03c00354 /* Periph Interrupt Status Register_MSB3 */
#define BCHP_INT_EXT_PER_PeriphIRQSense_MSB      0x03c00358 /* Periph Interrupt Sense Register[63:32] */

/***************************************************************************
 *DocsisIRQMASK3 - Docsis Interrupt Mask Bits[31:0] Register3
 ***************************************************************************/
/* INT_EXT_PER :: DocsisIRQMASK3 :: USMAC20_UTP_IRQ [31:31] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_USMAC20_UTP_IRQ_MASK       0x80000000
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_USMAC20_UTP_IRQ_SHIFT      31
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_USMAC20_UTP_IRQ_DEFAULT    0x00000000

/* INT_EXT_PER :: DocsisIRQMASK3 :: USMAC20_MAC_IRQ [30:30] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_USMAC20_MAC_IRQ_MASK       0x40000000
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_USMAC20_MAC_IRQ_SHIFT      30
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_USMAC20_MAC_IRQ_DEFAULT    0x00000000

/* INT_EXT_PER :: DocsisIRQMASK3 :: U3MAC_MAC_IRQA [29:29] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_U3MAC_MAC_IRQA_MASK        0x20000000
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_U3MAC_MAC_IRQA_SHIFT       29
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_U3MAC_MAC_IRQA_DEFAULT     0x00000000

/* INT_EXT_PER :: DocsisIRQMASK3 :: U3MAC_MAC_IRQB [28:28] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_U3MAC_MAC_IRQB_MASK        0x10000000
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_U3MAC_MAC_IRQB_SHIFT       28
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_U3MAC_MAC_IRQB_DEFAULT     0x00000000

/* INT_EXT_PER :: DocsisIRQMASK3 :: DSWFE_MICRO_IRQ [27:27] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_DSWFE_MICRO_IRQ_MASK       0x08000000
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_DSWFE_MICRO_IRQ_SHIFT      27
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_DSWFE_MICRO_IRQ_DEFAULT    0x00000000

/* INT_EXT_PER :: DocsisIRQMASK3 :: DSTA_CPU_IRQ [26:26] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_DSTA_CPU_IRQ_MASK          0x04000000
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_DSTA_CPU_IRQ_SHIFT         26
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_DSTA_CPU_IRQ_DEFAULT       0x00000000

/* INT_EXT_PER :: DocsisIRQMASK3 :: DSTA_PCI_IRQ [25:25] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_DSTA_PCI_IRQ_MASK          0x02000000
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_DSTA_PCI_IRQ_SHIFT         25
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_DSTA_PCI_IRQ_DEFAULT       0x00000000

/* INT_EXT_PER :: DocsisIRQMASK3 :: DSTA_AP_IRQ [24:24] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_DSTA_AP_IRQ_MASK           0x01000000
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_DSTA_AP_IRQ_SHIFT          24
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_DSTA_AP_IRQ_DEFAULT        0x00000000

/* INT_EXT_PER :: DocsisIRQMASK3 :: DSTA_MICRO_IRQ [23:23] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_DSTA_MICRO_IRQ_MASK        0x00800000
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_DSTA_MICRO_IRQ_SHIFT       23
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_DSTA_MICRO_IRQ_DEFAULT     0x00000000

/* INT_EXT_PER :: DocsisIRQMASK3 :: DSTB_MICRO_IRQ [22:22] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_DSTB_MICRO_IRQ_MASK        0x00400000
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_DSTB_MICRO_IRQ_SHIFT       22
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_DSTB_MICRO_IRQ_DEFAULT     0x00000000

/* INT_EXT_PER :: DocsisIRQMASK3 :: DSTC_MICRO_IRQ [21:21] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_DSTC_MICRO_IRQ_MASK        0x00200000
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_DSTC_MICRO_IRQ_SHIFT       21
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_DSTC_MICRO_IRQ_DEFAULT     0x00000000

/* INT_EXT_PER :: DocsisIRQMASK3 :: DSTD_MICRO_IRQ [20:20] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_DSTD_MICRO_IRQ_MASK        0x00100000
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_DSTD_MICRO_IRQ_SHIFT       20
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_DSTD_MICRO_IRQ_DEFAULT     0x00000000

/* INT_EXT_PER :: DocsisIRQMASK3 :: D3MAC_IRQ3 [19:19] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_D3MAC_IRQ3_MASK            0x00080000
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_D3MAC_IRQ3_SHIFT           19
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_D3MAC_IRQ3_DEFAULT         0x00000000

/* INT_EXT_PER :: DocsisIRQMASK3 :: D3MAC_IRQ2 [18:18] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_D3MAC_IRQ2_MASK            0x00040000
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_D3MAC_IRQ2_SHIFT           18
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_D3MAC_IRQ2_DEFAULT         0x00000000

/* INT_EXT_PER :: DocsisIRQMASK3 :: D3MAC_IRQ1 [17:17] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_D3MAC_IRQ1_MASK            0x00020000
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_D3MAC_IRQ1_SHIFT           17
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_D3MAC_IRQ1_DEFAULT         0x00000000

/* INT_EXT_PER :: DocsisIRQMASK3 :: D3MAC_IRQ0 [16:16] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_D3MAC_IRQ0_MASK            0x00010000
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_D3MAC_IRQ0_SHIFT           16
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_D3MAC_IRQ0_DEFAULT         0x00000000

/* INT_EXT_PER :: DocsisIRQMASK3 :: D3MAC_DS_IRQ3 [15:15] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_D3MAC_DS_IRQ3_MASK         0x00008000
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_D3MAC_DS_IRQ3_SHIFT        15
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_D3MAC_DS_IRQ3_DEFAULT      0x00000000

/* INT_EXT_PER :: DocsisIRQMASK3 :: D3MAC_DS_IRQ2 [14:14] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_D3MAC_DS_IRQ2_MASK         0x00004000
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_D3MAC_DS_IRQ2_SHIFT        14
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_D3MAC_DS_IRQ2_DEFAULT      0x00000000

/* INT_EXT_PER :: DocsisIRQMASK3 :: D3MAC_DS_IRQ1 [13:13] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_D3MAC_DS_IRQ1_MASK         0x00002000
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_D3MAC_DS_IRQ1_SHIFT        13
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_D3MAC_DS_IRQ1_DEFAULT      0x00000000

/* INT_EXT_PER :: DocsisIRQMASK3 :: D3MAC_DS_IRQ0 [12:12] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_D3MAC_DS_IRQ0_MASK         0x00001000
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_D3MAC_DS_IRQ0_SHIFT        12
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_D3MAC_DS_IRQ0_DEFAULT      0x00000000

/* INT_EXT_PER :: DocsisIRQMASK3 :: D3MAC_TOK_IRQ3 [11:11] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_D3MAC_TOK_IRQ3_MASK        0x00000800
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_D3MAC_TOK_IRQ3_SHIFT       11
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_D3MAC_TOK_IRQ3_DEFAULT     0x00000000

/* INT_EXT_PER :: DocsisIRQMASK3 :: D3MAC_TOK_IRQ2 [10:10] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_D3MAC_TOK_IRQ2_MASK        0x00000400
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_D3MAC_TOK_IRQ2_SHIFT       10
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_D3MAC_TOK_IRQ2_DEFAULT     0x00000000

/* INT_EXT_PER :: DocsisIRQMASK3 :: D3MAC_TOK_IRQ1 [09:09] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_D3MAC_TOK_IRQ1_MASK        0x00000200
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_D3MAC_TOK_IRQ1_SHIFT       9
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_D3MAC_TOK_IRQ1_DEFAULT     0x00000000

/* INT_EXT_PER :: DocsisIRQMASK3 :: D3MAC_TOK_IRQ0 [08:08] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_D3MAC_TOK_IRQ0_MASK        0x00000100
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_D3MAC_TOK_IRQ0_SHIFT       8
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_D3MAC_TOK_IRQ0_DEFAULT     0x00000000

/* INT_EXT_PER :: DocsisIRQMASK3 :: TC7_IRQ [07:07] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_TC7_IRQ_MASK               0x00000080
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_TC7_IRQ_SHIFT              7
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_TC7_IRQ_DEFAULT            0x00000000

/* INT_EXT_PER :: DocsisIRQMASK3 :: TC6_IRQ [06:06] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_TC6_IRQ_MASK               0x00000040
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_TC6_IRQ_SHIFT              6
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_TC6_IRQ_DEFAULT            0x00000000

/* INT_EXT_PER :: DocsisIRQMASK3 :: TC5_IRQ [05:05] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_TC5_IRQ_MASK               0x00000020
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_TC5_IRQ_SHIFT              5
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_TC5_IRQ_DEFAULT            0x00000000

/* INT_EXT_PER :: DocsisIRQMASK3 :: TC4_IRQ [04:04] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_TC4_IRQ_MASK               0x00000010
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_TC4_IRQ_SHIFT              4
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_TC4_IRQ_DEFAULT            0x00000000

/* INT_EXT_PER :: DocsisIRQMASK3 :: TC3_IRQ [03:03] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_TC3_IRQ_MASK               0x00000008
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_TC3_IRQ_SHIFT              3
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_TC3_IRQ_DEFAULT            0x00000000

/* INT_EXT_PER :: DocsisIRQMASK3 :: TC2_IRQ [02:02] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_TC2_IRQ_MASK               0x00000004
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_TC2_IRQ_SHIFT              2
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_TC2_IRQ_DEFAULT            0x00000000

/* INT_EXT_PER :: DocsisIRQMASK3 :: TC1_IRQ [01:01] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_TC1_IRQ_MASK               0x00000002
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_TC1_IRQ_SHIFT              1
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_TC1_IRQ_DEFAULT            0x00000000

/* INT_EXT_PER :: DocsisIRQMASK3 :: TC0_IRQ [00:00] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_TC0_IRQ_MASK               0x00000001
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_TC0_IRQ_SHIFT              0
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_TC0_IRQ_DEFAULT            0x00000000

/***************************************************************************
 *DocsisIRQSTATUS3 - Docsis Interrupt Status Bits[31:0] Register3
 ***************************************************************************/
/* INT_EXT_PER :: DocsisIRQSTATUS3 :: USMAC20_UTP_IRQ [31:31] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_USMAC20_UTP_IRQ_MASK     0x80000000
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_USMAC20_UTP_IRQ_SHIFT    31
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_USMAC20_UTP_IRQ_DEFAULT  0x00000000

/* INT_EXT_PER :: DocsisIRQSTATUS3 :: USMAC20_MAC_IRQ [30:30] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_USMAC20_MAC_IRQ_MASK     0x40000000
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_USMAC20_MAC_IRQ_SHIFT    30
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_USMAC20_MAC_IRQ_DEFAULT  0x00000000

/* INT_EXT_PER :: DocsisIRQSTATUS3 :: U3MAC_MAC_IRQA [29:29] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_U3MAC_MAC_IRQA_MASK      0x20000000
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_U3MAC_MAC_IRQA_SHIFT     29
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_U3MAC_MAC_IRQA_DEFAULT   0x00000000

/* INT_EXT_PER :: DocsisIRQSTATUS3 :: U3MAC_MAC_IRQB [28:28] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_U3MAC_MAC_IRQB_MASK      0x10000000
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_U3MAC_MAC_IRQB_SHIFT     28
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_U3MAC_MAC_IRQB_DEFAULT   0x00000000

/* INT_EXT_PER :: DocsisIRQSTATUS3 :: DSWFE_MICRO_IRQ [27:27] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_DSWFE_MICRO_IRQ_MASK     0x08000000
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_DSWFE_MICRO_IRQ_SHIFT    27
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_DSWFE_MICRO_IRQ_DEFAULT  0x00000000

/* INT_EXT_PER :: DocsisIRQSTATUS3 :: DSTA_CPU_IRQ [26:26] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_DSTA_CPU_IRQ_MASK        0x04000000
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_DSTA_CPU_IRQ_SHIFT       26
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_DSTA_CPU_IRQ_DEFAULT     0x00000000

/* INT_EXT_PER :: DocsisIRQSTATUS3 :: DSTA_PCI_IRQ [25:25] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_DSTA_PCI_IRQ_MASK        0x02000000
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_DSTA_PCI_IRQ_SHIFT       25
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_DSTA_PCI_IRQ_DEFAULT     0x00000000

/* INT_EXT_PER :: DocsisIRQSTATUS3 :: DSTA_AP_IRQ [24:24] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_DSTA_AP_IRQ_MASK         0x01000000
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_DSTA_AP_IRQ_SHIFT        24
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_DSTA_AP_IRQ_DEFAULT      0x00000000

/* INT_EXT_PER :: DocsisIRQSTATUS3 :: DSTA_MICRO_IRQ [23:23] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_DSTA_MICRO_IRQ_MASK      0x00800000
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_DSTA_MICRO_IRQ_SHIFT     23
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_DSTA_MICRO_IRQ_DEFAULT   0x00000000

/* INT_EXT_PER :: DocsisIRQSTATUS3 :: DSTB_MICRO_IRQ [22:22] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_DSTB_MICRO_IRQ_MASK      0x00400000
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_DSTB_MICRO_IRQ_SHIFT     22
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_DSTB_MICRO_IRQ_DEFAULT   0x00000000

/* INT_EXT_PER :: DocsisIRQSTATUS3 :: DSTC_MICRO_IRQ [21:21] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_DSTC_MICRO_IRQ_MASK      0x00200000
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_DSTC_MICRO_IRQ_SHIFT     21
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_DSTC_MICRO_IRQ_DEFAULT   0x00000000

/* INT_EXT_PER :: DocsisIRQSTATUS3 :: DSTD_MICRO_IRQ [20:20] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_DSTD_MICRO_IRQ_MASK      0x00100000
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_DSTD_MICRO_IRQ_SHIFT     20
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_DSTD_MICRO_IRQ_DEFAULT   0x00000000

/* INT_EXT_PER :: DocsisIRQSTATUS3 :: D3MAC_IRQ3 [19:19] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_D3MAC_IRQ3_MASK          0x00080000
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_D3MAC_IRQ3_SHIFT         19
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_D3MAC_IRQ3_DEFAULT       0x00000000

/* INT_EXT_PER :: DocsisIRQSTATUS3 :: D3MAC_IRQ2 [18:18] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_D3MAC_IRQ2_MASK          0x00040000
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_D3MAC_IRQ2_SHIFT         18
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_D3MAC_IRQ2_DEFAULT       0x00000000

/* INT_EXT_PER :: DocsisIRQSTATUS3 :: D3MAC_IRQ1 [17:17] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_D3MAC_IRQ1_MASK          0x00020000
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_D3MAC_IRQ1_SHIFT         17
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_D3MAC_IRQ1_DEFAULT       0x00000000

/* INT_EXT_PER :: DocsisIRQSTATUS3 :: D3MAC_IRQ0 [16:16] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_D3MAC_IRQ0_MASK          0x00010000
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_D3MAC_IRQ0_SHIFT         16
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_D3MAC_IRQ0_DEFAULT       0x00000000

/* INT_EXT_PER :: DocsisIRQSTATUS3 :: D3MAC_DS_IRQ3 [15:15] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_D3MAC_DS_IRQ3_MASK       0x00008000
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_D3MAC_DS_IRQ3_SHIFT      15
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_D3MAC_DS_IRQ3_DEFAULT    0x00000000

/* INT_EXT_PER :: DocsisIRQSTATUS3 :: D3MAC_DS_IRQ2 [14:14] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_D3MAC_DS_IRQ2_MASK       0x00004000
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_D3MAC_DS_IRQ2_SHIFT      14
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_D3MAC_DS_IRQ2_DEFAULT    0x00000000

/* INT_EXT_PER :: DocsisIRQSTATUS3 :: D3MAC_DS_IRQ1 [13:13] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_D3MAC_DS_IRQ1_MASK       0x00002000
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_D3MAC_DS_IRQ1_SHIFT      13
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_D3MAC_DS_IRQ1_DEFAULT    0x00000000

/* INT_EXT_PER :: DocsisIRQSTATUS3 :: D3MAC_DS_IRQ0 [12:12] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_D3MAC_DS_IRQ0_MASK       0x00001000
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_D3MAC_DS_IRQ0_SHIFT      12
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_D3MAC_DS_IRQ0_DEFAULT    0x00000000

/* INT_EXT_PER :: DocsisIRQSTATUS3 :: D3MAC_TOK_IRQ3 [11:11] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_D3MAC_TOK_IRQ3_MASK      0x00000800
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_D3MAC_TOK_IRQ3_SHIFT     11
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_D3MAC_TOK_IRQ3_DEFAULT   0x00000000

/* INT_EXT_PER :: DocsisIRQSTATUS3 :: D3MAC_TOK_IRQ2 [10:10] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_D3MAC_TOK_IRQ2_MASK      0x00000400
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_D3MAC_TOK_IRQ2_SHIFT     10
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_D3MAC_TOK_IRQ2_DEFAULT   0x00000000

/* INT_EXT_PER :: DocsisIRQSTATUS3 :: D3MAC_TOK_IRQ1 [09:09] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_D3MAC_TOK_IRQ1_MASK      0x00000200
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_D3MAC_TOK_IRQ1_SHIFT     9
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_D3MAC_TOK_IRQ1_DEFAULT   0x00000000

/* INT_EXT_PER :: DocsisIRQSTATUS3 :: D3MAC_TOK_IRQ0 [08:08] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_D3MAC_TOK_IRQ0_MASK      0x00000100
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_D3MAC_TOK_IRQ0_SHIFT     8
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_D3MAC_TOK_IRQ0_DEFAULT   0x00000000

/* INT_EXT_PER :: DocsisIRQSTATUS3 :: TC7_IRQ [07:07] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_TC7_IRQ_MASK             0x00000080
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_TC7_IRQ_SHIFT            7
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_TC7_IRQ_DEFAULT          0x00000000

/* INT_EXT_PER :: DocsisIRQSTATUS3 :: TC6_IRQ [06:06] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_TC6_IRQ_MASK             0x00000040
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_TC6_IRQ_SHIFT            6
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_TC6_IRQ_DEFAULT          0x00000000

/* INT_EXT_PER :: DocsisIRQSTATUS3 :: TC5_IRQ [05:05] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_TC5_IRQ_MASK             0x00000020
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_TC5_IRQ_SHIFT            5
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_TC5_IRQ_DEFAULT          0x00000000

/* INT_EXT_PER :: DocsisIRQSTATUS3 :: TC4_IRQ [04:04] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_TC4_IRQ_MASK             0x00000010
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_TC4_IRQ_SHIFT            4
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_TC4_IRQ_DEFAULT          0x00000000

/* INT_EXT_PER :: DocsisIRQSTATUS3 :: TC3_IRQ [03:03] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_TC3_IRQ_MASK             0x00000008
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_TC3_IRQ_SHIFT            3
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_TC3_IRQ_DEFAULT          0x00000000

/* INT_EXT_PER :: DocsisIRQSTATUS3 :: TC2_IRQ [02:02] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_TC2_IRQ_MASK             0x00000004
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_TC2_IRQ_SHIFT            2
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_TC2_IRQ_DEFAULT          0x00000000

/* INT_EXT_PER :: DocsisIRQSTATUS3 :: TC1_IRQ [01:01] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_TC1_IRQ_MASK             0x00000002
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_TC1_IRQ_SHIFT            1
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_TC1_IRQ_DEFAULT          0x00000000

/* INT_EXT_PER :: DocsisIRQSTATUS3 :: TC0_IRQ [00:00] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_TC0_IRQ_MASK             0x00000001
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_TC0_IRQ_SHIFT            0
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_TC0_IRQ_DEFAULT          0x00000000

/***************************************************************************
 *IOPIRQMASK2 - IOP Interrupt Mask Register2
 ***************************************************************************/
/* INT_EXT_PER :: IOPIRQMASK2 :: reserved0 [31:05] */
#define BCHP_INT_EXT_PER_IOPIRQMASK2_reserved0_MASK                0xffffffe0
#define BCHP_INT_EXT_PER_IOPIRQMASK2_reserved0_SHIFT               5

/* INT_EXT_PER :: IOPIRQMASK2 :: DFAPIRQ [04:04] */
#define BCHP_INT_EXT_PER_IOPIRQMASK2_DFAPIRQ_MASK                  0x00000010
#define BCHP_INT_EXT_PER_IOPIRQMASK2_DFAPIRQ_SHIFT                 4
#define BCHP_INT_EXT_PER_IOPIRQMASK2_DFAPIRQ_DEFAULT               0x00000000

/* INT_EXT_PER :: IOPIRQMASK2 :: reserved1 [03:03] */
#define BCHP_INT_EXT_PER_IOPIRQMASK2_reserved1_MASK                0x00000008
#define BCHP_INT_EXT_PER_IOPIRQMASK2_reserved1_SHIFT               3

/* INT_EXT_PER :: IOPIRQMASK2 :: GFAPIRQ [02:02] */
#define BCHP_INT_EXT_PER_IOPIRQMASK2_GFAPIRQ_MASK                  0x00000004
#define BCHP_INT_EXT_PER_IOPIRQMASK2_GFAPIRQ_SHIFT                 2
#define BCHP_INT_EXT_PER_IOPIRQMASK2_GFAPIRQ_DEFAULT               0x00000000

/* INT_EXT_PER :: IOPIRQMASK2 :: DTPIRQ [01:01] */
#define BCHP_INT_EXT_PER_IOPIRQMASK2_DTPIRQ_MASK                   0x00000002
#define BCHP_INT_EXT_PER_IOPIRQMASK2_DTPIRQ_SHIFT                  1
#define BCHP_INT_EXT_PER_IOPIRQMASK2_DTPIRQ_DEFAULT                0x00000000

/* INT_EXT_PER :: IOPIRQMASK2 :: UTPIRQ [00:00] */
#define BCHP_INT_EXT_PER_IOPIRQMASK2_UTPIRQ_MASK                   0x00000001
#define BCHP_INT_EXT_PER_IOPIRQMASK2_UTPIRQ_SHIFT                  0
#define BCHP_INT_EXT_PER_IOPIRQMASK2_UTPIRQ_DEFAULT                0x00000000

/***************************************************************************
 *IOPIRQSTATUS2 - IOP Interrupt Status Register2
 ***************************************************************************/
/* INT_EXT_PER :: IOPIRQSTATUS2 :: reserved0 [31:05] */
#define BCHP_INT_EXT_PER_IOPIRQSTATUS2_reserved0_MASK              0xffffffe0
#define BCHP_INT_EXT_PER_IOPIRQSTATUS2_reserved0_SHIFT             5

/* INT_EXT_PER :: IOPIRQSTATUS2 :: DFAPIRQ [04:04] */
#define BCHP_INT_EXT_PER_IOPIRQSTATUS2_DFAPIRQ_MASK                0x00000010
#define BCHP_INT_EXT_PER_IOPIRQSTATUS2_DFAPIRQ_SHIFT               4
#define BCHP_INT_EXT_PER_IOPIRQSTATUS2_DFAPIRQ_DEFAULT             0x00000000

/* INT_EXT_PER :: IOPIRQSTATUS2 :: reserved1 [03:03] */
#define BCHP_INT_EXT_PER_IOPIRQSTATUS2_reserved1_MASK              0x00000008
#define BCHP_INT_EXT_PER_IOPIRQSTATUS2_reserved1_SHIFT             3

/* INT_EXT_PER :: IOPIRQSTATUS2 :: GFAPIRQ [02:02] */
#define BCHP_INT_EXT_PER_IOPIRQSTATUS2_GFAPIRQ_MASK                0x00000004
#define BCHP_INT_EXT_PER_IOPIRQSTATUS2_GFAPIRQ_SHIFT               2
#define BCHP_INT_EXT_PER_IOPIRQSTATUS2_GFAPIRQ_DEFAULT             0x00000000

/* INT_EXT_PER :: IOPIRQSTATUS2 :: DTPIRQ [01:01] */
#define BCHP_INT_EXT_PER_IOPIRQSTATUS2_DTPIRQ_MASK                 0x00000002
#define BCHP_INT_EXT_PER_IOPIRQSTATUS2_DTPIRQ_SHIFT                1
#define BCHP_INT_EXT_PER_IOPIRQSTATUS2_DTPIRQ_DEFAULT              0x00000000

/* INT_EXT_PER :: IOPIRQSTATUS2 :: UTPIRQ [00:00] */
#define BCHP_INT_EXT_PER_IOPIRQSTATUS2_UTPIRQ_MASK                 0x00000001
#define BCHP_INT_EXT_PER_IOPIRQSTATUS2_UTPIRQ_SHIFT                0
#define BCHP_INT_EXT_PER_IOPIRQSTATUS2_UTPIRQ_DEFAULT              0x00000000

/***************************************************************************
 *DocsisIRQMASK_MSB0 - Docsis Interrupt Mask Bits[63:32] Register0
 ***************************************************************************/
/* INT_EXT_PER :: DocsisIRQMASK_MSB0 :: reserved0 [31:06] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK_MSB0_reserved0_MASK         0xffffffc0
#define BCHP_INT_EXT_PER_DocsisIRQMASK_MSB0_reserved0_SHIFT        6

/* INT_EXT_PER :: DocsisIRQMASK_MSB0 :: LEAP_HOST_IRQ [05:05] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK_MSB0_LEAP_HOST_IRQ_MASK     0x00000020
#define BCHP_INT_EXT_PER_DocsisIRQMASK_MSB0_LEAP_HOST_IRQ_SHIFT    5
#define BCHP_INT_EXT_PER_DocsisIRQMASK_MSB0_LEAP_HOST_IRQ_DEFAULT  0x00000000

/* INT_EXT_PER :: DocsisIRQMASK_MSB0 :: UBUS_MOD_PER_FPM_ERROR_PORT_IRQ [04:04] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK_MSB0_UBUS_MOD_PER_FPM_ERROR_PORT_IRQ_MASK 0x00000010
#define BCHP_INT_EXT_PER_DocsisIRQMASK_MSB0_UBUS_MOD_PER_FPM_ERROR_PORT_IRQ_SHIFT 4
#define BCHP_INT_EXT_PER_DocsisIRQMASK_MSB0_UBUS_MOD_PER_FPM_ERROR_PORT_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: DocsisIRQMASK_MSB0 :: US_IRQ [03:03] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK_MSB0_US_IRQ_MASK            0x00000008
#define BCHP_INT_EXT_PER_DocsisIRQMASK_MSB0_US_IRQ_SHIFT           3
#define BCHP_INT_EXT_PER_DocsisIRQMASK_MSB0_US_IRQ_DEFAULT         0x00000000

/* INT_EXT_PER :: DocsisIRQMASK_MSB0 :: CRYPTO_IRQ [02:02] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK_MSB0_CRYPTO_IRQ_MASK        0x00000004
#define BCHP_INT_EXT_PER_DocsisIRQMASK_MSB0_CRYPTO_IRQ_SHIFT       2
#define BCHP_INT_EXT_PER_DocsisIRQMASK_MSB0_CRYPTO_IRQ_DEFAULT     0x00000000

/* INT_EXT_PER :: DocsisIRQMASK_MSB0 :: SEG_HOST_IRQ [01:01] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK_MSB0_SEG_HOST_IRQ_MASK      0x00000002
#define BCHP_INT_EXT_PER_DocsisIRQMASK_MSB0_SEG_HOST_IRQ_SHIFT     1
#define BCHP_INT_EXT_PER_DocsisIRQMASK_MSB0_SEG_HOST_IRQ_DEFAULT   0x00000000

/* INT_EXT_PER :: DocsisIRQMASK_MSB0 :: SEG_UTP_IRQ [00:00] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK_MSB0_SEG_UTP_IRQ_MASK       0x00000001
#define BCHP_INT_EXT_PER_DocsisIRQMASK_MSB0_SEG_UTP_IRQ_SHIFT      0
#define BCHP_INT_EXT_PER_DocsisIRQMASK_MSB0_SEG_UTP_IRQ_DEFAULT    0x00000000

/***************************************************************************
 *DocsisIRQSTATUS_MSB0 - Docsis Interrupt Status Bits[63:32] Register0
 ***************************************************************************/
/* INT_EXT_PER :: DocsisIRQSTATUS_MSB0 :: reserved0 [31:06] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS_MSB0_reserved0_MASK       0xffffffc0
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS_MSB0_reserved0_SHIFT      6

/* INT_EXT_PER :: DocsisIRQSTATUS_MSB0 :: LEAP_HOST_IRQ [05:05] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS_MSB0_LEAP_HOST_IRQ_MASK   0x00000020
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS_MSB0_LEAP_HOST_IRQ_SHIFT  5
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS_MSB0_LEAP_HOST_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: DocsisIRQSTATUS_MSB0 :: UBUS_MOD_PER_FPM_ERROR_PORT_IRQ [04:04] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS_MSB0_UBUS_MOD_PER_FPM_ERROR_PORT_IRQ_MASK 0x00000010
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS_MSB0_UBUS_MOD_PER_FPM_ERROR_PORT_IRQ_SHIFT 4
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS_MSB0_UBUS_MOD_PER_FPM_ERROR_PORT_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: DocsisIRQSTATUS_MSB0 :: US_IRQ [03:03] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS_MSB0_US_IRQ_MASK          0x00000008
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS_MSB0_US_IRQ_SHIFT         3
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS_MSB0_US_IRQ_DEFAULT       0x00000000

/* INT_EXT_PER :: DocsisIRQSTATUS_MSB0 :: CRYPTO_IRQ [02:02] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS_MSB0_CRYPTO_IRQ_MASK      0x00000004
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS_MSB0_CRYPTO_IRQ_SHIFT     2
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS_MSB0_CRYPTO_IRQ_DEFAULT   0x00000000

/* INT_EXT_PER :: DocsisIRQSTATUS_MSB0 :: SEG_HOST_IRQ [01:01] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS_MSB0_SEG_HOST_IRQ_MASK    0x00000002
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS_MSB0_SEG_HOST_IRQ_SHIFT   1
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS_MSB0_SEG_HOST_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: DocsisIRQSTATUS_MSB0 :: SEG_UTP_IRQ [00:00] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS_MSB0_SEG_UTP_IRQ_MASK     0x00000001
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS_MSB0_SEG_UTP_IRQ_SHIFT    0
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS_MSB0_SEG_UTP_IRQ_DEFAULT  0x00000000

/***************************************************************************
 *DocsisIRQMASK_MSB1 - Docsis Interrupt Mask Bits[63:32] Register1
 ***************************************************************************/
/* INT_EXT_PER :: DocsisIRQMASK_MSB1 :: reserved0 [31:06] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK_MSB1_reserved0_MASK         0xffffffc0
#define BCHP_INT_EXT_PER_DocsisIRQMASK_MSB1_reserved0_SHIFT        6

/* INT_EXT_PER :: DocsisIRQMASK_MSB1 :: LEAP_HOST_IRQ [05:05] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK_MSB1_LEAP_HOST_IRQ_MASK     0x00000020
#define BCHP_INT_EXT_PER_DocsisIRQMASK_MSB1_LEAP_HOST_IRQ_SHIFT    5
#define BCHP_INT_EXT_PER_DocsisIRQMASK_MSB1_LEAP_HOST_IRQ_DEFAULT  0x00000000

/* INT_EXT_PER :: DocsisIRQMASK_MSB1 :: UBUS_MOD_PER_FPM_ERROR_PORT_IRQ [04:04] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK_MSB1_UBUS_MOD_PER_FPM_ERROR_PORT_IRQ_MASK 0x00000010
#define BCHP_INT_EXT_PER_DocsisIRQMASK_MSB1_UBUS_MOD_PER_FPM_ERROR_PORT_IRQ_SHIFT 4
#define BCHP_INT_EXT_PER_DocsisIRQMASK_MSB1_UBUS_MOD_PER_FPM_ERROR_PORT_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: DocsisIRQMASK_MSB1 :: US_IRQ [03:03] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK_MSB1_US_IRQ_MASK            0x00000008
#define BCHP_INT_EXT_PER_DocsisIRQMASK_MSB1_US_IRQ_SHIFT           3
#define BCHP_INT_EXT_PER_DocsisIRQMASK_MSB1_US_IRQ_DEFAULT         0x00000000

/* INT_EXT_PER :: DocsisIRQMASK_MSB1 :: CRYPTO_IRQ [02:02] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK_MSB1_CRYPTO_IRQ_MASK        0x00000004
#define BCHP_INT_EXT_PER_DocsisIRQMASK_MSB1_CRYPTO_IRQ_SHIFT       2
#define BCHP_INT_EXT_PER_DocsisIRQMASK_MSB1_CRYPTO_IRQ_DEFAULT     0x00000000

/* INT_EXT_PER :: DocsisIRQMASK_MSB1 :: SEG_HOST_IRQ [01:01] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK_MSB1_SEG_HOST_IRQ_MASK      0x00000002
#define BCHP_INT_EXT_PER_DocsisIRQMASK_MSB1_SEG_HOST_IRQ_SHIFT     1
#define BCHP_INT_EXT_PER_DocsisIRQMASK_MSB1_SEG_HOST_IRQ_DEFAULT   0x00000000

/* INT_EXT_PER :: DocsisIRQMASK_MSB1 :: SEG_UTP_IRQ [00:00] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK_MSB1_SEG_UTP_IRQ_MASK       0x00000001
#define BCHP_INT_EXT_PER_DocsisIRQMASK_MSB1_SEG_UTP_IRQ_SHIFT      0
#define BCHP_INT_EXT_PER_DocsisIRQMASK_MSB1_SEG_UTP_IRQ_DEFAULT    0x00000000

/***************************************************************************
 *DocsisIRQSTATUS_MSB1 - Docsis Interrupt Status Bits[63:32] Register1
 ***************************************************************************/
/* INT_EXT_PER :: DocsisIRQSTATUS_MSB1 :: reserved0 [31:06] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS_MSB1_reserved0_MASK       0xffffffc0
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS_MSB1_reserved0_SHIFT      6

/* INT_EXT_PER :: DocsisIRQSTATUS_MSB1 :: LEAP_HOST_IRQ [05:05] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS_MSB1_LEAP_HOST_IRQ_MASK   0x00000020
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS_MSB1_LEAP_HOST_IRQ_SHIFT  5
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS_MSB1_LEAP_HOST_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: DocsisIRQSTATUS_MSB1 :: UBUS_MOD_PER_FPM_ERROR_PORT_IRQ [04:04] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS_MSB1_UBUS_MOD_PER_FPM_ERROR_PORT_IRQ_MASK 0x00000010
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS_MSB1_UBUS_MOD_PER_FPM_ERROR_PORT_IRQ_SHIFT 4
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS_MSB1_UBUS_MOD_PER_FPM_ERROR_PORT_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: DocsisIRQSTATUS_MSB1 :: US_IRQ [03:03] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS_MSB1_US_IRQ_MASK          0x00000008
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS_MSB1_US_IRQ_SHIFT         3
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS_MSB1_US_IRQ_DEFAULT       0x00000000

/* INT_EXT_PER :: DocsisIRQSTATUS_MSB1 :: CRYPTO_IRQ [02:02] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS_MSB1_CRYPTO_IRQ_MASK      0x00000004
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS_MSB1_CRYPTO_IRQ_SHIFT     2
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS_MSB1_CRYPTO_IRQ_DEFAULT   0x00000000

/* INT_EXT_PER :: DocsisIRQSTATUS_MSB1 :: SEG_HOST_IRQ [01:01] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS_MSB1_SEG_HOST_IRQ_MASK    0x00000002
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS_MSB1_SEG_HOST_IRQ_SHIFT   1
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS_MSB1_SEG_HOST_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: DocsisIRQSTATUS_MSB1 :: SEG_UTP_IRQ [00:00] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS_MSB1_SEG_UTP_IRQ_MASK     0x00000001
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS_MSB1_SEG_UTP_IRQ_SHIFT    0
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS_MSB1_SEG_UTP_IRQ_DEFAULT  0x00000000

/***************************************************************************
 *DocsisIRQMASK_MSB2 - Docsis Interrupt Mask Bits[63:32] Register2
 ***************************************************************************/
/* INT_EXT_PER :: DocsisIRQMASK_MSB2 :: reserved0 [31:06] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK_MSB2_reserved0_MASK         0xffffffc0
#define BCHP_INT_EXT_PER_DocsisIRQMASK_MSB2_reserved0_SHIFT        6

/* INT_EXT_PER :: DocsisIRQMASK_MSB2 :: LEAP_HOST_IRQ [05:05] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK_MSB2_LEAP_HOST_IRQ_MASK     0x00000020
#define BCHP_INT_EXT_PER_DocsisIRQMASK_MSB2_LEAP_HOST_IRQ_SHIFT    5
#define BCHP_INT_EXT_PER_DocsisIRQMASK_MSB2_LEAP_HOST_IRQ_DEFAULT  0x00000000

/* INT_EXT_PER :: DocsisIRQMASK_MSB2 :: UBUS_MOD_PER_FPM_ERROR_PORT_IRQ [04:04] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK_MSB2_UBUS_MOD_PER_FPM_ERROR_PORT_IRQ_MASK 0x00000010
#define BCHP_INT_EXT_PER_DocsisIRQMASK_MSB2_UBUS_MOD_PER_FPM_ERROR_PORT_IRQ_SHIFT 4
#define BCHP_INT_EXT_PER_DocsisIRQMASK_MSB2_UBUS_MOD_PER_FPM_ERROR_PORT_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: DocsisIRQMASK_MSB2 :: US_IRQ [03:03] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK_MSB2_US_IRQ_MASK            0x00000008
#define BCHP_INT_EXT_PER_DocsisIRQMASK_MSB2_US_IRQ_SHIFT           3
#define BCHP_INT_EXT_PER_DocsisIRQMASK_MSB2_US_IRQ_DEFAULT         0x00000000

/* INT_EXT_PER :: DocsisIRQMASK_MSB2 :: CRYPTO_IRQ [02:02] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK_MSB2_CRYPTO_IRQ_MASK        0x00000004
#define BCHP_INT_EXT_PER_DocsisIRQMASK_MSB2_CRYPTO_IRQ_SHIFT       2
#define BCHP_INT_EXT_PER_DocsisIRQMASK_MSB2_CRYPTO_IRQ_DEFAULT     0x00000000

/* INT_EXT_PER :: DocsisIRQMASK_MSB2 :: SEG_HOST_IRQ [01:01] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK_MSB2_SEG_HOST_IRQ_MASK      0x00000002
#define BCHP_INT_EXT_PER_DocsisIRQMASK_MSB2_SEG_HOST_IRQ_SHIFT     1
#define BCHP_INT_EXT_PER_DocsisIRQMASK_MSB2_SEG_HOST_IRQ_DEFAULT   0x00000000

/* INT_EXT_PER :: DocsisIRQMASK_MSB2 :: SEG_UTP_IRQ [00:00] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK_MSB2_SEG_UTP_IRQ_MASK       0x00000001
#define BCHP_INT_EXT_PER_DocsisIRQMASK_MSB2_SEG_UTP_IRQ_SHIFT      0
#define BCHP_INT_EXT_PER_DocsisIRQMASK_MSB2_SEG_UTP_IRQ_DEFAULT    0x00000000

/***************************************************************************
 *DocsisIRQSTATUS_MSB2 - Docsis Interrupt Status Bits[63:32] Register2
 ***************************************************************************/
/* INT_EXT_PER :: DocsisIRQSTATUS_MSB2 :: reserved0 [31:06] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS_MSB2_reserved0_MASK       0xffffffc0
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS_MSB2_reserved0_SHIFT      6

/* INT_EXT_PER :: DocsisIRQSTATUS_MSB2 :: LEAP_HOST_IRQ [05:05] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS_MSB2_LEAP_HOST_IRQ_MASK   0x00000020
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS_MSB2_LEAP_HOST_IRQ_SHIFT  5
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS_MSB2_LEAP_HOST_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: DocsisIRQSTATUS_MSB2 :: UBUS_MOD_PER_FPM_ERROR_PORT_IRQ [04:04] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS_MSB2_UBUS_MOD_PER_FPM_ERROR_PORT_IRQ_MASK 0x00000010
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS_MSB2_UBUS_MOD_PER_FPM_ERROR_PORT_IRQ_SHIFT 4
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS_MSB2_UBUS_MOD_PER_FPM_ERROR_PORT_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: DocsisIRQSTATUS_MSB2 :: US_IRQ [03:03] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS_MSB2_US_IRQ_MASK          0x00000008
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS_MSB2_US_IRQ_SHIFT         3
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS_MSB2_US_IRQ_DEFAULT       0x00000000

/* INT_EXT_PER :: DocsisIRQSTATUS_MSB2 :: CRYPTO_IRQ [02:02] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS_MSB2_CRYPTO_IRQ_MASK      0x00000004
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS_MSB2_CRYPTO_IRQ_SHIFT     2
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS_MSB2_CRYPTO_IRQ_DEFAULT   0x00000000

/* INT_EXT_PER :: DocsisIRQSTATUS_MSB2 :: SEG_HOST_IRQ [01:01] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS_MSB2_SEG_HOST_IRQ_MASK    0x00000002
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS_MSB2_SEG_HOST_IRQ_SHIFT   1
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS_MSB2_SEG_HOST_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: DocsisIRQSTATUS_MSB2 :: SEG_UTP_IRQ [00:00] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS_MSB2_SEG_UTP_IRQ_MASK     0x00000001
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS_MSB2_SEG_UTP_IRQ_SHIFT    0
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS_MSB2_SEG_UTP_IRQ_DEFAULT  0x00000000

/***************************************************************************
 *DocsisIRQMASK_MSB3 - Docsis Interrupt Mask Bits[63:32] Register3
 ***************************************************************************/
/* INT_EXT_PER :: DocsisIRQMASK_MSB3 :: reserved0 [31:06] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK_MSB3_reserved0_MASK         0xffffffc0
#define BCHP_INT_EXT_PER_DocsisIRQMASK_MSB3_reserved0_SHIFT        6

/* INT_EXT_PER :: DocsisIRQMASK_MSB3 :: LEAP_HOST_IRQ [05:05] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK_MSB3_LEAP_HOST_IRQ_MASK     0x00000020
#define BCHP_INT_EXT_PER_DocsisIRQMASK_MSB3_LEAP_HOST_IRQ_SHIFT    5
#define BCHP_INT_EXT_PER_DocsisIRQMASK_MSB3_LEAP_HOST_IRQ_DEFAULT  0x00000000

/* INT_EXT_PER :: DocsisIRQMASK_MSB3 :: UBUS_MOD_PER_FPM_ERROR_PORT_IRQ [04:04] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK_MSB3_UBUS_MOD_PER_FPM_ERROR_PORT_IRQ_MASK 0x00000010
#define BCHP_INT_EXT_PER_DocsisIRQMASK_MSB3_UBUS_MOD_PER_FPM_ERROR_PORT_IRQ_SHIFT 4
#define BCHP_INT_EXT_PER_DocsisIRQMASK_MSB3_UBUS_MOD_PER_FPM_ERROR_PORT_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: DocsisIRQMASK_MSB3 :: US_IRQ [03:03] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK_MSB3_US_IRQ_MASK            0x00000008
#define BCHP_INT_EXT_PER_DocsisIRQMASK_MSB3_US_IRQ_SHIFT           3
#define BCHP_INT_EXT_PER_DocsisIRQMASK_MSB3_US_IRQ_DEFAULT         0x00000000

/* INT_EXT_PER :: DocsisIRQMASK_MSB3 :: CRYPTO_IRQ [02:02] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK_MSB3_CRYPTO_IRQ_MASK        0x00000004
#define BCHP_INT_EXT_PER_DocsisIRQMASK_MSB3_CRYPTO_IRQ_SHIFT       2
#define BCHP_INT_EXT_PER_DocsisIRQMASK_MSB3_CRYPTO_IRQ_DEFAULT     0x00000000

/* INT_EXT_PER :: DocsisIRQMASK_MSB3 :: SEG_HOST_IRQ [01:01] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK_MSB3_SEG_HOST_IRQ_MASK      0x00000002
#define BCHP_INT_EXT_PER_DocsisIRQMASK_MSB3_SEG_HOST_IRQ_SHIFT     1
#define BCHP_INT_EXT_PER_DocsisIRQMASK_MSB3_SEG_HOST_IRQ_DEFAULT   0x00000000

/* INT_EXT_PER :: DocsisIRQMASK_MSB3 :: SEG_UTP_IRQ [00:00] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK_MSB3_SEG_UTP_IRQ_MASK       0x00000001
#define BCHP_INT_EXT_PER_DocsisIRQMASK_MSB3_SEG_UTP_IRQ_SHIFT      0
#define BCHP_INT_EXT_PER_DocsisIRQMASK_MSB3_SEG_UTP_IRQ_DEFAULT    0x00000000

/***************************************************************************
 *DocsisIRQSTATUS_MSB3 - Docsis Interrupt Status Bits[63:32] Register3
 ***************************************************************************/
/* INT_EXT_PER :: DocsisIRQSTATUS_MSB3 :: reserved0 [31:06] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS_MSB3_reserved0_MASK       0xffffffc0
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS_MSB3_reserved0_SHIFT      6

/* INT_EXT_PER :: DocsisIRQSTATUS_MSB3 :: LEAP_HOST_IRQ [05:05] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS_MSB3_LEAP_HOST_IRQ_MASK   0x00000020
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS_MSB3_LEAP_HOST_IRQ_SHIFT  5
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS_MSB3_LEAP_HOST_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: DocsisIRQSTATUS_MSB3 :: UBUS_MOD_PER_FPM_ERROR_PORT_IRQ [04:04] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS_MSB3_UBUS_MOD_PER_FPM_ERROR_PORT_IRQ_MASK 0x00000010
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS_MSB3_UBUS_MOD_PER_FPM_ERROR_PORT_IRQ_SHIFT 4
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS_MSB3_UBUS_MOD_PER_FPM_ERROR_PORT_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: DocsisIRQSTATUS_MSB3 :: US_IRQ [03:03] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS_MSB3_US_IRQ_MASK          0x00000008
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS_MSB3_US_IRQ_SHIFT         3
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS_MSB3_US_IRQ_DEFAULT       0x00000000

/* INT_EXT_PER :: DocsisIRQSTATUS_MSB3 :: CRYPTO_IRQ [02:02] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS_MSB3_CRYPTO_IRQ_MASK      0x00000004
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS_MSB3_CRYPTO_IRQ_SHIFT     2
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS_MSB3_CRYPTO_IRQ_DEFAULT   0x00000000

/* INT_EXT_PER :: DocsisIRQSTATUS_MSB3 :: SEG_HOST_IRQ [01:01] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS_MSB3_SEG_HOST_IRQ_MASK    0x00000002
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS_MSB3_SEG_HOST_IRQ_SHIFT   1
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS_MSB3_SEG_HOST_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: DocsisIRQSTATUS_MSB3 :: SEG_UTP_IRQ [00:00] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS_MSB3_SEG_UTP_IRQ_MASK     0x00000001
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS_MSB3_SEG_UTP_IRQ_SHIFT    0
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS_MSB3_SEG_UTP_IRQ_DEFAULT  0x00000000

/***************************************************************************
 *DocsisIRQSenseMSB - Docsis Interrupt Sense Register for Irq Bits[63:32]
 ***************************************************************************/
/* INT_EXT_PER :: DocsisIRQSenseMSB :: DOCSIS_IRQSense [31:00] */
#define BCHP_INT_EXT_PER_DocsisIRQSenseMSB_DOCSIS_IRQSense_MASK    0xffffffff
#define BCHP_INT_EXT_PER_DocsisIRQSenseMSB_DOCSIS_IRQSense_SHIFT   0
#define BCHP_INT_EXT_PER_DocsisIRQSenseMSB_DOCSIS_IRQSense_DEFAULT 0x00000000

/***************************************************************************
 *PeriphIRQMASK_MSB0 - Periph Interrupt Mask Register_MSB0
 ***************************************************************************/
/* INT_EXT_PER :: PeriphIRQMASK_MSB0 :: CMIPS_irq [31:31] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK_MSB0_CMIPS_irq_MASK         0x80000000
#define BCHP_INT_EXT_PER_PeriphIRQMASK_MSB0_CMIPS_irq_SHIFT        31
#define BCHP_INT_EXT_PER_PeriphIRQMASK_MSB0_CMIPS_irq_DEFAULT      0x00000000

/* INT_EXT_PER :: PeriphIRQMASK_MSB0 :: CMIPS1_irq [30:30] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK_MSB0_CMIPS1_irq_MASK        0x40000000
#define BCHP_INT_EXT_PER_PeriphIRQMASK_MSB0_CMIPS1_irq_SHIFT       30
#define BCHP_INT_EXT_PER_PeriphIRQMASK_MSB0_CMIPS1_irq_DEFAULT     0x00000000

/* INT_EXT_PER :: PeriphIRQMASK_MSB0 :: reserved0 [29:00] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK_MSB0_reserved0_MASK         0x3fffffff
#define BCHP_INT_EXT_PER_PeriphIRQMASK_MSB0_reserved0_SHIFT        0

/***************************************************************************
 *PeriphIRQSTATUS_MSB0 - Periph Interrupt Status Register_MSB0
 ***************************************************************************/
/* INT_EXT_PER :: PeriphIRQSTATUS_MSB0 :: CMIPS_irq [31:31] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS_MSB0_CMIPS_irq_MASK       0x80000000
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS_MSB0_CMIPS_irq_SHIFT      31
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS_MSB0_CMIPS_irq_DEFAULT    0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS_MSB0 :: CMIPS1_irq [30:30] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS_MSB0_CMIPS1_irq_MASK      0x40000000
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS_MSB0_CMIPS1_irq_SHIFT     30
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS_MSB0_CMIPS1_irq_DEFAULT   0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS_MSB0 :: reserved0 [29:00] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS_MSB0_reserved0_MASK       0x3fffffff
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS_MSB0_reserved0_SHIFT      0

/***************************************************************************
 *PeriphIRQMASK_MSB1 - Periph Interrupt Mask Register_MSB1
 ***************************************************************************/
/* INT_EXT_PER :: PeriphIRQMASK_MSB1 :: CMIPS_irq [31:31] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK_MSB1_CMIPS_irq_MASK         0x80000000
#define BCHP_INT_EXT_PER_PeriphIRQMASK_MSB1_CMIPS_irq_SHIFT        31
#define BCHP_INT_EXT_PER_PeriphIRQMASK_MSB1_CMIPS_irq_DEFAULT      0x00000000

/* INT_EXT_PER :: PeriphIRQMASK_MSB1 :: CMIPS1_irq [30:30] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK_MSB1_CMIPS1_irq_MASK        0x40000000
#define BCHP_INT_EXT_PER_PeriphIRQMASK_MSB1_CMIPS1_irq_SHIFT       30
#define BCHP_INT_EXT_PER_PeriphIRQMASK_MSB1_CMIPS1_irq_DEFAULT     0x00000000

/* INT_EXT_PER :: PeriphIRQMASK_MSB1 :: reserved0 [29:00] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK_MSB1_reserved0_MASK         0x3fffffff
#define BCHP_INT_EXT_PER_PeriphIRQMASK_MSB1_reserved0_SHIFT        0

/***************************************************************************
 *PeriphIRQSTATUS_MSB1 - Periph Interrupt Status Register_MSB1
 ***************************************************************************/
/* INT_EXT_PER :: PeriphIRQSTATUS_MSB1 :: CMIPS_irq [31:31] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS_MSB1_CMIPS_irq_MASK       0x80000000
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS_MSB1_CMIPS_irq_SHIFT      31
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS_MSB1_CMIPS_irq_DEFAULT    0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS_MSB1 :: CMIPS1_irq [30:30] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS_MSB1_CMIPS1_irq_MASK      0x40000000
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS_MSB1_CMIPS1_irq_SHIFT     30
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS_MSB1_CMIPS1_irq_DEFAULT   0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS_MSB1 :: reserved0 [29:00] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS_MSB1_reserved0_MASK       0x3fffffff
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS_MSB1_reserved0_SHIFT      0

/***************************************************************************
 *PeriphIRQMASK_MSB2 - Periph Interrupt Mask Register_MSB2
 ***************************************************************************/
/* INT_EXT_PER :: PeriphIRQMASK_MSB2 :: CMIPS_irq [31:31] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK_MSB2_CMIPS_irq_MASK         0x80000000
#define BCHP_INT_EXT_PER_PeriphIRQMASK_MSB2_CMIPS_irq_SHIFT        31
#define BCHP_INT_EXT_PER_PeriphIRQMASK_MSB2_CMIPS_irq_DEFAULT      0x00000000

/* INT_EXT_PER :: PeriphIRQMASK_MSB2 :: CMIPS1_irq [30:30] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK_MSB2_CMIPS1_irq_MASK        0x40000000
#define BCHP_INT_EXT_PER_PeriphIRQMASK_MSB2_CMIPS1_irq_SHIFT       30
#define BCHP_INT_EXT_PER_PeriphIRQMASK_MSB2_CMIPS1_irq_DEFAULT     0x00000000

/* INT_EXT_PER :: PeriphIRQMASK_MSB2 :: reserved0 [29:00] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK_MSB2_reserved0_MASK         0x3fffffff
#define BCHP_INT_EXT_PER_PeriphIRQMASK_MSB2_reserved0_SHIFT        0

/***************************************************************************
 *PeriphIRQSTATUS_MSB2 - Periph Interrupt Status Register_MSB2
 ***************************************************************************/
/* INT_EXT_PER :: PeriphIRQSTATUS_MSB2 :: CMIPS_irq [31:31] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS_MSB2_CMIPS_irq_MASK       0x80000000
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS_MSB2_CMIPS_irq_SHIFT      31
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS_MSB2_CMIPS_irq_DEFAULT    0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS_MSB2 :: CMIPS1_irq [30:30] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS_MSB2_CMIPS1_irq_MASK      0x40000000
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS_MSB2_CMIPS1_irq_SHIFT     30
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS_MSB2_CMIPS1_irq_DEFAULT   0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS_MSB2 :: reserved0 [29:00] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS_MSB2_reserved0_MASK       0x3fffffff
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS_MSB2_reserved0_SHIFT      0

/***************************************************************************
 *PeriphIRQMASK_MSB3 - DOCSIS Interrupt Mask Register_MSB3
 ***************************************************************************/
/* INT_EXT_PER :: PeriphIRQMASK_MSB3 :: CMIPS_irq [31:31] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK_MSB3_CMIPS_irq_MASK         0x80000000
#define BCHP_INT_EXT_PER_PeriphIRQMASK_MSB3_CMIPS_irq_SHIFT        31
#define BCHP_INT_EXT_PER_PeriphIRQMASK_MSB3_CMIPS_irq_DEFAULT      0x00000000

/* INT_EXT_PER :: PeriphIRQMASK_MSB3 :: CMIPS1_irq [30:30] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK_MSB3_CMIPS1_irq_MASK        0x40000000
#define BCHP_INT_EXT_PER_PeriphIRQMASK_MSB3_CMIPS1_irq_SHIFT       30
#define BCHP_INT_EXT_PER_PeriphIRQMASK_MSB3_CMIPS1_irq_DEFAULT     0x00000000

/* INT_EXT_PER :: PeriphIRQMASK_MSB3 :: reserved0 [29:00] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK_MSB3_reserved0_MASK         0x3fffffff
#define BCHP_INT_EXT_PER_PeriphIRQMASK_MSB3_reserved0_SHIFT        0

/***************************************************************************
 *PeriphIRQSTATUS_MSB3 - Periph Interrupt Status Register_MSB3
 ***************************************************************************/
/* INT_EXT_PER :: PeriphIRQSTATUS_MSB3 :: CMIPS_irq [31:31] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS_MSB3_CMIPS_irq_MASK       0x80000000
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS_MSB3_CMIPS_irq_SHIFT      31
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS_MSB3_CMIPS_irq_DEFAULT    0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS_MSB3 :: CMIPS1_irq [30:30] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS_MSB3_CMIPS1_irq_MASK      0x40000000
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS_MSB3_CMIPS1_irq_SHIFT     30
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS_MSB3_CMIPS1_irq_DEFAULT   0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS_MSB3 :: reserved0 [29:00] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS_MSB3_reserved0_MASK       0x3fffffff
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS_MSB3_reserved0_SHIFT      0

/***************************************************************************
 *PeriphIRQSense_MSB - Periph Interrupt Sense Register[63:32]
 ***************************************************************************/
/* INT_EXT_PER :: PeriphIRQSense_MSB :: CMIPS_irq [31:31] */
#define BCHP_INT_EXT_PER_PeriphIRQSense_MSB_CMIPS_irq_MASK         0x80000000
#define BCHP_INT_EXT_PER_PeriphIRQSense_MSB_CMIPS_irq_SHIFT        31
#define BCHP_INT_EXT_PER_PeriphIRQSense_MSB_CMIPS_irq_DEFAULT      0x00000000

/* INT_EXT_PER :: PeriphIRQSense_MSB :: CMIPS1_irq [30:30] */
#define BCHP_INT_EXT_PER_PeriphIRQSense_MSB_CMIPS1_irq_MASK        0x40000000
#define BCHP_INT_EXT_PER_PeriphIRQSense_MSB_CMIPS1_irq_SHIFT       30
#define BCHP_INT_EXT_PER_PeriphIRQSense_MSB_CMIPS1_irq_DEFAULT     0x00000000

/* INT_EXT_PER :: PeriphIRQSense_MSB :: reserved0 [29:00] */
#define BCHP_INT_EXT_PER_PeriphIRQSense_MSB_reserved0_MASK         0x3fffffff
#define BCHP_INT_EXT_PER_PeriphIRQSense_MSB_reserved0_SHIFT        0

#endif /* #ifndef BCHP_INT_EXT_PER_H__ */

/* End of File */
