
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 6.76

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: srcb[138] (input port clocked by clk)
Endpoint: result[106] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          4.00    4.00 ^ input external delay
     2    0.02    0.00    0.00    4.00 ^ srcb[138] (in)
                                         srcb[138] (net)
                  0.00    0.00    4.00 ^ _2283_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     1    0.01    0.05    0.04    4.04 v _2283_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _0291_ (net)
                  0.05    0.00    4.04 v _2447_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     1    0.00    0.05    0.04    4.09 ^ _2447_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         result[106] (net)
                  0.05    0.00    4.09 ^ result[106] (out)
                                  4.09   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                         -4.00   -4.00   output external delay
                                 -4.00   data required time
-----------------------------------------------------------------------------
                                 -4.00   data required time
                                 -4.09   data arrival time
-----------------------------------------------------------------------------
                                  8.09   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: osize_vector[0] (input port clocked by clk)
Endpoint: result[127] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          4.00    4.00 ^ input external delay
     7    0.10    0.00    0.00    4.00 ^ osize_vector[0] (in)
                                         osize_vector[0] (net)
                  0.00    0.00    4.00 ^ _1403_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
    90    1.02    3.76    2.27    6.27 ^ _1403_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _0846_ (net)
                  3.76    0.00    6.27 ^ _1897_/B2 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     2    0.03    0.91   -0.01    6.27 v _1897_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _1315_ (net)
                  0.91    0.00    6.27 v _1899_/A3 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     2    0.04    0.70    0.49    6.75 ^ _1899_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _1317_ (net)
                  0.70    0.00    6.75 ^ _1900_/C (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     6    0.06    1.20    0.32    7.08 v _1900_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _1318_ (net)
                  1.20    0.00    7.08 v _1919_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor4_2)
     1    0.01    0.42    0.47    7.55 ^ _1919_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor4_2)
                                         _1337_ (net)
                  0.42    0.00    7.55 ^ _1935_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor3_2)
     1    0.01    0.16    0.09    7.64 v _1935_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor3_2)
                                         _1353_ (net)
                  0.16    0.00    7.64 v _1936_/I (gf180mcu_fd_sc_mcu9t5v0__inv_2)
     7    0.07    0.29    0.22    7.86 ^ _1936_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_2)
                                         result[63] (net)
                  0.29    0.00    7.86 ^ _1975_/C1 (gf180mcu_fd_sc_mcu9t5v0__aoi222_2)
     2    0.02    0.94    0.18    8.04 v _1975_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi222_2)
                                         _0000_ (net)
                  0.94    0.00    8.04 v _2667_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     2    0.03    0.64    0.47    8.50 ^ _2667_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _0645_ (net)
                  0.64    0.00    8.50 ^ _2755_/C (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     2    0.02    0.35    0.22    8.72 v _2755_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _0719_ (net)
                  0.35    0.00    8.72 v _2872_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     1    0.01    0.18    0.18    8.90 ^ _2872_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _0820_ (net)
                  0.18    0.00    8.90 ^ _2873_/A3 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     1    0.01    0.47    0.10    9.00 v _2873_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _0821_ (net)
                  0.47    0.00    9.00 v _2874_/A4 (gf180mcu_fd_sc_mcu9t5v0__nand4_2)
     1    0.00    0.24    0.23    9.24 ^ _2874_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_2)
                                         result[127] (net)
                  0.24    0.00    9.24 ^ result[127] (out)
                                  9.24   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                         -4.00   16.00   output external delay
                                 16.00   data required time
-----------------------------------------------------------------------------
                                 16.00   data required time
                                 -9.24   data arrival time
-----------------------------------------------------------------------------
                                  6.76   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: osize_vector[0] (input port clocked by clk)
Endpoint: result[127] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          4.00    4.00 ^ input external delay
     7    0.10    0.00    0.00    4.00 ^ osize_vector[0] (in)
                                         osize_vector[0] (net)
                  0.00    0.00    4.00 ^ _1403_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
    90    1.02    3.76    2.27    6.27 ^ _1403_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _0846_ (net)
                  3.76    0.00    6.27 ^ _1897_/B2 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     2    0.03    0.91   -0.01    6.27 v _1897_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _1315_ (net)
                  0.91    0.00    6.27 v _1899_/A3 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     2    0.04    0.70    0.49    6.75 ^ _1899_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _1317_ (net)
                  0.70    0.00    6.75 ^ _1900_/C (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     6    0.06    1.20    0.32    7.08 v _1900_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _1318_ (net)
                  1.20    0.00    7.08 v _1919_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor4_2)
     1    0.01    0.42    0.47    7.55 ^ _1919_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor4_2)
                                         _1337_ (net)
                  0.42    0.00    7.55 ^ _1935_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor3_2)
     1    0.01    0.16    0.09    7.64 v _1935_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor3_2)
                                         _1353_ (net)
                  0.16    0.00    7.64 v _1936_/I (gf180mcu_fd_sc_mcu9t5v0__inv_2)
     7    0.07    0.29    0.22    7.86 ^ _1936_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_2)
                                         result[63] (net)
                  0.29    0.00    7.86 ^ _1975_/C1 (gf180mcu_fd_sc_mcu9t5v0__aoi222_2)
     2    0.02    0.94    0.18    8.04 v _1975_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi222_2)
                                         _0000_ (net)
                  0.94    0.00    8.04 v _2667_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     2    0.03    0.64    0.47    8.50 ^ _2667_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _0645_ (net)
                  0.64    0.00    8.50 ^ _2755_/C (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     2    0.02    0.35    0.22    8.72 v _2755_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _0719_ (net)
                  0.35    0.00    8.72 v _2872_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     1    0.01    0.18    0.18    8.90 ^ _2872_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _0820_ (net)
                  0.18    0.00    8.90 ^ _2873_/A3 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     1    0.01    0.47    0.10    9.00 v _2873_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _0821_ (net)
                  0.47    0.00    9.00 v _2874_/A4 (gf180mcu_fd_sc_mcu9t5v0__nand4_2)
     1    0.00    0.24    0.23    9.24 ^ _2874_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_2)
                                         result[127] (net)
                  0.24    0.00    9.24 ^ result[127] (out)
                                  9.24   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                         -4.00   16.00   output external delay
                                 16.00   data required time
-----------------------------------------------------------------------------
                                 16.00   data required time
                                 -9.24   data arrival time
-----------------------------------------------------------------------------
                                  6.76   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          7.24e-03   3.98e-03   3.02e-07   1.12e-02 100.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.24e-03   3.98e-03   3.02e-07   1.12e-02 100.0%
                          64.5%      35.5%       0.0%
