Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Mon Apr 22 00:00:40 2024
| Host         : vanloi-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_drc -file controller_drc_routed.rpt -pb controller_drc_routed.pb -rpx controller_drc_routed.rpx
| Design       : controller
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 67
+----------+------------------+----------------------------+------------+
| Rule     | Severity         | Description                | Violations |
+----------+------------------+----------------------------+------------+
| NSTD-1   | Critical Warning | Unspecified I/O Standard   | 1          |
| UCIO-1   | Critical Warning | Unconstrained Logical Port | 1          |
| PDRC-153 | Warning          | Gated clock check          | 64         |
| ZPS7-1   | Warning          | PS7 block required         | 1          |
+----------+------------------+----------------------------+------------+

2. REPORT DETAILS
-----------------
NSTD-1#1 Critical Warning
Unspecified I/O Standard  
71 out of 71 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: clk, data_in[31:0], is_last_data_gate, out_data[31:0], r_data, r_valid,
rstn, t_valid, w_valid.
Related violations: <none>

UCIO-1#1 Critical Warning
Unconstrained Logical Port  
71 out of 71 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: clk, data_in[31:0], is_last_data_gate, out_data[31:0], r_data, r_valid,
rstn, t_valid, w_valid.
Related violations: <none>

PDRC-153#1 Warning
Gated clock check  
Net genblk1[0].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__31_n_0 is a gated clock net sourced by a combinational pin genblk1[0].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__31/O, cell genblk1[0].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__31. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net genblk1[0].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__3_n_0 is a gated clock net sourced by a combinational pin genblk1[0].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__3/O, cell genblk1[0].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#3 Warning
Gated clock check  
Net genblk1[10].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__41_n_0 is a gated clock net sourced by a combinational pin genblk1[10].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__41/O, cell genblk1[10].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__41. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#4 Warning
Gated clock check  
Net genblk1[10].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__10_n_0 is a gated clock net sourced by a combinational pin genblk1[10].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__10/O, cell genblk1[10].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__10. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#5 Warning
Gated clock check  
Net genblk1[11].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__42_n_0 is a gated clock net sourced by a combinational pin genblk1[11].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__42/O, cell genblk1[11].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__42. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#6 Warning
Gated clock check  
Net genblk1[11].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__11_n_0 is a gated clock net sourced by a combinational pin genblk1[11].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__11/O, cell genblk1[11].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__11. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#7 Warning
Gated clock check  
Net genblk1[12].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__43_n_0 is a gated clock net sourced by a combinational pin genblk1[12].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__43/O, cell genblk1[12].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__43. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#8 Warning
Gated clock check  
Net genblk1[12].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__12_n_0 is a gated clock net sourced by a combinational pin genblk1[12].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__12/O, cell genblk1[12].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__12. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#9 Warning
Gated clock check  
Net genblk1[13].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__44_n_0 is a gated clock net sourced by a combinational pin genblk1[13].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__44/O, cell genblk1[13].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__44. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#10 Warning
Gated clock check  
Net genblk1[13].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__13_n_0 is a gated clock net sourced by a combinational pin genblk1[13].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__13/O, cell genblk1[13].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__13. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#11 Warning
Gated clock check  
Net genblk1[14].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__45_n_0 is a gated clock net sourced by a combinational pin genblk1[14].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__45/O, cell genblk1[14].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__45. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#12 Warning
Gated clock check  
Net genblk1[14].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__14_n_0 is a gated clock net sourced by a combinational pin genblk1[14].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__14/O, cell genblk1[14].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__14. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#13 Warning
Gated clock check  
Net genblk1[15].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__46_n_0 is a gated clock net sourced by a combinational pin genblk1[15].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__46/O, cell genblk1[15].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__46. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#14 Warning
Gated clock check  
Net genblk1[15].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__15_n_0 is a gated clock net sourced by a combinational pin genblk1[15].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__15/O, cell genblk1[15].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__15. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#15 Warning
Gated clock check  
Net genblk1[16].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__47_n_0 is a gated clock net sourced by a combinational pin genblk1[16].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__47/O, cell genblk1[16].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__47. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#16 Warning
Gated clock check  
Net genblk1[16].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__16_n_0 is a gated clock net sourced by a combinational pin genblk1[16].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__16/O, cell genblk1[16].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__16. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#17 Warning
Gated clock check  
Net genblk1[17].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__48_n_0 is a gated clock net sourced by a combinational pin genblk1[17].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__48/O, cell genblk1[17].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__48. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#18 Warning
Gated clock check  
Net genblk1[17].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__17_n_0 is a gated clock net sourced by a combinational pin genblk1[17].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__17/O, cell genblk1[17].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__17. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#19 Warning
Gated clock check  
Net genblk1[18].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__49_n_0 is a gated clock net sourced by a combinational pin genblk1[18].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__49/O, cell genblk1[18].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__49. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#20 Warning
Gated clock check  
Net genblk1[18].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__18_n_0 is a gated clock net sourced by a combinational pin genblk1[18].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__18/O, cell genblk1[18].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__18. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#21 Warning
Gated clock check  
Net genblk1[19].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__50_n_0 is a gated clock net sourced by a combinational pin genblk1[19].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__50/O, cell genblk1[19].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__50. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#22 Warning
Gated clock check  
Net genblk1[19].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__19_n_0 is a gated clock net sourced by a combinational pin genblk1[19].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__19/O, cell genblk1[19].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__19. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#23 Warning
Gated clock check  
Net genblk1[1].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__32_n_0 is a gated clock net sourced by a combinational pin genblk1[1].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__32/O, cell genblk1[1].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__32. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#24 Warning
Gated clock check  
Net genblk1[1].u_lstm_unit/u_tanh/data_out_reg[7]_i_2_n_0 is a gated clock net sourced by a combinational pin genblk1[1].u_lstm_unit/u_tanh/data_out_reg[7]_i_2/O, cell genblk1[1].u_lstm_unit/u_tanh/data_out_reg[7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#25 Warning
Gated clock check  
Net genblk1[20].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__51_n_0 is a gated clock net sourced by a combinational pin genblk1[20].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__51/O, cell genblk1[20].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__51. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#26 Warning
Gated clock check  
Net genblk1[20].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__20_n_0 is a gated clock net sourced by a combinational pin genblk1[20].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__20/O, cell genblk1[20].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__20. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#27 Warning
Gated clock check  
Net genblk1[21].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__52_n_0 is a gated clock net sourced by a combinational pin genblk1[21].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__52/O, cell genblk1[21].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__52. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#28 Warning
Gated clock check  
Net genblk1[21].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__21_n_0 is a gated clock net sourced by a combinational pin genblk1[21].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__21/O, cell genblk1[21].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__21. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#29 Warning
Gated clock check  
Net genblk1[22].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__53_n_0 is a gated clock net sourced by a combinational pin genblk1[22].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__53/O, cell genblk1[22].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__53. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#30 Warning
Gated clock check  
Net genblk1[22].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__22_n_0 is a gated clock net sourced by a combinational pin genblk1[22].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__22/O, cell genblk1[22].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__22. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#31 Warning
Gated clock check  
Net genblk1[23].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__54_n_0 is a gated clock net sourced by a combinational pin genblk1[23].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__54/O, cell genblk1[23].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__54. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#32 Warning
Gated clock check  
Net genblk1[23].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__23_n_0 is a gated clock net sourced by a combinational pin genblk1[23].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__23/O, cell genblk1[23].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__23. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#33 Warning
Gated clock check  
Net genblk1[24].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__55_n_0 is a gated clock net sourced by a combinational pin genblk1[24].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__55/O, cell genblk1[24].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__55. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#34 Warning
Gated clock check  
Net genblk1[24].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__24_n_0 is a gated clock net sourced by a combinational pin genblk1[24].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__24/O, cell genblk1[24].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__24. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#35 Warning
Gated clock check  
Net genblk1[25].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__56_n_0 is a gated clock net sourced by a combinational pin genblk1[25].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__56/O, cell genblk1[25].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__56. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#36 Warning
Gated clock check  
Net genblk1[25].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__25_n_0 is a gated clock net sourced by a combinational pin genblk1[25].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__25/O, cell genblk1[25].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__25. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#37 Warning
Gated clock check  
Net genblk1[26].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__57_n_0 is a gated clock net sourced by a combinational pin genblk1[26].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__57/O, cell genblk1[26].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__57. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#38 Warning
Gated clock check  
Net genblk1[26].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__26_n_0 is a gated clock net sourced by a combinational pin genblk1[26].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__26/O, cell genblk1[26].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__26. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#39 Warning
Gated clock check  
Net genblk1[27].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__58_n_0 is a gated clock net sourced by a combinational pin genblk1[27].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__58/O, cell genblk1[27].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__58. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#40 Warning
Gated clock check  
Net genblk1[27].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__27_n_0 is a gated clock net sourced by a combinational pin genblk1[27].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__27/O, cell genblk1[27].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__27. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#41 Warning
Gated clock check  
Net genblk1[28].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__59_n_0 is a gated clock net sourced by a combinational pin genblk1[28].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__59/O, cell genblk1[28].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__59. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#42 Warning
Gated clock check  
Net genblk1[28].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__28_n_0 is a gated clock net sourced by a combinational pin genblk1[28].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__28/O, cell genblk1[28].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__28. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#43 Warning
Gated clock check  
Net genblk1[29].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__60_n_0 is a gated clock net sourced by a combinational pin genblk1[29].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__60/O, cell genblk1[29].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__60. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#44 Warning
Gated clock check  
Net genblk1[29].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__29_n_0 is a gated clock net sourced by a combinational pin genblk1[29].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__29/O, cell genblk1[29].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__29. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#45 Warning
Gated clock check  
Net genblk1[2].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__33_n_0 is a gated clock net sourced by a combinational pin genblk1[2].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__33/O, cell genblk1[2].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__33. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#46 Warning
Gated clock check  
Net genblk1[2].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__4_n_0 is a gated clock net sourced by a combinational pin genblk1[2].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__4/O, cell genblk1[2].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#47 Warning
Gated clock check  
Net genblk1[30].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__61_n_0 is a gated clock net sourced by a combinational pin genblk1[30].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__61/O, cell genblk1[30].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__61. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#48 Warning
Gated clock check  
Net genblk1[30].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__30_n_0 is a gated clock net sourced by a combinational pin genblk1[30].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__30/O, cell genblk1[30].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__30. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#49 Warning
Gated clock check  
Net genblk1[31].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__62_n_0 is a gated clock net sourced by a combinational pin genblk1[31].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__62/O, cell genblk1[31].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__62. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#50 Warning
Gated clock check  
Net genblk1[31].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__2_n_0 is a gated clock net sourced by a combinational pin genblk1[31].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__2/O, cell genblk1[31].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#51 Warning
Gated clock check  
Net genblk1[3].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__34_n_0 is a gated clock net sourced by a combinational pin genblk1[3].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__34/O, cell genblk1[3].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__34. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#52 Warning
Gated clock check  
Net genblk1[3].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__5_n_0 is a gated clock net sourced by a combinational pin genblk1[3].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__5/O, cell genblk1[3].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#53 Warning
Gated clock check  
Net genblk1[4].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__35_n_0 is a gated clock net sourced by a combinational pin genblk1[4].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__35/O, cell genblk1[4].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__35. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#54 Warning
Gated clock check  
Net genblk1[4].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__6_n_0 is a gated clock net sourced by a combinational pin genblk1[4].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__6/O, cell genblk1[4].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#55 Warning
Gated clock check  
Net genblk1[5].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__36_n_0 is a gated clock net sourced by a combinational pin genblk1[5].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__36/O, cell genblk1[5].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__36. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#56 Warning
Gated clock check  
Net genblk1[5].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__7_n_0 is a gated clock net sourced by a combinational pin genblk1[5].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__7/O, cell genblk1[5].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#57 Warning
Gated clock check  
Net genblk1[6].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__37_n_0 is a gated clock net sourced by a combinational pin genblk1[6].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__37/O, cell genblk1[6].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__37. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#58 Warning
Gated clock check  
Net genblk1[6].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__8_n_0 is a gated clock net sourced by a combinational pin genblk1[6].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__8/O, cell genblk1[6].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#59 Warning
Gated clock check  
Net genblk1[7].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__38_n_0 is a gated clock net sourced by a combinational pin genblk1[7].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__38/O, cell genblk1[7].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__38. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#60 Warning
Gated clock check  
Net genblk1[7].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__0_n_0 is a gated clock net sourced by a combinational pin genblk1[7].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__0/O, cell genblk1[7].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#61 Warning
Gated clock check  
Net genblk1[8].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__39_n_0 is a gated clock net sourced by a combinational pin genblk1[8].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__39/O, cell genblk1[8].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__39. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#62 Warning
Gated clock check  
Net genblk1[8].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__9_n_0 is a gated clock net sourced by a combinational pin genblk1[8].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__9/O, cell genblk1[8].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__9. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#63 Warning
Gated clock check  
Net genblk1[9].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__40_n_0 is a gated clock net sourced by a combinational pin genblk1[9].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__40/O, cell genblk1[9].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_2__40. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#64 Warning
Gated clock check  
Net genblk1[9].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__1_n_0 is a gated clock net sourced by a combinational pin genblk1[9].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__1/O, cell genblk1[9].u_lstm_unit/u_tanh/data_out_reg[7]_i_2__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

ZPS7-1#1 Warning
PS7 block required  
The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
Related violations: <none>


