****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 50
        -report_by scenario
Design : vlsu_cam_top
Version: U-2022.12
Date   : Sun Jul 16 19:09:54 2023
****************************************
Information: Timer using 'PrimeTime Delay Calculation, SI, Timing Window Analysis'. (TIM-050)

  Startpoint: read_data_i[2] (input port clocked by clk_core)
  Endpoint: mdata_reg[0][4] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: I2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.04      0.04
  input external delay                             0.30      0.34 r
  read_data_i[2] (in)                              0.00      0.34 r
  asic_model_gen.memory_core/U3082/X (HDBSLT20_EN2_V2_0P5)
                                                   0.02      0.36 r
  asic_model_gen.memory_core/U754/X (HDBSLT20_ND4_MM_0P5)
                                                   0.04      0.40 f
  asic_model_gen.memory_core/U3089/X (HDBSLT20_NR4_1)
                                                   0.07      0.47 r
  asic_model_gen.memory_core/ctmTdsLR_4_700/X (HDBSLT20_ND2_MM_2)
                                                   0.09      0.56 f
  asic_model_gen.memory_core/ctmTdsLR_5_701/X (HDBSLT20_NR2_MM_1)
                                                   0.04      0.60 r
  U3676/X (HDBSLT20_ND2_MM_1)                      0.03      0.63 f
  U3066/X (HDBSLT20_INV_0P75)                      0.02      0.65 r
  U2851/X (HDBSLT20_ND2_MM_0P5)                    0.02      0.67 f
  U3804/X (HDBSLT20_ND3_0P75)                      0.01      0.69 r
  U3806/X (HDBSLT20_NR3_0P75)                      0.02      0.71 f
  U3881/X (HDBSLT20_NR2_MM_1)                      0.02      0.72 r
  U3882/X (HDBSLT20_NR2_1)                         0.02      0.74 f
  U4257/X (HDBSLT20_ND2_1P5)                       0.01      0.75 r
  U4275/X (HDBSLT20_ND4B_2)                        0.02      0.77 r
  U4276/X (HDBSLT20_ND2B_V1_1)                     0.01      0.78 f
  U4277/X (HDBSLT20_ND2_MM_1)                      0.01      0.79 r
  U2448/X (HDBSLT20_ND2_MM_1)                      0.01      0.80 f
  U2435/X (HDBSLT20_ND2_MM_1)                      0.01      0.81 r
  U2430/X (HDBSLT20_ND2_MM_1)                      0.01      0.82 f
  U2423/X (HDBSLT20_ND2_MM_1)                      0.01      0.83 r
  U2419/X (HDBSLT20_ND2_MM_1)                      0.01      0.84 f
  U2416/X (HDBSLT20_ND2_1)                         0.01      0.85 r
  U2413/X (HDBSLT20_ND2_MM_1)                      0.01      0.85 f
  U2407/X (HDBSLT20_ND2_MM_1)                      0.01      0.86 r
  U2403/X (HDBSLT20_ND2_MM_1)                      0.01      0.87 f
  U2394/X (HDBSLT20_ND2_MM_1)                      0.01      0.88 r
  U2388/X (HDBSLT20_ND2_MM_1)                      0.01      0.89 f
  U2385/X (HDBSLT20_ND2_MM_1)                      0.01      0.90 r
  U2380/X (HDBSLT20_ND2_MM_1)                      0.01      0.91 f
  U2378/X (HDBSLT20_ND2_1)                         0.01      0.92 r
  U2376/X (HDBSLT20_ND2_MM_1)                      0.01      0.93 f
  U2374/X (HDBSLT20_ND2_1)                         0.01      0.94 r
  U2370/X (HDBSLT20_ND2_1)                         0.01      0.95 f
  U2367/X (HDBSLT20_ND2_MM_0P75)                   0.01      0.95 r
  U2364/X (HDBSLT20_ND2_MM_1)                      0.01      0.96 f
  U2362/X (HDBSLT20_ND2_MM_1)                      0.01      0.97 r
  U2360/X (HDBSLT20_ND2_0P75)                      0.01      0.98 f
  U2359/X (HDBSLT20_ND2_MM_1)                      0.01      0.99 r
  U2357/X (HDBSLT20_ND2_MM_1)                      0.01      1.00 f
  U2354/X (HDBSLT20_ND2_MM_1)                      0.01      1.01 r
  U2353/X (HDBSLT20_ND2_MM_1)                      0.01      1.02 f
  U2352/X (HDBSLT20_ND2_MM_2)                      0.01      1.03 r
  U2351/X (HDBSLT20_ND2_MM_3)                      0.01      1.04 f
  U4278/X (HDBSLT20_ND2_MM_3)                      0.01      1.05 r
  U4297/CO (HDBSLT20_ADDF_V1_2)                    0.02      1.08 r
  intadd_0/U3/CO (HDBSLT20_ADDF_V1_2)              0.02      1.10 r
  intadd_0/U2/CO (HDBSLT20_ADDF_V1_1)              0.02      1.13 r
  U4309/X (HDBSLT20_EN2_V2_1)                      0.02      1.15 r
  U2346/X (HDBSLT20_EN2_V2_1)                      0.01      1.16 f
  U4310/X (HDBSLT20_NR2_MM_1)                      0.01      1.17 r
  mdata_reg[0][4]/D (HDBSLT20_FDPRBQ_V2_1)         0.00      1.17 r
  data arrival time                                          1.17

  clock clk_core (rise edge)                       1.00      1.00
  clock network delay (propagated)                 0.21      1.21
  mdata_reg[0][4]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      1.21 r
  clock uncertainty                               -0.03      1.18
  library setup time                              -0.01      1.17
  data required time                                         1.17
  ------------------------------------------------------------------------
  data required time                                         1.17
  data arrival time                                         -1.17
  ------------------------------------------------------------------------
  slack (MET)                                                0.00



  Startpoint: read_data_i[91] (input port clocked by clk_core)
  Endpoint: mdata_reg[1][4] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: I2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.04      0.04
  input external delay                             0.30      0.34 r
  read_data_i[91] (in)                             0.00      0.34 r
  asic_model_gen.memory_core/U4708/X (HDBSLT20_EN2_V2_0P5)
                                                   0.07      0.41 r
  asic_model_gen.memory_core/U1127/X (HDBSLT20_ND4_0P5)
                                                   0.05      0.45 f
  asic_model_gen.memory_core/U4718/X (HDBSLT20_NR4_0P5)
                                                   0.07      0.52 r
  asic_model_gen.memory_core/U227/X (HDBSLT20_ND4_MM_1)
                                                   0.06      0.58 f
  asic_model_gen.memory_core/U119/X (HDBSLT20_NR4_0P5)
                                                   0.04      0.62 r
  U3232/X (HDBSLT20_ND2_0P75)                      0.06      0.68 f
  U3274/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.70 r
  U2918/X (HDBSLT20_NR4_0P5)                       0.02      0.72 f
  U3276/X (HDBSLT20_ND2_0P75)                      0.02      0.74 r
  U2666/X (HDBSLT20_MUXI2_MM_0P5)                  0.03      0.77 f
  U3306/X (HDBSLT20_MUXI2_MM_0P5)                  0.02      0.79 r
  U3341/X (HDBSLT20_NR2_2)                         0.01      0.80 f
  U3432/X (HDBSLT20_ND2_MM_1)                      0.01      0.81 r
  U3535/X (HDBSLT20_NR3_0P75)                      0.01      0.82 f
  U3562/X (HDBSLT20_ND2_MM_2)                      0.01      0.83 r
  U2434/X (HDBSLT20_NR2_2)                         0.01      0.84 f
  U2336/X (HDBSLT20_ND2B_2)                        0.01      0.85 r
  U2422/X (HDBSLT20_NR2_2)                         0.01      0.86 f
  U3579/X (HDBSLT20_ND2_1)                         0.01      0.87 r
  U2332/X (HDBSLT20_OR2_2)                         0.02      0.88 r
  U2331/X (HDBSLT20_NR2B_2)                        0.01      0.89 f
  U3585/X (HDBSLT20_ND2_1P5)                       0.01      0.90 r
  U3587/X (HDBSLT20_NR2_1)                         0.01      0.91 f
  U2330/X (HDBSLT20_AN2_1P5)                       0.01      0.92 f
  U2390/X (HDBSLT20_ND2_1P5)                       0.01      0.93 r
  U2383/X (HDBSLT20_OR4B_2)                        0.02      0.95 r
  U3207/X (HDBSLT20_NR2_1)                         0.01      0.96 f
  U3591/X (HDBSLT20_ND2_1P5)                       0.01      0.96 r
  U3592/X (HDBSLT20_NR2_1)                         0.01      0.97 f
  U2373/X (HDBSLT20_NR2B_V1_1)                     0.01      0.99 f
  U3593/X (HDBSLT20_NR3_0P75)                      0.01      1.00 r
  U2365/X (HDBSLT20_ND3_1)                         0.02      1.02 f
  U2329/X (HDBSLT20_ND2_1P5)                       0.01      1.03 r
  U2328/X (HDBSLT20_INV_2)                         0.01      1.05 f
  U2327/X (HDBSLT20_MAJI3_3)                       0.01      1.06 r
  U2358/CO (HDBSLT20_ADDF_V1_1)                    0.03      1.09 r
  U3208/CO (HDBSLT20_ADDF_V1_1)                    0.03      1.12 r
  U2355/X (HDBSLT20_EO2_V2_1)                      0.02      1.14 r
  U3601/X (HDBSLT20_EN2_V2_1)                      0.01      1.15 f
  U3603/X (HDBSLT20_NR2_MM_0P5)                    0.01      1.16 r
  mdata_reg[1][4]/D (HDBSLT20_FDPRBQ_V2_1)         0.00      1.16 r
  data arrival time                                          1.16

  clock clk_core (rise edge)                       1.00      1.00
  clock network delay (propagated)                 0.20      1.20
  mdata_reg[1][4]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      1.20 r
  clock uncertainty                               -0.03      1.17
  library setup time                              -0.01      1.17
  data required time                                         1.17
  ------------------------------------------------------------------------
  data required time                                         1.17
  data arrival time                                         -1.16
  ------------------------------------------------------------------------
  slack (MET)                                                0.00



  Startpoint: read_data_i[117] (input port clocked by clk_core)
  Endpoint: mdata_reg[2][4] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: I2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.04      0.04
  input external delay                             0.30      0.34 r
  read_data_i[117] (in)                            0.00      0.34 r
  asic_model_gen.memory_core/U2056/X (HDBSLT20_EN2_V2_0P5)
                                                   0.04      0.38 r
  asic_model_gen.memory_core/U759/X (HDBSLT20_ND4_MM_0P5)
                                                   0.05      0.42 f
  asic_model_gen.memory_core/U2058/X (HDBSLT20_NR4_0P5)
                                                   0.06      0.49 r
  asic_model_gen.memory_core/U90/X (HDBSLT20_ND4_MM_1)
                                                   0.06      0.54 f
  asic_model_gen.memory_core/U62/X (HDBSLT20_NR4_1)
                                                   0.07      0.62 r
  U3890/X (HDBSLT20_ND2_MM_0P75)                   0.07      0.68 f
  U4141/X (HDBSLT20_NR2_MM_0P75)                   0.02      0.70 r
  U4144/X (HDBSLT20_NR4_0P5)                       0.03      0.73 f
  U4145/X (HDBSLT20_ND2_0P75)                      0.02      0.75 r
  U2668/X (HDBSLT20_MUXI2_MM_1)                    0.03      0.77 f
  U2620/X (HDBSLT20_MUX2_0P5)                      0.03      0.80 f
  U4176/X (HDBSLT20_ND2_MM_0P5)                    0.01      0.81 r
  U4228/X (HDBSLT20_OR2_2)                         0.01      0.83 r
  U4230/X (HDBSLT20_NR3_0P75)                      0.01      0.84 f
  U4231/X (HDBSLT20_ND2_1P5)                       0.01      0.85 r
  U4232/X (HDBSLT20_NR2_2)                         0.01      0.86 f
  U2335/X (HDBSLT20_ND2B_2)                        0.01      0.87 r
  U2334/X (HDBSLT20_NR2_MM_1P5)                    0.01      0.87 f
  U2420/X (HDBSLT20_ND2_0P75)                      0.01      0.88 r
  U2414/X (HDBSLT20_OR2_1P5)                       0.02      0.90 r
  ctmTdsLR_2_685/X (HDBSLT20_AN3B_2)               0.01      0.91 f
  U4237/X (HDBSLT20_ND2_1P5)                       0.01      0.92 r
  U4238/X (HDBSLT20_NR2_1)                         0.01      0.93 f
  U2398/X (HDBSLT20_AN2_2)                         0.01      0.94 f
  U3206/X (HDBSLT20_ND2_1P5)                       0.01      0.95 r
  U4239/X (HDBSLT20_OR4B_2)                        0.02      0.97 r
  U4240/X (HDBSLT20_NR2_1)                         0.01      0.98 f
  U4242/X (HDBSLT20_ND2_1P5)                       0.01      0.98 r
  U4243/X (HDBSLT20_NR2_1)                         0.01      0.99 f
  U2372/X (HDBSLT20_NR2B_V1_1)                     0.01      1.01 f
  U4249/X (HDBSLT20_NR4_2)                         0.02      1.03 r
  U2366/X (HDBSLT20_NR2_2)                         0.01      1.04 f
  U4281/X (HDBSLT20_MAJI3_1)                       0.02      1.06 r
  U4291/CO (HDBSLT20_ADDF_V1_2)                    0.03      1.09 r
  U2361/CO (HDBSLT20_ADDF_V1_2)                    0.02      1.12 r
  U4299/X (HDBSLT20_EO2_V2_1)                      0.02      1.14 r
  U2356/X (HDBSLT20_EN2_V2_1)                      0.01      1.15 f
  U4300/X (HDBSLT20_NR2_MM_0P5)                    0.01      1.16 r
  mdata_reg[2][4]/D (HDBSLT20_FDPRBQ_V2_1)         0.00      1.16 r
  data arrival time                                          1.16

  clock clk_core (rise edge)                       1.00      1.00
  clock network delay (propagated)                 0.20      1.20
  mdata_reg[2][4]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      1.20 r
  clock uncertainty                               -0.03      1.17
  library setup time                              -0.01      1.17
  data required time                                         1.17
  ------------------------------------------------------------------------
  data required time                                         1.17
  data arrival time                                         -1.16
  ------------------------------------------------------------------------
  slack (MET)                                                0.00



  Startpoint: read_data_i[117] (input port clocked by clk_core)
  Endpoint: mdata_reg[2][3] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: I2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.04      0.04
  input external delay                             0.30      0.34 r
  read_data_i[117] (in)                            0.00      0.34 r
  asic_model_gen.memory_core/U2056/X (HDBSLT20_EN2_V2_0P5)
                                                   0.04      0.38 r
  asic_model_gen.memory_core/U759/X (HDBSLT20_ND4_MM_0P5)
                                                   0.05      0.42 f
  asic_model_gen.memory_core/U2058/X (HDBSLT20_NR4_0P5)
                                                   0.06      0.49 r
  asic_model_gen.memory_core/U90/X (HDBSLT20_ND4_MM_1)
                                                   0.06      0.54 f
  asic_model_gen.memory_core/U62/X (HDBSLT20_NR4_1)
                                                   0.07      0.62 r
  U3890/X (HDBSLT20_ND2_MM_0P75)                   0.07      0.68 f
  U4141/X (HDBSLT20_NR2_MM_0P75)                   0.02      0.70 r
  U4144/X (HDBSLT20_NR4_0P5)                       0.03      0.73 f
  U4145/X (HDBSLT20_ND2_0P75)                      0.02      0.75 r
  U2668/X (HDBSLT20_MUXI2_MM_1)                    0.03      0.77 f
  U2620/X (HDBSLT20_MUX2_0P5)                      0.03      0.80 f
  U4176/X (HDBSLT20_ND2_MM_0P5)                    0.01      0.81 r
  U4228/X (HDBSLT20_OR2_2)                         0.01      0.83 r
  U4230/X (HDBSLT20_NR3_0P75)                      0.01      0.84 f
  U4231/X (HDBSLT20_ND2_1P5)                       0.01      0.85 r
  U4232/X (HDBSLT20_NR2_2)                         0.01      0.86 f
  U2335/X (HDBSLT20_ND2B_2)                        0.01      0.87 r
  U2334/X (HDBSLT20_NR2_MM_1P5)                    0.01      0.87 f
  U2420/X (HDBSLT20_ND2_0P75)                      0.01      0.88 r
  U2414/X (HDBSLT20_OR2_1P5)                       0.02      0.90 r
  ctmTdsLR_2_685/X (HDBSLT20_AN3B_2)               0.01      0.91 f
  U4237/X (HDBSLT20_ND2_1P5)                       0.01      0.92 r
  U4238/X (HDBSLT20_NR2_1)                         0.01      0.93 f
  U2398/X (HDBSLT20_AN2_2)                         0.01      0.94 f
  U3206/X (HDBSLT20_ND2_1P5)                       0.01      0.95 r
  U4239/X (HDBSLT20_OR4B_2)                        0.02      0.97 r
  U4240/X (HDBSLT20_NR2_1)                         0.01      0.98 f
  U4242/X (HDBSLT20_ND2_1P5)                       0.01      0.98 r
  U4243/X (HDBSLT20_NR2_1)                         0.01      0.99 f
  U2372/X (HDBSLT20_NR2B_V1_1)                     0.01      1.01 f
  U4249/X (HDBSLT20_NR4_2)                         0.02      1.03 r
  U2366/X (HDBSLT20_NR2_2)                         0.01      1.04 f
  U4281/X (HDBSLT20_MAJI3_1)                       0.02      1.06 r
  U4291/CO (HDBSLT20_ADDF_V1_2)                    0.03      1.09 r
  U2361/S (HDBSLT20_ADDF_V1_2)                     0.04      1.13 f
  U4294/X (HDBSLT20_NR2_MM_0P5)                    0.01      1.14 r
  mdata_reg[2][3]/D (HDBSLT20_FDPRBQ_V2_1)         0.00      1.14 r
  data arrival time                                          1.14

  clock clk_core (rise edge)                       1.00      1.00
  clock network delay (propagated)                 0.20      1.20
  mdata_reg[2][3]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      1.20 r
  clock uncertainty                               -0.03      1.17
  library setup time                              -0.01      1.17
  data required time                                         1.17
  ------------------------------------------------------------------------
  data required time                                         1.17
  data arrival time                                         -1.14
  ------------------------------------------------------------------------
  slack (MET)                                                0.02



  Startpoint: read_data_i[91] (input port clocked by clk_core)
  Endpoint: mdata_reg[1][2] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: I2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.04      0.04
  input external delay                             0.30      0.34 r
  read_data_i[91] (in)                             0.00      0.34 r
  asic_model_gen.memory_core/U4708/X (HDBSLT20_EN2_V2_0P5)
                                                   0.07      0.41 r
  asic_model_gen.memory_core/U1127/X (HDBSLT20_ND4_0P5)
                                                   0.05      0.45 f
  asic_model_gen.memory_core/U4718/X (HDBSLT20_NR4_0P5)
                                                   0.07      0.52 r
  asic_model_gen.memory_core/U227/X (HDBSLT20_ND4_MM_1)
                                                   0.06      0.58 f
  asic_model_gen.memory_core/U119/X (HDBSLT20_NR4_0P5)
                                                   0.04      0.62 r
  U3232/X (HDBSLT20_ND2_0P75)                      0.06      0.68 f
  U3274/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.70 r
  U2918/X (HDBSLT20_NR4_0P5)                       0.02      0.72 f
  U3276/X (HDBSLT20_ND2_0P75)                      0.02      0.74 r
  U2666/X (HDBSLT20_MUXI2_MM_0P5)                  0.03      0.77 f
  U3306/X (HDBSLT20_MUXI2_MM_0P5)                  0.02      0.79 r
  U3341/X (HDBSLT20_NR2_2)                         0.01      0.80 f
  U3432/X (HDBSLT20_ND2_MM_1)                      0.01      0.81 r
  U3535/X (HDBSLT20_NR3_0P75)                      0.01      0.82 f
  U3562/X (HDBSLT20_ND2_MM_2)                      0.01      0.83 r
  U2434/X (HDBSLT20_NR2_2)                         0.01      0.84 f
  U2336/X (HDBSLT20_ND2B_2)                        0.01      0.85 r
  U2422/X (HDBSLT20_NR2_2)                         0.01      0.86 f
  U3579/X (HDBSLT20_ND2_1)                         0.01      0.87 r
  U2332/X (HDBSLT20_OR2_2)                         0.02      0.88 r
  U2331/X (HDBSLT20_NR2B_2)                        0.01      0.89 f
  U3585/X (HDBSLT20_ND2_1P5)                       0.01      0.90 r
  U3587/X (HDBSLT20_NR2_1)                         0.01      0.91 f
  U2330/X (HDBSLT20_AN2_1P5)                       0.01      0.92 f
  U2390/X (HDBSLT20_ND2_1P5)                       0.01      0.93 r
  U2383/X (HDBSLT20_OR4B_2)                        0.02      0.95 r
  U3207/X (HDBSLT20_NR2_1)                         0.01      0.96 f
  U3591/X (HDBSLT20_ND2_1P5)                       0.01      0.96 r
  U3592/X (HDBSLT20_NR2_1)                         0.01      0.97 f
  U2373/X (HDBSLT20_NR2B_V1_1)                     0.01      0.99 f
  U3593/X (HDBSLT20_NR3_0P75)                      0.01      1.00 r
  U2365/X (HDBSLT20_ND3_1)                         0.02      1.02 f
  U2329/X (HDBSLT20_ND2_1P5)                       0.01      1.03 r
  U2328/X (HDBSLT20_INV_2)                         0.01      1.05 f
  U2327/X (HDBSLT20_MAJI3_3)                       0.01      1.06 r
  U2358/S (HDBSLT20_ADDF_V1_1)                     0.04      1.10 f
  U4289/X (HDBSLT20_NR2_MM_0P5)                    0.01      1.11 r
  mdata_reg[1][2]/D (HDBSLT20_FDPRBQ_V2_1)         0.00      1.11 r
  data arrival time                                          1.11

  clock clk_core (rise edge)                       1.00      1.00
  clock network delay (propagated)                 0.17      1.17
  mdata_reg[1][2]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      1.17 r
  clock uncertainty                               -0.03      1.14
  library setup time                              -0.01      1.14
  data required time                                         1.14
  ------------------------------------------------------------------------
  data required time                                         1.14
  data arrival time                                         -1.11
  ------------------------------------------------------------------------
  slack (MET)                                                0.02



  Startpoint: read_data_i[2] (input port clocked by clk_core)
  Endpoint: mdata_reg[0][3] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: I2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.04      0.04
  input external delay                             0.30      0.34 r
  read_data_i[2] (in)                              0.00      0.34 r
  asic_model_gen.memory_core/U3082/X (HDBSLT20_EN2_V2_0P5)
                                                   0.02      0.36 r
  asic_model_gen.memory_core/U754/X (HDBSLT20_ND4_MM_0P5)
                                                   0.04      0.40 f
  asic_model_gen.memory_core/U3089/X (HDBSLT20_NR4_1)
                                                   0.07      0.47 r
  asic_model_gen.memory_core/ctmTdsLR_4_700/X (HDBSLT20_ND2_MM_2)
                                                   0.09      0.56 f
  asic_model_gen.memory_core/ctmTdsLR_5_701/X (HDBSLT20_NR2_MM_1)
                                                   0.04      0.60 r
  U3676/X (HDBSLT20_ND2_MM_1)                      0.03      0.63 f
  U3066/X (HDBSLT20_INV_0P75)                      0.02      0.65 r
  U2851/X (HDBSLT20_ND2_MM_0P5)                    0.02      0.67 f
  U3804/X (HDBSLT20_ND3_0P75)                      0.01      0.69 r
  U3806/X (HDBSLT20_NR3_0P75)                      0.02      0.71 f
  U3881/X (HDBSLT20_NR2_MM_1)                      0.02      0.72 r
  U3882/X (HDBSLT20_NR2_1)                         0.02      0.74 f
  U4257/X (HDBSLT20_ND2_1P5)                       0.01      0.75 r
  U4275/X (HDBSLT20_ND4B_2)                        0.02      0.77 r
  U4276/X (HDBSLT20_ND2B_V1_1)                     0.01      0.78 f
  U4277/X (HDBSLT20_ND2_MM_1)                      0.01      0.79 r
  U2448/X (HDBSLT20_ND2_MM_1)                      0.01      0.80 f
  U2435/X (HDBSLT20_ND2_MM_1)                      0.01      0.81 r
  U2430/X (HDBSLT20_ND2_MM_1)                      0.01      0.82 f
  U2423/X (HDBSLT20_ND2_MM_1)                      0.01      0.83 r
  U2419/X (HDBSLT20_ND2_MM_1)                      0.01      0.84 f
  U2416/X (HDBSLT20_ND2_1)                         0.01      0.85 r
  U2413/X (HDBSLT20_ND2_MM_1)                      0.01      0.85 f
  U2407/X (HDBSLT20_ND2_MM_1)                      0.01      0.86 r
  U2403/X (HDBSLT20_ND2_MM_1)                      0.01      0.87 f
  U2394/X (HDBSLT20_ND2_MM_1)                      0.01      0.88 r
  U2388/X (HDBSLT20_ND2_MM_1)                      0.01      0.89 f
  U2385/X (HDBSLT20_ND2_MM_1)                      0.01      0.90 r
  U2380/X (HDBSLT20_ND2_MM_1)                      0.01      0.91 f
  U2378/X (HDBSLT20_ND2_1)                         0.01      0.92 r
  U2376/X (HDBSLT20_ND2_MM_1)                      0.01      0.93 f
  U2374/X (HDBSLT20_ND2_1)                         0.01      0.94 r
  U2370/X (HDBSLT20_ND2_1)                         0.01      0.95 f
  U2367/X (HDBSLT20_ND2_MM_0P75)                   0.01      0.95 r
  U2364/X (HDBSLT20_ND2_MM_1)                      0.01      0.96 f
  U2362/X (HDBSLT20_ND2_MM_1)                      0.01      0.97 r
  U2360/X (HDBSLT20_ND2_0P75)                      0.01      0.98 f
  U2359/X (HDBSLT20_ND2_MM_1)                      0.01      0.99 r
  U2357/X (HDBSLT20_ND2_MM_1)                      0.01      1.00 f
  U2354/X (HDBSLT20_ND2_MM_1)                      0.01      1.01 r
  U2353/X (HDBSLT20_ND2_MM_1)                      0.01      1.02 f
  U2352/X (HDBSLT20_ND2_MM_2)                      0.01      1.03 r
  U2351/X (HDBSLT20_ND2_MM_3)                      0.01      1.04 f
  U4278/X (HDBSLT20_ND2_MM_3)                      0.01      1.05 r
  U4297/CO (HDBSLT20_ADDF_V1_2)                    0.02      1.08 r
  intadd_0/U3/CO (HDBSLT20_ADDF_V1_2)              0.02      1.10 r
  intadd_0/U2/S (HDBSLT20_ADDF_V1_1)               0.03      1.14 f
  U4290/X (HDBSLT20_NR2_MM_0P5)                    0.01      1.15 r
  mdata_reg[0][3]/D (HDBSLT20_FDPRBQ_V2_1)         0.00      1.15 r
  data arrival time                                          1.15

  clock clk_core (rise edge)                       1.00      1.00
  clock network delay (propagated)                 0.21      1.21
  mdata_reg[0][3]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      1.21 r
  clock uncertainty                               -0.03      1.18
  library setup time                              -0.01      1.17
  data required time                                         1.17
  ------------------------------------------------------------------------
  data required time                                         1.17
  data arrival time                                         -1.15
  ------------------------------------------------------------------------
  slack (MET)                                                0.03



  Startpoint: read_data_i[91] (input port clocked by clk_core)
  Endpoint: mdata_reg[1][3] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: I2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.04      0.04
  input external delay                             0.30      0.34 r
  read_data_i[91] (in)                             0.00      0.34 r
  asic_model_gen.memory_core/U4708/X (HDBSLT20_EN2_V2_0P5)
                                                   0.07      0.41 r
  asic_model_gen.memory_core/U1127/X (HDBSLT20_ND4_0P5)
                                                   0.05      0.45 f
  asic_model_gen.memory_core/U4718/X (HDBSLT20_NR4_0P5)
                                                   0.07      0.52 r
  asic_model_gen.memory_core/U227/X (HDBSLT20_ND4_MM_1)
                                                   0.06      0.58 f
  asic_model_gen.memory_core/U119/X (HDBSLT20_NR4_0P5)
                                                   0.04      0.62 r
  U3232/X (HDBSLT20_ND2_0P75)                      0.06      0.68 f
  U3274/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.70 r
  U2918/X (HDBSLT20_NR4_0P5)                       0.02      0.72 f
  U3276/X (HDBSLT20_ND2_0P75)                      0.02      0.74 r
  U2666/X (HDBSLT20_MUXI2_MM_0P5)                  0.03      0.77 f
  U3306/X (HDBSLT20_MUXI2_MM_0P5)                  0.02      0.79 r
  U3341/X (HDBSLT20_NR2_2)                         0.01      0.80 f
  U3432/X (HDBSLT20_ND2_MM_1)                      0.01      0.81 r
  U3535/X (HDBSLT20_NR3_0P75)                      0.01      0.82 f
  U3562/X (HDBSLT20_ND2_MM_2)                      0.01      0.83 r
  U2434/X (HDBSLT20_NR2_2)                         0.01      0.84 f
  U2336/X (HDBSLT20_ND2B_2)                        0.01      0.85 r
  U2422/X (HDBSLT20_NR2_2)                         0.01      0.86 f
  U3579/X (HDBSLT20_ND2_1)                         0.01      0.87 r
  U2332/X (HDBSLT20_OR2_2)                         0.02      0.88 r
  U2331/X (HDBSLT20_NR2B_2)                        0.01      0.89 f
  U3585/X (HDBSLT20_ND2_1P5)                       0.01      0.90 r
  U3587/X (HDBSLT20_NR2_1)                         0.01      0.91 f
  U2330/X (HDBSLT20_AN2_1P5)                       0.01      0.92 f
  U2390/X (HDBSLT20_ND2_1P5)                       0.01      0.93 r
  U2383/X (HDBSLT20_OR4B_2)                        0.02      0.95 r
  U3207/X (HDBSLT20_NR2_1)                         0.01      0.96 f
  U3591/X (HDBSLT20_ND2_1P5)                       0.01      0.96 r
  U3592/X (HDBSLT20_NR2_1)                         0.01      0.97 f
  U2373/X (HDBSLT20_NR2B_V1_1)                     0.01      0.99 f
  U3593/X (HDBSLT20_NR3_0P75)                      0.01      1.00 r
  U2365/X (HDBSLT20_ND3_1)                         0.02      1.02 f
  U2329/X (HDBSLT20_ND2_1P5)                       0.01      1.03 r
  U2328/X (HDBSLT20_INV_2)                         0.01      1.05 f
  U2327/X (HDBSLT20_MAJI3_3)                       0.01      1.06 r
  U2358/CO (HDBSLT20_ADDF_V1_1)                    0.03      1.09 r
  U3208/S (HDBSLT20_ADDF_V1_1)                     0.04      1.13 f
  U4295/X (HDBSLT20_NR2_MM_0P5)                    0.01      1.15 r
  mdata_reg[1][3]/D (HDBSLT20_FDPRBQ_V2_1)         0.00      1.15 r
  data arrival time                                          1.15

  clock clk_core (rise edge)                       1.00      1.00
  clock network delay (propagated)                 0.21      1.21
  mdata_reg[1][3]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      1.21 r
  clock uncertainty                               -0.03      1.18
  library setup time                              -0.01      1.17
  data required time                                         1.17
  ------------------------------------------------------------------------
  data required time                                         1.17
  data arrival time                                         -1.15
  ------------------------------------------------------------------------
  slack (MET)                                                0.03



  Startpoint: read_data_i[117] (input port clocked by clk_core)
  Endpoint: mdata_reg[2][1] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: I2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.04      0.04
  input external delay                             0.30      0.34 r
  read_data_i[117] (in)                            0.00      0.34 r
  asic_model_gen.memory_core/U2056/X (HDBSLT20_EN2_V2_0P5)
                                                   0.04      0.38 r
  asic_model_gen.memory_core/U759/X (HDBSLT20_ND4_MM_0P5)
                                                   0.05      0.42 f
  asic_model_gen.memory_core/U2058/X (HDBSLT20_NR4_0P5)
                                                   0.06      0.49 r
  asic_model_gen.memory_core/U90/X (HDBSLT20_ND4_MM_1)
                                                   0.06      0.54 f
  asic_model_gen.memory_core/U62/X (HDBSLT20_NR4_1)
                                                   0.07      0.62 r
  U3890/X (HDBSLT20_ND2_MM_0P75)                   0.07      0.68 f
  U4141/X (HDBSLT20_NR2_MM_0P75)                   0.02      0.70 r
  U4144/X (HDBSLT20_NR4_0P5)                       0.03      0.73 f
  U4145/X (HDBSLT20_ND2_0P75)                      0.02      0.75 r
  U2668/X (HDBSLT20_MUXI2_MM_1)                    0.03      0.77 f
  U2620/X (HDBSLT20_MUX2_0P5)                      0.03      0.80 f
  U4176/X (HDBSLT20_ND2_MM_0P5)                    0.01      0.81 r
  U4228/X (HDBSLT20_OR2_2)                         0.01      0.83 r
  U4230/X (HDBSLT20_NR3_0P75)                      0.01      0.84 f
  U4231/X (HDBSLT20_ND2_1P5)                       0.01      0.85 r
  U4232/X (HDBSLT20_NR2_2)                         0.01      0.86 f
  U2335/X (HDBSLT20_ND2B_2)                        0.01      0.87 r
  U2334/X (HDBSLT20_NR2_MM_1P5)                    0.01      0.87 f
  U2420/X (HDBSLT20_ND2_0P75)                      0.01      0.88 r
  U2414/X (HDBSLT20_OR2_1P5)                       0.02      0.90 r
  ctmTdsLR_2_685/X (HDBSLT20_AN3B_2)               0.01      0.91 f
  U4237/X (HDBSLT20_ND2_1P5)                       0.01      0.92 r
  U4238/X (HDBSLT20_NR2_1)                         0.01      0.93 f
  U2398/X (HDBSLT20_AN2_2)                         0.01      0.94 f
  U3206/X (HDBSLT20_ND2_1P5)                       0.01      0.95 r
  U4239/X (HDBSLT20_OR4B_2)                        0.02      0.97 r
  U4240/X (HDBSLT20_NR2_1)                         0.01      0.98 f
  U4242/X (HDBSLT20_ND2_1P5)                       0.01      0.98 r
  U4243/X (HDBSLT20_NR2_1)                         0.01      0.99 f
  U2372/X (HDBSLT20_NR2B_V1_1)                     0.01      1.01 f
  U4249/X (HDBSLT20_NR4_2)                         0.02      1.03 r
  U2366/X (HDBSLT20_NR2_2)                         0.01      1.04 f
  U4250/X (HDBSLT20_EN2_V2_0P5)                    0.03      1.07 f
  U4251/X (HDBSLT20_EN2_V2_0P5)                    0.02      1.09 f
  U4253/X (HDBSLT20_NR2_MM_0P5)                    0.01      1.10 r
  mdata_reg[2][1]/D (HDBSLT20_FDPRBQ_V2_1)         0.00      1.11 r
  data arrival time                                          1.11

  clock clk_core (rise edge)                       1.00      1.00
  clock network delay (propagated)                 0.17      1.17
  mdata_reg[2][1]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      1.17 r
  clock uncertainty                               -0.03      1.14
  library setup time                              -0.01      1.14
  data required time                                         1.14
  ------------------------------------------------------------------------
  data required time                                         1.14
  data arrival time                                         -1.11
  ------------------------------------------------------------------------
  slack (MET)                                                0.03



  Startpoint: read_data_i[2] (input port clocked by clk_core)
  Endpoint: mdata_reg[0][2] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: I2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.04      0.04
  input external delay                             0.30      0.34 r
  read_data_i[2] (in)                              0.00      0.34 r
  asic_model_gen.memory_core/U3082/X (HDBSLT20_EN2_V2_0P5)
                                                   0.02      0.36 r
  asic_model_gen.memory_core/U754/X (HDBSLT20_ND4_MM_0P5)
                                                   0.04      0.40 f
  asic_model_gen.memory_core/U3089/X (HDBSLT20_NR4_1)
                                                   0.07      0.47 r
  asic_model_gen.memory_core/ctmTdsLR_4_700/X (HDBSLT20_ND2_MM_2)
                                                   0.09      0.56 f
  asic_model_gen.memory_core/ctmTdsLR_5_701/X (HDBSLT20_NR2_MM_1)
                                                   0.04      0.60 r
  U3676/X (HDBSLT20_ND2_MM_1)                      0.03      0.63 f
  U3066/X (HDBSLT20_INV_0P75)                      0.02      0.65 r
  U2851/X (HDBSLT20_ND2_MM_0P5)                    0.02      0.67 f
  U3804/X (HDBSLT20_ND3_0P75)                      0.01      0.69 r
  U3806/X (HDBSLT20_NR3_0P75)                      0.02      0.71 f
  U3881/X (HDBSLT20_NR2_MM_1)                      0.02      0.72 r
  U3882/X (HDBSLT20_NR2_1)                         0.02      0.74 f
  U4257/X (HDBSLT20_ND2_1P5)                       0.01      0.75 r
  U4275/X (HDBSLT20_ND4B_2)                        0.02      0.77 r
  U4276/X (HDBSLT20_ND2B_V1_1)                     0.01      0.78 f
  U4277/X (HDBSLT20_ND2_MM_1)                      0.01      0.79 r
  U2448/X (HDBSLT20_ND2_MM_1)                      0.01      0.80 f
  U2435/X (HDBSLT20_ND2_MM_1)                      0.01      0.81 r
  U2430/X (HDBSLT20_ND2_MM_1)                      0.01      0.82 f
  U2423/X (HDBSLT20_ND2_MM_1)                      0.01      0.83 r
  U2419/X (HDBSLT20_ND2_MM_1)                      0.01      0.84 f
  U2416/X (HDBSLT20_ND2_1)                         0.01      0.85 r
  U2413/X (HDBSLT20_ND2_MM_1)                      0.01      0.85 f
  U2407/X (HDBSLT20_ND2_MM_1)                      0.01      0.86 r
  U2403/X (HDBSLT20_ND2_MM_1)                      0.01      0.87 f
  U2394/X (HDBSLT20_ND2_MM_1)                      0.01      0.88 r
  U2388/X (HDBSLT20_ND2_MM_1)                      0.01      0.89 f
  U2385/X (HDBSLT20_ND2_MM_1)                      0.01      0.90 r
  U2380/X (HDBSLT20_ND2_MM_1)                      0.01      0.91 f
  U2378/X (HDBSLT20_ND2_1)                         0.01      0.92 r
  U2376/X (HDBSLT20_ND2_MM_1)                      0.01      0.93 f
  U2374/X (HDBSLT20_ND2_1)                         0.01      0.94 r
  U2370/X (HDBSLT20_ND2_1)                         0.01      0.95 f
  U2367/X (HDBSLT20_ND2_MM_0P75)                   0.01      0.95 r
  U2364/X (HDBSLT20_ND2_MM_1)                      0.01      0.96 f
  U2362/X (HDBSLT20_ND2_MM_1)                      0.01      0.97 r
  U2360/X (HDBSLT20_ND2_0P75)                      0.01      0.98 f
  U2359/X (HDBSLT20_ND2_MM_1)                      0.01      0.99 r
  U2357/X (HDBSLT20_ND2_MM_1)                      0.01      1.00 f
  U2354/X (HDBSLT20_ND2_MM_1)                      0.01      1.01 r
  U2353/X (HDBSLT20_ND2_MM_1)                      0.01      1.02 f
  U2352/X (HDBSLT20_ND2_MM_2)                      0.01      1.03 r
  U2351/X (HDBSLT20_ND2_MM_3)                      0.01      1.04 f
  U4278/X (HDBSLT20_ND2_MM_3)                      0.01      1.05 r
  U4297/CO (HDBSLT20_ADDF_V1_2)                    0.02      1.08 r
  intadd_0/U3/S (HDBSLT20_ADDF_V1_2)               0.04      1.12 f
  U4285/X (HDBSLT20_NR2_MM_0P5)                    0.01      1.13 r
  mdata_reg[0][2]/D (HDBSLT20_FDPRBQ_V2_1)         0.00      1.13 r
  data arrival time                                          1.13

  clock clk_core (rise edge)                       1.00      1.00
  clock network delay (propagated)                 0.21      1.21
  mdata_reg[0][2]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      1.21 r
  clock uncertainty                               -0.03      1.18
  library setup time                              -0.01      1.17
  data required time                                         1.17
  ------------------------------------------------------------------------
  data required time                                         1.17
  data arrival time                                         -1.13
  ------------------------------------------------------------------------
  slack (MET)                                                0.05



  Startpoint: read_data_i[117] (input port clocked by clk_core)
  Endpoint: mdata_reg[2][2] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: I2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.04      0.04
  input external delay                             0.30      0.34 r
  read_data_i[117] (in)                            0.00      0.34 r
  asic_model_gen.memory_core/U2056/X (HDBSLT20_EN2_V2_0P5)
                                                   0.04      0.38 r
  asic_model_gen.memory_core/U759/X (HDBSLT20_ND4_MM_0P5)
                                                   0.05      0.42 f
  asic_model_gen.memory_core/U2058/X (HDBSLT20_NR4_0P5)
                                                   0.06      0.49 r
  asic_model_gen.memory_core/U90/X (HDBSLT20_ND4_MM_1)
                                                   0.06      0.54 f
  asic_model_gen.memory_core/U62/X (HDBSLT20_NR4_1)
                                                   0.07      0.62 r
  U3890/X (HDBSLT20_ND2_MM_0P75)                   0.07      0.68 f
  U4141/X (HDBSLT20_NR2_MM_0P75)                   0.02      0.70 r
  U4144/X (HDBSLT20_NR4_0P5)                       0.03      0.73 f
  U4145/X (HDBSLT20_ND2_0P75)                      0.02      0.75 r
  U2668/X (HDBSLT20_MUXI2_MM_1)                    0.03      0.77 f
  U2620/X (HDBSLT20_MUX2_0P5)                      0.03      0.80 f
  U4176/X (HDBSLT20_ND2_MM_0P5)                    0.01      0.81 r
  U4228/X (HDBSLT20_OR2_2)                         0.01      0.83 r
  U4230/X (HDBSLT20_NR3_0P75)                      0.01      0.84 f
  U4231/X (HDBSLT20_ND2_1P5)                       0.01      0.85 r
  U4232/X (HDBSLT20_NR2_2)                         0.01      0.86 f
  U2335/X (HDBSLT20_ND2B_2)                        0.01      0.87 r
  U2334/X (HDBSLT20_NR2_MM_1P5)                    0.01      0.87 f
  U2420/X (HDBSLT20_ND2_0P75)                      0.01      0.88 r
  U2414/X (HDBSLT20_OR2_1P5)                       0.02      0.90 r
  ctmTdsLR_2_685/X (HDBSLT20_AN3B_2)               0.01      0.91 f
  U4237/X (HDBSLT20_ND2_1P5)                       0.01      0.92 r
  U4238/X (HDBSLT20_NR2_1)                         0.01      0.93 f
  U2398/X (HDBSLT20_AN2_2)                         0.01      0.94 f
  U3206/X (HDBSLT20_ND2_1P5)                       0.01      0.95 r
  U4239/X (HDBSLT20_OR4B_2)                        0.02      0.97 r
  U4240/X (HDBSLT20_NR2_1)                         0.01      0.98 f
  U4242/X (HDBSLT20_ND2_1P5)                       0.01      0.98 r
  U4243/X (HDBSLT20_NR2_1)                         0.01      0.99 f
  U2372/X (HDBSLT20_NR2B_V1_1)                     0.01      1.01 f
  U4249/X (HDBSLT20_NR4_2)                         0.02      1.03 r
  U2366/X (HDBSLT20_NR2_2)                         0.01      1.04 f
  U4281/X (HDBSLT20_MAJI3_1)                       0.02      1.06 r
  U4291/S (HDBSLT20_ADDF_V1_2)                     0.04      1.11 f
  U4284/X (HDBSLT20_NR2_MM_0P5)                    0.01      1.12 r
  mdata_reg[2][2]/D (HDBSLT20_FDPRBQ_V2_1)         0.00      1.12 r
  data arrival time                                          1.12

  clock clk_core (rise edge)                       1.00      1.00
  clock network delay (propagated)                 0.20      1.20
  mdata_reg[2][2]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      1.20 r
  clock uncertainty                               -0.03      1.17
  library setup time                              -0.01      1.17
  data required time                                         1.17
  ------------------------------------------------------------------------
  data required time                                         1.17
  data arrival time                                         -1.12
  ------------------------------------------------------------------------
  slack (MET)                                                0.05



  Startpoint: read_data_i[35] (input port clocked by clk_core)
  Endpoint: mdata_reg[0][1] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: I2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.04      0.04
  input external delay                             0.30      0.34 r
  read_data_i[35] (in)                             0.00      0.34 r
  asic_model_gen.memory_core/ZBUF_2632_inst_1208/X (HDBSLT20_BUF_D_4)
                                                   0.04      0.38 r
  asic_model_gen.memory_core/U2683/X (HDBSLT20_EN2_V2_0P5)
                                                   0.02      0.41 r
  asic_model_gen.memory_core/U813/X (HDBSLT20_ND4_0P5)
                                                   0.04      0.45 f
  asic_model_gen.memory_core/U2697/X (HDBSLT20_NR4_2)
                                                   0.04      0.49 r
  asic_model_gen.memory_core/U120/X (HDBSLT20_ND4_MM_1)
                                                   0.06      0.55 f
  asic_model_gen.memory_core/U81/X (HDBSLT20_NR4_2)
                                                   0.05      0.60 r
  U3653/X (HDBSLT20_ND2_MMF_0P5)                   0.04      0.64 f
  U2968/X (HDBSLT20_INV_0P75)                      0.03      0.67 r
  U2822/X (HDBSLT20_ND2_MM_0P5)                    0.02      0.69 f
  U3770/X (HDBSLT20_ND3_0P75)                      0.01      0.71 r
  U3772/X (HDBSLT20_NR3_0P75)                      0.02      0.72 f
  U3877/X (HDBSLT20_NR2_MM_1)                      0.01      0.74 r
  U3878/X (HDBSLT20_NR2_MM_1)                      0.02      0.75 f
  U4258/X (HDBSLT20_ND2_MM_1)                      0.01      0.77 r
  U4276/X (HDBSLT20_ND2B_V1_1)                     0.01      0.78 r
  U4277/X (HDBSLT20_ND2_MM_1)                      0.01      0.79 f
  U2448/X (HDBSLT20_ND2_MM_1)                      0.01      0.80 r
  U2435/X (HDBSLT20_ND2_MM_1)                      0.01      0.81 f
  U2430/X (HDBSLT20_ND2_MM_1)                      0.01      0.82 r
  U2423/X (HDBSLT20_ND2_MM_1)                      0.01      0.83 f
  U2419/X (HDBSLT20_ND2_MM_1)                      0.01      0.84 r
  U2416/X (HDBSLT20_ND2_1)                         0.01      0.85 f
  U2413/X (HDBSLT20_ND2_MM_1)                      0.01      0.85 r
  U2407/X (HDBSLT20_ND2_MM_1)                      0.01      0.86 f
  U2403/X (HDBSLT20_ND2_MM_1)                      0.01      0.87 r
  U2394/X (HDBSLT20_ND2_MM_1)                      0.01      0.88 f
  U2388/X (HDBSLT20_ND2_MM_1)                      0.01      0.89 r
  U2385/X (HDBSLT20_ND2_MM_1)                      0.01      0.90 f
  U2380/X (HDBSLT20_ND2_MM_1)                      0.01      0.91 r
  U2378/X (HDBSLT20_ND2_1)                         0.01      0.92 f
  U2376/X (HDBSLT20_ND2_MM_1)                      0.01      0.93 r
  U2374/X (HDBSLT20_ND2_1)                         0.01      0.94 f
  U2370/X (HDBSLT20_ND2_1)                         0.01      0.95 r
  U2367/X (HDBSLT20_ND2_MM_0P75)                   0.01      0.96 f
  U2364/X (HDBSLT20_ND2_MM_1)                      0.01      0.97 r
  U2362/X (HDBSLT20_ND2_MM_1)                      0.01      0.98 f
  U2360/X (HDBSLT20_ND2_0P75)                      0.01      0.98 r
  U2359/X (HDBSLT20_ND2_MM_1)                      0.01      0.99 f
  U2357/X (HDBSLT20_ND2_MM_1)                      0.01      1.00 r
  U2354/X (HDBSLT20_ND2_MM_1)                      0.01      1.01 f
  U2353/X (HDBSLT20_ND2_MM_1)                      0.01      1.02 r
  U2352/X (HDBSLT20_ND2_MM_2)                      0.01      1.03 f
  U2351/X (HDBSLT20_ND2_MM_3)                      0.01      1.04 r
  U4278/X (HDBSLT20_ND2_MM_3)                      0.01      1.05 f
  U4279/X (HDBSLT20_EN2_V2_0P5)                    0.03      1.08 f
  U2348/X (HDBSLT20_EO2_V2_0P5)                    0.02      1.10 f
  U2347/X (HDBSLT20_NR2_MM_0P5)                    0.01      1.11 r
  mdata_reg[0][1]/D (HDBSLT20_FDPRBQ_V2_1)         0.00      1.11 r
  data arrival time                                          1.11

  clock clk_core (rise edge)                       1.00      1.00
  clock network delay (propagated)                 0.21      1.21
  mdata_reg[0][1]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      1.21 r
  clock uncertainty                               -0.03      1.18
  library setup time                              -0.01      1.17
  data required time                                         1.17
  ------------------------------------------------------------------------
  data required time                                         1.17
  data arrival time                                         -1.11
  ------------------------------------------------------------------------
  slack (MET)                                                0.06



  Startpoint: read_data_i[91] (input port clocked by clk_core)
  Endpoint: mdata_reg[1][0] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: I2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.04      0.04
  input external delay                             0.30      0.34 r
  read_data_i[91] (in)                             0.00      0.34 r
  asic_model_gen.memory_core/U4708/X (HDBSLT20_EN2_V2_0P5)
                                                   0.07      0.41 r
  asic_model_gen.memory_core/U1127/X (HDBSLT20_ND4_0P5)
                                                   0.05      0.45 f
  asic_model_gen.memory_core/U4718/X (HDBSLT20_NR4_0P5)
                                                   0.07      0.52 r
  asic_model_gen.memory_core/U227/X (HDBSLT20_ND4_MM_1)
                                                   0.06      0.58 f
  asic_model_gen.memory_core/U119/X (HDBSLT20_NR4_0P5)
                                                   0.04      0.62 r
  U3232/X (HDBSLT20_ND2_0P75)                      0.06      0.68 f
  U3274/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.70 r
  U2918/X (HDBSLT20_NR4_0P5)                       0.02      0.72 f
  U3276/X (HDBSLT20_ND2_0P75)                      0.02      0.74 r
  U2666/X (HDBSLT20_MUXI2_MM_0P5)                  0.03      0.77 f
  U3306/X (HDBSLT20_MUXI2_MM_0P5)                  0.02      0.79 r
  U3341/X (HDBSLT20_NR2_2)                         0.01      0.80 f
  U3432/X (HDBSLT20_ND2_MM_1)                      0.01      0.81 r
  U3535/X (HDBSLT20_NR3_0P75)                      0.01      0.82 f
  U3562/X (HDBSLT20_ND2_MM_2)                      0.01      0.83 r
  U2434/X (HDBSLT20_NR2_2)                         0.01      0.84 f
  U2336/X (HDBSLT20_ND2B_2)                        0.01      0.85 r
  U2422/X (HDBSLT20_NR2_2)                         0.01      0.86 f
  U3579/X (HDBSLT20_ND2_1)                         0.01      0.87 r
  U2332/X (HDBSLT20_OR2_2)                         0.02      0.88 r
  U2331/X (HDBSLT20_NR2B_2)                        0.01      0.89 f
  U3585/X (HDBSLT20_ND2_1P5)                       0.01      0.90 r
  U3587/X (HDBSLT20_NR2_1)                         0.01      0.91 f
  U2330/X (HDBSLT20_AN2_1P5)                       0.01      0.92 f
  U2390/X (HDBSLT20_ND2_1P5)                       0.01      0.93 r
  U2383/X (HDBSLT20_OR4B_2)                        0.02      0.95 r
  U3207/X (HDBSLT20_NR2_1)                         0.01      0.96 f
  U3591/X (HDBSLT20_ND2_1P5)                       0.01      0.96 r
  U3592/X (HDBSLT20_NR2_1)                         0.01      0.97 f
  U2373/X (HDBSLT20_NR2B_V1_1)                     0.01      0.99 f
  U3593/X (HDBSLT20_NR3_0P75)                      0.01      1.00 r
  U2365/X (HDBSLT20_ND3_1)                         0.02      1.02 f
  U2329/X (HDBSLT20_ND2_1P5)                       0.01      1.03 r
  U2328/X (HDBSLT20_INV_2)                         0.01      1.05 f
  U4301/X (HDBSLT20_NR3_0P75)                      0.02      1.06 r
  mdata_reg[1][0]/D (HDBSLT20_FDPRBQ_V2_1)         0.00      1.06 r
  data arrival time                                          1.06

  clock clk_core (rise edge)                       1.00      1.00
  clock network delay (propagated)                 0.17      1.17
  mdata_reg[1][0]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      1.17 r
  clock uncertainty                               -0.03      1.14
  library setup time                              -0.01      1.14
  data required time                                         1.14
  ------------------------------------------------------------------------
  data required time                                         1.14
  data arrival time                                         -1.06
  ------------------------------------------------------------------------
  slack (MET)                                                0.07



  Startpoint: read_data_i[91] (input port clocked by clk_core)
  Endpoint: mdata_reg[1][1] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: I2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.04      0.04
  input external delay                             0.30      0.34 r
  read_data_i[91] (in)                             0.00      0.34 r
  asic_model_gen.memory_core/U4708/X (HDBSLT20_EN2_V2_0P5)
                                                   0.07      0.41 r
  asic_model_gen.memory_core/U1127/X (HDBSLT20_ND4_0P5)
                                                   0.05      0.45 f
  asic_model_gen.memory_core/U4718/X (HDBSLT20_NR4_0P5)
                                                   0.07      0.52 r
  asic_model_gen.memory_core/U227/X (HDBSLT20_ND4_MM_1)
                                                   0.06      0.58 f
  asic_model_gen.memory_core/U119/X (HDBSLT20_NR4_0P5)
                                                   0.04      0.62 r
  U3232/X (HDBSLT20_ND2_0P75)                      0.06      0.68 f
  U3274/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.70 r
  U2918/X (HDBSLT20_NR4_0P5)                       0.02      0.72 f
  U3276/X (HDBSLT20_ND2_0P75)                      0.02      0.74 r
  U2666/X (HDBSLT20_MUXI2_MM_0P5)                  0.03      0.77 f
  U3306/X (HDBSLT20_MUXI2_MM_0P5)                  0.02      0.79 r
  U3341/X (HDBSLT20_NR2_2)                         0.01      0.80 f
  U3432/X (HDBSLT20_ND2_MM_1)                      0.01      0.81 r
  U3535/X (HDBSLT20_NR3_0P75)                      0.01      0.82 f
  U3562/X (HDBSLT20_ND2_MM_2)                      0.01      0.83 r
  U2434/X (HDBSLT20_NR2_2)                         0.01      0.84 f
  U2336/X (HDBSLT20_ND2B_2)                        0.01      0.85 r
  U2422/X (HDBSLT20_NR2_2)                         0.01      0.86 f
  U3579/X (HDBSLT20_ND2_1)                         0.01      0.87 r
  U2332/X (HDBSLT20_OR2_2)                         0.02      0.88 r
  U2331/X (HDBSLT20_NR2B_2)                        0.01      0.89 f
  U3585/X (HDBSLT20_ND2_1P5)                       0.01      0.90 r
  U3587/X (HDBSLT20_NR2_1)                         0.01      0.91 f
  U2330/X (HDBSLT20_AN2_1P5)                       0.01      0.92 f
  U2390/X (HDBSLT20_ND2_1P5)                       0.01      0.93 r
  U2383/X (HDBSLT20_OR4B_2)                        0.02      0.95 r
  U3207/X (HDBSLT20_NR2_1)                         0.01      0.96 f
  U3591/X (HDBSLT20_ND2_1P5)                       0.01      0.96 r
  U3592/X (HDBSLT20_NR2_1)                         0.01      0.97 f
  U2373/X (HDBSLT20_NR2B_V1_1)                     0.01      0.99 f
  U3593/X (HDBSLT20_NR3_0P75)                      0.01      1.00 r
  U2365/X (HDBSLT20_ND3_1)                         0.02      1.02 f
  U2329/X (HDBSLT20_ND2_1P5)                       0.01      1.03 r
  U4286/X (HDBSLT20_EN2_V2_0P5)                    0.02      1.06 f
  U4287/X (HDBSLT20_EN2_V2_0P5)                    0.02      1.08 f
  U4288/X (HDBSLT20_NR2_MM_0P5)                    0.02      1.10 r
  mdata_reg[1][1]/D (HDBSLT20_FDPRBQ_V2_1)         0.00      1.10 r
  data arrival time                                          1.10

  clock clk_core (rise edge)                       1.00      1.00
  clock network delay (propagated)                 0.21      1.21
  mdata_reg[1][1]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      1.21 r
  clock uncertainty                               -0.03      1.18
  library setup time                              -0.01      1.17
  data required time                                         1.17
  ------------------------------------------------------------------------
  data required time                                         1.17
  data arrival time                                         -1.10
  ------------------------------------------------------------------------
  slack (MET)                                                0.08



  Startpoint: read_data_i[2] (input port clocked by clk_core)
  Endpoint: mdata_reg[0][0] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: I2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.04      0.04
  input external delay                             0.30      0.34 r
  read_data_i[2] (in)                              0.00      0.34 r
  asic_model_gen.memory_core/U3082/X (HDBSLT20_EN2_V2_0P5)
                                                   0.02      0.36 r
  asic_model_gen.memory_core/U754/X (HDBSLT20_ND4_MM_0P5)
                                                   0.04      0.40 f
  asic_model_gen.memory_core/U3089/X (HDBSLT20_NR4_1)
                                                   0.07      0.47 r
  asic_model_gen.memory_core/ctmTdsLR_4_700/X (HDBSLT20_ND2_MM_2)
                                                   0.09      0.56 f
  asic_model_gen.memory_core/ctmTdsLR_5_701/X (HDBSLT20_NR2_MM_1)
                                                   0.04      0.60 r
  U3676/X (HDBSLT20_ND2_MM_1)                      0.03      0.63 f
  U3066/X (HDBSLT20_INV_0P75)                      0.02      0.65 r
  U2851/X (HDBSLT20_ND2_MM_0P5)                    0.02      0.67 f
  U3804/X (HDBSLT20_ND3_0P75)                      0.01      0.69 r
  U3806/X (HDBSLT20_NR3_0P75)                      0.02      0.71 f
  U3881/X (HDBSLT20_NR2_MM_1)                      0.02      0.72 r
  U3882/X (HDBSLT20_NR2_1)                         0.02      0.74 f
  U4257/X (HDBSLT20_ND2_1P5)                       0.01      0.75 r
  U4275/X (HDBSLT20_ND4B_2)                        0.02      0.77 r
  U4276/X (HDBSLT20_ND2B_V1_1)                     0.01      0.78 f
  U4277/X (HDBSLT20_ND2_MM_1)                      0.01      0.79 r
  U2448/X (HDBSLT20_ND2_MM_1)                      0.01      0.80 f
  U2435/X (HDBSLT20_ND2_MM_1)                      0.01      0.81 r
  U2430/X (HDBSLT20_ND2_MM_1)                      0.01      0.82 f
  U2423/X (HDBSLT20_ND2_MM_1)                      0.01      0.83 r
  U2419/X (HDBSLT20_ND2_MM_1)                      0.01      0.84 f
  U2416/X (HDBSLT20_ND2_1)                         0.01      0.85 r
  U2413/X (HDBSLT20_ND2_MM_1)                      0.01      0.85 f
  U2407/X (HDBSLT20_ND2_MM_1)                      0.01      0.86 r
  U2403/X (HDBSLT20_ND2_MM_1)                      0.01      0.87 f
  U2394/X (HDBSLT20_ND2_MM_1)                      0.01      0.88 r
  U2388/X (HDBSLT20_ND2_MM_1)                      0.01      0.89 f
  U2385/X (HDBSLT20_ND2_MM_1)                      0.01      0.90 r
  U2380/X (HDBSLT20_ND2_MM_1)                      0.01      0.91 f
  U2378/X (HDBSLT20_ND2_1)                         0.01      0.92 r
  U2376/X (HDBSLT20_ND2_MM_1)                      0.01      0.93 f
  U2374/X (HDBSLT20_ND2_1)                         0.01      0.94 r
  U2370/X (HDBSLT20_ND2_1)                         0.01      0.95 f
  U2367/X (HDBSLT20_ND2_MM_0P75)                   0.01      0.95 r
  U2364/X (HDBSLT20_ND2_MM_1)                      0.01      0.96 f
  U2362/X (HDBSLT20_ND2_MM_1)                      0.01      0.97 r
  U2360/X (HDBSLT20_ND2_0P75)                      0.01      0.98 f
  U2359/X (HDBSLT20_ND2_MM_1)                      0.01      0.99 r
  U2357/X (HDBSLT20_ND2_MM_1)                      0.01      1.00 f
  U2354/X (HDBSLT20_ND2_MM_1)                      0.01      1.01 r
  U2353/X (HDBSLT20_ND2_MM_1)                      0.01      1.02 f
  U2352/X (HDBSLT20_ND2_MM_2)                      0.01      1.03 r
  U2351/X (HDBSLT20_ND2_MM_3)                      0.01      1.04 f
  U4278/X (HDBSLT20_ND2_MM_3)                      0.01      1.05 r
  U2349/X (HDBSLT20_AN3B_0P5)                      0.02      1.08 r
  mdata_reg[0][0]/D (HDBSLT20_FDPRBQ_V2_1)         0.00      1.08 r
  data arrival time                                          1.08

  clock clk_core (rise edge)                       1.00      1.00
  clock network delay (propagated)                 0.21      1.21
  mdata_reg[0][0]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      1.21 r
  clock uncertainty                               -0.03      1.18
  library setup time                              -0.01      1.17
  data required time                                         1.17
  ------------------------------------------------------------------------
  data required time                                         1.17
  data arrival time                                         -1.08
  ------------------------------------------------------------------------
  slack (MET)                                                0.10



  Startpoint: read_data_i[133] (input port clocked by clk_core)
  Endpoint: mdata_reg[2][0] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: I2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.04      0.04
  input external delay                             0.30      0.34 f
  read_data_i[133] (in)                            0.00      0.34 f
  asic_model_gen.memory_core/U1938/X (HDBSLT20_EN2_V2_0P5)
                                                   0.03      0.37 f
  asic_model_gen.memory_core/U656/X (HDBSLT20_ND4_0P5)
                                                   0.02      0.40 r
  asic_model_gen.memory_core/U1952/X (HDBSLT20_NR4_0P5)
                                                   0.03      0.43 f
  asic_model_gen.memory_core/U110/X (HDBSLT20_ND4_MM_2)
                                                   0.05      0.48 r
  asic_model_gen.memory_core/U63/X (HDBSLT20_NR4_1)
                                                   0.04      0.52 f
  U3892/X (HDBSLT20_ND2_MM_1)                      0.04      0.56 r
  U4129/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.58 f
  U2840/X (HDBSLT20_NR4_0P5)                       0.03      0.61 r
  U4135/X (HDBSLT20_ND2_MM_0P75)                   0.04      0.65 f
  U2648/X (HDBSLT20_MUXI2_MM_1)                    0.03      0.68 r
  U2637/X (HDBSLT20_MUX2_MM_0P5)                   0.03      0.70 r
  U4176/X (HDBSLT20_ND2_MM_0P5)                    0.02      0.73 f
  U4228/X (HDBSLT20_OR2_2)                         0.02      0.75 f
  U4230/X (HDBSLT20_NR3_0P75)                      0.02      0.77 r
  U4231/X (HDBSLT20_ND2_1P5)                       0.02      0.78 f
  U4232/X (HDBSLT20_NR2_2)                         0.01      0.80 r
  U2335/X (HDBSLT20_ND2B_2)                        0.01      0.81 f
  U2334/X (HDBSLT20_NR2_MM_1P5)                    0.01      0.82 r
  U2420/X (HDBSLT20_ND2_0P75)                      0.01      0.83 f
  U2414/X (HDBSLT20_OR2_1P5)                       0.02      0.85 f
  ctmTdsLR_2_685/X (HDBSLT20_AN3B_2)               0.01      0.86 r
  U4237/X (HDBSLT20_ND2_1P5)                       0.01      0.87 f
  U4238/X (HDBSLT20_NR2_1)                         0.02      0.89 r
  U2398/X (HDBSLT20_AN2_2)                         0.02      0.91 r
  U3206/X (HDBSLT20_ND2_1P5)                       0.01      0.93 f
  U4239/X (HDBSLT20_OR4B_2)                        0.03      0.95 f
  U4240/X (HDBSLT20_NR2_1)                         0.02      0.97 r
  U4242/X (HDBSLT20_ND2_1P5)                       0.01      0.98 f
  U4243/X (HDBSLT20_NR2_1)                         0.01      1.00 r
  U2372/X (HDBSLT20_NR2B_V1_1)                     0.02      1.02 r
  U4249/X (HDBSLT20_NR4_2)                         0.01      1.03 f
  U2368/X (HDBSLT20_ND2_MM_0P5)                    0.01      1.03 r
  U4296/X (HDBSLT20_AN3B_0P5)                      0.03      1.06 r
  mdata_reg[2][0]/D (HDBSLT20_FDPRBQ_V2_1)         0.00      1.06 r
  data arrival time                                          1.06

  clock clk_core (rise edge)                       1.00      1.00
  clock network delay (propagated)                 0.20      1.20
  mdata_reg[2][0]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      1.20 r
  clock uncertainty                               -0.03      1.17
  library setup time                              -0.01      1.16
  data required time                                         1.16
  ------------------------------------------------------------------------
  data required time                                         1.16
  data arrival time                                         -1.06
  ------------------------------------------------------------------------
  slack (MET)                                                0.10



  Startpoint: write_data_i[18] (input port clocked by clk_core)
  Endpoint: asic_model_gen.write_data_ffs/write_data_middle_reg[0][18] (falling edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: I2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.04      0.04
  input external delay                             0.30      0.34 f
  write_data_i[18] (in)                            0.00      0.34 f
  asic_model_gen.write_data_ffs/write_data_middle_reg[0][18]/D (HDBSLT20_FDNQ_V2_1)
                                                   0.00      0.34 f
  data arrival time                                          0.34

  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.07      0.57
  asic_model_gen.write_data_ffs/write_data_middle_reg[0][18]/CK (HDBSLT20_FDNQ_V2_1)
                                                   0.00      0.57 f
  clock uncertainty                               -0.03      0.54
  library setup time                              -0.01      0.53
  data required time                                         0.53
  ------------------------------------------------------------------------
  data required time                                         0.53
  data arrival time                                         -0.34
  ------------------------------------------------------------------------
  slack (MET)                                                0.19



  Startpoint: write_data_i[27] (input port clocked by clk_core)
  Endpoint: asic_model_gen.write_data_ffs/write_data_middle_reg[0][27] (falling edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: I2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.04      0.04
  input external delay                             0.30      0.34 f
  write_data_i[27] (in)                            0.00      0.34 f
  asic_model_gen.write_data_ffs/write_data_middle_reg[0][27]/D (HDBSLT20_FDNQ_V2_1)
                                                   0.00      0.34 f
  data arrival time                                          0.34

  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.07      0.57
  asic_model_gen.write_data_ffs/write_data_middle_reg[0][27]/CK (HDBSLT20_FDNQ_V2_1)
                                                   0.00      0.57 f
  clock uncertainty                               -0.03      0.54
  library setup time                              -0.01      0.53
  data required time                                         0.53
  ------------------------------------------------------------------------
  data required time                                         0.53
  data arrival time                                         -0.34
  ------------------------------------------------------------------------
  slack (MET)                                                0.19



  Startpoint: write_data_i[24] (input port clocked by clk_core)
  Endpoint: asic_model_gen.write_data_ffs/write_data_middle_reg[0][24] (falling edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: I2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.04      0.04
  input external delay                             0.30      0.34 f
  write_data_i[24] (in)                            0.00      0.34 f
  asic_model_gen.write_data_ffs/write_data_middle_reg[0][24]/D (HDBSLT20_FDNQ_V2_1)
                                                   0.00      0.34 f
  data arrival time                                          0.34

  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.07      0.57
  asic_model_gen.write_data_ffs/write_data_middle_reg[0][24]/CK (HDBSLT20_FDNQ_V2_1)
                                                   0.00      0.57 f
  clock uncertainty                               -0.03      0.54
  library setup time                              -0.01      0.53
  data required time                                         0.53
  ------------------------------------------------------------------------
  data required time                                         0.53
  data arrival time                                         -0.34
  ------------------------------------------------------------------------
  slack (MET)                                                0.19



  Startpoint: asic_model_gen.write_data_ffs/data_delayed_reg[0][20] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[10].word_bits[20].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: R2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.18      0.18

  asic_model_gen.write_data_ffs/data_delayed_reg[0][20]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.18 r
  asic_model_gen.write_data_ffs/data_delayed_reg[0][20]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.13      0.31 r
  asic_model_gen.memory_core/word[10].word_bits[20].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                   0.01      0.32 r
  data arrival time                                          0.32

  clock clk_core(rise edge)                        0.00      0.00
  clock latency (propagated)                       0.13      0.13
  clock uncertainty                               -0.03      0.10
  transparency open edge                                     0.10

  clock clk_core(fall edge)                        0.50      0.50
  clock network delay (propagated)                 0.12      0.62
  clock uncertainty                               -0.03      0.59
  library setup time                              -0.08      0.51
  transparency close edge                                    0.51

  data required time                                         0.51
  ------------------------------------------------------------------------
  data required time                                         0.51
  data arrival time                                         -0.32
  ------------------------------------------------------------------------
  slack (MET)                                                0.20



  Startpoint: asic_model_gen.write_data_ffs/data_delayed_reg[0][20] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[7].word_bits[20].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: R2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.18      0.18

  asic_model_gen.write_data_ffs/data_delayed_reg[0][20]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.18 r
  asic_model_gen.write_data_ffs/data_delayed_reg[0][20]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.13      0.31 r
  asic_model_gen.memory_core/word[7].word_bits[20].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                   0.01      0.32 r
  data arrival time                                          0.32

  clock clk_core(rise edge)                        0.00      0.00
  clock latency (propagated)                       0.13      0.13
  clock uncertainty                               -0.03      0.10
  transparency open edge                                     0.10

  clock clk_core(fall edge)                        0.50      0.50
  clock network delay (propagated)                 0.12      0.62
  clock uncertainty                               -0.03      0.59
  library setup time                              -0.08      0.52
  transparency close edge                                    0.52

  data required time                                         0.52
  ------------------------------------------------------------------------
  data required time                                         0.52
  data arrival time                                         -0.32
  ------------------------------------------------------------------------
  slack (MET)                                                0.20



  Startpoint: asic_model_gen.write_data_ffs/data_delayed_reg[0][48] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[10].word_bits[48].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: R2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.18      0.18

  asic_model_gen.write_data_ffs/data_delayed_reg[0][48]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.18 r
  asic_model_gen.write_data_ffs/data_delayed_reg[0][48]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.12      0.30 r
  asic_model_gen.memory_core/word[10].word_bits[48].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                   0.01      0.31 r
  data arrival time                                          0.31

  clock clk_core(rise edge)                        0.00      0.00
  clock latency (propagated)                       0.13      0.13
  clock uncertainty                               -0.03      0.10
  transparency open edge                                     0.10

  clock clk_core(fall edge)                        0.50      0.50
  clock network delay (propagated)                 0.12      0.62
  clock uncertainty                               -0.03      0.59
  library setup time                              -0.08      0.51
  transparency close edge                                    0.51

  data required time                                         0.51
  ------------------------------------------------------------------------
  data required time                                         0.51
  data arrival time                                         -0.31
  ------------------------------------------------------------------------
  slack (MET)                                                0.20



  Startpoint: asic_model_gen.write_data_ffs/data_delayed_reg[0][36] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[9].word_bits[36].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: R2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.17      0.17

  asic_model_gen.write_data_ffs/data_delayed_reg[0][36]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.17 r
  asic_model_gen.write_data_ffs/data_delayed_reg[0][36]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.05      0.23 r
  asic_model_gen.memory_core/ropt_mto_inst_1886/X (HDBSLT20_BUF_1P5)
                                                   0.06      0.29 r
  asic_model_gen.memory_core/word[9].word_bits[36].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                   0.02      0.31 r
  data arrival time                                          0.31

  clock clk_core(rise edge)                        0.00      0.00
  clock latency (propagated)                       0.11      0.11
  clock uncertainty                               -0.03      0.08
  transparency open edge                                     0.08

  clock clk_core(fall edge)                        0.50      0.50
  clock network delay (propagated)                 0.11      0.61
  clock uncertainty                               -0.03      0.58
  library setup time                              -0.07      0.51
  transparency close edge                                    0.51

  data required time                                         0.51
  ------------------------------------------------------------------------
  data required time                                         0.51
  data arrival time                                         -0.31
  ------------------------------------------------------------------------
  slack (MET)                                                0.20



  Startpoint: asic_model_gen.write_data_ffs/data_delayed_reg[0][48] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[7].word_bits[48].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: R2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.18      0.18

  asic_model_gen.write_data_ffs/data_delayed_reg[0][48]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.18 r
  asic_model_gen.write_data_ffs/data_delayed_reg[0][48]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.12      0.30 r
  asic_model_gen.memory_core/word[7].word_bits[48].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                   0.01      0.31 r
  data arrival time                                          0.31

  clock clk_core(rise edge)                        0.00      0.00
  clock latency (propagated)                       0.13      0.13
  clock uncertainty                               -0.03      0.10
  transparency open edge                                     0.10

  clock clk_core(fall edge)                        0.50      0.50
  clock network delay (propagated)                 0.12      0.62
  clock uncertainty                               -0.03      0.59
  library setup time                              -0.08      0.52
  transparency close edge                                    0.52

  data required time                                         0.52
  ------------------------------------------------------------------------
  data required time                                         0.52
  data arrival time                                         -0.31
  ------------------------------------------------------------------------
  slack (MET)                                                0.21



  Startpoint: asic_model_gen.write_data_ffs/data_delayed_reg[0][20] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[1].word_bits[20].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: R2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.18      0.18

  asic_model_gen.write_data_ffs/data_delayed_reg[0][20]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.18 r
  asic_model_gen.write_data_ffs/data_delayed_reg[0][20]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.13      0.31 r
  asic_model_gen.memory_core/word[1].word_bits[20].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                   0.01      0.32 r
  data arrival time                                          0.32

  clock clk_core(rise edge)                        0.00      0.00
  clock latency (propagated)                       0.14      0.14
  clock uncertainty                               -0.03      0.11
  transparency open edge                                     0.11

  clock clk_core(fall edge)                        0.50      0.50
  clock network delay (propagated)                 0.13      0.63
  clock uncertainty                               -0.03      0.60
  library setup time                              -0.08      0.52
  transparency close edge                                    0.52

  data required time                                         0.52
  ------------------------------------------------------------------------
  data required time                                         0.52
  data arrival time                                         -0.32
  ------------------------------------------------------------------------
  slack (MET)                                                0.21



  Startpoint: asic_model_gen.write_data_ffs/data_delayed_reg[0][36] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[10].word_bits[36].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: R2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.17      0.17

  asic_model_gen.write_data_ffs/data_delayed_reg[0][36]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.17 r
  asic_model_gen.write_data_ffs/data_delayed_reg[0][36]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.05      0.23 r
  asic_model_gen.memory_core/ropt_mto_inst_1886/X (HDBSLT20_BUF_1P5)
                                                   0.06      0.29 r
  asic_model_gen.memory_core/word[10].word_bits[36].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                   0.02      0.31 r
  data arrival time                                          0.31

  clock clk_core(rise edge)                        0.00      0.00
  clock latency (propagated)                       0.13      0.13
  clock uncertainty                               -0.03      0.10
  transparency open edge                                     0.10

  clock clk_core(fall edge)                        0.50      0.50
  clock network delay (propagated)                 0.12      0.62
  clock uncertainty                               -0.03      0.59
  library setup time                              -0.07      0.52
  transparency close edge                                    0.52

  data required time                                         0.52
  ------------------------------------------------------------------------
  data required time                                         0.52
  data arrival time                                         -0.31
  ------------------------------------------------------------------------
  slack (MET)                                                0.21



  Startpoint: asic_model_gen.write_data_ffs/data_delayed_reg[0][48] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[1].word_bits[48].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: R2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.18      0.18

  asic_model_gen.write_data_ffs/data_delayed_reg[0][48]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.18 r
  asic_model_gen.write_data_ffs/data_delayed_reg[0][48]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.12      0.30 r
  asic_model_gen.memory_core/word[1].word_bits[48].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                   0.01      0.31 r
  data arrival time                                          0.31

  clock clk_core(rise edge)                        0.00      0.00
  clock latency (propagated)                       0.14      0.14
  clock uncertainty                               -0.03      0.11
  transparency open edge                                     0.11

  clock clk_core(fall edge)                        0.50      0.50
  clock network delay (propagated)                 0.13      0.63
  clock uncertainty                               -0.03      0.60
  library setup time                              -0.08      0.52
  transparency close edge                                    0.52

  data required time                                         0.52
  ------------------------------------------------------------------------
  data required time                                         0.52
  data arrival time                                         -0.31
  ------------------------------------------------------------------------
  slack (MET)                                                0.21



  Startpoint: asic_model_gen.write_data_ffs/data_delayed_reg[0][36] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[7].word_bits[36].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: R2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.17      0.17

  asic_model_gen.write_data_ffs/data_delayed_reg[0][36]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.17 r
  asic_model_gen.write_data_ffs/data_delayed_reg[0][36]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.05      0.23 r
  asic_model_gen.memory_core/ropt_mto_inst_1886/X (HDBSLT20_BUF_1P5)
                                                   0.06      0.29 r
  asic_model_gen.memory_core/word[7].word_bits[36].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                   0.02      0.31 r
  data arrival time                                          0.31

  clock clk_core(rise edge)                        0.00      0.00
  clock latency (propagated)                       0.13      0.13
  clock uncertainty                               -0.03      0.10
  transparency open edge                                     0.10

  clock clk_core(fall edge)                        0.50      0.50
  clock network delay (propagated)                 0.12      0.62
  clock uncertainty                               -0.03      0.59
  library setup time                              -0.07      0.52
  transparency close edge                                    0.52

  data required time                                         0.52
  ------------------------------------------------------------------------
  data required time                                         0.52
  data arrival time                                         -0.31
  ------------------------------------------------------------------------
  slack (MET)                                                0.21



  Startpoint: asic_model_gen.write_data_ffs/data_delayed_reg[0][20] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[3].word_bits[20].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: R2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.18      0.18

  asic_model_gen.write_data_ffs/data_delayed_reg[0][20]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.18 r
  asic_model_gen.write_data_ffs/data_delayed_reg[0][20]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.13      0.31 r
  asic_model_gen.memory_core/word[3].word_bits[20].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                   0.01      0.32 r
  data arrival time                                          0.32

  clock clk_core(rise edge)                        0.00      0.00
  clock latency (propagated)                       0.14      0.14
  clock uncertainty                               -0.03      0.11
  transparency open edge                                     0.11

  clock clk_core(fall edge)                        0.50      0.50
  clock network delay (propagated)                 0.14      0.64
  clock uncertainty                               -0.03      0.61
  library setup time                              -0.08      0.53
  transparency close edge                                    0.53

  data required time                                         0.53
  ------------------------------------------------------------------------
  data required time                                         0.53
  data arrival time                                         -0.32
  ------------------------------------------------------------------------
  slack (MET)                                                0.22



  Startpoint: write_data_i[0] (input port clocked by clk_core)
  Endpoint: asic_model_gen.write_data_ffs/write_data_middle_reg[0][0] (falling edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: I2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.04      0.04
  input external delay                             0.30      0.34 f
  write_data_i[0] (in)                             0.00      0.34 f
  asic_model_gen.write_data_ffs/write_data_middle_reg[0][0]/D (HDBSLT20_FDNQ_V2_1)
                                                   0.00      0.34 f
  data arrival time                                          0.34

  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.09      0.59
  asic_model_gen.write_data_ffs/write_data_middle_reg[0][0]/CK (HDBSLT20_FDNQ_V2_1)
                                                   0.00      0.59 f
  clock uncertainty                               -0.03      0.56
  library setup time                              -0.01      0.56
  data required time                                         0.56
  ------------------------------------------------------------------------
  data required time                                         0.56
  data arrival time                                         -0.34
  ------------------------------------------------------------------------
  slack (MET)                                                0.22



  Startpoint: write_data_i[41] (input port clocked by clk_core)
  Endpoint: asic_model_gen.write_data_ffs/write_data_middle_reg[0][41] (falling edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: I2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.04      0.04
  input external delay                             0.30      0.34 f
  write_data_i[41] (in)                            0.00      0.34 f
  asic_model_gen.write_data_ffs/write_data_middle_reg[0][41]/D (HDBSLT20_FDNQ_V2_1)
                                                   0.00      0.34 f
  data arrival time                                          0.34

  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.09      0.59
  asic_model_gen.write_data_ffs/write_data_middle_reg[0][41]/CK (HDBSLT20_FDNQ_V2_1)
                                                   0.00      0.59 f
  clock uncertainty                               -0.03      0.56
  library setup time                              -0.01      0.56
  data required time                                         0.56
  ------------------------------------------------------------------------
  data required time                                         0.56
  data arrival time                                         -0.34
  ------------------------------------------------------------------------
  slack (MET)                                                0.22



  Startpoint: write_data_i[16] (input port clocked by clk_core)
  Endpoint: asic_model_gen.write_data_ffs/write_data_middle_reg[0][16] (falling edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: I2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.04      0.04
  input external delay                             0.30      0.34 f
  write_data_i[16] (in)                            0.00      0.34 f
  asic_model_gen.write_data_ffs/write_data_middle_reg[0][16]/D (HDBSLT20_FDNQ_V2_1)
                                                   0.00      0.34 f
  data arrival time                                          0.34

  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.09      0.59
  asic_model_gen.write_data_ffs/write_data_middle_reg[0][16]/CK (HDBSLT20_FDNQ_V2_1)
                                                   0.00      0.59 f
  clock uncertainty                               -0.03      0.56
  library setup time                              -0.01      0.56
  data required time                                         0.56
  ------------------------------------------------------------------------
  data required time                                         0.56
  data arrival time                                         -0.34
  ------------------------------------------------------------------------
  slack (MET)                                                0.22



  Startpoint: write_data_i[44] (input port clocked by clk_core)
  Endpoint: asic_model_gen.write_data_ffs/write_data_middle_reg[0][44] (falling edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: I2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.04      0.04
  input external delay                             0.30      0.34 f
  write_data_i[44] (in)                            0.00      0.34 f
  asic_model_gen.write_data_ffs/write_data_middle_reg[0][44]/D (HDBSLT20_FDNQ_V2_1)
                                                   0.00      0.34 f
  data arrival time                                          0.34

  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.09      0.59
  asic_model_gen.write_data_ffs/write_data_middle_reg[0][44]/CK (HDBSLT20_FDNQ_V2_1)
                                                   0.00      0.59 f
  clock uncertainty                               -0.03      0.56
  library setup time                              -0.01      0.56
  data required time                                         0.56
  ------------------------------------------------------------------------
  data required time                                         0.56
  data arrival time                                         -0.34
  ------------------------------------------------------------------------
  slack (MET)                                                0.22



  Startpoint: write_data_i[46] (input port clocked by clk_core)
  Endpoint: asic_model_gen.write_data_ffs/write_data_middle_reg[0][46] (falling edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: I2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.04      0.04
  input external delay                             0.30      0.34 f
  write_data_i[46] (in)                            0.00      0.34 f
  asic_model_gen.write_data_ffs/write_data_middle_reg[0][46]/D (HDBSLT20_FDNQ_V2_1)
                                                   0.00      0.34 f
  data arrival time                                          0.34

  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.09      0.59
  asic_model_gen.write_data_ffs/write_data_middle_reg[0][46]/CK (HDBSLT20_FDNQ_V2_1)
                                                   0.00      0.59 f
  clock uncertainty                               -0.03      0.56
  library setup time                              -0.01      0.56
  data required time                                         0.56
  ------------------------------------------------------------------------
  data required time                                         0.56
  data arrival time                                         -0.34
  ------------------------------------------------------------------------
  slack (MET)                                                0.22



  Startpoint: asic_model_gen.write_data_ffs/data_delayed_reg[0][20] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[5].word_bits[20].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: R2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.18      0.18

  asic_model_gen.write_data_ffs/data_delayed_reg[0][20]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.18 r
  asic_model_gen.write_data_ffs/data_delayed_reg[0][20]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.13      0.31 r
  asic_model_gen.memory_core/word[5].word_bits[20].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                   0.01      0.32 r
  data arrival time                                          0.32

  clock clk_core(rise edge)                        0.00      0.00
  clock latency (propagated)                       0.15      0.15
  clock uncertainty                               -0.03      0.12
  transparency open edge                                     0.12

  clock clk_core(fall edge)                        0.50      0.50
  clock network delay (propagated)                 0.15      0.65
  clock uncertainty                               -0.03      0.62
  library setup time                              -0.08      0.54
  transparency close edge                                    0.54

  data required time                                         0.54
  ------------------------------------------------------------------------
  data required time                                         0.54
  data arrival time                                         -0.32
  ------------------------------------------------------------------------
  slack (MET)                                                0.22



  Startpoint: asic_model_gen.write_data_ffs/data_delayed_reg[0][20] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[12].word_bits[20].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: R2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.18      0.18

  asic_model_gen.write_data_ffs/data_delayed_reg[0][20]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.18 r
  asic_model_gen.write_data_ffs/data_delayed_reg[0][20]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.13      0.31 r
  asic_model_gen.memory_core/word[12].word_bits[20].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                   0.01      0.32 r
  data arrival time                                          0.32

  clock clk_core(rise edge)                        0.00      0.00
  clock latency (propagated)                       0.15      0.15
  clock uncertainty                               -0.03      0.12
  transparency open edge                                     0.12

  clock clk_core(fall edge)                        0.50      0.50
  clock network delay (propagated)                 0.15      0.65
  clock uncertainty                               -0.03      0.62
  library setup time                              -0.08      0.54
  transparency close edge                                    0.54

  data required time                                         0.54
  ------------------------------------------------------------------------
  data required time                                         0.54
  data arrival time                                         -0.32
  ------------------------------------------------------------------------
  slack (MET)                                                0.22



  Startpoint: asic_model_gen.write_data_ffs/data_delayed_reg[0][20] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[2].word_bits[20].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: R2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.18      0.18

  asic_model_gen.write_data_ffs/data_delayed_reg[0][20]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.18 r
  asic_model_gen.write_data_ffs/data_delayed_reg[0][20]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.13      0.31 r
  asic_model_gen.memory_core/word[2].word_bits[20].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                   0.01      0.32 r
  data arrival time                                          0.32

  clock clk_core(rise edge)                        0.00      0.00
  clock latency (propagated)                       0.15      0.15
  clock uncertainty                               -0.03      0.12
  transparency open edge                                     0.12

  clock clk_core(fall edge)                        0.50      0.50
  clock network delay (propagated)                 0.14      0.64
  clock uncertainty                               -0.03      0.61
  library setup time                              -0.08      0.54
  transparency close edge                                    0.54

  data required time                                         0.54
  ------------------------------------------------------------------------
  data required time                                         0.54
  data arrival time                                         -0.32
  ------------------------------------------------------------------------
  slack (MET)                                                0.22



  Startpoint: asic_model_gen.write_data_ffs/data_delayed_reg[0][48] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[3].word_bits[48].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: R2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.18      0.18

  asic_model_gen.write_data_ffs/data_delayed_reg[0][48]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.18 r
  asic_model_gen.write_data_ffs/data_delayed_reg[0][48]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.12      0.30 r
  asic_model_gen.memory_core/word[3].word_bits[48].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                   0.01      0.31 r
  data arrival time                                          0.31

  clock clk_core(rise edge)                        0.00      0.00
  clock latency (propagated)                       0.14      0.14
  clock uncertainty                               -0.03      0.11
  transparency open edge                                     0.11

  clock clk_core(fall edge)                        0.50      0.50
  clock network delay (propagated)                 0.14      0.64
  clock uncertainty                               -0.03      0.61
  library setup time                              -0.08      0.53
  transparency close edge                                    0.53

  data required time                                         0.53
  ------------------------------------------------------------------------
  data required time                                         0.53
  data arrival time                                         -0.31
  ------------------------------------------------------------------------
  slack (MET)                                                0.22



  Startpoint: asic_model_gen.write_data_ffs/data_delayed_reg[0][36] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[1].word_bits[36].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: R2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.17      0.17

  asic_model_gen.write_data_ffs/data_delayed_reg[0][36]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.17 r
  asic_model_gen.write_data_ffs/data_delayed_reg[0][36]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.05      0.23 r
  asic_model_gen.memory_core/ropt_mto_inst_1886/X (HDBSLT20_BUF_1P5)
                                                   0.06      0.29 r
  asic_model_gen.memory_core/word[1].word_bits[36].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                   0.02      0.31 r
  data arrival time                                          0.31

  clock clk_core(rise edge)                        0.00      0.00
  clock latency (propagated)                       0.14      0.14
  clock uncertainty                               -0.03      0.11
  transparency open edge                                     0.11

  clock clk_core(fall edge)                        0.50      0.50
  clock network delay (propagated)                 0.13      0.63
  clock uncertainty                               -0.03      0.60
  library setup time                              -0.07      0.53
  transparency close edge                                    0.53

  data required time                                         0.53
  ------------------------------------------------------------------------
  data required time                                         0.53
  data arrival time                                         -0.31
  ------------------------------------------------------------------------
  slack (MET)                                                0.22



  Startpoint: asic_model_gen.write_data_ffs/data_delayed_reg[0][48] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[5].word_bits[48].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: R2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.18      0.18

  asic_model_gen.write_data_ffs/data_delayed_reg[0][48]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.18 r
  asic_model_gen.write_data_ffs/data_delayed_reg[0][48]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.12      0.30 r
  asic_model_gen.memory_core/word[5].word_bits[48].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                   0.01      0.31 r
  data arrival time                                          0.31

  clock clk_core(rise edge)                        0.00      0.00
  clock latency (propagated)                       0.15      0.15
  clock uncertainty                               -0.03      0.12
  transparency open edge                                     0.12

  clock clk_core(fall edge)                        0.50      0.50
  clock network delay (propagated)                 0.15      0.65
  clock uncertainty                               -0.03      0.62
  library setup time                              -0.08      0.54
  transparency close edge                                    0.54

  data required time                                         0.54
  ------------------------------------------------------------------------
  data required time                                         0.54
  data arrival time                                         -0.31
  ------------------------------------------------------------------------
  slack (MET)                                                0.23



  Startpoint: asic_model_gen.write_data_ffs/data_delayed_reg[0][48] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[12].word_bits[48].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: R2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.18      0.18

  asic_model_gen.write_data_ffs/data_delayed_reg[0][48]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.18 r
  asic_model_gen.write_data_ffs/data_delayed_reg[0][48]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.12      0.30 r
  asic_model_gen.memory_core/word[12].word_bits[48].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                   0.01      0.31 r
  data arrival time                                          0.31

  clock clk_core(rise edge)                        0.00      0.00
  clock latency (propagated)                       0.15      0.15
  clock uncertainty                               -0.03      0.12
  transparency open edge                                     0.12

  clock clk_core(fall edge)                        0.50      0.50
  clock network delay (propagated)                 0.15      0.65
  clock uncertainty                               -0.03      0.62
  library setup time                              -0.08      0.54
  transparency close edge                                    0.54

  data required time                                         0.54
  ------------------------------------------------------------------------
  data required time                                         0.54
  data arrival time                                         -0.31
  ------------------------------------------------------------------------
  slack (MET)                                                0.23



  Startpoint: asic_model_gen.write_data_ffs/data_delayed_reg[0][48] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[2].word_bits[48].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: R2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.18      0.18

  asic_model_gen.write_data_ffs/data_delayed_reg[0][48]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.18 r
  asic_model_gen.write_data_ffs/data_delayed_reg[0][48]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.12      0.30 r
  asic_model_gen.memory_core/word[2].word_bits[48].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                   0.01      0.31 r
  data arrival time                                          0.31

  clock clk_core(rise edge)                        0.00      0.00
  clock latency (propagated)                       0.15      0.15
  clock uncertainty                               -0.03      0.12
  transparency open edge                                     0.12

  clock clk_core(fall edge)                        0.50      0.50
  clock network delay (propagated)                 0.14      0.64
  clock uncertainty                               -0.03      0.61
  library setup time                              -0.08      0.54
  transparency close edge                                    0.54

  data required time                                         0.54
  ------------------------------------------------------------------------
  data required time                                         0.54
  data arrival time                                         -0.31
  ------------------------------------------------------------------------
  slack (MET)                                                0.23



  Startpoint: asic_model_gen.write_data_ffs/data_delayed_reg[0][5] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[0].word_bits[5].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: R2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.18      0.18

  asic_model_gen.write_data_ffs/data_delayed_reg[0][5]/CK (HDBSLT20_FDPQ_V2_2)
                                                   0.00      0.18 r
  asic_model_gen.write_data_ffs/data_delayed_reg[0][5]/Q (HDBSLT20_FDPQ_V2_2)
                                                   0.06      0.24 r
  asic_model_gen.memory_core/U1399/X (HDBSLT20_BUF_2)
                                                   0.05      0.28 r
  asic_model_gen.memory_core/word[0].word_bits[5].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                   0.00      0.28 r
  data arrival time                                          0.28

  clock clk_core(rise edge)                        0.00      0.00
  clock latency (propagated)                       0.10      0.10
  clock uncertainty                               -0.03      0.07
  transparency open edge                                     0.07

  clock clk_core(fall edge)                        0.50      0.50
  clock network delay (propagated)                 0.09      0.59
  clock uncertainty                               -0.03      0.56
  library setup time                              -0.05      0.51
  transparency close edge                                    0.51

  data required time                                         0.51
  ------------------------------------------------------------------------
  data required time                                         0.51
  data arrival time                                         -0.28
  ------------------------------------------------------------------------
  slack (MET)                                                0.23



  Startpoint: asic_model_gen.write_data_ffs/data_delayed_reg[0][28] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[2].word_bits[28].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: R2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.17      0.17

  asic_model_gen.write_data_ffs/data_delayed_reg[0][28]/CK (HDBSLT20_FDPQ_V2_2)
                                                   0.00      0.17 r
  asic_model_gen.write_data_ffs/data_delayed_reg[0][28]/Q (HDBSLT20_FDPQ_V2_2)
                                                   0.06      0.22 r
  asic_model_gen.memory_core/U1476/X (HDBSLT20_BUF_1P5)
                                                   0.05      0.27 r
  asic_model_gen.memory_core/word[2].word_bits[28].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                   0.00      0.28 r
  data arrival time                                          0.28

  clock clk_core(rise edge)                        0.00      0.00
  clock latency (propagated)                       0.09      0.09
  clock uncertainty                               -0.03      0.06
  transparency open edge                                     0.06

  clock clk_core(fall edge)                        0.50      0.50
  clock network delay (propagated)                 0.09      0.59
  clock uncertainty                               -0.03      0.56
  library setup time                              -0.05      0.51
  transparency close edge                                    0.51

  data required time                                         0.51
  ------------------------------------------------------------------------
  data required time                                         0.51
  data arrival time                                         -0.28
  ------------------------------------------------------------------------
  slack (MET)                                                0.23



  Startpoint: asic_model_gen.write_data_ffs/data_delayed_reg[0][36] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[3].word_bits[36].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: R2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.17      0.17

  asic_model_gen.write_data_ffs/data_delayed_reg[0][36]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.17 r
  asic_model_gen.write_data_ffs/data_delayed_reg[0][36]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.05      0.23 r
  asic_model_gen.memory_core/ropt_mto_inst_1886/X (HDBSLT20_BUF_1P5)
                                                   0.06      0.29 r
  asic_model_gen.memory_core/word[3].word_bits[36].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                   0.02      0.31 r
  data arrival time                                          0.31

  clock clk_core(rise edge)                        0.00      0.00
  clock latency (propagated)                       0.14      0.14
  clock uncertainty                               -0.03      0.11
  transparency open edge                                     0.11

  clock clk_core(fall edge)                        0.50      0.50
  clock network delay (propagated)                 0.14      0.64
  clock uncertainty                               -0.03      0.61
  library setup time                              -0.07      0.54
  transparency close edge                                    0.54

  data required time                                         0.54
  ------------------------------------------------------------------------
  data required time                                         0.54
  data arrival time                                         -0.31
  ------------------------------------------------------------------------
  slack (MET)                                                0.23



  Startpoint: asic_model_gen.write_data_ffs/data_delayed_reg[0][45] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[10].word_bits[45].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: R2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.17      0.17

  asic_model_gen.write_data_ffs/data_delayed_reg[0][45]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.17 r
  asic_model_gen.write_data_ffs/data_delayed_reg[0][45]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.05      0.22 r
  asic_model_gen.memory_core/ropt_mt_inst_1877/X (HDBSLT20_BUF_1P5)
                                                   0.06      0.28 r
  asic_model_gen.memory_core/word[10].word_bits[45].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                   0.01      0.29 r
  data arrival time                                          0.29

  clock clk_core(rise edge)                        0.00      0.00
  clock latency (propagated)                       0.13      0.13
  clock uncertainty                               -0.03      0.10
  transparency open edge                                     0.10

  clock clk_core(fall edge)                        0.50      0.50
  clock network delay (propagated)                 0.12      0.62
  clock uncertainty                               -0.03      0.59
  library setup time                              -0.07      0.52
  transparency close edge                                    0.52

  data required time                                         0.52
  ------------------------------------------------------------------------
  data required time                                         0.52
  data arrival time                                         -0.29
  ------------------------------------------------------------------------
  slack (MET)                                                0.23



  Startpoint: asic_model_gen.write_data_ffs/data_delayed_reg[0][36] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[5].word_bits[36].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: R2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.17      0.17

  asic_model_gen.write_data_ffs/data_delayed_reg[0][36]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.17 r
  asic_model_gen.write_data_ffs/data_delayed_reg[0][36]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.05      0.23 r
  asic_model_gen.memory_core/ropt_mto_inst_1886/X (HDBSLT20_BUF_1P5)
                                                   0.06      0.29 r
  asic_model_gen.memory_core/word[5].word_bits[36].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                   0.02      0.31 r
  data arrival time                                          0.31

  clock clk_core(rise edge)                        0.00      0.00
  clock latency (propagated)                       0.15      0.15
  clock uncertainty                               -0.03      0.12
  transparency open edge                                     0.12

  clock clk_core(fall edge)                        0.50      0.50
  clock network delay (propagated)                 0.15      0.65
  clock uncertainty                               -0.03      0.62
  library setup time                              -0.07      0.54
  transparency close edge                                    0.54

  data required time                                         0.54
  ------------------------------------------------------------------------
  data required time                                         0.54
  data arrival time                                         -0.31
  ------------------------------------------------------------------------
  slack (MET)                                                0.23



  Startpoint: asic_model_gen.write_data_ffs/data_delayed_reg[0][36] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[2].word_bits[36].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: R2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.17      0.17

  asic_model_gen.write_data_ffs/data_delayed_reg[0][36]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.17 r
  asic_model_gen.write_data_ffs/data_delayed_reg[0][36]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.05      0.23 r
  asic_model_gen.memory_core/ropt_mto_inst_1886/X (HDBSLT20_BUF_1P5)
                                                   0.06      0.29 r
  asic_model_gen.memory_core/word[2].word_bits[36].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                   0.02      0.31 r
  data arrival time                                          0.31

  clock clk_core(rise edge)                        0.00      0.00
  clock latency (propagated)                       0.15      0.15
  clock uncertainty                               -0.03      0.12
  transparency open edge                                     0.12

  clock clk_core(fall edge)                        0.50      0.50
  clock network delay (propagated)                 0.14      0.64
  clock uncertainty                               -0.03      0.61
  library setup time                              -0.07      0.55
  transparency close edge                                    0.55

  data required time                                         0.55
  ------------------------------------------------------------------------
  data required time                                         0.55
  data arrival time                                         -0.31
  ------------------------------------------------------------------------
  slack (MET)                                                0.24



  Startpoint: asic_model_gen.write_data_ffs/data_delayed_reg[0][36] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[12].word_bits[36].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: R2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.17      0.17

  asic_model_gen.write_data_ffs/data_delayed_reg[0][36]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.17 r
  asic_model_gen.write_data_ffs/data_delayed_reg[0][36]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.05      0.23 r
  asic_model_gen.memory_core/ropt_mto_inst_1886/X (HDBSLT20_BUF_1P5)
                                                   0.06      0.29 r
  asic_model_gen.memory_core/word[12].word_bits[36].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                   0.02      0.31 r
  data arrival time                                          0.31

  clock clk_core(rise edge)                        0.00      0.00
  clock latency (propagated)                       0.15      0.15
  clock uncertainty                               -0.03      0.12
  transparency open edge                                     0.12

  clock clk_core(fall edge)                        0.50      0.50
  clock network delay (propagated)                 0.15      0.65
  clock uncertainty                               -0.03      0.62
  library setup time                              -0.07      0.55
  transparency close edge                                    0.55

  data required time                                         0.55
  ------------------------------------------------------------------------
  data required time                                         0.55
  data arrival time                                         -0.31
  ------------------------------------------------------------------------
  slack (MET)                                                0.24



  Startpoint: asic_model_gen.write_data_ffs/data_delayed_reg[0][16] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[0].word_bits[16].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: R2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.14      0.14

  asic_model_gen.write_data_ffs/data_delayed_reg[0][16]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 r
  asic_model_gen.write_data_ffs/data_delayed_reg[0][16]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.10      0.25 r
  asic_model_gen.memory_core/word[0].word_bits[16].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                   0.01      0.26 r
  data arrival time                                          0.26

  clock clk_core(rise edge)                        0.00      0.00
  clock latency (propagated)                       0.10      0.10
  clock uncertainty                               -0.03      0.07
  transparency open edge                                     0.07

  clock clk_core(fall edge)                        0.50      0.50
  clock network delay (propagated)                 0.09      0.59
  clock uncertainty                               -0.03      0.56
  library setup time                              -0.06      0.50
  transparency close edge                                    0.50

  data required time                                         0.50
  ------------------------------------------------------------------------
  data required time                                         0.50
  data arrival time                                         -0.26
  ------------------------------------------------------------------------
  slack (MET)                                                0.24



  Startpoint: asic_model_gen.write_data_ffs/data_delayed_reg[0][20] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[0].word_bits[20].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: R2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.18      0.18

  asic_model_gen.write_data_ffs/data_delayed_reg[0][20]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.18 r
  asic_model_gen.write_data_ffs/data_delayed_reg[0][20]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.13      0.31 r
  asic_model_gen.memory_core/word[0].word_bits[20].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                   0.01      0.31 r
  data arrival time                                          0.31

  clock clk_core(rise edge)                        0.00      0.00
  clock latency (propagated)                       0.16      0.16
  clock uncertainty                               -0.03      0.13
  transparency open edge                                     0.13

  clock clk_core(fall edge)                        0.50      0.50
  clock network delay (propagated)                 0.15      0.65
  clock uncertainty                               -0.03      0.62
  library setup time                              -0.08      0.55
  transparency close edge                                    0.55

  data required time                                         0.55
  ------------------------------------------------------------------------
  data required time                                         0.55
  data arrival time                                         -0.31
  ------------------------------------------------------------------------
  slack (MET)                                                0.24



  Startpoint: asic_model_gen.write_data_ffs/data_delayed_reg[0][19] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: mdata_reg[2][4] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.13      0.13

  asic_model_gen.write_data_ffs/data_delayed_reg[0][19]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.13 r
  asic_model_gen.write_data_ffs/data_delayed_reg[0][19]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.08      0.21 r
  asic_model_gen.memory_core/U1435/X (HDBSLT20_BUF_1P5)
                                                   0.05      0.26 r
  asic_model_gen.memory_core/word[16].word_bits[19].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                   0.00      0.26 r
  ------------------------------------------------------------------------
  transparency window #1

  clock clk_core(rise edge)                        0.00      0.00
  clock latency (propagated)                       0.17      0.17
  transparency open edge                                     0.17

  clock clk_core(fall edge)                        0.50      0.50
  clock latency (propagated)                       0.17      0.67
  library setup time                              -0.03      0.64
  transparency close edge                                    0.64

  available borrow at through pin                  0.38      0.26
  ------------------------------------------------------------------------
  asic_model_gen.memory_core/word[16].word_bits[19].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                   0.00      0.26 r
  asic_model_gen.memory_core/word[16].word_bits[19].memory_cell/cam_memory_reg/Q (HDBSLT20_LDPQ_1)
                                                   0.03      0.29 r
  asic_model_gen.memory_core/U3877/X (HDBSLT20_EN2_V2_0P5)
                                                   0.02      0.31 r
  asic_model_gen.memory_core/U881/X (HDBSLT20_ND4_0P5)
                                                   0.03      0.33 f
  asic_model_gen.memory_core/U316/X (HDBSLT20_NR4_0P5)
                                                   0.03      0.37 r
  asic_model_gen.memory_core/U101/X (HDBSLT20_ND4_MM_1)
                                                   0.07      0.44 f
  asic_model_gen.memory_core/U52/X (HDBSLT20_NR4_2)
                                                   0.06      0.50 r
  U3920/X (HDBSLT20_ND2_MM_2)                      0.02      0.52 f
  U4197/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.54 r
  U4199/X (HDBSLT20_NR4_0P5)                       0.02      0.56 f
  U4202/X (HDBSLT20_ND4_0P5)                       0.01      0.57 r
  U4204/X (HDBSLT20_NR3_0P75)                      0.01      0.58 f
  U2590/X (HDBSLT20_NR2_MM_0P5)                    0.01      0.58 r
  U2555/X (HDBSLT20_MUXI2_1)                       0.02      0.60 f
  U4227/X (HDBSLT20_ND2_1)                         0.01      0.62 r
  U4228/X (HDBSLT20_OR2_2)                         0.01      0.63 r
  U4230/X (HDBSLT20_NR3_0P75)                      0.01      0.64 f
  U4231/X (HDBSLT20_ND2_1P5)                       0.01      0.65 r
  U4232/X (HDBSLT20_NR2_2)                         0.01      0.65 f
  U2335/X (HDBSLT20_ND2B_2)                        0.01      0.66 r
  U2334/X (HDBSLT20_NR2_MM_1P5)                    0.01      0.67 f
  U2420/X (HDBSLT20_ND2_0P75)                      0.01      0.67 r
  U2414/X (HDBSLT20_OR2_1P5)                       0.01      0.69 r
  ctmTdsLR_2_685/X (HDBSLT20_AN3B_2)               0.01      0.69 f
  U4237/X (HDBSLT20_ND2_1P5)                       0.01      0.70 r
  U4238/X (HDBSLT20_NR2_1)                         0.01      0.71 f
  U2398/X (HDBSLT20_AN2_2)                         0.01      0.72 f
  U3206/X (HDBSLT20_ND2_1P5)                       0.01      0.72 r
  U4239/X (HDBSLT20_OR4B_2)                        0.01      0.74 r
  U4240/X (HDBSLT20_NR2_1)                         0.01      0.74 f
  U4242/X (HDBSLT20_ND2_1P5)                       0.01      0.75 r
  U4243/X (HDBSLT20_NR2_1)                         0.01      0.76 f
  U4244/X (HDBSLT20_ND2_MM_0P5)                    0.01      0.77 r
  U2369/X (HDBSLT20_ND4_MM_1)                      0.02      0.79 f
  U4281/X (HDBSLT20_MAJI3_1)                       0.02      0.81 r
  U4291/CO (HDBSLT20_ADDF_V1_2)                    0.02      0.83 r
  U2361/CO (HDBSLT20_ADDF_V1_2)                    0.02      0.85 r
  U4299/X (HDBSLT20_EO2_V2_1)                      0.01      0.86 r
  U2356/X (HDBSLT20_EN2_V2_1)                      0.01      0.87 f
  U4300/X (HDBSLT20_NR2_MM_0P5)                    0.01      0.88 r
  mdata_reg[2][4]/D (HDBSLT20_FDPRBQ_V2_1)         0.00      0.88 r
  data arrival time                                          0.88

  clock clk_core (rise edge)                       1.00      1.00
  clock network delay (propagated)                 0.16      1.16
  mdata_reg[2][4]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      1.16 r
  library setup time                              -0.01      1.15
  data required time                                         1.15
  ------------------------------------------------------------------------
  data required time                                         1.15
  data arrival time                                         -0.88
  ------------------------------------------------------------------------
  slack (MET)                                                0.27



  Startpoint: asic_model_gen.write_data_ffs/data_delayed_reg[0][43] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: mdata_reg[1][4] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.13      0.13

  asic_model_gen.write_data_ffs/data_delayed_reg[0][43]/CK (HDBSLT20_FDPQ_V2_2)
                                                   0.00      0.13 r
  asic_model_gen.write_data_ffs/data_delayed_reg[0][43]/Q (HDBSLT20_FDPQ_V2_2)
                                                   0.06      0.19 f
  asic_model_gen.memory_core/U1410/X (HDBSLT20_BUF_S_1P25)
                                                   0.06      0.25 f
  asic_model_gen.memory_core/word[23].word_bits[43].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                   0.01      0.26 f
  ------------------------------------------------------------------------
  transparency window #1

  clock clk_core(rise edge)                        0.00      0.00
  clock latency (propagated)                       0.15      0.15
  transparency open edge                                     0.15

  clock clk_core(fall edge)                        0.50      0.50
  clock latency (propagated)                       0.14      0.64
  library setup time                              -0.01      0.63
  transparency close edge                                    0.63

  available borrow at through pin                  0.37      0.26
  ------------------------------------------------------------------------
  asic_model_gen.memory_core/word[23].word_bits[43].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                   0.00      0.26 f
  asic_model_gen.memory_core/word[23].word_bits[43].memory_cell/cam_memory_reg/Q (HDBSLT20_LDPQ_1)
                                                   0.03      0.29 f
  asic_model_gen.memory_core/U5202/X (HDBSLT20_EN2_V2_0P5)
                                                   0.02      0.30 f
  asic_model_gen.memory_core/U589/X (HDBSLT20_ND4_MM_1)
                                                   0.02      0.32 r
  asic_model_gen.memory_core/U208/X (HDBSLT20_NR4_0P5)
                                                   0.02      0.34 f
  asic_model_gen.memory_core/U182/X (HDBSLT20_ND4_MM_1)
                                                   0.03      0.37 r
  asic_model_gen.memory_core/U46/X (HDBSLT20_NR4_0P5)
                                                   0.03      0.41 f
  U3243/X (HDBSLT20_ND2_MM_0P75)                   0.03      0.44 r
  U3422/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.46 f
  U3423/X (HDBSLT20_NR3_0P75)                      0.02      0.48 r
  U2732/X (HDBSLT20_ND4_0P5)                       0.03      0.50 f
  U2695/X (HDBSLT20_ND2_0P75)                      0.02      0.52 r
  U2569/X (HDBSLT20_MUXI2_MM_1)                    0.02      0.54 f
  U3431/X (HDBSLT20_NR2_1)                         0.02      0.56 r
  U3432/X (HDBSLT20_ND2_MM_1)                      0.01      0.57 f
  U3535/X (HDBSLT20_NR3_0P75)                      0.02      0.59 r
  U3562/X (HDBSLT20_ND2_MM_2)                      0.01      0.60 f
  U2434/X (HDBSLT20_NR2_2)                         0.01      0.60 r
  U2336/X (HDBSLT20_ND2B_2)                        0.01      0.61 f
  U2422/X (HDBSLT20_NR2_2)                         0.01      0.62 r
  U3579/X (HDBSLT20_ND2_1)                         0.01      0.63 f
  U2332/X (HDBSLT20_OR2_2)                         0.02      0.64 f
  U2331/X (HDBSLT20_NR2B_2)                        0.01      0.65 r
  U3585/X (HDBSLT20_ND2_1P5)                       0.01      0.66 f
  U3587/X (HDBSLT20_NR2_1)                         0.01      0.67 r
  U2330/X (HDBSLT20_AN2_1P5)                       0.02      0.68 r
  U2390/X (HDBSLT20_ND2_1P5)                       0.01      0.69 f
  U2383/X (HDBSLT20_OR4B_2)                        0.02      0.71 f
  U3207/X (HDBSLT20_NR2_1)                         0.01      0.72 r
  U3591/X (HDBSLT20_ND2_1P5)                       0.01      0.73 f
  U3592/X (HDBSLT20_NR2_1)                         0.01      0.74 r
  U2373/X (HDBSLT20_NR2B_V1_1)                     0.01      0.76 r
  U3593/X (HDBSLT20_NR3_0P75)                      0.01      0.76 f
  U2365/X (HDBSLT20_ND3_1)                         0.01      0.77 r
  U2329/X (HDBSLT20_ND2_1P5)                       0.01      0.78 f
  U2328/X (HDBSLT20_INV_2)                         0.01      0.79 r
  U2327/X (HDBSLT20_MAJI3_3)                       0.01      0.80 f
  U2358/CO (HDBSLT20_ADDF_V1_1)                    0.02      0.82 f
  U3208/CO (HDBSLT20_ADDF_V1_1)                    0.02      0.84 f
  U2355/X (HDBSLT20_EO2_V2_1)                      0.01      0.86 f
  U3601/X (HDBSLT20_EN2_V2_1)                      0.01      0.87 f
  U3603/X (HDBSLT20_NR2_MM_0P5)                    0.01      0.88 r
  mdata_reg[1][4]/D (HDBSLT20_FDPRBQ_V2_1)         0.00      0.88 r
  data arrival time                                          0.88

  clock clk_core (rise edge)                       1.00      1.00
  clock network delay (propagated)                 0.16      1.16
  mdata_reg[1][4]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      1.16 r
  library setup time                              -0.01      1.15
  data required time                                         1.15
  ------------------------------------------------------------------------
  data required time                                         1.15
  data arrival time                                         -0.88
  ------------------------------------------------------------------------
  slack (MET)                                                0.28



  Startpoint: asic_model_gen.write_data_ffs/data_delayed_reg[0][19] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: mdata_reg[0][4] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.13      0.13

  asic_model_gen.write_data_ffs/data_delayed_reg[0][19]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.13 r
  asic_model_gen.write_data_ffs/data_delayed_reg[0][19]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.08      0.21 r
  asic_model_gen.memory_core/U1435/X (HDBSLT20_BUF_1P5)
                                                   0.05      0.26 r
  asic_model_gen.memory_core/word[18].word_bits[19].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                   0.00      0.26 r
  ------------------------------------------------------------------------
  transparency window #1

  clock clk_core(rise edge)                        0.00      0.00
  clock latency (propagated)                       0.14      0.14
  transparency open edge                                     0.14

  clock clk_core(fall edge)                        0.50      0.50
  clock latency (propagated)                       0.13      0.63
  library setup time                              -0.04      0.60
  transparency close edge                                    0.60

  available borrow at through pin                  0.34      0.26
  ------------------------------------------------------------------------
  asic_model_gen.memory_core/word[18].word_bits[19].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                   0.00      0.26 r
  asic_model_gen.memory_core/word[18].word_bits[19].memory_cell/cam_memory_reg/Q (HDBSLT20_LDPQ_1)
                                                   0.03      0.29 r
  asic_model_gen.memory_core/U2375/X (HDBSLT20_EN2_V2_0P5)
                                                   0.02      0.31 r
  asic_model_gen.memory_core/U2379/X (HDBSLT20_ND4_0P5)
                                                   0.03      0.34 f
  asic_model_gen.memory_core/U2390/X (HDBSLT20_NR4_0P5)
                                                   0.04      0.37 r
  asic_model_gen.memory_core/U161/X (HDBSLT20_ND4_MM_1)
                                                   0.04      0.41 f
  asic_model_gen.memory_core/U80/X (HDBSLT20_NR4_0P5)
                                                   0.05      0.46 r
  U3662/X (HDBSLT20_ND2_MM_2)                      0.03      0.50 f
  U3816/X (HDBSLT20_NR2_MM_0P5)                    0.01      0.51 r
  U3818/X (HDBSLT20_NR4_0P75)                      0.01      0.52 f
  U3819/X (HDBSLT20_ND3_0P75)                      0.01      0.53 r
  U3821/X (HDBSLT20_NR3_0P75)                      0.01      0.54 f
  U3879/X (HDBSLT20_NR2_MM_1)                      0.01      0.55 r
  U3880/X (HDBSLT20_NR2_1)                         0.01      0.56 f
  U4257/X (HDBSLT20_ND2_1P5)                       0.01      0.57 r
  U4275/X (HDBSLT20_ND4B_2)                        0.01      0.58 r
  U4276/X (HDBSLT20_ND2B_V1_1)                     0.01      0.59 f
  U4277/X (HDBSLT20_ND2_MM_1)                      0.01      0.60 r
  U2448/X (HDBSLT20_ND2_MM_1)                      0.01      0.61 f
  U2435/X (HDBSLT20_ND2_MM_1)                      0.01      0.61 r
  U2430/X (HDBSLT20_ND2_MM_1)                      0.01      0.62 f
  U2423/X (HDBSLT20_ND2_MM_1)                      0.01      0.63 r
  U2419/X (HDBSLT20_ND2_MM_1)                      0.01      0.63 f
  U2416/X (HDBSLT20_ND2_1)                         0.01      0.64 r
  U2413/X (HDBSLT20_ND2_MM_1)                      0.01      0.65 f
  U2407/X (HDBSLT20_ND2_MM_1)                      0.01      0.65 r
  U2403/X (HDBSLT20_ND2_MM_1)                      0.01      0.66 f
  U2394/X (HDBSLT20_ND2_MM_1)                      0.01      0.67 r
  U2388/X (HDBSLT20_ND2_MM_1)                      0.01      0.67 f
  U2385/X (HDBSLT20_ND2_MM_1)                      0.01      0.68 r
  U2380/X (HDBSLT20_ND2_MM_1)                      0.01      0.69 f
  U2378/X (HDBSLT20_ND2_1)                         0.01      0.70 r
  U2376/X (HDBSLT20_ND2_MM_1)                      0.01      0.70 f
  U2374/X (HDBSLT20_ND2_1)                         0.01      0.71 r
  U2370/X (HDBSLT20_ND2_1)                         0.01      0.72 f
  U2367/X (HDBSLT20_ND2_MM_0P75)                   0.01      0.72 r
  U2364/X (HDBSLT20_ND2_MM_1)                      0.01      0.73 f
  U2362/X (HDBSLT20_ND2_MM_1)                      0.01      0.74 r
  U2360/X (HDBSLT20_ND2_0P75)                      0.01      0.74 f
  U2359/X (HDBSLT20_ND2_MM_1)                      0.01      0.75 r
  U2357/X (HDBSLT20_ND2_MM_1)                      0.01      0.76 f
  U2354/X (HDBSLT20_ND2_MM_1)                      0.01      0.77 r
  U2353/X (HDBSLT20_ND2_MM_1)                      0.01      0.77 f
  U2352/X (HDBSLT20_ND2_MM_2)                      0.01      0.78 r
  U2351/X (HDBSLT20_ND2_MM_3)                      0.01      0.79 f
  U4278/X (HDBSLT20_ND2_MM_3)                      0.01      0.80 r
  U4297/CO (HDBSLT20_ADDF_V1_2)                    0.02      0.82 r
  intadd_0/U3/CO (HDBSLT20_ADDF_V1_2)              0.02      0.83 r
  intadd_0/U2/CO (HDBSLT20_ADDF_V1_1)              0.02      0.85 r
  U4309/X (HDBSLT20_EN2_V2_1)                      0.01      0.87 r
  U2346/X (HDBSLT20_EN2_V2_1)                      0.01      0.88 f
  U4310/X (HDBSLT20_NR2_MM_1)                      0.01      0.88 r
  mdata_reg[0][4]/D (HDBSLT20_FDPRBQ_V2_1)         0.00      0.88 r
  data arrival time                                          0.88

  clock clk_core (rise edge)                       1.00      1.00
  clock network delay (propagated)                 0.17      1.17
  mdata_reg[0][4]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      1.17 r
  library setup time                              -0.01      1.16
  data required time                                         1.16
  ------------------------------------------------------------------------
  data required time                                         1.16
  data arrival time                                         -0.88
  ------------------------------------------------------------------------
  slack (MET)                                                0.28



  Startpoint: asic_model_gen.write_data_ffs/data_delayed_reg[0][19] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: mdata_reg[2][3] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.13      0.13

  asic_model_gen.write_data_ffs/data_delayed_reg[0][19]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.13 r
  asic_model_gen.write_data_ffs/data_delayed_reg[0][19]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.08      0.21 r
  asic_model_gen.memory_core/U1435/X (HDBSLT20_BUF_1P5)
                                                   0.05      0.26 r
  asic_model_gen.memory_core/word[16].word_bits[19].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                   0.00      0.26 r
  ------------------------------------------------------------------------
  transparency window #1

  clock clk_core(rise edge)                        0.00      0.00
  clock latency (propagated)                       0.17      0.17
  transparency open edge                                     0.17

  clock clk_core(fall edge)                        0.50      0.50
  clock latency (propagated)                       0.17      0.67
  library setup time                              -0.03      0.64
  transparency close edge                                    0.64

  available borrow at through pin                  0.38      0.26
  ------------------------------------------------------------------------
  asic_model_gen.memory_core/word[16].word_bits[19].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                   0.00      0.26 r
  asic_model_gen.memory_core/word[16].word_bits[19].memory_cell/cam_memory_reg/Q (HDBSLT20_LDPQ_1)
                                                   0.03      0.29 r
  asic_model_gen.memory_core/U3877/X (HDBSLT20_EN2_V2_0P5)
                                                   0.02      0.31 r
  asic_model_gen.memory_core/U881/X (HDBSLT20_ND4_0P5)
                                                   0.03      0.33 f
  asic_model_gen.memory_core/U316/X (HDBSLT20_NR4_0P5)
                                                   0.03      0.37 r
  asic_model_gen.memory_core/U101/X (HDBSLT20_ND4_MM_1)
                                                   0.07      0.44 f
  asic_model_gen.memory_core/U52/X (HDBSLT20_NR4_2)
                                                   0.06      0.50 r
  U3920/X (HDBSLT20_ND2_MM_2)                      0.02      0.52 f
  U4197/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.54 r
  U4199/X (HDBSLT20_NR4_0P5)                       0.02      0.56 f
  U4202/X (HDBSLT20_ND4_0P5)                       0.01      0.57 r
  U4204/X (HDBSLT20_NR3_0P75)                      0.01      0.58 f
  U2590/X (HDBSLT20_NR2_MM_0P5)                    0.01      0.58 r
  U2555/X (HDBSLT20_MUXI2_1)                       0.02      0.60 f
  U4227/X (HDBSLT20_ND2_1)                         0.01      0.62 r
  U4228/X (HDBSLT20_OR2_2)                         0.01      0.63 r
  U4230/X (HDBSLT20_NR3_0P75)                      0.01      0.64 f
  U4231/X (HDBSLT20_ND2_1P5)                       0.01      0.65 r
  U4232/X (HDBSLT20_NR2_2)                         0.01      0.65 f
  U2335/X (HDBSLT20_ND2B_2)                        0.01      0.66 r
  U2334/X (HDBSLT20_NR2_MM_1P5)                    0.01      0.67 f
  U2420/X (HDBSLT20_ND2_0P75)                      0.01      0.67 r
  U2414/X (HDBSLT20_OR2_1P5)                       0.01      0.69 r
  ctmTdsLR_2_685/X (HDBSLT20_AN3B_2)               0.01      0.69 f
  U4237/X (HDBSLT20_ND2_1P5)                       0.01      0.70 r
  U4238/X (HDBSLT20_NR2_1)                         0.01      0.71 f
  U2398/X (HDBSLT20_AN2_2)                         0.01      0.72 f
  U3206/X (HDBSLT20_ND2_1P5)                       0.01      0.72 r
  U4239/X (HDBSLT20_OR4B_2)                        0.01      0.74 r
  U4240/X (HDBSLT20_NR2_1)                         0.01      0.74 f
  U4242/X (HDBSLT20_ND2_1P5)                       0.01      0.75 r
  U4243/X (HDBSLT20_NR2_1)                         0.01      0.76 f
  U4244/X (HDBSLT20_ND2_MM_0P5)                    0.01      0.77 r
  U2369/X (HDBSLT20_ND4_MM_1)                      0.02      0.79 f
  U4281/X (HDBSLT20_MAJI3_1)                       0.02      0.81 r
  U4291/CO (HDBSLT20_ADDF_V1_2)                    0.02      0.83 r
  U2361/S (HDBSLT20_ADDF_V1_2)                     0.03      0.86 f
  U4294/X (HDBSLT20_NR2_MM_0P5)                    0.01      0.87 r
  mdata_reg[2][3]/D (HDBSLT20_FDPRBQ_V2_1)         0.00      0.87 r
  data arrival time                                          0.87

  clock clk_core (rise edge)                       1.00      1.00
  clock network delay (propagated)                 0.16      1.16
  mdata_reg[2][3]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      1.16 r
  library setup time                              -0.01      1.15
  data required time                                         1.15
  ------------------------------------------------------------------------
  data required time                                         1.15
  data arrival time                                         -0.87
  ------------------------------------------------------------------------
  slack (MET)                                                0.29



  Startpoint: asic_model_gen.write_data_ffs/data_delayed_reg[0][20] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[10].word_bits[20].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.14      0.14

  asic_model_gen.write_data_ffs/data_delayed_reg[0][20]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 r
  asic_model_gen.write_data_ffs/data_delayed_reg[0][20]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.10      0.24 r
  asic_model_gen.memory_core/word[10].word_bits[20].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                   0.01      0.25 r
  data arrival time                                          0.25

  clock clk_core(rise edge)                        0.00      0.00
  clock latency (propagated)                       0.10      0.10
  transparency open edge                                     0.10

  clock clk_core(fall edge)                        0.50      0.50
  clock network delay (propagated)                 0.09      0.59
  library setup time                              -0.06      0.54
  transparency close edge                                    0.54

  data required time                                         0.54
  ------------------------------------------------------------------------
  data required time                                         0.54
  data arrival time                                         -0.25
  ------------------------------------------------------------------------
  slack (MET)                                                0.29



  Startpoint: asic_model_gen.write_data_ffs/data_delayed_reg[0][19] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: mdata_reg[2][1] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.13      0.13

  asic_model_gen.write_data_ffs/data_delayed_reg[0][19]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.13 r
  asic_model_gen.write_data_ffs/data_delayed_reg[0][19]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.08      0.21 r
  asic_model_gen.memory_core/U1435/X (HDBSLT20_BUF_1P5)
                                                   0.05      0.26 r
  asic_model_gen.memory_core/word[16].word_bits[19].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                   0.00      0.26 r
  ------------------------------------------------------------------------
  transparency window #1

  clock clk_core(rise edge)                        0.00      0.00
  clock latency (propagated)                       0.17      0.17
  transparency open edge                                     0.17

  clock clk_core(fall edge)                        0.50      0.50
  clock latency (propagated)                       0.17      0.67
  library setup time                              -0.03      0.64
  transparency close edge                                    0.64

  available borrow at through pin                  0.38      0.26
  ------------------------------------------------------------------------
  asic_model_gen.memory_core/word[16].word_bits[19].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                   0.00      0.26 r
  asic_model_gen.memory_core/word[16].word_bits[19].memory_cell/cam_memory_reg/Q (HDBSLT20_LDPQ_1)
                                                   0.03      0.29 r
  asic_model_gen.memory_core/U3877/X (HDBSLT20_EN2_V2_0P5)
                                                   0.02      0.31 r
  asic_model_gen.memory_core/U881/X (HDBSLT20_ND4_0P5)
                                                   0.03      0.33 f
  asic_model_gen.memory_core/U316/X (HDBSLT20_NR4_0P5)
                                                   0.03      0.37 r
  asic_model_gen.memory_core/U101/X (HDBSLT20_ND4_MM_1)
                                                   0.07      0.44 f
  asic_model_gen.memory_core/U52/X (HDBSLT20_NR4_2)
                                                   0.06      0.50 r
  U3920/X (HDBSLT20_ND2_MM_2)                      0.02      0.52 f
  U4197/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.54 r
  U4199/X (HDBSLT20_NR4_0P5)                       0.02      0.56 f
  U4202/X (HDBSLT20_ND4_0P5)                       0.01      0.57 r
  U4204/X (HDBSLT20_NR3_0P75)                      0.01      0.58 f
  U2590/X (HDBSLT20_NR2_MM_0P5)                    0.01      0.58 r
  U2555/X (HDBSLT20_MUXI2_1)                       0.02      0.60 f
  U4227/X (HDBSLT20_ND2_1)                         0.01      0.62 r
  U4228/X (HDBSLT20_OR2_2)                         0.01      0.63 r
  U4230/X (HDBSLT20_NR3_0P75)                      0.01      0.64 f
  U4231/X (HDBSLT20_ND2_1P5)                       0.01      0.65 r
  U4232/X (HDBSLT20_NR2_2)                         0.01      0.65 f
  U2335/X (HDBSLT20_ND2B_2)                        0.01      0.66 r
  U2334/X (HDBSLT20_NR2_MM_1P5)                    0.01      0.67 f
  U2420/X (HDBSLT20_ND2_0P75)                      0.01      0.67 r
  U2414/X (HDBSLT20_OR2_1P5)                       0.01      0.69 r
  ctmTdsLR_2_685/X (HDBSLT20_AN3B_2)               0.01      0.69 f
  U4237/X (HDBSLT20_ND2_1P5)                       0.01      0.70 r
  U4238/X (HDBSLT20_NR2_1)                         0.01      0.71 f
  U2398/X (HDBSLT20_AN2_2)                         0.01      0.72 f
  U3206/X (HDBSLT20_ND2_1P5)                       0.01      0.72 r
  U4239/X (HDBSLT20_OR4B_2)                        0.01      0.74 r
  U4240/X (HDBSLT20_NR2_1)                         0.01      0.74 f
  U4242/X (HDBSLT20_ND2_1P5)                       0.01      0.75 r
  U4243/X (HDBSLT20_NR2_1)                         0.01      0.76 f
  U2372/X (HDBSLT20_NR2B_V1_1)                     0.01      0.77 f
  U4249/X (HDBSLT20_NR4_2)                         0.01      0.78 r
  U2366/X (HDBSLT20_NR2_2)                         0.01      0.79 f
  U4250/X (HDBSLT20_EN2_V2_0P5)                    0.02      0.81 f
  U4251/X (HDBSLT20_EN2_V2_0P5)                    0.02      0.83 f
  U4253/X (HDBSLT20_NR2_MM_0P5)                    0.01      0.84 r
  mdata_reg[2][1]/D (HDBSLT20_FDPRBQ_V2_1)         0.00      0.84 r
  data arrival time                                          0.84

  clock clk_core (rise edge)                       1.00      1.00
  clock network delay (propagated)                 0.14      1.14
  mdata_reg[2][1]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      1.14 r
  library setup time                              -0.01      1.13
  data required time                                         1.13
  ------------------------------------------------------------------------
  data required time                                         1.13
  data arrival time                                         -0.84
  ------------------------------------------------------------------------
  slack (MET)                                                0.29



  Startpoint: asic_model_gen.write_data_ffs/data_delayed_reg[0][36] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[9].word_bits[36].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.14      0.14

  asic_model_gen.write_data_ffs/data_delayed_reg[0][36]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 r
  asic_model_gen.write_data_ffs/data_delayed_reg[0][36]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.18 r
  asic_model_gen.memory_core/ropt_mto_inst_1886/X (HDBSLT20_BUF_1P5)
                                                   0.05      0.23 r
  asic_model_gen.memory_core/word[9].word_bits[36].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                   0.01      0.24 r
  data arrival time                                          0.24

  clock clk_core(rise edge)                        0.00      0.00
  clock latency (propagated)                       0.09      0.09
  transparency open edge                                     0.09

  clock clk_core(fall edge)                        0.50      0.50
  clock network delay (propagated)                 0.09      0.59
  library setup time                              -0.05      0.54
  transparency close edge                                    0.54

  data required time                                         0.54
  ------------------------------------------------------------------------
  data required time                                         0.54
  data arrival time                                         -0.24
  ------------------------------------------------------------------------
  slack (MET)                                                0.29



  Startpoint: asic_model_gen.write_data_ffs/data_delayed_reg[0][20] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[7].word_bits[20].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.14      0.14

  asic_model_gen.write_data_ffs/data_delayed_reg[0][20]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 r
  asic_model_gen.write_data_ffs/data_delayed_reg[0][20]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.10      0.24 r
  asic_model_gen.memory_core/word[7].word_bits[20].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                   0.01      0.25 r
  data arrival time                                          0.25

  clock clk_core(rise edge)                        0.00      0.00
  clock latency (propagated)                       0.10      0.10
  transparency open edge                                     0.10

  clock clk_core(fall edge)                        0.50      0.50
  clock network delay (propagated)                 0.10      0.60
  library setup time                              -0.06      0.54
  transparency close edge                                    0.54

  data required time                                         0.54
  ------------------------------------------------------------------------
  data required time                                         0.54
  data arrival time                                         -0.25
  ------------------------------------------------------------------------
  slack (MET)                                                0.29



  Startpoint: asic_model_gen.write_data_ffs/data_delayed_reg[0][48] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[10].word_bits[48].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.14      0.14

  asic_model_gen.write_data_ffs/data_delayed_reg[0][48]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 r
  asic_model_gen.write_data_ffs/data_delayed_reg[0][48]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.10      0.24 r
  asic_model_gen.memory_core/word[10].word_bits[48].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                   0.01      0.24 r
  data arrival time                                          0.24

  clock clk_core(rise edge)                        0.00      0.00
  clock latency (propagated)                       0.10      0.10
  transparency open edge                                     0.10

  clock clk_core(fall edge)                        0.50      0.50
  clock network delay (propagated)                 0.09      0.59
  library setup time                              -0.06      0.54
  transparency close edge                                    0.54

  data required time                                         0.54
  ------------------------------------------------------------------------
  data required time                                         0.54
  data arrival time                                         -0.24
  ------------------------------------------------------------------------
  slack (MET)                                                0.29



  Startpoint: asic_model_gen.write_data_ffs/data_delayed_reg[0][19] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: mdata_reg[0][3] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.13      0.13

  asic_model_gen.write_data_ffs/data_delayed_reg[0][19]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.13 r
  asic_model_gen.write_data_ffs/data_delayed_reg[0][19]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.08      0.21 r
  asic_model_gen.memory_core/U1435/X (HDBSLT20_BUF_1P5)
                                                   0.05      0.26 r
  asic_model_gen.memory_core/word[18].word_bits[19].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                   0.00      0.26 r
  ------------------------------------------------------------------------
  transparency window #1

  clock clk_core(rise edge)                        0.00      0.00
  clock latency (propagated)                       0.14      0.14
  transparency open edge                                     0.14

  clock clk_core(fall edge)                        0.50      0.50
  clock latency (propagated)                       0.13      0.63
  library setup time                              -0.04      0.60
  transparency close edge                                    0.60

  available borrow at through pin                  0.34      0.26
  ------------------------------------------------------------------------
  asic_model_gen.memory_core/word[18].word_bits[19].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                   0.00      0.26 r
  asic_model_gen.memory_core/word[18].word_bits[19].memory_cell/cam_memory_reg/Q (HDBSLT20_LDPQ_1)
                                                   0.03      0.29 r
  asic_model_gen.memory_core/U2375/X (HDBSLT20_EN2_V2_0P5)
                                                   0.02      0.31 r
  asic_model_gen.memory_core/U2379/X (HDBSLT20_ND4_0P5)
                                                   0.03      0.34 f
  asic_model_gen.memory_core/U2390/X (HDBSLT20_NR4_0P5)
                                                   0.04      0.37 r
  asic_model_gen.memory_core/U161/X (HDBSLT20_ND4_MM_1)
                                                   0.04      0.41 f
  asic_model_gen.memory_core/U80/X (HDBSLT20_NR4_0P5)
                                                   0.05      0.46 r
  U3662/X (HDBSLT20_ND2_MM_2)                      0.03      0.50 f
  U3816/X (HDBSLT20_NR2_MM_0P5)                    0.01      0.51 r
  U3818/X (HDBSLT20_NR4_0P75)                      0.01      0.52 f
  U3819/X (HDBSLT20_ND3_0P75)                      0.01      0.53 r
  U3821/X (HDBSLT20_NR3_0P75)                      0.01      0.54 f
  U3879/X (HDBSLT20_NR2_MM_1)                      0.01      0.55 r
  U3880/X (HDBSLT20_NR2_1)                         0.01      0.56 f
  U4257/X (HDBSLT20_ND2_1P5)                       0.01      0.57 r
  U4275/X (HDBSLT20_ND4B_2)                        0.01      0.58 r
  U4276/X (HDBSLT20_ND2B_V1_1)                     0.01      0.59 f
  U4277/X (HDBSLT20_ND2_MM_1)                      0.01      0.60 r
  U2448/X (HDBSLT20_ND2_MM_1)                      0.01      0.61 f
  U2435/X (HDBSLT20_ND2_MM_1)                      0.01      0.61 r
  U2430/X (HDBSLT20_ND2_MM_1)                      0.01      0.62 f
  U2423/X (HDBSLT20_ND2_MM_1)                      0.01      0.63 r
  U2419/X (HDBSLT20_ND2_MM_1)                      0.01      0.63 f
  U2416/X (HDBSLT20_ND2_1)                         0.01      0.64 r
  U2413/X (HDBSLT20_ND2_MM_1)                      0.01      0.65 f
  U2407/X (HDBSLT20_ND2_MM_1)                      0.01      0.65 r
  U2403/X (HDBSLT20_ND2_MM_1)                      0.01      0.66 f
  U2394/X (HDBSLT20_ND2_MM_1)                      0.01      0.67 r
  U2388/X (HDBSLT20_ND2_MM_1)                      0.01      0.67 f
  U2385/X (HDBSLT20_ND2_MM_1)                      0.01      0.68 r
  U2380/X (HDBSLT20_ND2_MM_1)                      0.01      0.69 f
  U2378/X (HDBSLT20_ND2_1)                         0.01      0.70 r
  U2376/X (HDBSLT20_ND2_MM_1)                      0.01      0.70 f
  U2374/X (HDBSLT20_ND2_1)                         0.01      0.71 r
  U2370/X (HDBSLT20_ND2_1)                         0.01      0.72 f
  U2367/X (HDBSLT20_ND2_MM_0P75)                   0.01      0.72 r
  U2364/X (HDBSLT20_ND2_MM_1)                      0.01      0.73 f
  U2362/X (HDBSLT20_ND2_MM_1)                      0.01      0.74 r
  U2360/X (HDBSLT20_ND2_0P75)                      0.01      0.74 f
  U2359/X (HDBSLT20_ND2_MM_1)                      0.01      0.75 r
  U2357/X (HDBSLT20_ND2_MM_1)                      0.01      0.76 f
  U2354/X (HDBSLT20_ND2_MM_1)                      0.01      0.77 r
  U2353/X (HDBSLT20_ND2_MM_1)                      0.01      0.77 f
  U2352/X (HDBSLT20_ND2_MM_2)                      0.01      0.78 r
  U2351/X (HDBSLT20_ND2_MM_3)                      0.01      0.79 f
  U4278/X (HDBSLT20_ND2_MM_3)                      0.01      0.80 r
  U4297/CO (HDBSLT20_ADDF_V1_2)                    0.02      0.82 r
  intadd_0/U3/CO (HDBSLT20_ADDF_V1_2)              0.02      0.83 r
  intadd_0/U2/S (HDBSLT20_ADDF_V1_1)               0.02      0.86 f
  U4290/X (HDBSLT20_NR2_MM_0P5)                    0.01      0.87 r
  mdata_reg[0][3]/D (HDBSLT20_FDPRBQ_V2_1)         0.00      0.87 r
  data arrival time                                          0.87

  clock clk_core (rise edge)                       1.00      1.00
  clock network delay (propagated)                 0.17      1.17
  mdata_reg[0][3]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      1.17 r
  library setup time                              -0.01      1.16
  data required time                                         1.16
  ------------------------------------------------------------------------
  data required time                                         1.16
  data arrival time                                         -0.87
  ------------------------------------------------------------------------
  slack (MET)                                                0.30



  Startpoint: asic_model_gen.write_data_ffs/data_delayed_reg[0][48] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[7].word_bits[48].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.14      0.14

  asic_model_gen.write_data_ffs/data_delayed_reg[0][48]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 r
  asic_model_gen.write_data_ffs/data_delayed_reg[0][48]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.10      0.24 r
  asic_model_gen.memory_core/word[7].word_bits[48].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                   0.01      0.24 r
  data arrival time                                          0.24

  clock clk_core(rise edge)                        0.00      0.00
  clock latency (propagated)                       0.10      0.10
  transparency open edge                                     0.10

  clock clk_core(fall edge)                        0.50      0.50
  clock network delay (propagated)                 0.10      0.60
  library setup time                              -0.06      0.54
  transparency close edge                                    0.54

  data required time                                         0.54
  ------------------------------------------------------------------------
  data required time                                         0.54
  data arrival time                                         -0.24
  ------------------------------------------------------------------------
  slack (MET)                                                0.30



  Startpoint: asic_model_gen.write_data_ffs/data_delayed_reg[0][19] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: mdata_reg[1][2] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.13      0.13

  asic_model_gen.write_data_ffs/data_delayed_reg[0][19]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.13 r
  asic_model_gen.write_data_ffs/data_delayed_reg[0][19]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.08      0.21 r
  asic_model_gen.memory_core/U1435/X (HDBSLT20_BUF_1P5)
                                                   0.05      0.26 r
  asic_model_gen.memory_core/word[19].word_bits[19].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                   0.00      0.26 r
  ------------------------------------------------------------------------
  transparency window #1

  clock clk_core(rise edge)                        0.00      0.00
  clock latency (propagated)                       0.18      0.18
  transparency open edge                                     0.18

  clock clk_core(fall edge)                        0.50      0.50
  clock latency (propagated)                       0.18      0.68
  library setup time                              -0.03      0.64
  transparency close edge                                    0.64

  available borrow at through pin                  0.38      0.26
  ------------------------------------------------------------------------
  asic_model_gen.memory_core/word[19].word_bits[19].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                   0.00      0.26 r
  asic_model_gen.memory_core/word[19].word_bits[19].memory_cell/cam_memory_reg/Q (HDBSLT20_LDPQ_1)
                                                   0.03      0.29 r
  asic_model_gen.memory_core/U5243/X (HDBSLT20_EN2_V2_0P5)
                                                   0.02      0.31 r
  asic_model_gen.memory_core/U449/X (HDBSLT20_ND4_MM_1)
                                                   0.02      0.33 f
  asic_model_gen.memory_core/U236/X (HDBSLT20_NR4_1)
                                                   0.04      0.36 r
  asic_model_gen.memory_core/U87/X (HDBSLT20_ND4_MM_1)
                                                   0.05      0.41 f
  asic_model_gen.memory_core/U51/X (HDBSLT20_NR4_0P5)
                                                   0.05      0.47 r
  U3241/X (HDBSLT20_ND2_MM_1)                      0.05      0.51 f
  U3427/X (HDBSLT20_NR2_MM_0P5)                    0.01      0.53 r
  U3428/X (HDBSLT20_NR4_0P5)                       0.01      0.54 f
  U2732/X (HDBSLT20_ND4_0P5)                       0.01      0.55 r
  U2695/X (HDBSLT20_ND2_0P75)                      0.01      0.56 f
  U2569/X (HDBSLT20_MUXI2_MM_1)                    0.02      0.58 r
  U3431/X (HDBSLT20_NR2_1)                         0.01      0.60 f
  U3432/X (HDBSLT20_ND2_MM_1)                      0.01      0.61 r
  U3535/X (HDBSLT20_NR3_0P75)                      0.01      0.62 f
  U3562/X (HDBSLT20_ND2_MM_2)                      0.01      0.62 r
  U2434/X (HDBSLT20_NR2_2)                         0.01      0.63 f
  U2336/X (HDBSLT20_ND2B_2)                        0.01      0.64 r
  U2422/X (HDBSLT20_NR2_2)                         0.00      0.64 f
  U3579/X (HDBSLT20_ND2_1)                         0.01      0.65 r
  U2332/X (HDBSLT20_OR2_2)                         0.01      0.66 r
  U2331/X (HDBSLT20_NR2B_2)                        0.00      0.67 f
  U3585/X (HDBSLT20_ND2_1P5)                       0.01      0.67 r
  U3587/X (HDBSLT20_NR2_1)                         0.01      0.68 f
  U2330/X (HDBSLT20_AN2_1P5)                       0.01      0.69 f
  U2390/X (HDBSLT20_ND2_1P5)                       0.01      0.70 r
  U2383/X (HDBSLT20_OR4B_2)                        0.01      0.71 r
  U3207/X (HDBSLT20_NR2_1)                         0.01      0.72 f
  U3591/X (HDBSLT20_ND2_1P5)                       0.01      0.72 r
  U3592/X (HDBSLT20_NR2_1)                         0.01      0.73 f
  U2371/X (HDBSLT20_ND2_MM_0P5)                    0.01      0.74 r
  U3595/X (HDBSLT20_ND4_MM_0P5)                    0.04      0.78 f
  U2327/X (HDBSLT20_MAJI3_3)                       0.02      0.79 r
  U2358/S (HDBSLT20_ADDF_V1_1)                     0.03      0.82 f
  U4289/X (HDBSLT20_NR2_MM_0P5)                    0.01      0.83 r
  mdata_reg[1][2]/D (HDBSLT20_FDPRBQ_V2_1)         0.00      0.83 r
  data arrival time                                          0.83

  clock clk_core (rise edge)                       1.00      1.00
  clock network delay (propagated)                 0.14      1.14
  mdata_reg[1][2]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      1.14 r
  library setup time                              -0.01      1.13
  data required time                                         1.13
  ------------------------------------------------------------------------
  data required time                                         1.13
  data arrival time                                         -0.83
  ------------------------------------------------------------------------
  slack (MET)                                                0.30



  Startpoint: asic_model_gen.write_data_ffs/data_delayed_reg[0][36] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[10].word_bits[36].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.14      0.14

  asic_model_gen.write_data_ffs/data_delayed_reg[0][36]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 r
  asic_model_gen.write_data_ffs/data_delayed_reg[0][36]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.18 r
  asic_model_gen.memory_core/ropt_mto_inst_1886/X (HDBSLT20_BUF_1P5)
                                                   0.05      0.23 r
  asic_model_gen.memory_core/word[10].word_bits[36].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                   0.01      0.24 r
  data arrival time                                          0.24

  clock clk_core(rise edge)                        0.00      0.00
  clock latency (propagated)                       0.10      0.10
  transparency open edge                                     0.10

  clock clk_core(fall edge)                        0.50      0.50
  clock network delay (propagated)                 0.10      0.60
  library setup time                              -0.05      0.54
  transparency close edge                                    0.54

  data required time                                         0.54
  ------------------------------------------------------------------------
  data required time                                         0.54
  data arrival time                                         -0.24
  ------------------------------------------------------------------------
  slack (MET)                                                0.30



  Startpoint: asic_model_gen.write_data_ffs/data_delayed_reg[0][20] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[1].word_bits[20].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.14      0.14

  asic_model_gen.write_data_ffs/data_delayed_reg[0][20]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 r
  asic_model_gen.write_data_ffs/data_delayed_reg[0][20]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.10      0.24 r
  asic_model_gen.memory_core/word[1].word_bits[20].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                   0.01      0.25 r
  data arrival time                                          0.25

  clock clk_core(rise edge)                        0.00      0.00
  clock latency (propagated)                       0.11      0.11
  transparency open edge                                     0.11

  clock clk_core(fall edge)                        0.50      0.50
  clock network delay (propagated)                 0.11      0.61
  library setup time                              -0.06      0.55
  transparency close edge                                    0.55

  data required time                                         0.55
  ------------------------------------------------------------------------
  data required time                                         0.55
  data arrival time                                         -0.25
  ------------------------------------------------------------------------
  slack (MET)                                                0.30



  Startpoint: asic_model_gen.write_data_ffs/data_delayed_reg[0][36] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[7].word_bits[36].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.14      0.14

  asic_model_gen.write_data_ffs/data_delayed_reg[0][36]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 r
  asic_model_gen.write_data_ffs/data_delayed_reg[0][36]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.18 r
  asic_model_gen.memory_core/ropt_mto_inst_1886/X (HDBSLT20_BUF_1P5)
                                                   0.05      0.23 r
  asic_model_gen.memory_core/word[7].word_bits[36].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                   0.01      0.24 r
  data arrival time                                          0.24

  clock clk_core(rise edge)                        0.00      0.00
  clock latency (propagated)                       0.10      0.10
  transparency open edge                                     0.10

  clock clk_core(fall edge)                        0.50      0.50
  clock network delay (propagated)                 0.10      0.60
  library setup time                              -0.05      0.55
  transparency close edge                                    0.55

  data required time                                         0.55
  ------------------------------------------------------------------------
  data required time                                         0.55
  data arrival time                                         -0.24
  ------------------------------------------------------------------------
  slack (MET)                                                0.30



  Startpoint: asic_model_gen.write_data_ffs/data_delayed_reg[0][19] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: mdata_reg[1][3] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.13      0.13

  asic_model_gen.write_data_ffs/data_delayed_reg[0][19]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.13 r
  asic_model_gen.write_data_ffs/data_delayed_reg[0][19]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.08      0.21 r
  asic_model_gen.memory_core/U1435/X (HDBSLT20_BUF_1P5)
                                                   0.05      0.26 r
  asic_model_gen.memory_core/word[19].word_bits[19].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                   0.00      0.26 r
  ------------------------------------------------------------------------
  transparency window #1

  clock clk_core(rise edge)                        0.00      0.00
  clock latency (propagated)                       0.18      0.18
  transparency open edge                                     0.18

  clock clk_core(fall edge)                        0.50      0.50
  clock latency (propagated)                       0.18      0.68
  library setup time                              -0.03      0.64
  transparency close edge                                    0.64

  available borrow at through pin                  0.38      0.26
  ------------------------------------------------------------------------
  asic_model_gen.memory_core/word[19].word_bits[19].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                   0.00      0.26 r
  asic_model_gen.memory_core/word[19].word_bits[19].memory_cell/cam_memory_reg/Q (HDBSLT20_LDPQ_1)
                                                   0.03      0.29 r
  asic_model_gen.memory_core/U5243/X (HDBSLT20_EN2_V2_0P5)
                                                   0.02      0.31 r
  asic_model_gen.memory_core/U449/X (HDBSLT20_ND4_MM_1)
                                                   0.02      0.33 f
  asic_model_gen.memory_core/U236/X (HDBSLT20_NR4_1)
                                                   0.04      0.36 r
  asic_model_gen.memory_core/U87/X (HDBSLT20_ND4_MM_1)
                                                   0.05      0.41 f
  asic_model_gen.memory_core/U51/X (HDBSLT20_NR4_0P5)
                                                   0.05      0.47 r
  U3241/X (HDBSLT20_ND2_MM_1)                      0.05      0.51 f
  U3427/X (HDBSLT20_NR2_MM_0P5)                    0.01      0.53 r
  U3428/X (HDBSLT20_NR4_0P5)                       0.01      0.54 f
  U2732/X (HDBSLT20_ND4_0P5)                       0.01      0.55 r
  U2695/X (HDBSLT20_ND2_0P75)                      0.01      0.56 f
  U2569/X (HDBSLT20_MUXI2_MM_1)                    0.02      0.58 r
  U3431/X (HDBSLT20_NR2_1)                         0.01      0.60 f
  U3432/X (HDBSLT20_ND2_MM_1)                      0.01      0.61 r
  U3535/X (HDBSLT20_NR3_0P75)                      0.01      0.62 f
  U3562/X (HDBSLT20_ND2_MM_2)                      0.01      0.62 r
  U2434/X (HDBSLT20_NR2_2)                         0.01      0.63 f
  U2336/X (HDBSLT20_ND2B_2)                        0.01      0.64 r
  U2422/X (HDBSLT20_NR2_2)                         0.00      0.64 f
  U3579/X (HDBSLT20_ND2_1)                         0.01      0.65 r
  U2332/X (HDBSLT20_OR2_2)                         0.01      0.66 r
  U2331/X (HDBSLT20_NR2B_2)                        0.00      0.67 f
  U3585/X (HDBSLT20_ND2_1P5)                       0.01      0.67 r
  U3587/X (HDBSLT20_NR2_1)                         0.01      0.68 f
  U2330/X (HDBSLT20_AN2_1P5)                       0.01      0.69 f
  U2390/X (HDBSLT20_ND2_1P5)                       0.01      0.70 r
  U2383/X (HDBSLT20_OR4B_2)                        0.01      0.71 r
  U3207/X (HDBSLT20_NR2_1)                         0.01      0.72 f
  U3591/X (HDBSLT20_ND2_1P5)                       0.01      0.72 r
  U3592/X (HDBSLT20_NR2_1)                         0.01      0.73 f
  U2371/X (HDBSLT20_ND2_MM_0P5)                    0.01      0.74 r
  U3595/X (HDBSLT20_ND4_MM_0P5)                    0.04      0.78 f
  U2327/X (HDBSLT20_MAJI3_3)                       0.02      0.79 r
  U2358/CO (HDBSLT20_ADDF_V1_1)                    0.02      0.82 r
  U3208/S (HDBSLT20_ADDF_V1_1)                     0.03      0.85 f
  U4295/X (HDBSLT20_NR2_MM_0P5)                    0.01      0.86 r
  mdata_reg[1][3]/D (HDBSLT20_FDPRBQ_V2_1)         0.00      0.86 r
  data arrival time                                          0.86

  clock clk_core (rise edge)                       1.00      1.00
  clock network delay (propagated)                 0.17      1.17
  mdata_reg[1][3]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      1.17 r
  library setup time                              -0.01      1.16
  data required time                                         1.16
  ------------------------------------------------------------------------
  data required time                                         1.16
  data arrival time                                         -0.86
  ------------------------------------------------------------------------
  slack (MET)                                                0.30



  Startpoint: asic_model_gen.write_data_ffs/data_delayed_reg[0][20] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[3].word_bits[20].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.14      0.14

  asic_model_gen.write_data_ffs/data_delayed_reg[0][20]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 r
  asic_model_gen.write_data_ffs/data_delayed_reg[0][20]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.10      0.24 r
  asic_model_gen.memory_core/word[3].word_bits[20].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                   0.01      0.25 r
  data arrival time                                          0.25

  clock clk_core(rise edge)                        0.00      0.00
  clock latency (propagated)                       0.11      0.11
  transparency open edge                                     0.11

  clock clk_core(fall edge)                        0.50      0.50
  clock network delay (propagated)                 0.11      0.61
  library setup time                              -0.06      0.55
  transparency close edge                                    0.55

  data required time                                         0.55
  ------------------------------------------------------------------------
  data required time                                         0.55
  data arrival time                                         -0.25
  ------------------------------------------------------------------------
  slack (MET)                                                0.30



  Startpoint: asic_model_gen.write_data_ffs/data_delayed_reg[0][48] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[1].word_bits[48].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.14      0.14

  asic_model_gen.write_data_ffs/data_delayed_reg[0][48]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 r
  asic_model_gen.write_data_ffs/data_delayed_reg[0][48]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.10      0.24 r
  asic_model_gen.memory_core/word[1].word_bits[48].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                   0.01      0.24 r
  data arrival time                                          0.24

  clock clk_core(rise edge)                        0.00      0.00
  clock latency (propagated)                       0.11      0.11
  transparency open edge                                     0.11

  clock clk_core(fall edge)                        0.50      0.50
  clock network delay (propagated)                 0.11      0.61
  library setup time                              -0.06      0.55
  transparency close edge                                    0.55

  data required time                                         0.55
  ------------------------------------------------------------------------
  data required time                                         0.55
  data arrival time                                         -0.24
  ------------------------------------------------------------------------
  slack (MET)                                                0.31



  Startpoint: asic_model_gen.write_data_ffs/data_delayed_reg[0][19] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: mdata_reg[2][2] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.13      0.13

  asic_model_gen.write_data_ffs/data_delayed_reg[0][19]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.13 r
  asic_model_gen.write_data_ffs/data_delayed_reg[0][19]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.08      0.21 r
  asic_model_gen.memory_core/U1435/X (HDBSLT20_BUF_1P5)
                                                   0.05      0.26 r
  asic_model_gen.memory_core/word[16].word_bits[19].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                   0.00      0.26 r
  ------------------------------------------------------------------------
  transparency window #1

  clock clk_core(rise edge)                        0.00      0.00
  clock latency (propagated)                       0.17      0.17
  transparency open edge                                     0.17

  clock clk_core(fall edge)                        0.50      0.50
  clock latency (propagated)                       0.17      0.67
  library setup time                              -0.03      0.64
  transparency close edge                                    0.64

  available borrow at through pin                  0.38      0.26
  ------------------------------------------------------------------------
  asic_model_gen.memory_core/word[16].word_bits[19].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                   0.00      0.26 r
  asic_model_gen.memory_core/word[16].word_bits[19].memory_cell/cam_memory_reg/Q (HDBSLT20_LDPQ_1)
                                                   0.03      0.29 r
  asic_model_gen.memory_core/U3877/X (HDBSLT20_EN2_V2_0P5)
                                                   0.02      0.31 r
  asic_model_gen.memory_core/U881/X (HDBSLT20_ND4_0P5)
                                                   0.03      0.33 f
  asic_model_gen.memory_core/U316/X (HDBSLT20_NR4_0P5)
                                                   0.03      0.37 r
  asic_model_gen.memory_core/U101/X (HDBSLT20_ND4_MM_1)
                                                   0.07      0.44 f
  asic_model_gen.memory_core/U52/X (HDBSLT20_NR4_2)
                                                   0.06      0.50 r
  U3920/X (HDBSLT20_ND2_MM_2)                      0.02      0.52 f
  U4197/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.54 r
  U4199/X (HDBSLT20_NR4_0P5)                       0.02      0.56 f
  U4202/X (HDBSLT20_ND4_0P5)                       0.01      0.57 r
  U4204/X (HDBSLT20_NR3_0P75)                      0.01      0.58 f
  U2590/X (HDBSLT20_NR2_MM_0P5)                    0.01      0.58 r
  U2555/X (HDBSLT20_MUXI2_1)                       0.02      0.60 f
  U4227/X (HDBSLT20_ND2_1)                         0.01      0.62 r
  U4228/X (HDBSLT20_OR2_2)                         0.01      0.63 r
  U4230/X (HDBSLT20_NR3_0P75)                      0.01      0.64 f
  U4231/X (HDBSLT20_ND2_1P5)                       0.01      0.65 r
  U4232/X (HDBSLT20_NR2_2)                         0.01      0.65 f
  U2335/X (HDBSLT20_ND2B_2)                        0.01      0.66 r
  U2334/X (HDBSLT20_NR2_MM_1P5)                    0.01      0.67 f
  U2420/X (HDBSLT20_ND2_0P75)                      0.01      0.67 r
  U2414/X (HDBSLT20_OR2_1P5)                       0.01      0.69 r
  ctmTdsLR_2_685/X (HDBSLT20_AN3B_2)               0.01      0.69 f
  U4237/X (HDBSLT20_ND2_1P5)                       0.01      0.70 r
  U4238/X (HDBSLT20_NR2_1)                         0.01      0.71 f
  U2398/X (HDBSLT20_AN2_2)                         0.01      0.72 f
  U3206/X (HDBSLT20_ND2_1P5)                       0.01      0.72 r
  U4239/X (HDBSLT20_OR4B_2)                        0.01      0.74 r
  U4240/X (HDBSLT20_NR2_1)                         0.01      0.74 f
  U4242/X (HDBSLT20_ND2_1P5)                       0.01      0.75 r
  U4243/X (HDBSLT20_NR2_1)                         0.01      0.76 f
  U4244/X (HDBSLT20_ND2_MM_0P5)                    0.01      0.77 r
  U2369/X (HDBSLT20_ND4_MM_1)                      0.02      0.79 f
  U4281/X (HDBSLT20_MAJI3_1)                       0.02      0.81 r
  U4291/S (HDBSLT20_ADDF_V1_2)                     0.03      0.84 f
  U4284/X (HDBSLT20_NR2_MM_0P5)                    0.01      0.85 r
  mdata_reg[2][2]/D (HDBSLT20_FDPRBQ_V2_1)         0.00      0.85 r
  data arrival time                                          0.85

  clock clk_core (rise edge)                       1.00      1.00
  clock network delay (propagated)                 0.16      1.16
  mdata_reg[2][2]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      1.16 r
  library setup time                              -0.01      1.15
  data required time                                         1.15
  ------------------------------------------------------------------------
  data required time                                         1.15
  data arrival time                                         -0.85
  ------------------------------------------------------------------------
  slack (MET)                                                0.31



  Startpoint: asic_model_gen.write_data_ffs/data_delayed_reg[0][48] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[3].word_bits[48].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.14      0.14

  asic_model_gen.write_data_ffs/data_delayed_reg[0][48]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 r
  asic_model_gen.write_data_ffs/data_delayed_reg[0][48]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.10      0.24 r
  asic_model_gen.memory_core/word[3].word_bits[48].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                   0.01      0.24 r
  data arrival time                                          0.24

  clock clk_core(rise edge)                        0.00      0.00
  clock latency (propagated)                       0.11      0.11
  transparency open edge                                     0.11

  clock clk_core(fall edge)                        0.50      0.50
  clock network delay (propagated)                 0.11      0.61
  library setup time                              -0.06      0.55
  transparency close edge                                    0.55

  data required time                                         0.55
  ------------------------------------------------------------------------
  data required time                                         0.55
  data arrival time                                         -0.24
  ------------------------------------------------------------------------
  slack (MET)                                                0.31



  Startpoint: asic_model_gen.write_data_ffs/data_delayed_reg[0][19] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: mdata_reg[0][2] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.13      0.13

  asic_model_gen.write_data_ffs/data_delayed_reg[0][19]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.13 r
  asic_model_gen.write_data_ffs/data_delayed_reg[0][19]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.08      0.21 r
  asic_model_gen.memory_core/U1435/X (HDBSLT20_BUF_1P5)
                                                   0.05      0.26 r
  asic_model_gen.memory_core/word[18].word_bits[19].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                   0.00      0.26 r
  ------------------------------------------------------------------------
  transparency window #1

  clock clk_core(rise edge)                        0.00      0.00
  clock latency (propagated)                       0.14      0.14
  transparency open edge                                     0.14

  clock clk_core(fall edge)                        0.50      0.50
  clock latency (propagated)                       0.13      0.63
  library setup time                              -0.04      0.60
  transparency close edge                                    0.60

  available borrow at through pin                  0.34      0.26
  ------------------------------------------------------------------------
  asic_model_gen.memory_core/word[18].word_bits[19].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                   0.00      0.26 r
  asic_model_gen.memory_core/word[18].word_bits[19].memory_cell/cam_memory_reg/Q (HDBSLT20_LDPQ_1)
                                                   0.03      0.29 r
  asic_model_gen.memory_core/U2375/X (HDBSLT20_EN2_V2_0P5)
                                                   0.02      0.31 r
  asic_model_gen.memory_core/U2379/X (HDBSLT20_ND4_0P5)
                                                   0.03      0.34 f
  asic_model_gen.memory_core/U2390/X (HDBSLT20_NR4_0P5)
                                                   0.04      0.37 r
  asic_model_gen.memory_core/U161/X (HDBSLT20_ND4_MM_1)
                                                   0.04      0.41 f
  asic_model_gen.memory_core/U80/X (HDBSLT20_NR4_0P5)
                                                   0.05      0.46 r
  U3662/X (HDBSLT20_ND2_MM_2)                      0.03      0.50 f
  U3816/X (HDBSLT20_NR2_MM_0P5)                    0.01      0.51 r
  U3818/X (HDBSLT20_NR4_0P75)                      0.01      0.52 f
  U3819/X (HDBSLT20_ND3_0P75)                      0.01      0.53 r
  U3821/X (HDBSLT20_NR3_0P75)                      0.01      0.54 f
  U3879/X (HDBSLT20_NR2_MM_1)                      0.01      0.55 r
  U3880/X (HDBSLT20_NR2_1)                         0.01      0.56 f
  U4257/X (HDBSLT20_ND2_1P5)                       0.01      0.57 r
  U4275/X (HDBSLT20_ND4B_2)                        0.01      0.58 r
  U4276/X (HDBSLT20_ND2B_V1_1)                     0.01      0.59 f
  U4277/X (HDBSLT20_ND2_MM_1)                      0.01      0.60 r
  U2448/X (HDBSLT20_ND2_MM_1)                      0.01      0.61 f
  U2435/X (HDBSLT20_ND2_MM_1)                      0.01      0.61 r
  U2430/X (HDBSLT20_ND2_MM_1)                      0.01      0.62 f
  U2423/X (HDBSLT20_ND2_MM_1)                      0.01      0.63 r
  U2419/X (HDBSLT20_ND2_MM_1)                      0.01      0.63 f
  U2416/X (HDBSLT20_ND2_1)                         0.01      0.64 r
  U2413/X (HDBSLT20_ND2_MM_1)                      0.01      0.65 f
  U2407/X (HDBSLT20_ND2_MM_1)                      0.01      0.65 r
  U2403/X (HDBSLT20_ND2_MM_1)                      0.01      0.66 f
  U2394/X (HDBSLT20_ND2_MM_1)                      0.01      0.67 r
  U2388/X (HDBSLT20_ND2_MM_1)                      0.01      0.67 f
  U2385/X (HDBSLT20_ND2_MM_1)                      0.01      0.68 r
  U2380/X (HDBSLT20_ND2_MM_1)                      0.01      0.69 f
  U2378/X (HDBSLT20_ND2_1)                         0.01      0.70 r
  U2376/X (HDBSLT20_ND2_MM_1)                      0.01      0.70 f
  U2374/X (HDBSLT20_ND2_1)                         0.01      0.71 r
  U2370/X (HDBSLT20_ND2_1)                         0.01      0.72 f
  U2367/X (HDBSLT20_ND2_MM_0P75)                   0.01      0.72 r
  U2364/X (HDBSLT20_ND2_MM_1)                      0.01      0.73 f
  U2362/X (HDBSLT20_ND2_MM_1)                      0.01      0.74 r
  U2360/X (HDBSLT20_ND2_0P75)                      0.01      0.74 f
  U2359/X (HDBSLT20_ND2_MM_1)                      0.01      0.75 r
  U2357/X (HDBSLT20_ND2_MM_1)                      0.01      0.76 f
  U2354/X (HDBSLT20_ND2_MM_1)                      0.01      0.77 r
  U2353/X (HDBSLT20_ND2_MM_1)                      0.01      0.77 f
  U2352/X (HDBSLT20_ND2_MM_2)                      0.01      0.78 r
  U2351/X (HDBSLT20_ND2_MM_3)                      0.01      0.79 f
  U4278/X (HDBSLT20_ND2_MM_3)                      0.01      0.80 r
  U4297/CO (HDBSLT20_ADDF_V1_2)                    0.02      0.82 r
  intadd_0/U3/S (HDBSLT20_ADDF_V1_2)               0.03      0.84 f
  U4285/X (HDBSLT20_NR2_MM_0P5)                    0.01      0.85 r
  mdata_reg[0][2]/D (HDBSLT20_FDPRBQ_V2_1)         0.00      0.85 r
  data arrival time                                          0.85

  clock clk_core (rise edge)                       1.00      1.00
  clock network delay (propagated)                 0.17      1.17
  mdata_reg[0][2]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      1.17 r
  library setup time                              -0.01      1.16
  data required time                                         1.16
  ------------------------------------------------------------------------
  data required time                                         1.16
  data arrival time                                         -0.85
  ------------------------------------------------------------------------
  slack (MET)                                                0.31



  Startpoint: asic_model_gen.write_data_ffs/data_delayed_reg[0][5] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[0].word_bits[5].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.14      0.14

  asic_model_gen.write_data_ffs/data_delayed_reg[0][5]/CK (HDBSLT20_FDPQ_V2_2)
                                                   0.00      0.14 r
  asic_model_gen.write_data_ffs/data_delayed_reg[0][5]/Q (HDBSLT20_FDPQ_V2_2)
                                                   0.04      0.19 r
  asic_model_gen.memory_core/U1399/X (HDBSLT20_BUF_2)
                                                   0.04      0.22 r
  asic_model_gen.memory_core/word[0].word_bits[5].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                   0.00      0.22 r
  data arrival time                                          0.22

  clock clk_core(rise edge)                        0.00      0.00
  clock latency (propagated)                       0.07      0.07
  transparency open edge                                     0.07

  clock clk_core(fall edge)                        0.50      0.50
  clock network delay (propagated)                 0.07      0.57
  library setup time                              -0.04      0.53
  transparency close edge                                    0.53

  data required time                                         0.53
  ------------------------------------------------------------------------
  data required time                                         0.53
  data arrival time                                         -0.22
  ------------------------------------------------------------------------
  slack (MET)                                                0.31



  Startpoint: asic_model_gen.write_data_ffs/data_delayed_reg[0][20] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[2].word_bits[20].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.14      0.14

  asic_model_gen.write_data_ffs/data_delayed_reg[0][20]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 r
  asic_model_gen.write_data_ffs/data_delayed_reg[0][20]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.10      0.24 r
  asic_model_gen.memory_core/word[2].word_bits[20].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                   0.01      0.25 r
  data arrival time                                          0.25

  clock clk_core(rise edge)                        0.00      0.00
  clock latency (propagated)                       0.11      0.11
  transparency open edge                                     0.11

  clock clk_core(fall edge)                        0.50      0.50
  clock network delay (propagated)                 0.11      0.61
  library setup time                              -0.06      0.56
  transparency close edge                                    0.56

  data required time                                         0.56
  ------------------------------------------------------------------------
  data required time                                         0.56
  data arrival time                                         -0.25
  ------------------------------------------------------------------------
  slack (MET)                                                0.31



  Startpoint: asic_model_gen.write_data_ffs/data_delayed_reg[0][36] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[1].word_bits[36].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.14      0.14

  asic_model_gen.write_data_ffs/data_delayed_reg[0][36]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 r
  asic_model_gen.write_data_ffs/data_delayed_reg[0][36]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.18 r
  asic_model_gen.memory_core/ropt_mto_inst_1886/X (HDBSLT20_BUF_1P5)
                                                   0.05      0.23 r
  asic_model_gen.memory_core/word[1].word_bits[36].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                   0.01      0.24 r
  data arrival time                                          0.24

  clock clk_core(rise edge)                        0.00      0.00
  clock latency (propagated)                       0.11      0.11
  transparency open edge                                     0.11

  clock clk_core(fall edge)                        0.50      0.50
  clock network delay (propagated)                 0.11      0.61
  library setup time                              -0.05      0.55
  transparency close edge                                    0.55

  data required time                                         0.55
  ------------------------------------------------------------------------
  data required time                                         0.55
  data arrival time                                         -0.24
  ------------------------------------------------------------------------
  slack (MET)                                                0.31



  Startpoint: asic_model_gen.write_data_ffs/data_delayed_reg[0][20] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[5].word_bits[20].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.14      0.14

  asic_model_gen.write_data_ffs/data_delayed_reg[0][20]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 r
  asic_model_gen.write_data_ffs/data_delayed_reg[0][20]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.10      0.24 r
  asic_model_gen.memory_core/word[5].word_bits[20].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                   0.01      0.25 r
  data arrival time                                          0.25

  clock clk_core(rise edge)                        0.00      0.00
  clock latency (propagated)                       0.12      0.12
  transparency open edge                                     0.12

  clock clk_core(fall edge)                        0.50      0.50
  clock network delay (propagated)                 0.12      0.62
  library setup time                              -0.06      0.56
  transparency close edge                                    0.56

  data required time                                         0.56
  ------------------------------------------------------------------------
  data required time                                         0.56
  data arrival time                                         -0.25
  ------------------------------------------------------------------------
  slack (MET)                                                0.31



  Startpoint: asic_model_gen.write_data_ffs/data_delayed_reg[0][20] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[12].word_bits[20].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.14      0.14

  asic_model_gen.write_data_ffs/data_delayed_reg[0][20]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 r
  asic_model_gen.write_data_ffs/data_delayed_reg[0][20]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.10      0.24 r
  asic_model_gen.memory_core/word[12].word_bits[20].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                   0.01      0.25 r
  data arrival time                                          0.25

  clock clk_core(rise edge)                        0.00      0.00
  clock latency (propagated)                       0.12      0.12
  transparency open edge                                     0.12

  clock clk_core(fall edge)                        0.50      0.50
  clock network delay (propagated)                 0.12      0.62
  library setup time                              -0.06      0.56
  transparency close edge                                    0.56

  data required time                                         0.56
  ------------------------------------------------------------------------
  data required time                                         0.56
  data arrival time                                         -0.25
  ------------------------------------------------------------------------
  slack (MET)                                                0.31



  Startpoint: asic_model_gen.write_data_ffs/data_delayed_reg[0][36] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[3].word_bits[36].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.14      0.14

  asic_model_gen.write_data_ffs/data_delayed_reg[0][36]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 r
  asic_model_gen.write_data_ffs/data_delayed_reg[0][36]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.18 r
  asic_model_gen.memory_core/ropt_mto_inst_1886/X (HDBSLT20_BUF_1P5)
                                                   0.05      0.23 r
  asic_model_gen.memory_core/word[3].word_bits[36].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                   0.01      0.24 r
  data arrival time                                          0.24

  clock clk_core(rise edge)                        0.00      0.00
  clock latency (propagated)                       0.11      0.11
  transparency open edge                                     0.11

  clock clk_core(fall edge)                        0.50      0.50
  clock network delay (propagated)                 0.11      0.61
  library setup time                              -0.05      0.56
  transparency close edge                                    0.56

  data required time                                         0.56
  ------------------------------------------------------------------------
  data required time                                         0.56
  data arrival time                                         -0.24
  ------------------------------------------------------------------------
  slack (MET)                                                0.31



  Startpoint: asic_model_gen.write_data_ffs/data_delayed_reg[0][28] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[2].word_bits[28].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.13      0.13

  asic_model_gen.write_data_ffs/data_delayed_reg[0][28]/CK (HDBSLT20_FDPQ_V2_2)
                                                   0.00      0.13 r
  asic_model_gen.write_data_ffs/data_delayed_reg[0][28]/Q (HDBSLT20_FDPQ_V2_2)
                                                   0.04      0.18 r
  asic_model_gen.memory_core/U1476/X (HDBSLT20_BUF_1P5)
                                                   0.04      0.21 r
  asic_model_gen.memory_core/word[2].word_bits[28].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                   0.00      0.22 r
  data arrival time                                          0.22

  clock clk_core(rise edge)                        0.00      0.00
  clock latency (propagated)                       0.07      0.07
  transparency open edge                                     0.07

  clock clk_core(fall edge)                        0.50      0.50
  clock network delay (propagated)                 0.07      0.57
  library setup time                              -0.04      0.53
  transparency close edge                                    0.53

  data required time                                         0.53
  ------------------------------------------------------------------------
  data required time                                         0.53
  data arrival time                                         -0.22
  ------------------------------------------------------------------------
  slack (MET)                                                0.31



  Startpoint: asic_model_gen.write_data_ffs/data_delayed_reg[0][48] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[2].word_bits[48].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.14      0.14

  asic_model_gen.write_data_ffs/data_delayed_reg[0][48]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 r
  asic_model_gen.write_data_ffs/data_delayed_reg[0][48]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.10      0.24 r
  asic_model_gen.memory_core/word[2].word_bits[48].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                   0.01      0.24 r
  data arrival time                                          0.24

  clock clk_core(rise edge)                        0.00      0.00
  clock latency (propagated)                       0.12      0.12
  transparency open edge                                     0.12

  clock clk_core(fall edge)                        0.50      0.50
  clock network delay (propagated)                 0.11      0.61
  library setup time                              -0.05      0.56
  transparency close edge                                    0.56

  data required time                                         0.56
  ------------------------------------------------------------------------
  data required time                                         0.56
  data arrival time                                         -0.24
  ------------------------------------------------------------------------
  slack (MET)                                                0.31



  Startpoint: asic_model_gen.write_data_ffs/data_delayed_reg[0][16] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[0].word_bits[16].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.11      0.11

  asic_model_gen.write_data_ffs/data_delayed_reg[0][16]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.11 r
  asic_model_gen.write_data_ffs/data_delayed_reg[0][16]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.08      0.20 r
  asic_model_gen.memory_core/word[0].word_bits[16].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                   0.01      0.21 r
  data arrival time                                          0.21

  clock clk_core(rise edge)                        0.00      0.00
  clock latency (propagated)                       0.07      0.07
  transparency open edge                                     0.07

  clock clk_core(fall edge)                        0.50      0.50
  clock network delay (propagated)                 0.07      0.57
  library setup time                              -0.05      0.52
  transparency close edge                                    0.52

  data required time                                         0.52
  ------------------------------------------------------------------------
  data required time                                         0.52
  data arrival time                                         -0.21
  ------------------------------------------------------------------------
  slack (MET)                                                0.31



  Startpoint: asic_model_gen.write_data_ffs/data_delayed_reg[0][48] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[5].word_bits[48].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.14      0.14

  asic_model_gen.write_data_ffs/data_delayed_reg[0][48]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 r
  asic_model_gen.write_data_ffs/data_delayed_reg[0][48]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.10      0.24 r
  asic_model_gen.memory_core/word[5].word_bits[48].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                   0.01      0.24 r
  data arrival time                                          0.24

  clock clk_core(rise edge)                        0.00      0.00
  clock latency (propagated)                       0.12      0.12
  transparency open edge                                     0.12

  clock clk_core(fall edge)                        0.50      0.50
  clock network delay (propagated)                 0.12      0.62
  library setup time                              -0.06      0.56
  transparency close edge                                    0.56

  data required time                                         0.56
  ------------------------------------------------------------------------
  data required time                                         0.56
  data arrival time                                         -0.24
  ------------------------------------------------------------------------
  slack (MET)                                                0.32



  Startpoint: asic_model_gen.write_data_ffs/data_delayed_reg[0][48] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[12].word_bits[48].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.14      0.14

  asic_model_gen.write_data_ffs/data_delayed_reg[0][48]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 r
  asic_model_gen.write_data_ffs/data_delayed_reg[0][48]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.10      0.24 r
  asic_model_gen.memory_core/word[12].word_bits[48].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                   0.01      0.24 r
  data arrival time                                          0.24

  clock clk_core(rise edge)                        0.00      0.00
  clock latency (propagated)                       0.12      0.12
  transparency open edge                                     0.12

  clock clk_core(fall edge)                        0.50      0.50
  clock network delay (propagated)                 0.12      0.62
  library setup time                              -0.06      0.56
  transparency close edge                                    0.56

  data required time                                         0.56
  ------------------------------------------------------------------------
  data required time                                         0.56
  data arrival time                                         -0.24
  ------------------------------------------------------------------------
  slack (MET)                                                0.32



  Startpoint: asic_model_gen.write_data_ffs/data_delayed_reg[0][45] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[10].word_bits[45].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.14      0.14

  asic_model_gen.write_data_ffs/data_delayed_reg[0][45]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 r
  asic_model_gen.write_data_ffs/data_delayed_reg[0][45]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.03      0.17 r
  asic_model_gen.memory_core/ropt_mt_inst_1877/X (HDBSLT20_BUF_1P5)
                                                   0.05      0.22 r
  asic_model_gen.memory_core/word[10].word_bits[45].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                   0.01      0.23 r
  data arrival time                                          0.23

  clock clk_core(rise edge)                        0.00      0.00
  clock latency (propagated)                       0.10      0.10
  transparency open edge                                     0.10

  clock clk_core(fall edge)                        0.50      0.50
  clock network delay (propagated)                 0.10      0.60
  library setup time                              -0.05      0.54
  transparency close edge                                    0.54

  data required time                                         0.54
  ------------------------------------------------------------------------
  data required time                                         0.54
  data arrival time                                         -0.23
  ------------------------------------------------------------------------
  slack (MET)                                                0.32



  Startpoint: asic_model_gen.write_data_ffs/data_delayed_reg[0][36] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[2].word_bits[36].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.14      0.14

  asic_model_gen.write_data_ffs/data_delayed_reg[0][36]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 r
  asic_model_gen.write_data_ffs/data_delayed_reg[0][36]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.18 r
  asic_model_gen.memory_core/ropt_mto_inst_1886/X (HDBSLT20_BUF_1P5)
                                                   0.05      0.23 r
  asic_model_gen.memory_core/word[2].word_bits[36].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                   0.01      0.24 r
  data arrival time                                          0.24

  clock clk_core(rise edge)                        0.00      0.00
  clock latency (propagated)                       0.12      0.12
  transparency open edge                                     0.12

  clock clk_core(fall edge)                        0.50      0.50
  clock network delay (propagated)                 0.11      0.61
  library setup time                              -0.05      0.56
  transparency close edge                                    0.56

  data required time                                         0.56
  ------------------------------------------------------------------------
  data required time                                         0.56
  data arrival time                                         -0.24
  ------------------------------------------------------------------------
  slack (MET)                                                0.32



  Startpoint: asic_model_gen.write_data_ffs/data_delayed_reg[0][45] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[7].word_bits[45].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.14      0.14

  asic_model_gen.write_data_ffs/data_delayed_reg[0][45]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 r
  asic_model_gen.write_data_ffs/data_delayed_reg[0][45]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.03      0.17 r
  asic_model_gen.memory_core/ropt_mt_inst_1877/X (HDBSLT20_BUF_1P5)
                                                   0.05      0.22 r
  asic_model_gen.memory_core/word[7].word_bits[45].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                   0.01      0.23 r
  data arrival time                                          0.23

  clock clk_core(rise edge)                        0.00      0.00
  clock latency (propagated)                       0.10      0.10
  transparency open edge                                     0.10

  clock clk_core(fall edge)                        0.50      0.50
  clock network delay (propagated)                 0.10      0.60
  library setup time                              -0.05      0.55
  transparency close edge                                    0.55

  data required time                                         0.55
  ------------------------------------------------------------------------
  data required time                                         0.55
  data arrival time                                         -0.23
  ------------------------------------------------------------------------
  slack (MET)                                                0.32



  Startpoint: asic_model_gen.write_data_ffs/data_delayed_reg[0][36] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[5].word_bits[36].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.14      0.14

  asic_model_gen.write_data_ffs/data_delayed_reg[0][36]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 r
  asic_model_gen.write_data_ffs/data_delayed_reg[0][36]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.18 r
  asic_model_gen.memory_core/ropt_mto_inst_1886/X (HDBSLT20_BUF_1P5)
                                                   0.05      0.23 r
  asic_model_gen.memory_core/word[5].word_bits[36].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                   0.01      0.24 r
  data arrival time                                          0.24

  clock clk_core(rise edge)                        0.00      0.00
  clock latency (propagated)                       0.12      0.12
  transparency open edge                                     0.12

  clock clk_core(fall edge)                        0.50      0.50
  clock network delay (propagated)                 0.12      0.62
  library setup time                              -0.05      0.56
  transparency close edge                                    0.56

  data required time                                         0.56
  ------------------------------------------------------------------------
  data required time                                         0.56
  data arrival time                                         -0.24
  ------------------------------------------------------------------------
  slack (MET)                                                0.32



  Startpoint: asic_model_gen.write_data_ffs/data_delayed_reg[0][36] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[12].word_bits[36].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.14      0.14

  asic_model_gen.write_data_ffs/data_delayed_reg[0][36]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 r
  asic_model_gen.write_data_ffs/data_delayed_reg[0][36]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.18 r
  asic_model_gen.memory_core/ropt_mto_inst_1886/X (HDBSLT20_BUF_1P5)
                                                   0.05      0.23 r
  asic_model_gen.memory_core/word[12].word_bits[36].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                   0.01      0.24 r
  data arrival time                                          0.24

  clock clk_core(rise edge)                        0.00      0.00
  clock latency (propagated)                       0.12      0.12
  transparency open edge                                     0.12

  clock clk_core(fall edge)                        0.50      0.50
  clock network delay (propagated)                 0.12      0.62
  library setup time                              -0.05      0.56
  transparency close edge                                    0.56

  data required time                                         0.56
  ------------------------------------------------------------------------
  data required time                                         0.56
  data arrival time                                         -0.24
  ------------------------------------------------------------------------
  slack (MET)                                                0.32



  Startpoint: asic_model_gen.write_data_ffs/data_delayed_reg[0][19] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[10].word_bits[19].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.13      0.13

  asic_model_gen.write_data_ffs/data_delayed_reg[0][19]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.13 r
  asic_model_gen.write_data_ffs/data_delayed_reg[0][19]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.08      0.21 r
  asic_model_gen.memory_core/word[10].word_bits[19].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                   0.01      0.22 r
  data arrival time                                          0.22

  clock clk_core(rise edge)                        0.00      0.00
  clock latency (propagated)                       0.09      0.09
  transparency open edge                                     0.09

  clock clk_core(fall edge)                        0.50      0.50
  clock network delay (propagated)                 0.09      0.59
  library setup time                              -0.05      0.54
  transparency close edge                                    0.54

  data required time                                         0.54
  ------------------------------------------------------------------------
  data required time                                         0.54
  data arrival time                                         -0.22
  ------------------------------------------------------------------------
  slack (MET)                                                0.32



  Startpoint: asic_model_gen.write_data_ffs/data_delayed_reg[0][6] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[0].word_bits[6].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.11      0.11

  asic_model_gen.write_data_ffs/data_delayed_reg[0][6]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.11 r
  asic_model_gen.write_data_ffs/data_delayed_reg[0][6]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.05      0.16 r
  asic_model_gen.memory_core/U1398/X (HDBSLT20_BUF_1P5)
                                                   0.04      0.21 r
  asic_model_gen.memory_core/word[0].word_bits[6].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                   0.00      0.21 r
  data arrival time                                          0.21

  clock clk_core(rise edge)                        0.00      0.00
  clock latency (propagated)                       0.07      0.07
  transparency open edge                                     0.07

  clock clk_core(fall edge)                        0.50      0.50
  clock network delay (propagated)                 0.07      0.57
  library setup time                              -0.04      0.53
  transparency close edge                                    0.53

  data required time                                         0.53
  ------------------------------------------------------------------------
  data required time                                         0.53
  data arrival time                                         -0.21
  ------------------------------------------------------------------------
  slack (MET)                                                0.32



  Startpoint: asic_model_gen.write_data_ffs/data_delayed_reg[0][19] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: mdata_reg[0][1] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.13      0.13

  asic_model_gen.write_data_ffs/data_delayed_reg[0][19]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.13 r
  asic_model_gen.write_data_ffs/data_delayed_reg[0][19]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.08      0.21 r
  asic_model_gen.memory_core/U1435/X (HDBSLT20_BUF_1P5)
                                                   0.05      0.26 r
  asic_model_gen.memory_core/word[18].word_bits[19].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                   0.00      0.26 r
  ------------------------------------------------------------------------
  transparency window #1

  clock clk_core(rise edge)                        0.00      0.00
  clock latency (propagated)                       0.14      0.14
  transparency open edge                                     0.14

  clock clk_core(fall edge)                        0.50      0.50
  clock latency (propagated)                       0.13      0.63
  library setup time                              -0.04      0.60
  transparency close edge                                    0.60

  available borrow at through pin                  0.34      0.26
  ------------------------------------------------------------------------
  asic_model_gen.memory_core/word[18].word_bits[19].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                   0.00      0.26 r
  asic_model_gen.memory_core/word[18].word_bits[19].memory_cell/cam_memory_reg/Q (HDBSLT20_LDPQ_1)
                                                   0.03      0.29 r
  asic_model_gen.memory_core/U2375/X (HDBSLT20_EN2_V2_0P5)
                                                   0.02      0.31 r
  asic_model_gen.memory_core/U2379/X (HDBSLT20_ND4_0P5)
                                                   0.03      0.34 f
  asic_model_gen.memory_core/U2390/X (HDBSLT20_NR4_0P5)
                                                   0.04      0.37 r
  asic_model_gen.memory_core/U161/X (HDBSLT20_ND4_MM_1)
                                                   0.04      0.41 f
  asic_model_gen.memory_core/U80/X (HDBSLT20_NR4_0P5)
                                                   0.05      0.46 r
  U3662/X (HDBSLT20_ND2_MM_2)                      0.03      0.50 f
  U3816/X (HDBSLT20_NR2_MM_0P5)                    0.01      0.51 r
  U3818/X (HDBSLT20_NR4_0P75)                      0.01      0.52 f
  U3819/X (HDBSLT20_ND3_0P75)                      0.01      0.53 r
  U3821/X (HDBSLT20_NR3_0P75)                      0.01      0.54 f
  U3879/X (HDBSLT20_NR2_MM_1)                      0.01      0.55 r
  U3880/X (HDBSLT20_NR2_1)                         0.01      0.56 f
  U4257/X (HDBSLT20_ND2_1P5)                       0.01      0.57 r
  U4275/X (HDBSLT20_ND4B_2)                        0.01      0.58 r
  U4276/X (HDBSLT20_ND2B_V1_1)                     0.01      0.59 f
  U4277/X (HDBSLT20_ND2_MM_1)                      0.01      0.60 r
  U2448/X (HDBSLT20_ND2_MM_1)                      0.01      0.61 f
  U2435/X (HDBSLT20_ND2_MM_1)                      0.01      0.61 r
  U2430/X (HDBSLT20_ND2_MM_1)                      0.01      0.62 f
  U2423/X (HDBSLT20_ND2_MM_1)                      0.01      0.63 r
  U2419/X (HDBSLT20_ND2_MM_1)                      0.01      0.63 f
  U2416/X (HDBSLT20_ND2_1)                         0.01      0.64 r
  U2413/X (HDBSLT20_ND2_MM_1)                      0.01      0.65 f
  U2407/X (HDBSLT20_ND2_MM_1)                      0.01      0.65 r
  U2403/X (HDBSLT20_ND2_MM_1)                      0.01      0.66 f
  U2394/X (HDBSLT20_ND2_MM_1)                      0.01      0.67 r
  U2388/X (HDBSLT20_ND2_MM_1)                      0.01      0.67 f
  U2385/X (HDBSLT20_ND2_MM_1)                      0.01      0.68 r
  U2380/X (HDBSLT20_ND2_MM_1)                      0.01      0.69 f
  U2378/X (HDBSLT20_ND2_1)                         0.01      0.70 r
  U2376/X (HDBSLT20_ND2_MM_1)                      0.01      0.70 f
  U2374/X (HDBSLT20_ND2_1)                         0.01      0.71 r
  U2370/X (HDBSLT20_ND2_1)                         0.01      0.72 f
  U2367/X (HDBSLT20_ND2_MM_0P75)                   0.01      0.72 r
  U2364/X (HDBSLT20_ND2_MM_1)                      0.01      0.73 f
  U2362/X (HDBSLT20_ND2_MM_1)                      0.01      0.74 r
  U2360/X (HDBSLT20_ND2_0P75)                      0.01      0.74 f
  U2359/X (HDBSLT20_ND2_MM_1)                      0.01      0.75 r
  U2357/X (HDBSLT20_ND2_MM_1)                      0.01      0.76 f
  U2354/X (HDBSLT20_ND2_MM_1)                      0.01      0.77 r
  U2353/X (HDBSLT20_ND2_MM_1)                      0.01      0.77 f
  U2352/X (HDBSLT20_ND2_MM_2)                      0.01      0.78 r
  U2351/X (HDBSLT20_ND2_MM_3)                      0.01      0.79 f
  U4278/X (HDBSLT20_ND2_MM_3)                      0.01      0.80 r
  U4279/X (HDBSLT20_EN2_V2_0P5)                    0.02      0.81 f
  U2348/X (HDBSLT20_EO2_V2_0P5)                    0.02      0.83 f
  U2347/X (HDBSLT20_NR2_MM_0P5)                    0.01      0.84 r
  mdata_reg[0][1]/D (HDBSLT20_FDPRBQ_V2_1)         0.00      0.84 r
  data arrival time                                          0.84

  clock clk_core (rise edge)                       1.00      1.00
  clock network delay (propagated)                 0.17      1.17
  mdata_reg[0][1]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      1.17 r
  library setup time                              -0.01      1.16
  data required time                                         1.16
  ------------------------------------------------------------------------
  data required time                                         1.16
  data arrival time                                         -0.84
  ------------------------------------------------------------------------
  slack (MET)                                                0.32



  Startpoint: asic_model_gen.write_data_ffs/data_delayed_reg[0][20] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[0].word_bits[20].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.14      0.14

  asic_model_gen.write_data_ffs/data_delayed_reg[0][20]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 r
  asic_model_gen.write_data_ffs/data_delayed_reg[0][20]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.10      0.24 r
  asic_model_gen.memory_core/word[0].word_bits[20].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                   0.01      0.24 r
  data arrival time                                          0.24

  clock clk_core(rise edge)                        0.00      0.00
  clock latency (propagated)                       0.12      0.12
  transparency open edge                                     0.12

  clock clk_core(fall edge)                        0.50      0.50
  clock network delay (propagated)                 0.12      0.62
  library setup time                              -0.05      0.57
  transparency close edge                                    0.57

  data required time                                         0.57
  ------------------------------------------------------------------------
  data required time                                         0.57
  data arrival time                                         -0.24
  ------------------------------------------------------------------------
  slack (MET)                                                0.32



  Startpoint: asic_model_gen.write_data_ffs/data_delayed_reg[0][5] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[6].word_bits[5].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.14      0.14

  asic_model_gen.write_data_ffs/data_delayed_reg[0][5]/CK (HDBSLT20_FDPQ_V2_2)
                                                   0.00      0.14 r
  asic_model_gen.write_data_ffs/data_delayed_reg[0][5]/Q (HDBSLT20_FDPQ_V2_2)
                                                   0.04      0.19 r
  asic_model_gen.memory_core/U1399/X (HDBSLT20_BUF_2)
                                                   0.04      0.22 r
  asic_model_gen.memory_core/word[6].word_bits[5].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                   0.00      0.22 r
  data arrival time                                          0.22

  clock clk_core(rise edge)                        0.00      0.00
  clock latency (propagated)                       0.09      0.09
  transparency open edge                                     0.09

  clock clk_core(fall edge)                        0.50      0.50
  clock network delay (propagated)                 0.09      0.59
  library setup time                              -0.05      0.55
  transparency close edge                                    0.55

  data required time                                         0.55
  ------------------------------------------------------------------------
  data required time                                         0.55
  data arrival time                                         -0.22
  ------------------------------------------------------------------------
  slack (MET)                                                0.32



  Startpoint: asic_model_gen.write_data_ffs/data_delayed_reg[0][21] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[18].word_bits[21].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.11      0.11

  asic_model_gen.write_data_ffs/data_delayed_reg[0][21]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.11 r
  asic_model_gen.write_data_ffs/data_delayed_reg[0][21]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.07      0.18 r
  asic_model_gen.memory_core/ropt_mto_inst_1889/X (HDBSLT20_BUF_0P5)
                                                   0.08      0.26 r
  asic_model_gen.memory_core/word[18].word_bits[21].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                   0.00      0.26 r
  data arrival time                                          0.26

  clock clk_core(rise edge)                        0.00      0.00
  clock latency (propagated)                       0.13      0.13
  transparency open edge                                     0.13

  clock clk_core(fall edge)                        0.50      0.50
  clock network delay (propagated)                 0.13      0.63
  library setup time                              -0.04      0.59
  transparency close edge                                    0.59

  data required time                                         0.59
  ------------------------------------------------------------------------
  data required time                                         0.59
  data arrival time                                         -0.26
  ------------------------------------------------------------------------
  slack (MET)                                                0.33



  Startpoint: asic_model_gen.write_data_ffs/data_delayed_reg[0][20] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[6].word_bits[20].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.14      0.14

  asic_model_gen.write_data_ffs/data_delayed_reg[0][20]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 r
  asic_model_gen.write_data_ffs/data_delayed_reg[0][20]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.10      0.24 r
  asic_model_gen.memory_core/word[6].word_bits[20].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                   0.01      0.25 r
  data arrival time                                          0.25

  clock clk_core(rise edge)                        0.00      0.00
  clock latency (propagated)                       0.12      0.12
  transparency open edge                                     0.12

  clock clk_core(fall edge)                        0.50      0.50
  clock network delay (propagated)                 0.12      0.62
  library setup time                              -0.05      0.57
  transparency close edge                                    0.57

  data required time                                         0.57
  ------------------------------------------------------------------------
  data required time                                         0.57
  data arrival time                                         -0.25
  ------------------------------------------------------------------------
  slack (MET)                                                0.33



  Startpoint: asic_model_gen.write_data_ffs/data_delayed_reg[0][20] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[28].word_bits[20].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.14      0.14

  asic_model_gen.write_data_ffs/data_delayed_reg[0][20]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 r
  asic_model_gen.write_data_ffs/data_delayed_reg[0][20]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.10      0.24 r
  asic_model_gen.memory_core/word[28].word_bits[20].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                   0.00      0.24 r
  data arrival time                                          0.24

  clock clk_core(rise edge)                        0.00      0.00
  clock latency (propagated)                       0.13      0.13
  transparency open edge                                     0.13

  clock clk_core(fall edge)                        0.50      0.50
  clock network delay (propagated)                 0.13      0.63
  library setup time                              -0.06      0.57
  transparency close edge                                    0.57

  data required time                                         0.57
  ------------------------------------------------------------------------
  data required time                                         0.57
  data arrival time                                         -0.24
  ------------------------------------------------------------------------
  slack (MET)                                                0.33



  Startpoint: asic_model_gen.write_data_ffs/data_delayed_reg[0][21] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[23].word_bits[21].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.11      0.11

  asic_model_gen.write_data_ffs/data_delayed_reg[0][21]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.11 r
  asic_model_gen.write_data_ffs/data_delayed_reg[0][21]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.07      0.18 r
  asic_model_gen.memory_core/ropt_mto_inst_1889/X (HDBSLT20_BUF_0P5)
                                                   0.08      0.26 r
  asic_model_gen.memory_core/word[23].word_bits[21].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                   0.00      0.26 r
  data arrival time                                          0.26

  clock clk_core(rise edge)                        0.00      0.00
  clock latency (propagated)                       0.14      0.14
  transparency open edge                                     0.14

  clock clk_core(fall edge)                        0.50      0.50
  clock network delay (propagated)                 0.14      0.64
  library setup time                              -0.05      0.59
  transparency close edge                                    0.59

  data required time                                         0.59
  ------------------------------------------------------------------------
  data required time                                         0.59
  data arrival time                                         -0.26
  ------------------------------------------------------------------------
  slack (MET)                                                0.33



  Startpoint: asic_model_gen.write_data_ffs/data_delayed_reg[0][48] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[0].word_bits[48].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.14      0.14

  asic_model_gen.write_data_ffs/data_delayed_reg[0][48]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 r
  asic_model_gen.write_data_ffs/data_delayed_reg[0][48]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.10      0.24 r
  asic_model_gen.memory_core/word[0].word_bits[48].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                   0.00      0.24 r
  data arrival time                                          0.24

  clock clk_core(rise edge)                        0.00      0.00
  clock latency (propagated)                       0.12      0.12
  transparency open edge                                     0.12

  clock clk_core(fall edge)                        0.50      0.50
  clock network delay (propagated)                 0.12      0.62
  library setup time                              -0.05      0.57
  transparency close edge                                    0.57

  data required time                                         0.57
  ------------------------------------------------------------------------
  data required time                                         0.57
  data arrival time                                         -0.24
  ------------------------------------------------------------------------
  slack (MET)                                                0.33



  Startpoint: asic_model_gen.write_data_ffs/data_delayed_reg[0][20] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[9].word_bits[20].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.14      0.14

  asic_model_gen.write_data_ffs/data_delayed_reg[0][20]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 r
  asic_model_gen.write_data_ffs/data_delayed_reg[0][20]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.10      0.24 r
  asic_model_gen.memory_core/word[9].word_bits[20].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                   0.01      0.25 r
  data arrival time                                          0.25

  clock clk_core(rise edge)                        0.00      0.00
  clock latency (propagated)                       0.12      0.12
  transparency open edge                                     0.12

  clock clk_core(fall edge)                        0.50      0.50
  clock network delay (propagated)                 0.12      0.62
  library setup time                              -0.05      0.57
  transparency close edge                                    0.57

  data required time                                         0.57
  ------------------------------------------------------------------------
  data required time                                         0.57
  data arrival time                                         -0.25
  ------------------------------------------------------------------------
  slack (MET)                                                0.33



  Startpoint: asic_model_gen.write_data_ffs/data_delayed_reg[0][20] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[4].word_bits[20].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.14      0.14

  asic_model_gen.write_data_ffs/data_delayed_reg[0][20]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 r
  asic_model_gen.write_data_ffs/data_delayed_reg[0][20]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.10      0.24 r
  asic_model_gen.memory_core/word[4].word_bits[20].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                   0.01      0.25 r
  data arrival time                                          0.25

  clock clk_core(rise edge)                        0.00      0.00
  clock latency (propagated)                       0.12      0.12
  transparency open edge                                     0.12

  clock clk_core(fall edge)                        0.50      0.50
  clock network delay (propagated)                 0.12      0.62
  library setup time                              -0.05      0.57
  transparency close edge                                    0.57

  data required time                                         0.57
  ------------------------------------------------------------------------
  data required time                                         0.57
  data arrival time                                         -0.25
  ------------------------------------------------------------------------
  slack (MET)                                                0.33



  Startpoint: asic_model_gen.write_data_ffs/data_delayed_reg[0][45] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[1].word_bits[45].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.14      0.14

  asic_model_gen.write_data_ffs/data_delayed_reg[0][45]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 r
  asic_model_gen.write_data_ffs/data_delayed_reg[0][45]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.03      0.17 r
  asic_model_gen.memory_core/ropt_mt_inst_1877/X (HDBSLT20_BUF_1P5)
                                                   0.05      0.22 r
  asic_model_gen.memory_core/word[1].word_bits[45].memory_cell/cam_memory_reg/D (HDBSLT20_LDPQ_1)
                                                   0.01      0.23 r
  data arrival time                                          0.23

  clock clk_core(rise edge)                        0.00      0.00
  clock latency (propagated)                       0.11      0.11
  transparency open edge                                     0.11

  clock clk_core(fall edge)                        0.50      0.50
  clock network delay (propagated)                 0.11      0.61
  library setup time                              -0.05      0.55
  transparency close edge                                    0.55

  data required time                                         0.55
  ------------------------------------------------------------------------
  data required time                                         0.55
  data arrival time                                         -0.23
  ------------------------------------------------------------------------
  slack (MET)                                                0.33


1
