<?xml version="1.0"?>
<tool_log>
	<reg_ops>
		<thread>config_accelerator</thread>
	</reg_ops>
	<thread>
		<name>config_accelerator</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>1.0000</total_area>
			<unit_area>1.0000</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<ded_mults>0</ded_mults>
			<latency>1</latency>
			<delay>0.76</delay>
			<setup_time>0.537</setup_time>
		</resource>
		<mux_area>1.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>2.0000</total_area>
		<comb_area>1.0000</comb_area>
		<seq_area>1.0000</seq_area>
		<ded_mults>0</ded_mults>
		<total_bits>1</total_bits>
		<state_count>4</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>ready_arb</thread>
	</reg_ops>
	<thread>
		<name>ready_arb</name>
		<resource>
			<latency>0</latency>
			<delay>0.3460</delay>
			<module_name>mac_Xor_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>^</label>
			<unit_area>1.0000</unit_area>
			<comb_area>1.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>2.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3460</delay>
			<module_name>mac_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.0000</unit_area>
			<comb_area>1.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>1.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3460</delay>
			<module_name>mac_Not_1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>!</label>
			<unit_area>1.0000</unit_area>
			<comb_area>1.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>1.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3460</delay>
			<module_name>mac_Or_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>|</label>
			<unit_area>1.0000</unit_area>
			<comb_area>1.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>1.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>1.0000</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<ded_mults>0</ded_mults>
			<latency>1</latency>
			<delay>0.76</delay>
			<setup_time>0.537</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>5.0000</total_area>
		<comb_area>5.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<ded_mults>0</ded_mults>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>back_method_0</thread>
	</reg_ops>
	<thread>
		<name>back_method_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.3460</delay>
			<module_name>mac_N_MuxB_32_2_1_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>16.0000</unit_area>
			<comb_area>16.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>16.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3460</delay>
			<module_name>mac_Not_1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>!</label>
			<unit_area>1.0000</unit_area>
			<comb_area>1.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>2.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3460</delay>
			<module_name>mac_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.0000</unit_area>
			<comb_area>1.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>1.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3460</delay>
			<module_name>mac_N_Muxb_1_2_4_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>1.0000</unit_area>
			<comb_area>1.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>1.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3460</delay>
			<module_name>mac_Or_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>|</label>
			<unit_area>1.0000</unit_area>
			<comb_area>1.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>1.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>37</reg_bits>
		<reg_count>6</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>37</count>
			<total_area>37.0000</total_area>
			<unit_area>1.0000</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<ded_mults>0</ded_mults>
			<latency>1</latency>
			<delay>0.76</delay>
			<setup_time>0.537</setup_time>
		</resource>
		<mux_area>5.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>63.0000</total_area>
		<comb_area>26.0000</comb_area>
		<seq_area>37.0000</seq_area>
		<ded_mults>0</ded_mults>
		<total_bits>37</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>process_0</thread>
	</reg_ops>
	<thread>
		<name>process_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.3460</delay>
			<module_name>mac_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>&amp;</label>
			<unit_area>1.0000</unit_area>
			<comb_area>1.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>2.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3460</delay>
			<module_name>mac_Not_1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>!</label>
			<unit_area>1.0000</unit_area>
			<comb_area>1.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>1.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3460</delay>
			<module_name>mac_Or_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>|</label>
			<unit_area>1.0000</unit_area>
			<comb_area>1.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>1.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>1.0000</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<ded_mults>0</ded_mults>
			<latency>1</latency>
			<delay>0.76</delay>
			<setup_time>0.537</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.0000</total_area>
		<comb_area>4.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<ded_mults>0</ded_mults>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>load_input</thread>
	</reg_ops>
	<thread>
		<name>load_input</name>
		<resource>
			<latency>0</latency>
			<delay>1.1150</delay>
			<module_name>mac_Add_32Ux32U_32U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>64.0000</unit_area>
			<comb_area>64.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>64.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.8040</delay>
			<module_name>mac_GreaterThan_32Sx2S_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>&gt;</label>
			<unit_area>32.0000</unit_area>
			<comb_area>32.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>64.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>1.1150</delay>
			<module_name>mac_Sub_32Sx13U_32S_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>-</label>
			<unit_area>64.0000</unit_area>
			<comb_area>64.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>64.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.8130</delay>
			<module_name>mac_Add_16Ux1U_16U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>+</label>
			<unit_area>17.0000</unit_area>
			<comb_area>17.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>34.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.8040</delay>
			<module_name>mac_GreaterThan_32Sx14S_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&gt;</label>
			<unit_area>32.0000</unit_area>
			<comb_area>32.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>32.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.8040</delay>
			<module_name>mac_LessThan_16Ux32U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&lt;</label>
			<unit_area>32.0000</unit_area>
			<comb_area>32.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>32.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.8040</delay>
			<module_name>mac_LessThan_17Sx32S_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&lt;</label>
			<unit_area>32.0000</unit_area>
			<comb_area>32.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>32.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.8040</delay>
			<module_name>mac_LessThan_2Sx32S_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&lt;</label>
			<unit_area>32.0000</unit_area>
			<comb_area>32.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>32.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3460</delay>
			<module_name>mac_N_MuxB_32_2_1_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>MUX(2)</label>
			<unit_area>16.0000</unit_area>
			<comb_area>16.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>32.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>5.8560</delay>
			<module_name>mac_Mul_32Ux32U_32U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>*</label>
			<unit_area>31.0000</unit_area>
			<comb_area>31.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>3</ded_mults>
			<total_area>31.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3460</delay>
			<module_name>mac_Not_1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>3</count>
			<label>!</label>
			<unit_area>1.0000</unit_area>
			<comb_area>1.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>3.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>410</reg_bits>
		<reg_count>22</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>410</count>
			<total_area>410.0000</total_area>
			<unit_area>1.0000</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<ded_mults>0</ded_mults>
			<latency>1</latency>
			<delay>0.76</delay>
			<setup_time>0.537</setup_time>
		</resource>
		<mux_area>191.6667</mux_area>
		<control_area>0.0000</control_area>
		<total_area>1022.0000</total_area>
		<comb_area>612.0000</comb_area>
		<seq_area>410.0000</seq_area>
		<ded_mults>3</ded_mults>
		<total_bits>410</total_bits>
		<state_count>11</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>valid_arb</thread>
	</reg_ops>
	<thread>
		<name>valid_arb</name>
		<resource>
			<latency>0</latency>
			<delay>0.3460</delay>
			<module_name>mac_Xor_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>^</label>
			<unit_area>1.0000</unit_area>
			<comb_area>1.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>2.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3460</delay>
			<module_name>mac_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.0000</unit_area>
			<comb_area>1.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>1.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3460</delay>
			<module_name>mac_Not_1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>!</label>
			<unit_area>1.0000</unit_area>
			<comb_area>1.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>1.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3460</delay>
			<module_name>mac_Or_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>|</label>
			<unit_area>1.0000</unit_area>
			<comb_area>1.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>1.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>1.0000</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<ded_mults>0</ded_mults>
			<latency>1</latency>
			<delay>0.76</delay>
			<setup_time>0.537</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>5.0000</total_area>
		<comb_area>5.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<ded_mults>0</ded_mults>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>back_method_1</thread>
	</reg_ops>
	<thread>
		<name>back_method_1</name>
		<resource>
			<latency>0</latency>
			<delay>0.3460</delay>
			<module_name>mac_N_Muxb_1_2_4_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>1.0000</unit_area>
			<comb_area>1.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>1.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3460</delay>
			<module_name>mac_Not_1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>!</label>
			<unit_area>1.0000</unit_area>
			<comb_area>1.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>1.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>4</reg_bits>
		<reg_count>4</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>4</count>
			<total_area>4.0000</total_area>
			<unit_area>1.0000</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<ded_mults>0</ded_mults>
			<latency>1</latency>
			<delay>0.76</delay>
			<setup_time>0.537</setup_time>
		</resource>
		<mux_area>4.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>10.0000</total_area>
		<comb_area>6.0000</comb_area>
		<seq_area>4.0000</seq_area>
		<ded_mults>0</ded_mults>
		<total_bits>4</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>process_1</thread>
	</reg_ops>
	<thread>
		<name>process_1</name>
		<resource>
			<latency>0</latency>
			<delay>0.3460</delay>
			<module_name>mac_Not_1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>!</label>
			<unit_area>1.0000</unit_area>
			<comb_area>1.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>1.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3460</delay>
			<module_name>mac_Or_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>|</label>
			<unit_area>1.0000</unit_area>
			<comb_area>1.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>1.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>1.0000</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<ded_mults>0</ded_mults>
			<latency>1</latency>
			<delay>0.76</delay>
			<setup_time>0.537</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>2.0000</total_area>
		<comb_area>2.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<ded_mults>0</ded_mults>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>store_output</thread>
	</reg_ops>
	<thread>
		<name>store_output</name>
		<resource>
			<latency>0</latency>
			<delay>1.1150</delay>
			<module_name>mac_Add_32Ux32U_32U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>64.0000</unit_area>
			<comb_area>64.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>64.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.8040</delay>
			<module_name>mac_GreaterThan_32Sx2S_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>&gt;</label>
			<unit_area>32.0000</unit_area>
			<comb_area>32.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>64.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>1.1150</delay>
			<module_name>mac_Sub_32Sx7U_32S_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>-</label>
			<unit_area>64.0000</unit_area>
			<comb_area>64.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>64.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>5.8560</delay>
			<module_name>mac_Mul_32Ux32U_32U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>*</label>
			<unit_area>31.0000</unit_area>
			<comb_area>31.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>3</ded_mults>
			<total_area>62.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.8130</delay>
			<module_name>mac_Add_16Ux1U_16U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>+</label>
			<unit_area>17.0000</unit_area>
			<comb_area>17.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>34.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.8040</delay>
			<module_name>mac_GreaterThan_32Sx8S_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&gt;</label>
			<unit_area>32.0000</unit_area>
			<comb_area>32.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>32.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.8040</delay>
			<module_name>mac_LessThan_16Ux32U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&lt;</label>
			<unit_area>32.0000</unit_area>
			<comb_area>32.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>32.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.8040</delay>
			<module_name>mac_LessThan_17Sx32S_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&lt;</label>
			<unit_area>32.0000</unit_area>
			<comb_area>32.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>32.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.8040</delay>
			<module_name>mac_LessThan_2Sx32S_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&lt;</label>
			<unit_area>32.0000</unit_area>
			<comb_area>32.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>32.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3460</delay>
			<module_name>mac_N_MuxB_32_2_1_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>16.0000</unit_area>
			<comb_area>16.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>16.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3550</delay>
			<module_name>mac_N_Mux_32_2_3_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>16.0000</unit_area>
			<comb_area>16.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>16.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3460</delay>
			<module_name>mac_Not_1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>3</count>
			<label>!</label>
			<unit_area>1.0000</unit_area>
			<comb_area>1.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>3.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>396</reg_bits>
		<reg_count>23</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>396</count>
			<total_area>396.0000</total_area>
			<unit_area>1.0000</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<ded_mults>0</ded_mults>
			<latency>1</latency>
			<delay>0.76</delay>
			<setup_time>0.537</setup_time>
		</resource>
		<mux_area>293.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>1140.0000</total_area>
		<comb_area>744.0000</comb_area>
		<seq_area>396.0000</seq_area>
		<ded_mults>6</ded_mults>
		<total_bits>396</total_bits>
		<state_count>12</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>compute_kernel</thread>
	</reg_ops>
	<thread>
		<name>compute_kernel</name>
		<resource>
			<latency>0</latency>
			<delay>1.1150</delay>
			<module_name>mac_Add_32Ux32U_32U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>64.0000</unit_area>
			<comb_area>64.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>64.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.8040</delay>
			<module_name>mac_GreaterThan_32Sx2S_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>&gt;</label>
			<unit_area>32.0000</unit_area>
			<comb_area>32.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>64.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>1.1150</delay>
			<module_name>mac_Sub_32Sx13U_32S_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>-</label>
			<unit_area>64.0000</unit_area>
			<comb_area>64.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>64.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>5.8560</delay>
			<module_name>mac_Mul_32Ux32U_32U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>*</label>
			<unit_area>31.0000</unit_area>
			<comb_area>31.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>3</ded_mults>
			<total_area>62.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.7600</delay>
			<module_name>mac_Add_13Sx1U_13S_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>3</count>
			<label>+</label>
			<unit_area>17.0000</unit_area>
			<comb_area>17.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>51.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3460</delay>
			<module_name>mac_N_MuxB_32_2_1_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>3</count>
			<label>MUX(2)</label>
			<unit_area>16.0000</unit_area>
			<comb_area>16.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>48.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>1.0250</delay>
			<module_name>mac_Add_32Sx2U_32S_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>34.0000</unit_area>
			<comb_area>34.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>34.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>1.0250</delay>
			<module_name>mac_Add_32Ux2U_32U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>34.0000</unit_area>
			<comb_area>34.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>34.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.8040</delay>
			<module_name>mac_GreaterThan_32Sx14S_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&gt;</label>
			<unit_area>32.0000</unit_area>
			<comb_area>32.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>32.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.8040</delay>
			<module_name>mac_LessThan_17Sx32S_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&lt;</label>
			<unit_area>32.0000</unit_area>
			<comb_area>32.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>32.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.8040</delay>
			<module_name>mac_LessThan_2Sx32S_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&lt;</label>
			<unit_area>32.0000</unit_area>
			<comb_area>32.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>32.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.8040</delay>
			<module_name>mac_LessThan_32Ux32U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&lt;</label>
			<unit_area>32.0000</unit_area>
			<comb_area>32.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>32.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3550</delay>
			<module_name>mac_N_Mux_32_2_2_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>MUX(2)</label>
			<unit_area>16.0000</unit_area>
			<comb_area>16.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>32.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.7910</delay>
			<module_name>mac_Equal_32Ux32U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>==</label>
			<unit_area>23.0000</unit_area>
			<comb_area>23.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>23.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.8130</delay>
			<module_name>mac_Add_16Ux1U_16U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>17.0000</unit_area>
			<comb_area>17.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>17.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3460</delay>
			<module_name>mac_Not_1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>4</count>
			<label>!</label>
			<unit_area>1.0000</unit_area>
			<comb_area>1.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>4.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3460</delay>
			<module_name>mac_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>&amp;</label>
			<unit_area>1.0000</unit_area>
			<comb_area>1.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>2.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>428</reg_bits>
		<reg_count>29</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>428</count>
			<total_area>428.0000</total_area>
			<unit_area>1.0000</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<ded_mults>0</ded_mults>
			<latency>1</latency>
			<delay>0.76</delay>
			<setup_time>0.537</setup_time>
		</resource>
		<mux_area>368.3333</mux_area>
		<control_area>0.0000</control_area>
		<total_area>1424.0000</total_area>
		<comb_area>996.0000</comb_area>
		<seq_area>428.0000</seq_area>
		<ded_mults>6</ded_mults>
		<total_bits>428</total_bits>
		<state_count>10</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<phase_complete>alloc</phase_complete>
	<state_encoding>
		<thread>load_input</thread>
		<state_reg>
			<name>global_state</name>
			<value>
				<encoded>0</encoded>
				<cycle_id>1</cycle_id>
			</value>
			<value>
				<encoded>1</encoded>
				<cycle_id>2</cycle_id>
			</value>
			<value>
				<encoded>2</encoded>
				<cycle_id>3</cycle_id>
			</value>
			<value>
				<encoded>3</encoded>
				<cycle_id>4</cycle_id>
			</value>
			<value>
				<encoded>4</encoded>
				<cycle_id>5</cycle_id>
			</value>
			<value>
				<encoded>5</encoded>
				<cycle_id>6</cycle_id>
			</value>
			<value>
				<encoded>6</encoded>
				<cycle_id>7</cycle_id>
			</value>
			<value>
				<encoded>7</encoded>
				<cycle_id>9</cycle_id>
			</value>
			<value>
				<encoded>8</encoded>
				<cycle_id>10</cycle_id>
			</value>
			<value>
				<encoded>9</encoded>
				<cycle_id>11</cycle_id>
			</value>
		</state_reg>
	</state_encoding>
	<state_encoding>
		<thread>compute_kernel</thread>
		<state_reg>
			<name>global_state1</name>
			<value>
				<encoded>0</encoded>
				<cycle_id>1</cycle_id>
			</value>
			<value>
				<encoded>1</encoded>
				<cycle_id>2</cycle_id>
			</value>
			<value>
				<encoded>2</encoded>
				<cycle_id>3</cycle_id>
			</value>
			<value>
				<encoded>3</encoded>
				<cycle_id>14</cycle_id>
			</value>
			<value>
				<encoded>4</encoded>
				<cycle_id>15</cycle_id>
			</value>
			<value>
				<encoded>5</encoded>
				<cycle_id>16</cycle_id>
			</value>
			<value>
				<encoded>6</encoded>
				<cycle_id>17</cycle_id>
			</value>
			<value>
				<encoded>7</encoded>
				<cycle_id>4</cycle_id>
			</value>
			<value>
				<encoded>8</encoded>
				<cycle_id>5</cycle_id>
			</value>
		</state_reg>
	</state_encoding>
	<state_encoding>
		<thread>store_output</thread>
		<state_reg>
			<name>global_state2</name>
			<value>
				<encoded>0</encoded>
				<cycle_id>1</cycle_id>
			</value>
			<value>
				<encoded>1</encoded>
				<cycle_id>2</cycle_id>
			</value>
			<value>
				<encoded>2</encoded>
				<cycle_id>3</cycle_id>
			</value>
			<value>
				<encoded>3</encoded>
				<cycle_id>4</cycle_id>
			</value>
			<value>
				<encoded>4</encoded>
				<cycle_id>5</cycle_id>
			</value>
			<value>
				<encoded>5</encoded>
				<cycle_id>6</cycle_id>
			</value>
			<value>
				<encoded>6</encoded>
				<cycle_id>7</cycle_id>
			</value>
			<value>
				<encoded>7</encoded>
				<cycle_id>8</cycle_id>
			</value>
			<value>
				<encoded>8</encoded>
				<cycle_id>9</cycle_id>
			</value>
			<value>
				<encoded>9</encoded>
				<cycle_id>11</cycle_id>
			</value>
			<value>
				<encoded>10</encoded>
				<cycle_id>12</cycle_id>
			</value>
		</state_reg>
	</state_encoding>
	<state_encoding>
		<thread>config_accelerator</thread>
		<state_reg>
			<name>global_state3</name>
			<value>
				<encoded>0</encoded>
				<cycle_id>1</cycle_id>
			</value>
			<value>
				<encoded>1</encoded>
				<cycle_id>2</cycle_id>
			</value>
			<value>
				<encoded>2</encoded>
				<cycle_id>3</cycle_id>
			</value>
		</state_reg>
	</state_encoding>
	<memory_mapping>
		<array>
			<name>plm_in_ping</name>
			<dimension>6400</dimension>
			<word_count>6400</word_count>
			<bits_per_word>32</bits_per_word>
			<total_bits>204800</total_bits>
			<simple_depth>6400</simple_depth>
			<compact_depth>6400</compact_depth>
			<flattened>0</flattened>
		</array>
		<module_inst>
			<name>plm_in_ping</name>
			<module_name>mac_plm_block_in_dma32</module_name>
			<word_count>6400</word_count>
			<bits_per_word>32</bits_per_word>
			<total_bits>204800</total_bits>
			<source_loc>1697</source_loc>
			<datatype>
				<array>6400</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
		</module_inst>
	</memory_mapping>
	<memory_mapping>
		<array>
			<name>plm_in_pong</name>
			<dimension>6400</dimension>
			<word_count>6400</word_count>
			<bits_per_word>32</bits_per_word>
			<total_bits>204800</total_bits>
			<simple_depth>6400</simple_depth>
			<compact_depth>6400</compact_depth>
			<flattened>0</flattened>
		</array>
		<module_inst>
			<name>plm_in_pong</name>
			<module_name>mac_plm_block_in_dma32</module_name>
			<word_count>6400</word_count>
			<bits_per_word>32</bits_per_word>
			<total_bits>204800</total_bits>
			<source_loc>1698</source_loc>
			<datatype>
				<array>6400</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
		</module_inst>
	</memory_mapping>
	<memory_mapping>
		<array>
			<name>plm_out_ping</name>
			<dimension>100</dimension>
			<word_count>100</word_count>
			<bits_per_word>32</bits_per_word>
			<total_bits>3200</total_bits>
			<simple_depth>100</simple_depth>
			<compact_depth>100</compact_depth>
			<flattened>0</flattened>
		</array>
		<module_inst>
			<name>plm_out_ping</name>
			<module_name>mac_plm_block_out_dma32</module_name>
			<word_count>100</word_count>
			<bits_per_word>32</bits_per_word>
			<total_bits>3200</total_bits>
			<source_loc>1699</source_loc>
			<datatype>
				<array>100</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
		</module_inst>
	</memory_mapping>
	<memory_mapping>
		<array>
			<name>plm_out_pong</name>
			<dimension>100</dimension>
			<word_count>100</word_count>
			<bits_per_word>32</bits_per_word>
			<total_bits>3200</total_bits>
			<simple_depth>100</simple_depth>
			<compact_depth>100</compact_depth>
			<flattened>0</flattened>
		</array>
		<module_inst>
			<name>plm_out_pong</name>
			<module_name>mac_plm_block_out_dma32</module_name>
			<word_count>100</word_count>
			<bits_per_word>32</bits_per_word>
			<total_bits>3200</total_bits>
			<source_loc>1700</source_loc>
			<datatype>
				<array>100</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
		</module_inst>
	</memory_mapping>
	<resource>
		<latency>0</latency>
		<delay>0.8040</delay>
		<module_name>mac_GreaterThan_32Sx2S_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>6</count>
		<not_in_use/>
		<label>&gt;</label>
		<unit_area>32.0000</unit_area>
		<comb_area>32.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<total_area>192.0000</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>1.1150</delay>
		<module_name>mac_Add_32Ux32U_32U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>3</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>64.0000</unit_area>
		<comb_area>64.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<total_area>192.0000</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>5.8560</delay>
		<module_name>mac_Mul_32Ux32U_32U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>5</count>
		<not_in_use/>
		<label>*</label>
		<unit_area>31.0000</unit_area>
		<comb_area>31.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>3</ded_mults>
		<total_area>155.0000</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>1.1150</delay>
		<module_name>mac_Sub_32Sx13U_32S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>-</label>
		<unit_area>64.0000</unit_area>
		<comb_area>64.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<total_area>128.0000</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.3460</delay>
		<module_name>mac_N_MuxB_32_2_1_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>7</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>16.0000</unit_area>
		<comb_area>16.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<total_area>112.0000</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.8040</delay>
		<module_name>mac_LessThan_2Sx32S_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>3</count>
		<not_in_use/>
		<label>&lt;</label>
		<unit_area>32.0000</unit_area>
		<comb_area>32.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<total_area>96.0000</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.8040</delay>
		<module_name>mac_LessThan_17Sx32S_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>3</count>
		<not_in_use/>
		<label>&lt;</label>
		<unit_area>32.0000</unit_area>
		<comb_area>32.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<total_area>96.0000</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.8130</delay>
		<module_name>mac_Add_16Ux1U_16U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>5</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>17.0000</unit_area>
		<comb_area>17.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<total_area>85.0000</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.8040</delay>
		<module_name>mac_GreaterThan_32Sx14S_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>&gt;</label>
		<unit_area>32.0000</unit_area>
		<comb_area>32.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<total_area>64.0000</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.8040</delay>
		<module_name>mac_LessThan_16Ux32U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>&lt;</label>
		<unit_area>32.0000</unit_area>
		<comb_area>32.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<total_area>64.0000</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>1.1150</delay>
		<module_name>mac_Sub_32Sx7U_32S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>-</label>
		<unit_area>64.0000</unit_area>
		<comb_area>64.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<total_area>64.0000</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.7600</delay>
		<module_name>mac_Add_13Sx1U_13S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>3</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>17.0000</unit_area>
		<comb_area>17.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<total_area>51.0000</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>1.0250</delay>
		<module_name>mac_Add_32Ux2U_32U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>34.0000</unit_area>
		<comb_area>34.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<total_area>34.0000</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>1.0250</delay>
		<module_name>mac_Add_32Sx2U_32S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>34.0000</unit_area>
		<comb_area>34.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<total_area>34.0000</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.8040</delay>
		<module_name>mac_LessThan_32Ux32U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>&lt;</label>
		<unit_area>32.0000</unit_area>
		<comb_area>32.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<total_area>32.0000</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.3550</delay>
		<module_name>mac_N_Mux_32_2_2_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>16.0000</unit_area>
		<comb_area>16.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<total_area>32.0000</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.8040</delay>
		<module_name>mac_GreaterThan_32Sx8S_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>&gt;</label>
		<unit_area>32.0000</unit_area>
		<comb_area>32.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<total_area>32.0000</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>1</latency>
		<setup_time>0.0600</setup_time>
		<delay>0.2000</delay>
		<module_name>mac_plm_block_in_dma32</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>LIBRARY</module_origin>
		<count>2</count>
		<unit_area>13.0000</unit_area>
		<comb_area>-1.0000</comb_area>
		<seq_area>-1.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<total_area>26.0000</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>memlib</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.7910</delay>
		<module_name>mac_Equal_32Ux32U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>==</label>
		<unit_area>23.0000</unit_area>
		<comb_area>23.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<total_area>23.0000</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.3460</delay>
		<module_name>mac_Not_1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>17</count>
		<not_in_use/>
		<label>!</label>
		<unit_area>1.0000</unit_area>
		<comb_area>1.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<total_area>17.0000</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.3550</delay>
		<module_name>mac_N_Mux_32_2_3_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>16.0000</unit_area>
		<comb_area>16.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<total_area>16.0000</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.3460</delay>
		<module_name>mac_And_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>7</count>
		<not_in_use/>
		<label>&amp;</label>
		<unit_area>1.0000</unit_area>
		<comb_area>1.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<total_area>7.0000</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.3460</delay>
		<module_name>mac_Or_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>5</count>
		<not_in_use/>
		<label>|</label>
		<unit_area>1.0000</unit_area>
		<comb_area>1.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<total_area>5.0000</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.3460</delay>
		<module_name>mac_Xor_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>4</count>
		<not_in_use/>
		<label>^</label>
		<unit_area>1.0000</unit_area>
		<comb_area>1.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<total_area>4.0000</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.3460</delay>
		<module_name>mac_N_Muxb_1_2_4_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>1.0000</unit_area>
		<comb_area>1.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<total_area>2.0000</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>1</latency>
		<setup_time>0.0600</setup_time>
		<delay>0.2000</delay>
		<module_name>mac_plm_block_out_dma32</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>LIBRARY</module_origin>
		<count>2</count>
		<unit_area>1.0000</unit_area>
		<comb_area>-1.0000</comb_area>
		<seq_area>-1.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<total_area>2.0000</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>memlib</cynth_lib>
	</resource>
	<reg_bits>1311</reg_bits>
	<reg_count>110</reg_count>
	<resource>
		<module_name>reg_bit</module_name>
		<resource_kind>REGISTER</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<count>1311</count>
		<total_area>2467.0000</total_area>
		<unit_area>1.8818</unit_area>
		<comb_area>0.8818</comb_area>
		<seq_area>1.0000</seq_area>
		<ded_mults>0</ded_mults>
		<latency>1</latency>
		<delay>0.76</delay>
		<setup_time>0.537</setup_time>
	</resource>
	<mux_area>690.0000</mux_area>
	<control_area>236.0984</control_area>
	<total_area>4959.0000</total_area>
	<comb_area>3620.0000</comb_area>
	<seq_area>1311.0000</seq_area>
	<ded_mults>15</ded_mults>
	<total_bits>1311</total_bits>
	<state_count>49</state_count>
	<netlist>
		<module_name>mac</module_name>
		<port>
			<direction>in</direction>
			<clock/>
			<name>clk</name>
			<datatype W="1">bool</datatype>
			<source_loc>1648</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>rst</name>
			<datatype W="1">bool</datatype>
			<source_loc>1649</source_loc>
		</port>
		<source_loc>
			<id>12745</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20052,12723,12777</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>dma_read_chnl_valid</name>
			<datatype W="1">bool</datatype>
			<source_loc>12745</source_loc>
		</port>
		<source_loc>
			<id>12746</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20051,12725,12930</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>dma_read_chnl_data</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>12746</source_loc>
		</port>
		<source_loc>
			<id>14241</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14053,14051,14131,14117,18439,20050,12669</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dma_read_chnl_ready</name>
			<datatype W="1">bool</datatype>
			<source_loc>14241</source_loc>
			<async/>
		</port>
		<source_loc>
			<id>7182</id>
			<loc_kind>DECL</loc_kind>
			<label>config</label>
			<file_id>1</file_id>
			<line>158</line>
			<col>21</col>
		</source_loc>
		<source_loc>
			<id>11860</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>17438,7182,1338</sub_loc>
		</source_loc>
		<source_loc>
			<id>12273</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>11860,17606</sub_loc>
		</source_loc>
		<source_loc>
			<id>7061</id>
			<loc_kind>DECL</loc_kind>
			<label>config</label>
			<file_id>1</file_id>
			<line>286</line>
			<col>21</col>
		</source_loc>
		<source_loc>
			<id>11856</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>17439,7061,1338</sub_loc>
		</source_loc>
		<source_loc>
			<id>12238</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>11856,17987</sub_loc>
		</source_loc>
		<source_loc>
			<id>14190</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12273,12238,20049,12884,13256,13596</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>conf_info_mac_n</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>14190</source_loc>
		</port>
		<source_loc>
			<id>11859</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>17438,7182,1339</sub_loc>
		</source_loc>
		<source_loc>
			<id>12274</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>11859,17609</sub_loc>
		</source_loc>
		<source_loc>
			<id>14186</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12274,20048,12883,13255,13595</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>conf_info_mac_vec</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>14186</source_loc>
		</port>
		<source_loc>
			<id>11858</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>17438,7182,1340</sub_loc>
		</source_loc>
		<source_loc>
			<id>12275</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>11858,17612</sub_loc>
		</source_loc>
		<source_loc>
			<id>14188</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12275,20047,12882,13254,13594</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>conf_info_mac_len</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>14188</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>conf_done</name>
			<datatype W="1">bool</datatype>
			<source_loc>12645</source_loc>
		</port>
		<source_loc>
			<id>13345</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13247,13322,13323</sub_loc>
		</source_loc>
		<source_loc>
			<id>13346</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13345,13347,13348,13349</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>acc_done</name>
			<datatype W="1">bool</datatype>
			<source_loc>13346</source_loc>
			<area>2.0000</area>
			<comb_area>1.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_1</module_name>
		</port>
		<port>
			<direction>out</direction>
			<name>debug</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>1654</source_loc>
		</port>
		<source_loc>
			<id>12969</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12876,12912,12915</sub_loc>
		</source_loc>
		<source_loc>
			<id>12980</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12969,12981,12982,12983</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dma_read_ctrl_valid</name>
			<datatype W="1">bool</datatype>
			<source_loc>12980</source_loc>
			<area>2.0000</area>
			<comb_area>1.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_1</module_name>
		</port>
		<source_loc>
			<id>12968</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20045,12911</sub_loc>
		</source_loc>
		<source_loc>
			<id>12974</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12968,12975</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dma_read_ctrl_data_index</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>12974</source_loc>
			<area>64.0000</area>
			<comb_area>32.0000</comb_area>
			<seq_area>32.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_32</module_name>
		</port>
		<source_loc>
			<id>12967</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20044,12910</sub_loc>
		</source_loc>
		<source_loc>
			<id>12976</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12967,12977</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dma_read_ctrl_data_length</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>12976</source_loc>
			<area>64.0000</area>
			<comb_area>32.0000</comb_area>
			<seq_area>32.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_32</module_name>
		</port>
		<source_loc>
			<id>12966</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20043,12909</sub_loc>
		</source_loc>
		<source_loc>
			<id>12978</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12966,12979</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dma_read_ctrl_data_size</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>12978</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>dma_read_ctrl_ready</name>
			<datatype W="1">bool</datatype>
			<source_loc>12913</source_loc>
		</port>
		<source_loc>
			<id>13344</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13248,13290,13293</sub_loc>
		</source_loc>
		<source_loc>
			<id>13361</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13344,13362,13363,13364</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dma_write_ctrl_valid</name>
			<datatype W="1">bool</datatype>
			<source_loc>13361</source_loc>
			<area>2.0000</area>
			<comb_area>1.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_1</module_name>
		</port>
		<source_loc>
			<id>13343</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20040,13289</sub_loc>
		</source_loc>
		<source_loc>
			<id>13355</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13343,13356</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dma_write_ctrl_data_index</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>13355</source_loc>
			<area>64.0000</area>
			<comb_area>32.0000</comb_area>
			<seq_area>32.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_32</module_name>
		</port>
		<source_loc>
			<id>13342</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20039,13288</sub_loc>
		</source_loc>
		<source_loc>
			<id>13357</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13342,13358</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dma_write_ctrl_data_length</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>13357</source_loc>
			<area>64.0000</area>
			<comb_area>32.0000</comb_area>
			<seq_area>32.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_32</module_name>
		</port>
		<source_loc>
			<id>13341</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20038,13287</sub_loc>
		</source_loc>
		<source_loc>
			<id>13359</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13341,13360</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dma_write_ctrl_data_size</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>13359</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>dma_write_ctrl_ready</name>
			<datatype W="1">bool</datatype>
			<source_loc>13291</source_loc>
		</port>
		<source_loc>
			<id>14260</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13976,20036,13090</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dma_write_chnl_valid</name>
			<datatype W="1">bool</datatype>
			<source_loc>14260</source_loc>
			<async/>
		</port>
		<source_loc>
			<id>13350</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13311,13351</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dma_write_chnl_data</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>13350</source_loc>
			<area>64.0000</area>
			<comb_area>32.0000</comb_area>
			<seq_area>32.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_32</module_name>
		</port>
		<source_loc>
			<id>13132</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20034,13121,13152</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>dma_write_chnl_ready</name>
			<datatype W="1">bool</datatype>
			<source_loc>13132</source_loc>
		</port>
		<source_file>
			<path>./memlib/c_parts/mac_plm_block_in_dma32.h</path>
			<file_kind>RTL_C</file_kind>
			<file_id>28</file_id>
			<suppressed_file/>
			<mod_time>Sun Mar 28 16:19:16 2021</mod_time>
		</source_file>
		<source_loc>
			<id>877</id>
			<loc_kind>DECL</loc_kind>
			<label>WE0</label>
			<file_id>28</file_id>
			<line>64</line>
			<col>18</col>
		</source_loc>
		<signal>
			<name>plm_in_ping_shared_WE0_wire</name>
			<datatype W="1">bool</datatype>
			<source_loc>877</source_loc>
			<preserved/>
		</signal>
		<source_loc>
			<id>878</id>
			<loc_kind>DECL</loc_kind>
			<label>CE0</label>
			<file_id>28</file_id>
			<line>65</line>
			<col>18</col>
		</source_loc>
		<signal>
			<name>plm_in_ping_shared_CE0_wire</name>
			<datatype W="1">bool</datatype>
			<source_loc>878</source_loc>
			<preserved/>
		</signal>
		<source_loc>
			<id>896</id>
			<loc_kind>DECL</loc_kind>
			<label>D0</label>
			<file_id>28</file_id>
			<line>66</line>
			<col>25</col>
		</source_loc>
		<signal>
			<name>plm_in_ping_shared_D0_wire</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>896</source_loc>
			<preserved/>
		</signal>
		<source_loc>
			<id>912</id>
			<loc_kind>DECL</loc_kind>
			<label>A0</label>
			<file_id>28</file_id>
			<line>67</line>
			<col>25</col>
		</source_loc>
		<signal>
			<name>plm_in_ping_shared_A0_wire</name>
			<datatype W="13">sc_uint</datatype>
			<source_loc>912</source_loc>
			<preserved/>
		</signal>
		<source_loc>
			<id>913</id>
			<loc_kind>DECL</loc_kind>
			<label>WEM0</label>
			<file_id>28</file_id>
			<line>68</line>
			<col>25</col>
		</source_loc>
		<signal>
			<name>plm_in_ping_shared_WEM0_wire</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>913</source_loc>
			<preserved/>
		</signal>
		<source_loc>
			<id>914</id>
			<loc_kind>DECL</loc_kind>
			<label>CE1</label>
			<file_id>28</file_id>
			<line>69</line>
			<col>18</col>
		</source_loc>
		<signal>
			<name>plm_in_ping_shared_CE1_wire</name>
			<datatype W="1">bool</datatype>
			<source_loc>914</source_loc>
			<preserved/>
		</signal>
		<source_loc>
			<id>937</id>
			<loc_kind>DECL</loc_kind>
			<label>Q1</label>
			<file_id>28</file_id>
			<line>70</line>
			<col>26</col>
		</source_loc>
		<signal>
			<name>plm_in_ping_shared_Q1_wire</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>937</source_loc>
			<preserved/>
		</signal>
		<source_loc>
			<id>938</id>
			<loc_kind>DECL</loc_kind>
			<label>A1</label>
			<file_id>28</file_id>
			<line>71</line>
			<col>25</col>
		</source_loc>
		<signal>
			<name>plm_in_ping_shared_A1_wire</name>
			<datatype W="13">sc_uint</datatype>
			<source_loc>938</source_loc>
			<preserved/>
		</signal>
		<signal>
			<name>plm_in_pong_shared_WE0_wire</name>
			<datatype W="1">bool</datatype>
			<source_loc>877</source_loc>
			<preserved/>
		</signal>
		<signal>
			<name>plm_in_pong_shared_CE0_wire</name>
			<datatype W="1">bool</datatype>
			<source_loc>878</source_loc>
			<preserved/>
		</signal>
		<signal>
			<name>plm_in_pong_shared_D0_wire</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>896</source_loc>
			<preserved/>
		</signal>
		<signal>
			<name>plm_in_pong_shared_A0_wire</name>
			<datatype W="13">sc_uint</datatype>
			<source_loc>912</source_loc>
			<preserved/>
		</signal>
		<signal>
			<name>plm_in_pong_shared_WEM0_wire</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>913</source_loc>
			<preserved/>
		</signal>
		<signal>
			<name>plm_in_pong_shared_CE1_wire</name>
			<datatype W="1">bool</datatype>
			<source_loc>914</source_loc>
			<preserved/>
		</signal>
		<signal>
			<name>plm_in_pong_shared_Q1_wire</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>937</source_loc>
			<preserved/>
		</signal>
		<signal>
			<name>plm_in_pong_shared_A1_wire</name>
			<datatype W="13">sc_uint</datatype>
			<source_loc>938</source_loc>
			<preserved/>
		</signal>
		<source_file>
			<path>./memlib/c_parts/mac_plm_block_out_dma32.h</path>
			<file_kind>RTL_C</file_kind>
			<file_id>29</file_id>
			<suppressed_file/>
			<mod_time>Sun Mar 28 16:19:17 2021</mod_time>
		</source_file>
		<source_loc>
			<id>1080</id>
			<loc_kind>DECL</loc_kind>
			<label>WE0</label>
			<file_id>29</file_id>
			<line>64</line>
			<col>18</col>
		</source_loc>
		<signal>
			<name>plm_out_ping_shared_WE0_wire</name>
			<datatype W="1">bool</datatype>
			<source_loc>1080</source_loc>
			<preserved/>
		</signal>
		<source_loc>
			<id>1081</id>
			<loc_kind>DECL</loc_kind>
			<label>CE0</label>
			<file_id>29</file_id>
			<line>65</line>
			<col>18</col>
		</source_loc>
		<signal>
			<name>plm_out_ping_shared_CE0_wire</name>
			<datatype W="1">bool</datatype>
			<source_loc>1081</source_loc>
			<preserved/>
		</signal>
		<source_loc>
			<id>1082</id>
			<loc_kind>DECL</loc_kind>
			<label>D0</label>
			<file_id>29</file_id>
			<line>66</line>
			<col>25</col>
		</source_loc>
		<signal>
			<name>plm_out_ping_shared_D0_wire</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>1082</source_loc>
			<preserved/>
		</signal>
		<source_loc>
			<id>1098</id>
			<loc_kind>DECL</loc_kind>
			<label>A0</label>
			<file_id>29</file_id>
			<line>67</line>
			<col>24</col>
		</source_loc>
		<signal>
			<name>plm_out_ping_shared_A0_wire</name>
			<datatype W="7">sc_uint</datatype>
			<source_loc>1098</source_loc>
			<preserved/>
		</signal>
		<source_loc>
			<id>1099</id>
			<loc_kind>DECL</loc_kind>
			<label>WEM0</label>
			<file_id>29</file_id>
			<line>68</line>
			<col>25</col>
		</source_loc>
		<signal>
			<name>plm_out_ping_shared_WEM0_wire</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>1099</source_loc>
			<preserved/>
		</signal>
		<source_loc>
			<id>1100</id>
			<loc_kind>DECL</loc_kind>
			<label>CE1</label>
			<file_id>29</file_id>
			<line>69</line>
			<col>18</col>
		</source_loc>
		<signal>
			<name>plm_out_ping_shared_CE1_wire</name>
			<datatype W="1">bool</datatype>
			<source_loc>1100</source_loc>
			<preserved/>
		</signal>
		<source_loc>
			<id>1101</id>
			<loc_kind>DECL</loc_kind>
			<label>Q1</label>
			<file_id>29</file_id>
			<line>70</line>
			<col>26</col>
		</source_loc>
		<signal>
			<name>plm_out_ping_shared_Q1_wire</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>1101</source_loc>
			<preserved/>
		</signal>
		<source_loc>
			<id>1102</id>
			<loc_kind>DECL</loc_kind>
			<label>A1</label>
			<file_id>29</file_id>
			<line>71</line>
			<col>24</col>
		</source_loc>
		<signal>
			<name>plm_out_ping_shared_A1_wire</name>
			<datatype W="7">sc_uint</datatype>
			<source_loc>1102</source_loc>
			<preserved/>
		</signal>
		<signal>
			<name>plm_out_pong_shared_WE0_wire</name>
			<datatype W="1">bool</datatype>
			<source_loc>1080</source_loc>
			<preserved/>
		</signal>
		<signal>
			<name>plm_out_pong_shared_CE0_wire</name>
			<datatype W="1">bool</datatype>
			<source_loc>1081</source_loc>
			<preserved/>
		</signal>
		<signal>
			<name>plm_out_pong_shared_D0_wire</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>1082</source_loc>
			<preserved/>
		</signal>
		<signal>
			<name>plm_out_pong_shared_A0_wire</name>
			<datatype W="7">sc_uint</datatype>
			<source_loc>1098</source_loc>
			<preserved/>
		</signal>
		<signal>
			<name>plm_out_pong_shared_WEM0_wire</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>1099</source_loc>
			<preserved/>
		</signal>
		<signal>
			<name>plm_out_pong_shared_CE1_wire</name>
			<datatype W="1">bool</datatype>
			<source_loc>1100</source_loc>
			<preserved/>
		</signal>
		<signal>
			<name>plm_out_pong_shared_Q1_wire</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>1101</source_loc>
			<preserved/>
		</signal>
		<signal>
			<name>plm_out_pong_shared_A1_wire</name>
			<datatype W="7">sc_uint</datatype>
			<source_loc>1102</source_loc>
			<preserved/>
		</signal>
		<signal>
			<name>cfg_config_accelerator_next</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>11479</source_loc>
			<async/>
			<state_reg/>
		</signal>
		<signal>
			<name>global_state3</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>11479</source_loc>
			<state_reg/>
			<area>2.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>2.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_2</module_name>
		</signal>
		<signal>
			<name>mac_Not_1U_1U_4_39_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13153</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_Xor_1Ux1U_1U_4_35_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13088</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_And_1Ux1U_1U_4_34_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13087</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_Not_1U_1U_4_33_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13086</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_Xor_1Ux1U_1U_4_32_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13085</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_Or_1Ux1U_1U_4_36_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13089</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_Not_1U_1U_4_37_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13126</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>13095</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20179,13084,13116,13125</sub_loc>
		</source_loc>
		<source_loc>
			<id>13142</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13095,13143,13144</sub_loc>
		</source_loc>
		<signal>
			<name>dma_write_chnl_sync_snd_valid_flop</name>
			<datatype W="1">bool</datatype>
			<source_loc>13142</source_loc>
			<area>1.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<signal>
			<name>mac_N_Muxb_1_2_4_4_38_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13127</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>14249</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14035,20650,20178,13083,13115,13117,13128,13134,13135</sub_loc>
		</source_loc>
		<signal>
			<name>dma_write_chnl_sync_snd_reset_valid_curr</name>
			<datatype W="1">bool</datatype>
			<source_loc>14249</source_loc>
			<area>1.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>13091</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20177,13082,13114,13123</sub_loc>
		</source_loc>
		<source_loc>
			<id>13136</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13091,13137,13138</sub_loc>
		</source_loc>
		<signal>
			<name>dma_write_chnl_sync_snd_reset_valid_prev</name>
			<datatype W="1">bool</datatype>
			<source_loc>13136</source_loc>
			<area>1.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>13093</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20176,13080,13113,13124</sub_loc>
		</source_loc>
		<source_loc>
			<id>13139</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13093,13140,13141</sub_loc>
		</source_loc>
		<signal>
			<name>dma_write_chnl_sync_snd_set_valid_prev</name>
			<datatype W="1">bool</datatype>
			<source_loc>13139</source_loc>
			<area>1.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<signal>
			<name>mac_And_1Ux1U_1U_4_14_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>12780</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_And_1Ux1U_1U_4_13_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>12779</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_Not_1U_1U_4_12_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>12778</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_Xor_1Ux1U_1U_4_4_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>12667</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_And_1Ux1U_1U_4_3_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>12666</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_Not_1U_1U_4_2_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>12665</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_Xor_1Ux1U_1U_4_1_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>12664</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_Or_1Ux1U_1U_4_5_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>12668</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_And_1Ux1U_1U_4_9_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>12724</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_Not_1U_1U_4_7_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>12733</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_Not_1U_1U_4_6_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>12730</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>14221</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14130,20192,12713,12715,12727,12750,12751,12776</sub_loc>
		</source_loc>
		<signal>
			<name>dma_read_chnl_ready_mask</name>
			<datatype W="1">bool</datatype>
			<source_loc>14221</source_loc>
			<area>1.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<signal>
			<name>mac_Or_1Ux1U_1U_4_8_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>12731</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>12674</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20163,12663,12712,12732</sub_loc>
		</source_loc>
		<source_loc>
			<id>12752</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12674,12753,12754</sub_loc>
		</source_loc>
		<signal>
			<name>dma_read_chnl_sync_rcv_ready_flop</name>
			<datatype W="1">bool</datatype>
			<source_loc>12752</source_loc>
			<area>1.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<signal>
			<name>mac_N_Muxb_1_2_4_4_10_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>12734</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>14223</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14126,20628,20162,12662,12711,12714,12735,12756,12757</sub_loc>
		</source_loc>
		<signal>
			<name>dma_read_chnl_sync_rcv_reset_ready_curr</name>
			<datatype W="1">bool</datatype>
			<source_loc>14223</source_loc>
			<area>1.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>12670</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20161,12661,12710,12728</sub_loc>
		</source_loc>
		<source_loc>
			<id>12758</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12670,12759,12760</sub_loc>
		</source_loc>
		<signal>
			<name>dma_read_chnl_sync_rcv_reset_ready_prev</name>
			<datatype W="1">bool</datatype>
			<source_loc>12758</source_loc>
			<area>1.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>12672</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20160,12659,12709,12729</sub_loc>
		</source_loc>
		<source_loc>
			<id>12761</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12672,12762,12763</sub_loc>
		</source_loc>
		<signal>
			<name>dma_read_chnl_sync_rcv_set_ready_prev</name>
			<datatype W="1">bool</datatype>
			<source_loc>12761</source_loc>
			<area>1.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<signal>
			<name>mac_N_MuxB_32_2_1_4_11_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>12736</source_loc>
			<async/>
		</signal>
		<signal>
			<name>global_state2_next</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>1703</source_loc>
			<async/>
			<state_reg/>
		</signal>
		<source_loc>
			<id>14195</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20905,13301</sub_loc>
		</source_loc>
		<signal>
			<name>plm_out_ping_store_output_Q1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>14195</source_loc>
		</signal>
		<source_loc>
			<id>14197</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20888,13302</sub_loc>
		</source_loc>
		<signal>
			<name>plm_out_pong_store_output_Q1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>14197</source_loc>
		</signal>
		<signal>
			<name>plm_out_pong_store_output_CE1</name>
			<datatype W="1">bool</datatype>
			<source_loc>20883</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>gs_ctrl29</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>17582</source_loc>
			<state_reg/>
			<area>2.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>2.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_2</module_name>
		</signal>
		<signal>
			<name>plm_out_pong_store_output_A1</name>
			<datatype W="7">sc_uint</datatype>
			<source_loc>20899</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>gs_ctrl28</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>17582</source_loc>
			<state_reg/>
			<area>1.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>12156</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>20876,17438,8301,17438,8409</sub_loc>
		</source_loc>
		<signal>
			<name>plm_out_ping_store_output_CE1</name>
			<datatype W="1">bool</datatype>
			<source_loc>12156</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>gs_ctrl27</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>17582</source_loc>
			<state_reg/>
			<area>2.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>2.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_2</module_name>
		</signal>
		<signal>
			<name>plm_out_ping_store_output_A1</name>
			<datatype W="7">sc_uint</datatype>
			<source_loc>20916</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>gs_ctrl26</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>17582</source_loc>
			<state_reg/>
			<area>1.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<signal>
			<name>mac_Add_16Ux1U_16U_4_52_in2</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>18803</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl25</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>17582</source_loc>
			<state_reg/>
			<area>1.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<signal>
			<name>mac_Not_1U_1U_4_51_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13400</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_GreaterThan_32Sx8S_1U_4_46_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13283</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_Mul_32Ux32U_32U_4_41_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>13258</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_Add_16Ux1U_16U_4_52_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>13404</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>14178</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18782,13404</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_29</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>14178</source_loc>
			<area>32.0000</area>
			<comb_area>16.0000</comb_area>
			<seq_area>16.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_16</module_name>
		</signal>
		<signal>
			<name>mac_N_Mux_32_2_3_4_47_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>13396</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>14165</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18775,13394</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_24</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>14165</source_loc>
			<area>64.0000</area>
			<comb_area>32.0000</comb_area>
			<seq_area>32.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_32</module_name>
		</signal>
		<source_loc>
			<id>14202</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18805,12156,13392</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_23</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>14202</source_loc>
			<area>2.0000</area>
			<comb_area>1.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_1</module_name>
		</signal>
		<signal>
			<name>mac_Sub_32Sx7U_32S_4_48_out1</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>13388</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>14208</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18806,18766,18767,18762,13387,13388</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_21</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>14208</source_loc>
			<area>64.0000</area>
			<comb_area>32.0000</comb_area>
			<seq_area>32.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_32</module_name>
		</signal>
		<signal>
			<name>mac_Add_32Ux32U_32U_4_50_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>13385</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_Mul_32Ux32U_32U_4_42_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>13383</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>13409</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13383,13384,13385</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_20</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>13409</source_loc>
			<area>64.0000</area>
			<comb_area>32.0000</comb_area>
			<seq_area>32.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_32</module_name>
		</signal>
		<source_loc>
			<id>14180</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12273,13381</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_19</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>14180</source_loc>
			<area>64.0000</area>
			<comb_area>32.0000</comb_area>
			<seq_area>32.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_32</module_name>
		</signal>
		<source_loc>
			<id>14168</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12274,13379</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_18</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>14168</source_loc>
			<area>64.0000</area>
			<comb_area>32.0000</comb_area>
			<seq_area>32.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_32</module_name>
		</signal>
		<signal>
			<name>mac_Not_1U_1U_4_49_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13377</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>13408</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13375,13376,13377</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_17</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13408</source_loc>
			<area>2.0000</area>
			<comb_area>1.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_as_1</module_name>
		</signal>
		<signal>
			<name>mac_Add_16Ux1U_16U_4_44_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>13373</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>14182</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18756,18807,13372,13373</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_16</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>14182</source_loc>
			<area>32.0000</area>
			<comb_area>16.0000</comb_area>
			<seq_area>16.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_16</module_name>
		</signal>
		<signal>
			<name>mac_Not_1U_1U_4_55_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13309</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>12288</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>20149,17814</sub_loc>
		</source_loc>
		<source_loc>
			<id>14205</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12288,13263,13272,13296,13310,13353,13354</sub_loc>
		</source_loc>
		<signal>
			<name>dma_write_chnl_set_valid_curr</name>
			<datatype W="1">bool</datatype>
			<source_loc>14205</source_loc>
			<area>2.0000</area>
			<comb_area>1.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_1</module_name>
		</signal>
		<signal>
			<name>mac_LessThan_16Ux32U_1U_4_54_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13313</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_GreaterThan_32Sx2S_1U_4_56_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13317</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_GreaterThan_32Sx2S_1U_4_45_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13390</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_LessThan_17Sx32S_1U_4_57_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13320</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_LessThan_2Sx32S_1U_4_43_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13261</source_loc>
			<async/>
		</signal>
		<signal>
			<name>s_reg_26</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>13398</source_loc>
			<area>64.0000</area>
			<comb_area>32.0000</comb_area>
			<seq_area>32.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_32</module_name>
		</signal>
		<source_loc>
			<id>14176</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18781,18776,13396</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_25</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>14176</source_loc>
			<area>64.0000</area>
			<comb_area>32.0000</comb_area>
			<seq_area>32.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_32</module_name>
		</signal>
		<signal>
			<name>dma_write_ctrl_data_size_slice</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13359</source_loc>
			<area>2.0000</area>
			<comb_area>1.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_1</module_name>
		</signal>
		<signal>
			<name>s_reg_30</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>13406</source_loc>
			<area>64.0000</area>
			<comb_area>32.0000</comb_area>
			<seq_area>32.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_32</module_name>
		</signal>
		<signal>
			<name>mac_N_MuxB_32_2_1_4_53_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>13406</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>13157</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20158,13155,13304,13306,13154</sub_loc>
		</source_loc>
		<signal>
			<name>mac_Or_1Ux1U_1U_4_40_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13157</source_loc>
			<async/>
		</signal>
		<signal>
			<name>global_state2</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>1703</source_loc>
			<state_reg/>
			<area>4.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>4.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_4</module_name>
		</signal>
		<signal>
			<name>global_state1_next</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>1702</source_loc>
			<async/>
			<state_reg/>
		</signal>
		<source_loc>
			<id>5234</id>
			<loc_kind>OP</loc_kind>
			<file_id>29</file_id>
			<line>102</line>
			<col>95</col>
		</source_loc>
		<signal>
			<name>plm_out_ping_compute_kernel_WEM0</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>5234</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>gs_ctrl24</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>17963</source_loc>
			<state_reg/>
			<area>1.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<signal>
			<name>plm_out_ping_compute_kernel_CE0</name>
			<datatype W="1">bool</datatype>
			<source_loc>20454</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>gs_ctrl23</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>17963</source_loc>
			<state_reg/>
			<area>1.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>5230</id>
			<loc_kind>OP</loc_kind>
			<file_id>29</file_id>
			<line>102</line>
			<col>63</col>
		</source_loc>
		<signal>
			<name>plm_out_ping_compute_kernel_WE0</name>
			<datatype W="1">bool</datatype>
			<source_loc>5230</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>gs_ctrl22</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>17963</source_loc>
			<state_reg/>
			<area>1.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<signal>
			<name>plm_out_ping_compute_kernel_D0</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>18711</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>plm_out_ping_compute_kernel_A0</name>
			<datatype W="7">sc_uint</datatype>
			<source_loc>18710</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>plm_out_pong_compute_kernel_WEM0</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>5234</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>gs_ctrl21</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>17963</source_loc>
			<state_reg/>
			<area>1.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<signal>
			<name>plm_out_pong_compute_kernel_CE0</name>
			<datatype W="1">bool</datatype>
			<source_loc>20454</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>gs_ctrl20</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>17963</source_loc>
			<state_reg/>
			<area>1.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<signal>
			<name>plm_out_pong_compute_kernel_WE0</name>
			<datatype W="1">bool</datatype>
			<source_loc>5230</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>gs_ctrl19</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>17963</source_loc>
			<state_reg/>
			<area>1.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<signal>
			<name>plm_out_pong_compute_kernel_D0</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>18713</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>plm_out_pong_compute_kernel_A0</name>
			<datatype W="7">sc_uint</datatype>
			<source_loc>18712</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>mac_Mul_32Ux32U_32U_4_78_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>13651</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_N_MuxB_32_2_1_4_77_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>13650</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_And_1Ux1U_1U_4_75_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13774</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>14061</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12245,13647</sub_loc>
		</source_loc>
		<signal>
			<name>plm_in_ping_compute_kernel_Q1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>14061</source_loc>
		</signal>
		<source_loc>
			<id>14063</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12247,13648</sub_loc>
		</source_loc>
		<signal>
			<name>plm_in_pong_compute_kernel_Q1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>14063</source_loc>
		</signal>
		<signal>
			<name>plm_in_pong_compute_kernel_CE1</name>
			<datatype W="1">bool</datatype>
			<source_loc>20452</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>gs_ctrl18</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>17963</source_loc>
			<state_reg/>
			<area>2.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>2.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_2</module_name>
		</signal>
		<signal>
			<name>plm_in_pong_compute_kernel_A1</name>
			<datatype W="13">sc_uint</datatype>
			<source_loc>18085</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>gs_ctrl17</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>17963</source_loc>
			<state_reg/>
			<area>1.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<signal>
			<name>plm_in_ping_compute_kernel_CE1</name>
			<datatype W="1">bool</datatype>
			<source_loc>18699</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>gs_ctrl16</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>17963</source_loc>
			<state_reg/>
			<area>2.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>2.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_2</module_name>
		</signal>
		<signal>
			<name>plm_in_ping_compute_kernel_A1</name>
			<datatype W="13">sc_uint</datatype>
			<source_loc>18074</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>gs_ctrl15</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>17963</source_loc>
			<state_reg/>
			<area>1.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<signal>
			<name>mac_Add_13Sx1U_13S_4_68_out1</name>
			<datatype W="13">sc_int</datatype>
			<source_loc>13764</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_Add_13Sx1U_13S_4_68_in2</name>
			<datatype W="13">sc_int</datatype>
			<source_loc>18704</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl14</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>17963</source_loc>
			<state_reg/>
			<area>1.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<signal>
			<name>mac_Add_13Sx1U_13S_4_67_out1</name>
			<datatype W="13">sc_int</datatype>
			<source_loc>13762</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_Add_13Sx1U_13S_4_67_in2</name>
			<datatype W="13">sc_int</datatype>
			<source_loc>18701</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl13</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>17963</source_loc>
			<state_reg/>
			<area>1.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<signal>
			<name>mac_Add_32Ux2U_32U_4_65_in2</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>18706</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl12</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>17963</source_loc>
			<state_reg/>
			<area>1.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<signal>
			<name>mac_Sub_32Sx13U_32S_4_64_in2</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>18720</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl11</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>17963</source_loc>
			<state_reg/>
			<area>1.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<signal>
			<name>mac_N_MuxB_32_2_1_4_63_in3</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>18692</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl10</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>17963</source_loc>
			<state_reg/>
			<area>1.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<signal>
			<name>mac_GreaterThan_32Sx14S_1U_4_62_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13624</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_GreaterThan_32Sx14S_1U_4_62_in2</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>18693</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl9</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>17963</source_loc>
			<state_reg/>
			<area>1.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>13983</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18690,13612</sub_loc>
		</source_loc>
		<signal>
			<name>mac_Mul_32Ux32U_32U_4_59_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>13983</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>11855</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>17439,7061,1339</sub_loc>
		</source_loc>
		<source_loc>
			<id>12239</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>11855,17990</sub_loc>
		</source_loc>
		<signal>
			<name>mac_Mul_32Ux32U_32U_4_59_in1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>12239</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl8</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>17963</source_loc>
			<state_reg/>
			<area>1.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>11854</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>17439,7061,1340</sub_loc>
		</source_loc>
		<source_loc>
			<id>12240</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>11854,17993</sub_loc>
		</source_loc>
		<signal>
			<name>mac_Mul_32Ux32U_32U_4_59_in2</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>12240</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl7</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>17963</source_loc>
			<state_reg/>
			<area>1.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<signal>
			<name>mac_Add_32Ux32U_32U_4_79_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>13778</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>12256</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>17903,20454</sub_loc>
		</source_loc>
		<source_loc>
			<id>14090</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12256,13778</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_58</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>14090</source_loc>
			<area>32.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>32.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_32</module_name>
		</signal>
		<signal>
			<name>mac_Add_32Sx2U_32S_4_76_out1</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>13776</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_And_1Ux1U_1U_4_72_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13772</source_loc>
			<async/>
		</signal>
		<signal>
			<name>s_reg_55</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13772</source_loc>
			<area>1.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<signal>
			<name>mac_N_MuxB_32_2_1_4_71_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>13770</source_loc>
			<async/>
		</signal>
		<signal>
			<name>s_reg_54</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>13770</source_loc>
			<area>64.0000</area>
			<comb_area>32.0000</comb_area>
			<seq_area>32.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_32</module_name>
		</signal>
		<signal>
			<name>mac_Equal_32Ux32U_1U_4_70_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13768</source_loc>
			<async/>
		</signal>
		<signal>
			<name>s_reg_53</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13768</source_loc>
			<area>2.0000</area>
			<comb_area>1.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_1</module_name>
		</signal>
		<signal>
			<name>mac_Not_1U_1U_4_69_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13766</source_loc>
			<async/>
		</signal>
		<signal>
			<name>s_reg_52</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13766</source_loc>
			<area>1.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<signal>
			<name>mac_Not_1U_1U_4_66_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13760</source_loc>
			<async/>
		</signal>
		<signal>
			<name>s_reg_49</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13760</source_loc>
			<area>2.0000</area>
			<comb_area>1.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_1</module_name>
		</signal>
		<signal>
			<name>mac_Add_32Ux2U_32U_4_65_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>13758</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>12258</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>17901,20454</sub_loc>
		</source_loc>
		<source_loc>
			<id>14087</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12258,18708,13758</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_48</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>14087</source_loc>
			<area>64.0000</area>
			<comb_area>32.0000</comb_area>
			<seq_area>32.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_32</module_name>
		</signal>
		<source_loc>
			<id>14016</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18066,13776</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_57</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>14016</source_loc>
			<area>32.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>32.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_32</module_name>
		</signal>
		<source_loc>
			<id>13952</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18719,13756</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_47</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>13952</source_loc>
			<area>64.0000</area>
			<comb_area>32.0000</comb_area>
			<seq_area>32.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_32</module_name>
		</signal>
		<source_loc>
			<id>13946</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18716,13754</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_46</name>
			<datatype W="7">sc_uint</datatype>
			<source_loc>13946</source_loc>
			<area>14.0000</area>
			<comb_area>7.0000</comb_area>
			<seq_area>7.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_7</module_name>
		</signal>
		<source_loc>
			<id>14097</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18718,18699,13752</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_45</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>14097</source_loc>
			<area>2.0000</area>
			<comb_area>1.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_1</module_name>
		</signal>
		<signal>
			<name>mac_Sub_32Sx13U_32S_4_64_out1</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>13750</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>13986</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18690,13750</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_44</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>13986</source_loc>
			<area>64.0000</area>
			<comb_area>32.0000</comb_area>
			<seq_area>32.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_32</module_name>
		</signal>
		<signal>
			<name>mac_N_MuxB_32_2_1_4_63_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>13748</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_N_Mux_32_2_2_4_82_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>13660</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>13955</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18703,13745,13746</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_42</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>13955</source_loc>
			<area>64.0000</area>
			<comb_area>32.0000</comb_area>
			<seq_area>32.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_32</module_name>
		</signal>
		<signal>
			<name>mac_Add_13Sx1U_13S_4_73_out1</name>
			<datatype W="13">sc_int</datatype>
			<source_loc>13743</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>13811</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13742,13743</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_41</name>
			<datatype W="7">sc_uint</datatype>
			<source_loc>13811</source_loc>
			<area>14.0000</area>
			<comb_area>7.0000</comb_area>
			<seq_area>7.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_7</module_name>
		</signal>
		<signal>
			<name>mac_N_Mux_32_2_2_4_81_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>13661</source_loc>
			<async/>
		</signal>
		<signal>
			<name>s_reg_40</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>13740</source_loc>
			<area>64.0000</area>
			<comb_area>32.0000</comb_area>
			<seq_area>32.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_32</module_name>
		</signal>
		<signal>
			<name>mac_Not_1U_1U_4_74_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13738</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_Not_1U_1U_4_84_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13674</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>14099</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18729,18709,13733</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_37</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>14099</source_loc>
			<area>2.0000</area>
			<comb_area>1.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_1</module_name>
		</signal>
		<source_loc>
			<id>13988</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12238,13731</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_36</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>13988</source_loc>
			<area>64.0000</area>
			<comb_area>32.0000</comb_area>
			<seq_area>32.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_32</module_name>
		</signal>
		<signal>
			<name>s_reg_35</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>13727</source_loc>
			<area>64.0000</area>
			<comb_area>32.0000</comb_area>
			<seq_area>32.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_32</module_name>
		</signal>
		<source_loc>
			<id>13969</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18098,13725</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_34</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>13969</source_loc>
			<area>64.0000</area>
			<comb_area>32.0000</comb_area>
			<seq_area>32.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_32</module_name>
		</signal>
		<signal>
			<name>mac_Add_16Ux1U_16U_4_61_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>13723</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>13991</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18679,18730,13722,13723</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_33</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>13991</source_loc>
			<area>32.0000</area>
			<comb_area>16.0000</comb_area>
			<seq_area>16.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_16</module_name>
		</signal>
		<source_loc>
			<id>14092</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18699,13737,13738</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_39</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>14092</source_loc>
			<area>2.0000</area>
			<comb_area>1.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_1</module_name>
		</signal>
		<source_loc>
			<id>13779</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13720,13719</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_32</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13779</source_loc>
			<area>2.0000</area>
			<comb_area>1.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_as_1</module_name>
		</signal>
		<source_loc>
			<id>13705</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13280,13587,13670,13673</sub_loc>
		</source_loc>
		<source_loc>
			<id>13712</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13705,13713,13714,13715</sub_loc>
		</source_loc>
		<signal>
			<name>output_ready_channel_ready</name>
			<datatype W="1">bool</datatype>
			<source_loc>13712</source_loc>
			<area>2.0000</area>
			<comb_area>1.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_1</module_name>
		</signal>
		<source_loc>
			<id>13340</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13246,13279,13282</sub_loc>
		</source_loc>
		<source_loc>
			<id>13367</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13340,13368,13369,13370,13671</sub_loc>
		</source_loc>
		<signal>
			<name>output_ready_channel_valid</name>
			<datatype W="1">bool</datatype>
			<source_loc>13367</source_loc>
			<area>2.0000</area>
			<comb_area>1.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_1</module_name>
		</signal>
		<signal>
			<name>mac_LessThan_17Sx32S_1U_4_85_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13676</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_LessThan_32Ux32U_1U_4_80_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13665</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>14013</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18697,13748</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_43</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>14013</source_loc>
			<area>64.0000</area>
			<comb_area>32.0000</comb_area>
			<seq_area>32.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_32</module_name>
		</signal>
		<signal>
			<name>mac_GreaterThan_32Sx2S_1U_4_83_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13668</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_LessThan_2Sx32S_1U_4_58_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13600</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_GreaterThan_32Sx2S_1U_4_60_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13735</source_loc>
			<async/>
		</signal>
		<signal>
			<name>global_state1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>1702</source_loc>
			<state_reg/>
			<area>4.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>4.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_4</module_name>
		</signal>
		<source_loc>
			<id>12648</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12644,12647</sub_loc>
		</source_loc>
		<source_loc>
			<id>12649</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12648,12650,12651,12878,12880,13250,13252,13588,13592</sub_loc>
		</source_loc>
		<signal>
			<name>cfg_done</name>
			<datatype W="1">bool</datatype>
			<source_loc>12649</source_loc>
			<area>2.0000</area>
			<comb_area>1.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_1</module_name>
		</signal>
		<signal>
			<name>global_state_next</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>1701</source_loc>
			<async/>
			<state_reg/>
		</signal>
		<signal>
			<name>mac_LessThan_17Sx32S_1U_4_31_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>12948</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>3569</id>
			<loc_kind>OP</loc_kind>
			<file_id>28</file_id>
			<line>102</line>
			<col>96</col>
		</source_loc>
		<signal>
			<name>plm_in_ping_load_input_WEM0</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>3569</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>gs_ctrl6</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18281</source_loc>
			<state_reg/>
			<area>1.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>12133</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>20755,17440,7963,17440,8076</sub_loc>
		</source_loc>
		<signal>
			<name>plm_in_ping_load_input_CE0</name>
			<datatype W="1">bool</datatype>
			<source_loc>12133</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>gs_ctrl5</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18281</source_loc>
			<state_reg/>
			<area>1.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>3565</id>
			<loc_kind>OP</loc_kind>
			<file_id>28</file_id>
			<line>102</line>
			<col>64</col>
		</source_loc>
		<signal>
			<name>plm_in_ping_load_input_WE0</name>
			<datatype W="1">bool</datatype>
			<source_loc>3565</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>gs_ctrl4</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18281</source_loc>
			<state_reg/>
			<area>1.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>12141</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>20755,17440,17440,8062</sub_loc>
		</source_loc>
		<source_loc>
			<id>12225</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>17440,12141</sub_loc>
		</source_loc>
		<signal>
			<name>plm_in_ping_load_input_D0</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>12225</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>plm_in_ping_load_input_A0</name>
			<datatype W="13">sc_uint</datatype>
			<source_loc>20790</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>plm_in_pong_load_input_WEM0</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>3569</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>gs_ctrl3</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18281</source_loc>
			<state_reg/>
			<area>1.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<signal>
			<name>plm_in_pong_load_input_CE0</name>
			<datatype W="1">bool</datatype>
			<source_loc>20766</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>gs_ctrl2</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18281</source_loc>
			<state_reg/>
			<area>1.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<signal>
			<name>plm_in_pong_load_input_WE0</name>
			<datatype W="1">bool</datatype>
			<source_loc>3565</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>gs_ctrl1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18281</source_loc>
			<state_reg/>
			<area>1.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<signal>
			<name>plm_in_pong_load_input_D0</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>12225</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>plm_in_pong_load_input_A0</name>
			<datatype W="13">sc_uint</datatype>
			<source_loc>20772</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>mac_Not_1U_1U_4_27_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>12933</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>14215</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20628,20132,12716,12737,12748,12931</sub_loc>
		</source_loc>
		<signal>
			<name>dma_read_chnl_data_buf</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>14215</source_loc>
			<area>32.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>32.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_32</module_name>
		</signal>
		<signal>
			<name>mac_Add_16Ux1U_16U_4_24_in2</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>18649</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl0</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18281</source_loc>
			<state_reg/>
			<area>1.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<signal>
			<name>mac_GreaterThan_32Sx14S_1U_4_20_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>12905</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_LessThan_2Sx32S_1U_4_16_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>12888</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>13937</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18658,12133,13022</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_9</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13937</source_loc>
			<area>2.0000</area>
			<comb_area>1.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_1</module_name>
		</signal>
		<signal>
			<name>mac_Sub_32Sx13U_32S_4_22_out1</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>13018</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_Mul_32Ux32U_32U_4_17_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>13017</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>13940</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18659,18610,18607,18611,13017,13018</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_7</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>13940</source_loc>
			<area>64.0000</area>
			<comb_area>32.0000</comb_area>
			<seq_area>32.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_32</module_name>
		</signal>
		<source_loc>
			<id>6924</id>
			<loc_kind>DECL</loc_kind>
			<label>config</label>
			<file_id>1</file_id>
			<line>38</line>
			<col>21</col>
		</source_loc>
		<source_loc>
			<id>11849</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>17440,6924,1339</sub_loc>
		</source_loc>
		<source_loc>
			<id>12214</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>11849,18308</sub_loc>
		</source_loc>
		<source_loc>
			<id>13921</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12214,13015</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_6</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>13921</source_loc>
			<area>64.0000</area>
			<comb_area>32.0000</comb_area>
			<seq_area>32.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_32</module_name>
		</signal>
		<source_loc>
			<id>11848</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>17440,6924,1340</sub_loc>
		</source_loc>
		<source_loc>
			<id>12215</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>11848,18311</sub_loc>
		</source_loc>
		<source_loc>
			<id>13923</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12215,13013</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_5</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>13923</source_loc>
			<area>64.0000</area>
			<comb_area>32.0000</comb_area>
			<seq_area>32.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_32</module_name>
		</signal>
		<source_loc>
			<id>11850</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>17440,6924,1338</sub_loc>
		</source_loc>
		<source_loc>
			<id>12213</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>11850,18305</sub_loc>
		</source_loc>
		<source_loc>
			<id>13915</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12213,13011</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_4</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>13915</source_loc>
			<area>64.0000</area>
			<comb_area>32.0000</comb_area>
			<seq_area>32.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_32</module_name>
		</signal>
		<signal>
			<name>mac_Add_32Ux32U_32U_4_23_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>13009</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_GreaterThan_32Sx2S_1U_4_29_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>12945</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_GreaterThan_32Sx2S_1U_4_19_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13020</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_Add_16Ux1U_16U_4_18_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>13005</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>13917</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18600,18660,13004,13005</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_2</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>13917</source_loc>
			<area>32.0000</area>
			<comb_area>16.0000</comb_area>
			<seq_area>16.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_16</module_name>
		</signal>
		<signal>
			<name>mac_N_MuxB_32_2_1_4_25_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>13002</source_loc>
			<async/>
		</signal>
		<signal>
			<name>s_reg_15</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>13002</source_loc>
			<area>64.0000</area>
			<comb_area>32.0000</comb_area>
			<seq_area>32.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_32</module_name>
		</signal>
		<signal>
			<name>mac_Add_16Ux1U_16U_4_24_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>13000</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>13913</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18626,13000</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_14</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>13913</source_loc>
			<area>32.0000</area>
			<comb_area>16.0000</comb_area>
			<seq_area>16.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_16</module_name>
		</signal>
		<signal>
			<name>s_reg_13</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>12998</source_loc>
			<area>32.0000</area>
			<comb_area>16.0000</comb_area>
			<seq_area>16.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_16</module_name>
		</signal>
		<signal>
			<name>mac_N_MuxB_32_2_1_4_21_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>12994</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>13031</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13007,13008,13009</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_3</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>13031</source_loc>
			<area>64.0000</area>
			<comb_area>32.0000</comb_area>
			<seq_area>32.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_32</module_name>
		</signal>
		<source_loc>
			<id>13901</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18619,12992</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_10</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>13901</source_loc>
			<area>64.0000</area>
			<comb_area>32.0000</comb_area>
			<seq_area>32.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_32</module_name>
		</signal>
		<signal>
			<name>mac_Not_1U_1U_4_30_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>12943</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>13023</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12989,12990</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13023</source_loc>
			<area>2.0000</area>
			<comb_area>1.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_as_1</module_name>
		</signal>
		<source_loc>
			<id>13704</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12940,13586,13627,13630</sub_loc>
		</source_loc>
		<source_loc>
			<id>13708</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13704,13709,13710,13711</sub_loc>
		</source_loc>
		<signal>
			<name>input_ready_channel_valid</name>
			<datatype W="1">bool</datatype>
			<source_loc>13708</source_loc>
			<area>2.0000</area>
			<comb_area>1.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_1</module_name>
		</signal>
		<source_loc>
			<id>12970</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12875,12939,12942</sub_loc>
		</source_loc>
		<source_loc>
			<id>12984</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12970,12985,12986,12987,13628</sub_loc>
		</source_loc>
		<signal>
			<name>input_ready_channel_ready</name>
			<datatype W="1">bool</datatype>
			<source_loc>12984</source_loc>
			<area>2.0000</area>
			<comb_area>1.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_1</module_name>
		</signal>
		<signal>
			<name>mac_LessThan_16Ux32U_1U_4_28_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>12937</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_Not_1U_1U_4_26_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>12927</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>12784</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20131,12782,12922,12924,12781</sub_loc>
		</source_loc>
		<signal>
			<name>mac_Or_1Ux1U_1U_4_15_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>12784</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>12222</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>20123,18434</sub_loc>
		</source_loc>
		<source_loc>
			<id>13933</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12222,12890,12899,12918,12928,12972,12973</sub_loc>
		</source_loc>
		<signal>
			<name>dma_read_chnl_set_ready_curr</name>
			<datatype W="1">bool</datatype>
			<source_loc>13933</source_loc>
			<area>2.0000</area>
			<comb_area>1.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_1</module_name>
		</signal>
		<signal>
			<name>s_reg_12</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>12996</source_loc>
			<area>64.0000</area>
			<comb_area>32.0000</comb_area>
			<seq_area>32.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_32</module_name>
		</signal>
		<source_loc>
			<id>13911</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18625,18620,12994</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_11</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>13911</source_loc>
			<area>64.0000</area>
			<comb_area>32.0000</comb_area>
			<seq_area>32.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_32</module_name>
		</signal>
		<signal>
			<name>global_state</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>1701</source_loc>
			<state_reg/>
			<area>4.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>4.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_4</module_name>
		</signal>
		<signal>
			<name>dma_read_ctrl_data_size_slice</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>12978</source_loc>
			<area>2.0000</area>
			<comb_area>1.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_1</module_name>
		</signal>
		<source_loc>
			<id>13434</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13302,13657</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_plm_block_out_dma32</module_name>
			<name>plm_out_pong_shared</name>
			<instance_name>plm_out_pong_shared</instance_name>
			<port_conn>CLK,clk</port_conn>
			<port_conn>WE0,plm_out_pong_shared_WE0_wire</port_conn>
			<port_conn>CE0,plm_out_pong_shared_CE0_wire</port_conn>
			<port_conn>D0,plm_out_pong_shared_D0_wire</port_conn>
			<port_conn>A0,plm_out_pong_shared_A0_wire</port_conn>
			<port_conn>WEM0,plm_out_pong_shared_WEM0_wire</port_conn>
			<port_conn>CE1,plm_out_pong_shared_CE1_wire</port_conn>
			<port_conn>Q1,plm_out_pong_shared_Q1_wire</port_conn>
			<port_conn>A1,plm_out_pong_shared_A1_wire</port_conn>
			<source_loc>13434</source_loc>
		</module_inst>
		<source_loc>
			<id>13433</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13301,13659</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_plm_block_out_dma32</module_name>
			<name>plm_out_ping_shared</name>
			<instance_name>plm_out_ping_shared</instance_name>
			<port_conn>CLK,clk</port_conn>
			<port_conn>WE0,plm_out_ping_shared_WE0_wire</port_conn>
			<port_conn>CE0,plm_out_ping_shared_CE0_wire</port_conn>
			<port_conn>D0,plm_out_ping_shared_D0_wire</port_conn>
			<port_conn>A0,plm_out_ping_shared_A0_wire</port_conn>
			<port_conn>WEM0,plm_out_ping_shared_WEM0_wire</port_conn>
			<port_conn>CE1,plm_out_ping_shared_CE1_wire</port_conn>
			<port_conn>Q1,plm_out_ping_shared_Q1_wire</port_conn>
			<port_conn>A1,plm_out_ping_shared_A1_wire</port_conn>
			<source_loc>13433</source_loc>
		</module_inst>
		<source_loc>
			<id>13050</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12934,13646,13648</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_plm_block_in_dma32</module_name>
			<name>plm_in_pong_shared</name>
			<instance_name>plm_in_pong_shared</instance_name>
			<port_conn>CLK,clk</port_conn>
			<port_conn>WE0,plm_in_pong_shared_WE0_wire</port_conn>
			<port_conn>CE0,plm_in_pong_shared_CE0_wire</port_conn>
			<port_conn>D0,plm_in_pong_shared_D0_wire</port_conn>
			<port_conn>A0,plm_in_pong_shared_A0_wire</port_conn>
			<port_conn>WEM0,plm_in_pong_shared_WEM0_wire</port_conn>
			<port_conn>CE1,plm_in_pong_shared_CE1_wire</port_conn>
			<port_conn>Q1,plm_in_pong_shared_Q1_wire</port_conn>
			<port_conn>A1,plm_in_pong_shared_A1_wire</port_conn>
			<source_loc>13050</source_loc>
		</module_inst>
		<source_loc>
			<id>13049</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12935,13644,13647</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_plm_block_in_dma32</module_name>
			<name>plm_in_ping_shared</name>
			<instance_name>plm_in_ping_shared</instance_name>
			<port_conn>CLK,clk</port_conn>
			<port_conn>WE0,plm_in_ping_shared_WE0_wire</port_conn>
			<port_conn>CE0,plm_in_ping_shared_CE0_wire</port_conn>
			<port_conn>D0,plm_in_ping_shared_D0_wire</port_conn>
			<port_conn>A0,plm_in_ping_shared_A0_wire</port_conn>
			<port_conn>WEM0,plm_in_ping_shared_WEM0_wire</port_conn>
			<port_conn>CE1,plm_in_ping_shared_CE1_wire</port_conn>
			<port_conn>Q1,plm_in_ping_shared_Q1_wire</port_conn>
			<port_conn>A1,plm_in_ping_shared_A1_wire</port_conn>
			<source_loc>13049</source_loc>
		</module_inst>
		<assign>
			<name>drive_debug</name>
			<lhs>
				<name>debug</name>
			</lhs>
			<rhs>
				<value W="32">0</value>
			</rhs>
		</assign>
		<source_loc>
			<id>6847</id>
			<loc_kind>OP</loc_kind>
			<file_id>3</file_id>
			<line>32</line>
			<col>39</col>
		</source_loc>
		<source_loc>
			<id>10432</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>7941,6847</sub_loc>
		</source_loc>
		<source_loc>
			<id>12199</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>1649,10432</sub_loc>
		</source_loc>
		<thread>
			<name>drive_dma_read_ctrl_data_size_slice</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>dma_read_ctrl_data_size_slice</name>
			</lhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<cond>
				<name>global_state</name>
			</cond>
			<source_loc>12199</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>drive_dma_read_ctrl_data_length</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>dma_read_ctrl_data_length</name>
			</lhs>
			<rhs>
				<name>s_reg_11</name>
			</rhs>
			<cond>
				<name>global_state</name>
			</cond>
			<source_loc>12199</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>drive_dma_read_ctrl_data_index</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>dma_read_ctrl_data_index</name>
			</lhs>
			<rhs>
				<name>s_reg_12</name>
			</rhs>
			<cond>
				<name>global_state</name>
			</cond>
			<source_loc>12199</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>drive_dma_read_ctrl_valid</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.7540</controller_delay>
			<lhs>
				<name>dma_read_ctrl_valid</name>
			</lhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<cond>
				<name>global_state</name>
				<name>dma_read_ctrl_ready</name>
			</cond>
			<source_loc>12199</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>drive_dma_read_chnl_set_ready_curr</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<controller_delay>3.2340</controller_delay>
			<lhs>
				<name>dma_read_chnl_set_ready_curr</name>
			</lhs>
			<rhs>
				<name>mac_Not_1U_1U_4_26_out1</name>
			</rhs>
			<cond>
				<name>global_state</name>
				<name>mac_Or_1Ux1U_1U_4_15_out1</name>
				<name>s_reg_11</name>
				<name>dma_read_ctrl_ready</name>
				<name>mac_LessThan_16Ux32U_1U_4_28_out1</name>
			</cond>
			<source_loc>12199</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>drive_input_ready_channel_ready</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>2.8880</controller_delay>
			<lhs>
				<name>input_ready_channel_ready</name>
			</lhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<cond>
				<name>global_state</name>
				<name>s_reg_11</name>
				<name>dma_read_ctrl_ready</name>
				<name>mac_LessThan_16Ux32U_1U_4_28_out1</name>
				<name>input_ready_channel_valid</name>
			</cond>
			<source_loc>12199</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>drive_s_reg_1</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">1</value>
				</rhs>
			</reset>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>s_reg_1</name>
			</lhs>
			<rhs>
				<name>mac_Not_1U_1U_4_30_out1</name>
			</rhs>
			<cond>
				<name>global_state</name>
			</cond>
			<source_loc>12199</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>drive_s_reg_10</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>s_reg_10</name>
			</lhs>
			<rhs>
				<name>s_reg_3</name>
			</rhs>
			<cond>
				<name>global_state</name>
			</cond>
			<source_loc>12199</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>drive_s_reg_11</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>s_reg_11</name>
			</lhs>
			<rhs>
				<name>mac_N_MuxB_32_2_1_4_21_out1</name>
			</rhs>
			<cond>
				<name>global_state</name>
			</cond>
			<source_loc>12199</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>drive_s_reg_12</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>s_reg_12</name>
			</lhs>
			<rhs>
				<name>s_reg_3</name>
			</rhs>
			<cond>
				<name>global_state</name>
			</cond>
			<source_loc>12199</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>drive_s_reg_13</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="16">0</value>
				</rhs>
			</reset>
			<module_name>mux_16bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>14.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>2.5420</controller_delay>
			<lhs>
				<name>s_reg_13</name>
			</lhs>
			<rhs>
				<value W="16">0</value>
			</rhs>
			<rhs>
				<name>s_reg_14</name>
			</rhs>
			<cond>
				<name>global_state</name>
				<name>s_reg_11</name>
			</cond>
			<source_loc>12199</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>drive_s_reg_14</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="16">0</value>
				</rhs>
			</reset>
			<controller_delay>2.5420</controller_delay>
			<lhs>
				<name>s_reg_14</name>
			</lhs>
			<rhs>
				<name>mac_Add_16Ux1U_16U_4_24_out1</name>
			</rhs>
			<cond>
				<name>global_state</name>
				<name>s_reg_11</name>
			</cond>
			<source_loc>12199</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>drive_s_reg_15</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>2.5420</controller_delay>
			<lhs>
				<name>s_reg_15</name>
			</lhs>
			<rhs>
				<name>mac_N_MuxB_32_2_1_4_25_out1</name>
			</rhs>
			<cond>
				<name>global_state</name>
				<name>s_reg_11</name>
			</cond>
			<source_loc>12199</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>drive_s_reg_2</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="16">0</value>
				</rhs>
			</reset>
			<controller_delay>0.7540</controller_delay>
			<lhs>
				<name>s_reg_2</name>
			</lhs>
			<rhs>
				<name>mac_Add_16Ux1U_16U_4_18_out1</name>
			</rhs>
			<cond>
				<name>global_state</name>
				<name>mac_GreaterThan_32Sx2S_1U_4_19_out1</name>
				<name>mac_GreaterThan_32Sx2S_1U_4_29_out1</name>
				<name>input_ready_channel_valid</name>
			</cond>
			<source_loc>12199</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>drive_s_reg_3</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>s_reg_3</name>
			</lhs>
			<rhs>
				<name>mac_Add_32Ux32U_32U_4_23_out1</name>
			</rhs>
			<cond>
				<name>global_state</name>
			</cond>
			<source_loc>12199</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>drive_s_reg_4</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>s_reg_4</name>
			</lhs>
			<rhs>
				<name>conf_info_mac_n</name>
			</rhs>
			<cond>
				<name>global_state</name>
			</cond>
			<source_loc>12199</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>drive_s_reg_5</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>s_reg_5</name>
			</lhs>
			<rhs>
				<name>conf_info_mac_len</name>
			</rhs>
			<cond>
				<name>global_state</name>
			</cond>
			<source_loc>12199</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>drive_s_reg_6</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>s_reg_6</name>
			</lhs>
			<rhs>
				<name>conf_info_mac_vec</name>
			</rhs>
			<cond>
				<name>global_state</name>
			</cond>
			<source_loc>12199</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>drive_s_reg_7</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<module_name>mux_32bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>32.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>1.1000</controller_delay>
			<lhs>
				<name>s_reg_7</name>
			</lhs>
			<rhs>
				<name>mac_Mul_32Ux32U_32U_4_17_out1</name>
			</rhs>
			<rhs>
				<name>mac_Sub_32Sx13U_32S_4_22_out1</name>
			</rhs>
			<cond>
				<name>global_state</name>
				<name>mac_GreaterThan_32Sx2S_1U_4_19_out1</name>
				<name>input_ready_channel_valid</name>
				<name>mac_GreaterThan_32Sx2S_1U_4_29_out1</name>
			</cond>
			<source_loc>12199</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>drive_s_reg_9</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.7540</controller_delay>
			<lhs>
				<name>s_reg_9</name>
			</lhs>
			<rhs>
				<name>s_reg_1</name>
			</rhs>
			<rhs>
				<name>mac_Not_1U_1U_4_30_out1</name>
			</rhs>
			<cond>
				<name>global_state</name>
				<name>input_ready_channel_valid</name>
			</cond>
			<source_loc>12199</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>mac_LessThan_2Sx32S_1U_4_16</name>
			<dissolved_from>mac_LessThan_2Sx32S_1U_4_16</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_4</name>
			</rhs>
			<rhs>
				<value W="2">0</value>
			</rhs>
			<lhs>
				<name>mac_LessThan_2Sx32S_1U_4_16_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18326</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>mac_Mul_32Ux32U_32U_4_17</name>
			<dissolved_from>mac_Mul_32Ux32U_32U_4_17</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_6</name>
			</rhs>
			<rhs>
				<name>s_reg_5</name>
			</rhs>
			<lhs>
				<name>mac_Mul_32Ux32U_32U_4_17_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18330</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>mac_Add_16Ux1U_16U_4_18</name>
			<dissolved_from>mac_Add_16Ux1U_16U_4_18</dissolved_from>
			<async/>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<rhs>
				<name>s_reg_2</name>
			</rhs>
			<lhs>
				<name>mac_Add_16Ux1U_16U_4_18_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18505</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>mac_GreaterThan_32Sx2S_1U_4_19</name>
			<dissolved_from>mac_GreaterThan_32Sx2S_1U_4_19</dissolved_from>
			<async/>
			<rhs>
				<value W="2">0</value>
			</rhs>
			<rhs>
				<name>s_reg_7</name>
			</rhs>
			<lhs>
				<name>mac_GreaterThan_32Sx2S_1U_4_19_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18336</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>mac_GreaterThan_32Sx14S_1U_4_20</name>
			<dissolved_from>mac_GreaterThan_32Sx14S_1U_4_20</dissolved_from>
			<async/>
			<rhs>
				<value W="14">6400</value>
			</rhs>
			<rhs>
				<name>s_reg_7</name>
			</rhs>
			<lhs>
				<name>mac_GreaterThan_32Sx14S_1U_4_20_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18342</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>mac_N_MuxB_32_2_1_4_21</name>
			<dissolved_from>mac_N_MuxB_32_2_1_4_21</dissolved_from>
			<async/>
			<mux_area>16.0000</mux_area>
			<mux_delay>0.3460</mux_delay>
			<control_delay>0.3460</control_delay>
			<rhs>
				<value W="32">6400</value>
			</rhs>
			<lhs>
				<name>mac_N_MuxB_32_2_1_4_21_out1</name>
			</lhs>
			<rhs>
				<name>s_reg_7</name>
			</rhs>
			<cond>
				<name>mac_GreaterThan_32Sx14S_1U_4_20_out1</name>
			</cond>
			<source_loc>20815</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>mac_Sub_32Sx13U_32S_4_22</name>
			<dissolved_from>mac_Sub_32Sx13U_32S_4_22</dissolved_from>
			<async/>
			<rhs>
				<value W="13">6400</value>
			</rhs>
			<rhs>
				<name>s_reg_7</name>
			</rhs>
			<lhs>
				<name>mac_Sub_32Sx13U_32S_4_22_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18561</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>mac_Add_32Ux32U_32U_4_23</name>
			<dissolved_from>mac_Add_32Ux32U_32U_4_23</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_11</name>
			</rhs>
			<rhs>
				<name>s_reg_10</name>
			</rhs>
			<lhs>
				<name>mac_Add_32Ux32U_32U_4_23_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18364</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>drive_mac_Add_16Ux1U_16U_4_24_in2</name>
			<async/>
			<module_name>mux_16bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>14.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>s_reg_14</name>
			</rhs>
			<lhs>
				<name>mac_Add_16Ux1U_16U_4_24_in2</name>
			</lhs>
			<rhs>
				<value W="16">0</value>
			</rhs>
			<cond>
				<name>gs_ctrl0</name>
			</cond>
			<source_loc>12199</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>mac_Add_16Ux1U_16U_4_24</name>
			<dissolved_from>mac_Add_16Ux1U_16U_4_24</dissolved_from>
			<async/>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<rhs>
				<name>mac_Add_16Ux1U_16U_4_24_in2</name>
			</rhs>
			<lhs>
				<name>mac_Add_16Ux1U_16U_4_24_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18505</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>mac_N_MuxB_32_2_1_4_25</name>
			<dissolved_from>mac_N_MuxB_32_2_1_4_25</dissolved_from>
			<async/>
			<mux_area>16.0000</mux_area>
			<mux_delay>0.3460</mux_delay>
			<control_delay>0.3460</control_delay>
			<rhs>
				<name>dma_read_chnl_data</name>
			</rhs>
			<lhs>
				<name>mac_N_MuxB_32_2_1_4_25_out1</name>
			</lhs>
			<rhs>
				<name>dma_read_chnl_data_buf</name>
			</rhs>
			<cond>
				<name>dma_read_chnl_ready</name>
			</cond>
			<source_loc>20815</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>mac_Not_1U_1U_4_26</name>
			<dissolved_from>mac_Not_1U_1U_4_26</dissolved_from>
			<async/>
			<rhs>
				<name>dma_read_chnl_set_ready_curr</name>
			</rhs>
			<lhs>
				<name>mac_Not_1U_1U_4_26_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18435</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>mac_Not_1U_1U_4_27</name>
			<dissolved_from>mac_Not_1U_1U_4_27</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_9</name>
			</rhs>
			<lhs>
				<name>mac_Not_1U_1U_4_27_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18435</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>mac_LessThan_16Ux32U_1U_4_28</name>
			<dissolved_from>mac_LessThan_16Ux32U_1U_4_28</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_11</name>
			</rhs>
			<rhs>
				<name>s_reg_14</name>
			</rhs>
			<lhs>
				<name>mac_LessThan_16Ux32U_1U_4_28_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18396</source_loc>
			<thread>load_input</thread>
		</thread>
		<assign>
			<name>drive_plm_in_pong_load_input_A0</name>
			<lhs>
				<name>plm_in_pong_load_input_A0</name>
			</lhs>
			<rhs>
				<name>s_reg_13</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_plm_in_pong_load_input_D0</name>
			<lhs>
				<name>plm_in_pong_load_input_D0</name>
			</lhs>
			<rhs>
				<name>s_reg_15</name>
			</rhs>
		</assign>
		<thread>
			<name>drive_plm_in_pong_load_input_WE0</name>
			<async/>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.3460</controller_delay>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<lhs>
				<name>plm_in_pong_load_input_WE0</name>
			</lhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<cond>
				<name>gs_ctrl1</name>
				<name>mac_Not_1U_1U_4_27_out1</name>
			</cond>
			<source_loc>12199</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>drive_plm_in_pong_load_input_CE0</name>
			<async/>
			<module_name>mux_1bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.3460</controller_delay>
			<rhs>
				<name>mac_Not_1U_1U_4_27_out1</name>
			</rhs>
			<lhs>
				<name>plm_in_pong_load_input_CE0</name>
			</lhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<cond>
				<name>gs_ctrl2</name>
				<name>mac_Not_1U_1U_4_27_out1</name>
			</cond>
			<source_loc>12199</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>drive_plm_in_pong_load_input_WEM0</name>
			<async/>
			<module_name>mux_32bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>24.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.3460</controller_delay>
			<rhs>
				<value W="32">4294967295</value>
			</rhs>
			<lhs>
				<name>plm_in_pong_load_input_WEM0</name>
			</lhs>
			<rhs>
				<value W="32">18446744073709551615</value>
			</rhs>
			<cond>
				<name>gs_ctrl3</name>
				<name>mac_Not_1U_1U_4_27_out1</name>
			</cond>
			<source_loc>12199</source_loc>
			<thread>load_input</thread>
		</thread>
		<assign>
			<name>drive_plm_in_ping_load_input_A0</name>
			<lhs>
				<name>plm_in_ping_load_input_A0</name>
			</lhs>
			<rhs>
				<name>s_reg_13</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_plm_in_ping_load_input_D0</name>
			<lhs>
				<name>plm_in_ping_load_input_D0</name>
			</lhs>
			<rhs>
				<name>s_reg_15</name>
			</rhs>
		</assign>
		<thread>
			<name>drive_plm_in_ping_load_input_WE0</name>
			<async/>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.3460</controller_delay>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<lhs>
				<name>plm_in_ping_load_input_WE0</name>
			</lhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<cond>
				<name>gs_ctrl4</name>
				<name>s_reg_9</name>
			</cond>
			<source_loc>12199</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>drive_plm_in_ping_load_input_CE0</name>
			<async/>
			<module_name>mux_1bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.3460</controller_delay>
			<rhs>
				<name>s_reg_9</name>
			</rhs>
			<lhs>
				<name>plm_in_ping_load_input_CE0</name>
			</lhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<cond>
				<name>gs_ctrl5</name>
				<name>s_reg_9</name>
			</cond>
			<source_loc>12199</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>drive_plm_in_ping_load_input_WEM0</name>
			<async/>
			<module_name>mux_32bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>24.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.3460</controller_delay>
			<rhs>
				<value W="32">4294967295</value>
			</rhs>
			<lhs>
				<name>plm_in_ping_load_input_WEM0</name>
			</lhs>
			<rhs>
				<value W="32">18446744073709551615</value>
			</rhs>
			<cond>
				<name>gs_ctrl6</name>
				<name>s_reg_9</name>
			</cond>
			<source_loc>12199</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>mac_GreaterThan_32Sx2S_1U_4_29</name>
			<dissolved_from>mac_GreaterThan_32Sx2S_1U_4_29</dissolved_from>
			<async/>
			<rhs>
				<value W="2">0</value>
			</rhs>
			<rhs>
				<name>s_reg_7</name>
			</rhs>
			<lhs>
				<name>mac_GreaterThan_32Sx2S_1U_4_29_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18336</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>mac_Not_1U_1U_4_30</name>
			<dissolved_from>mac_Not_1U_1U_4_30</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_9</name>
			</rhs>
			<lhs>
				<name>mac_Not_1U_1U_4_30_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18435</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>mac_LessThan_17Sx32S_1U_4_31</name>
			<dissolved_from>mac_LessThan_17Sx32S_1U_4_31</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_4</name>
			</rhs>
			<rhs>
				<name>s_reg_2</name>
			</rhs>
			<lhs>
				<name>mac_LessThan_17Sx32S_1U_4_31_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18326</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>drive_global_state</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="4">0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>global_state</name>
			</lhs>
			<rhs>
				<name>global_state_next</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>12199</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>drive_global_state_next</name>
			<async/>
			<module_name>mux_4bx10i9c</module_name>
			<number_inputs>10</number_inputs>
			<mux_area>7.0000</mux_area>
			<mux_delay>1.2472</mux_delay>
			<control_delay>1.2472</control_delay>
			<controller_delay>2.8880</controller_delay>
			<rhs>
				<value W="4">1</value>
				<name>global_state</name>
			</rhs>
			<lhs>
				<name>global_state_next</name>
			</lhs>
			<rhs>
				<value W="4">2</value>
			</rhs>
			<rhs>
				<value W="4">1</value>
			</rhs>
			<rhs>
				<value W="4">9</value>
			</rhs>
			<rhs>
				<value W="4">3</value>
			</rhs>
			<rhs>
				<value W="4">7</value>
			</rhs>
			<rhs>
				<value W="4">8</value>
			</rhs>
			<rhs>
				<value W="4">5</value>
			</rhs>
			<rhs>
				<value W="4">6</value>
			</rhs>
			<rhs>
				<value W="4">4</value>
			</rhs>
			<cond>
				<name>global_state</name>
				<name>cfg_done</name>
				<name>mac_LessThan_2Sx32S_1U_4_16_out1</name>
				<name>mac_GreaterThan_32Sx2S_1U_4_19_out1</name>
				<name>mac_LessThan_17Sx32S_1U_4_31_out1</name>
				<name>dma_read_ctrl_ready</name>
				<name>s_reg_11</name>
				<name>mac_Or_1Ux1U_1U_4_15_out1</name>
				<name>mac_LessThan_16Ux32U_1U_4_28_out1</name>
				<name>input_ready_channel_valid</name>
				<name>mac_GreaterThan_32Sx2S_1U_4_29_out1</name>
			</cond>
			<source_loc>18281</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl0</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>gs_ctrl0</name>
			</lhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<cond>
				<name>global_state_next</name>
			</cond>
			<source_loc>18281</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl1</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>gs_ctrl1</name>
			</lhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<cond>
				<name>global_state_next</name>
			</cond>
			<source_loc>18281</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl2</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>gs_ctrl2</name>
			</lhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<cond>
				<name>global_state_next</name>
			</cond>
			<source_loc>18281</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl3</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>gs_ctrl3</name>
			</lhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<cond>
				<name>global_state_next</name>
			</cond>
			<source_loc>18281</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl4</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>gs_ctrl4</name>
			</lhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<cond>
				<name>global_state_next</name>
			</cond>
			<source_loc>18281</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl5</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>gs_ctrl5</name>
			</lhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<cond>
				<name>global_state_next</name>
			</cond>
			<source_loc>18281</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl6</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>gs_ctrl6</name>
			</lhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<cond>
				<name>global_state_next</name>
			</cond>
			<source_loc>18281</source_loc>
			<thread>load_input</thread>
		</thread>
		<source_loc>
			<id>6854</id>
			<loc_kind>OP</loc_kind>
			<file_id>3</file_id>
			<line>36</line>
			<col>39</col>
		</source_loc>
		<source_loc>
			<id>10435</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>7941,6854</sub_loc>
		</source_loc>
		<source_loc>
			<id>12229</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>1649,10435</sub_loc>
		</source_loc>
		<thread>
			<name>drive_input_ready_channel_valid</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>2.8880</controller_delay>
			<lhs>
				<name>input_ready_channel_valid</name>
			</lhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<cond>
				<name>global_state1</name>
				<name>mac_GreaterThan_32Sx2S_1U_4_60_out1</name>
				<name>mac_LessThan_2Sx32S_1U_4_58_out1</name>
				<name>cfg_done</name>
				<name>input_ready_channel_ready</name>
				<name>mac_GreaterThan_32Sx2S_1U_4_83_out1</name>
				<name>s_reg_43</name>
				<name>mac_LessThan_32Ux32U_1U_4_80_out1</name>
				<name>mac_LessThan_17Sx32S_1U_4_85_out1</name>
				<name>output_ready_channel_valid</name>
			</cond>
			<source_loc>12229</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_output_ready_channel_ready</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>3.2340</controller_delay>
			<lhs>
				<name>output_ready_channel_ready</name>
			</lhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<cond>
				<name>global_state1</name>
				<name>mac_GreaterThan_32Sx2S_1U_4_60_out1</name>
				<name>mac_LessThan_2Sx32S_1U_4_58_out1</name>
				<name>cfg_done</name>
				<name>mac_GreaterThan_32Sx2S_1U_4_83_out1</name>
				<name>s_reg_43</name>
				<name>input_ready_channel_ready</name>
				<name>mac_LessThan_32Ux32U_1U_4_80_out1</name>
				<name>output_ready_channel_valid</name>
				<name>mac_LessThan_17Sx32S_1U_4_85_out1</name>
			</cond>
			<source_loc>12229</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_s_reg_32</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">1</value>
				</rhs>
			</reset>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>s_reg_32</name>
			</lhs>
			<rhs>
				<name>s_reg_39</name>
			</rhs>
			<cond>
				<name>global_state1</name>
			</cond>
			<source_loc>12229</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_s_reg_33</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="16">0</value>
				</rhs>
			</reset>
			<controller_delay>0.7540</controller_delay>
			<lhs>
				<name>s_reg_33</name>
			</lhs>
			<rhs>
				<name>mac_Add_16Ux1U_16U_4_61_out1</name>
			</rhs>
			<cond>
				<name>global_state1</name>
				<name>cfg_done</name>
				<name>output_ready_channel_valid</name>
			</cond>
			<source_loc>12229</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_s_reg_34</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>s_reg_34</name>
			</lhs>
			<rhs>
				<name>conf_info_mac_len</name>
			</rhs>
			<cond>
				<name>global_state1</name>
			</cond>
			<source_loc>12229</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_s_reg_35</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>s_reg_35</name>
			</lhs>
			<rhs>
				<name>conf_info_mac_vec</name>
			</rhs>
			<cond>
				<name>global_state1</name>
			</cond>
			<source_loc>12229</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_s_reg_36</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>s_reg_36</name>
			</lhs>
			<rhs>
				<name>conf_info_mac_n</name>
			</rhs>
			<cond>
				<name>global_state1</name>
			</cond>
			<source_loc>12229</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_s_reg_37</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.7540</controller_delay>
			<lhs>
				<name>s_reg_37</name>
			</lhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<rhs>
				<name>mac_Not_1U_1U_4_84_out1</name>
			</rhs>
			<cond>
				<name>global_state1</name>
				<name>output_ready_channel_valid</name>
			</cond>
			<source_loc>12229</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_s_reg_39</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>s_reg_39</name>
			</lhs>
			<rhs>
				<name>s_reg_32</name>
			</rhs>
			<rhs>
				<name>mac_Not_1U_1U_4_74_out1</name>
			</rhs>
			<cond>
				<name>global_state1</name>
			</cond>
			<source_loc>12229</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_s_reg_40</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<module_name>mux_32bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>28.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>s_reg_40</name>
			</lhs>
			<rhs>
				<value W="32">0</value>
			</rhs>
			<rhs>
				<name>mac_N_Mux_32_2_2_4_81_out1</name>
			</rhs>
			<cond>
				<name>global_state1</name>
			</cond>
			<source_loc>12229</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_s_reg_41</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="7">0</value>
				</rhs>
			</reset>
			<module_name>mux_7bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>7.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>s_reg_41</name>
			</lhs>
			<rhs>
				<value W="7">0</value>
			</rhs>
			<rhs>
				<name>mac_Add_13Sx1U_13S_4_73_out1</name>
			</rhs>
			<cond>
				<name>global_state1</name>
			</cond>
			<source_loc>12229</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_s_reg_42</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<module_name>mux_32bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>28.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>s_reg_42</name>
			</lhs>
			<rhs>
				<value W="32">0</value>
			</rhs>
			<rhs>
				<name>mac_N_Mux_32_2_2_4_82_out1</name>
			</rhs>
			<cond>
				<name>global_state1</name>
			</cond>
			<source_loc>12229</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_s_reg_43</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>2.5420</controller_delay>
			<lhs>
				<name>s_reg_43</name>
			</lhs>
			<rhs>
				<name>mac_N_MuxB_32_2_1_4_63_out1</name>
			</rhs>
			<cond>
				<name>global_state1</name>
				<name>input_ready_channel_ready</name>
				<name>s_reg_43</name>
				<name>mac_LessThan_32Ux32U_1U_4_80_out1</name>
			</cond>
			<source_loc>12229</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_s_reg_44</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>2.5420</controller_delay>
			<lhs>
				<name>s_reg_44</name>
			</lhs>
			<rhs>
				<name>mac_Sub_32Sx13U_32S_4_64_out1</name>
			</rhs>
			<cond>
				<name>global_state1</name>
				<name>input_ready_channel_ready</name>
				<name>s_reg_43</name>
				<name>mac_LessThan_32Ux32U_1U_4_80_out1</name>
			</cond>
			<source_loc>12229</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_s_reg_45</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<controller_delay>2.5420</controller_delay>
			<lhs>
				<name>s_reg_45</name>
			</lhs>
			<rhs>
				<name>s_reg_39</name>
			</rhs>
			<cond>
				<name>global_state1</name>
				<name>s_reg_43</name>
			</cond>
			<source_loc>12229</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_s_reg_46</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="7">0</value>
				</rhs>
			</reset>
			<controller_delay>2.5420</controller_delay>
			<lhs>
				<name>s_reg_46</name>
			</lhs>
			<rhs>
				<name>s_reg_41</name>
			</rhs>
			<cond>
				<name>global_state1</name>
				<name>s_reg_43</name>
			</cond>
			<source_loc>12229</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_s_reg_47</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<module_name>mux_32bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>28.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>2.5420</controller_delay>
			<lhs>
				<name>s_reg_47</name>
			</lhs>
			<rhs>
				<value W="32">0</value>
			</rhs>
			<rhs>
				<name>s_reg_57</name>
			</rhs>
			<cond>
				<name>global_state1</name>
				<name>s_reg_43</name>
			</cond>
			<source_loc>12229</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_s_reg_48</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>2.5420</controller_delay>
			<lhs>
				<name>s_reg_48</name>
			</lhs>
			<rhs>
				<name>mac_Add_32Ux2U_32U_4_65_out1</name>
			</rhs>
			<cond>
				<name>global_state1</name>
				<name>s_reg_43</name>
			</cond>
			<source_loc>12229</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_s_reg_49</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<controller_delay>2.5420</controller_delay>
			<lhs>
				<name>s_reg_49</name>
			</lhs>
			<rhs>
				<name>mac_Not_1U_1U_4_66_out1</name>
			</rhs>
			<cond>
				<name>global_state1</name>
				<name>s_reg_43</name>
			</cond>
			<source_loc>12229</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_s_reg_52</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>s_reg_52</name>
			</lhs>
			<rhs>
				<name>mac_Not_1U_1U_4_69_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>12229</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_s_reg_53</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>s_reg_53</name>
			</lhs>
			<rhs>
				<name>mac_Equal_32Ux32U_1U_4_70_out1</name>
			</rhs>
			<cond>
				<name>global_state1</name>
			</cond>
			<source_loc>12229</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_s_reg_54</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>s_reg_54</name>
			</lhs>
			<rhs>
				<name>mac_N_MuxB_32_2_1_4_71_out1</name>
			</rhs>
			<cond>
				<name>global_state1</name>
			</cond>
			<source_loc>12229</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_s_reg_55</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>s_reg_55</name>
			</lhs>
			<rhs>
				<name>mac_And_1Ux1U_1U_4_72_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>12229</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_s_reg_57</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>s_reg_57</name>
			</lhs>
			<rhs>
				<name>mac_Add_32Sx2U_32S_4_76_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>12229</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_s_reg_58</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>s_reg_58</name>
			</lhs>
			<rhs>
				<name>mac_Add_32Ux32U_32U_4_79_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>12229</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>mac_LessThan_2Sx32S_1U_4_58</name>
			<dissolved_from>mac_LessThan_2Sx32S_1U_4_58</dissolved_from>
			<async/>
			<rhs>
				<name>conf_info_mac_n</name>
			</rhs>
			<rhs>
				<value W="2">0</value>
			</rhs>
			<lhs>
				<name>mac_LessThan_2Sx32S_1U_4_58_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18326</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_mac_Mul_32Ux32U_32U_4_59_in2</name>
			<async/>
			<module_name>mux_32bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>32.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>s_reg_34</name>
			</rhs>
			<lhs>
				<name>mac_Mul_32Ux32U_32U_4_59_in2</name>
			</lhs>
			<rhs>
				<name>conf_info_mac_len</name>
			</rhs>
			<cond>
				<name>gs_ctrl7</name>
			</cond>
			<source_loc>12229</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_mac_Mul_32Ux32U_32U_4_59_in1</name>
			<async/>
			<module_name>mux_32bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>32.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>s_reg_35</name>
			</rhs>
			<lhs>
				<name>mac_Mul_32Ux32U_32U_4_59_in1</name>
			</lhs>
			<rhs>
				<name>conf_info_mac_vec</name>
			</rhs>
			<cond>
				<name>gs_ctrl8</name>
			</cond>
			<source_loc>12229</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>mac_Mul_32Ux32U_32U_4_59</name>
			<dissolved_from>mac_Mul_32Ux32U_32U_4_59</dissolved_from>
			<async/>
			<rhs>
				<name>mac_Mul_32Ux32U_32U_4_59_in1</name>
			</rhs>
			<rhs>
				<name>mac_Mul_32Ux32U_32U_4_59_in2</name>
			</rhs>
			<lhs>
				<name>mac_Mul_32Ux32U_32U_4_59_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18330</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>mac_GreaterThan_32Sx2S_1U_4_60</name>
			<dissolved_from>mac_GreaterThan_32Sx2S_1U_4_60</dissolved_from>
			<async/>
			<rhs>
				<value W="2">0</value>
			</rhs>
			<rhs>
				<name>mac_Mul_32Ux32U_32U_4_59_out1</name>
			</rhs>
			<lhs>
				<name>mac_GreaterThan_32Sx2S_1U_4_60_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18336</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>mac_Add_16Ux1U_16U_4_61</name>
			<dissolved_from>mac_Add_16Ux1U_16U_4_61</dissolved_from>
			<async/>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<rhs>
				<name>s_reg_33</name>
			</rhs>
			<lhs>
				<name>mac_Add_16Ux1U_16U_4_61_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18505</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_mac_GreaterThan_32Sx14S_1U_4_62_in2</name>
			<async/>
			<module_name>mux_32bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>32.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>s_reg_44</name>
			</rhs>
			<lhs>
				<name>mac_GreaterThan_32Sx14S_1U_4_62_in2</name>
			</lhs>
			<rhs>
				<name>mac_Mul_32Ux32U_32U_4_59_out1</name>
			</rhs>
			<cond>
				<name>gs_ctrl9</name>
			</cond>
			<source_loc>12229</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>mac_GreaterThan_32Sx14S_1U_4_62</name>
			<dissolved_from>mac_GreaterThan_32Sx14S_1U_4_62</dissolved_from>
			<async/>
			<rhs>
				<value W="14">6400</value>
			</rhs>
			<rhs>
				<name>mac_GreaterThan_32Sx14S_1U_4_62_in2</name>
			</rhs>
			<lhs>
				<name>mac_GreaterThan_32Sx14S_1U_4_62_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18342</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_mac_N_MuxB_32_2_1_4_63_in3</name>
			<async/>
			<module_name>mux_32bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>32.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>s_reg_44</name>
			</rhs>
			<lhs>
				<name>mac_N_MuxB_32_2_1_4_63_in3</name>
			</lhs>
			<rhs>
				<name>mac_Mul_32Ux32U_32U_4_59_out1</name>
			</rhs>
			<cond>
				<name>gs_ctrl10</name>
			</cond>
			<source_loc>12229</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>mac_N_MuxB_32_2_1_4_63</name>
			<dissolved_from>mac_N_MuxB_32_2_1_4_63</dissolved_from>
			<async/>
			<mux_area>16.0000</mux_area>
			<mux_delay>0.3460</mux_delay>
			<control_delay>0.3460</control_delay>
			<rhs>
				<value W="32">6400</value>
			</rhs>
			<lhs>
				<name>mac_N_MuxB_32_2_1_4_63_out1</name>
			</lhs>
			<rhs>
				<name>mac_N_MuxB_32_2_1_4_63_in3</name>
			</rhs>
			<cond>
				<name>mac_GreaterThan_32Sx14S_1U_4_62_out1</name>
			</cond>
			<source_loc>20815</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_mac_Sub_32Sx13U_32S_4_64_in2</name>
			<async/>
			<module_name>mux_32bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>32.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>s_reg_44</name>
			</rhs>
			<lhs>
				<name>mac_Sub_32Sx13U_32S_4_64_in2</name>
			</lhs>
			<rhs>
				<name>mac_Mul_32Ux32U_32U_4_59_out1</name>
			</rhs>
			<cond>
				<name>gs_ctrl11</name>
			</cond>
			<source_loc>12229</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>mac_Sub_32Sx13U_32S_4_64</name>
			<dissolved_from>mac_Sub_32Sx13U_32S_4_64</dissolved_from>
			<async/>
			<rhs>
				<value W="13">6400</value>
			</rhs>
			<rhs>
				<name>mac_Sub_32Sx13U_32S_4_64_in2</name>
			</rhs>
			<lhs>
				<name>mac_Sub_32Sx13U_32S_4_64_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18561</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_mac_Add_32Ux2U_32U_4_65_in2</name>
			<async/>
			<module_name>mux_32bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>32.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>mac_N_Mux_32_2_2_4_81_out1</name>
			</rhs>
			<lhs>
				<name>mac_Add_32Ux2U_32U_4_65_in2</name>
			</lhs>
			<rhs>
				<name>s_reg_40</name>
			</rhs>
			<cond>
				<name>gs_ctrl12</name>
			</cond>
			<source_loc>12229</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>mac_Add_32Ux2U_32U_4_65</name>
			<dissolved_from>mac_Add_32Ux2U_32U_4_65</dissolved_from>
			<async/>
			<rhs>
				<value W="2">2</value>
			</rhs>
			<rhs>
				<name>mac_Add_32Ux2U_32U_4_65_in2</name>
			</rhs>
			<lhs>
				<name>mac_Add_32Ux2U_32U_4_65_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18095</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>mac_Not_1U_1U_4_66</name>
			<dissolved_from>mac_Not_1U_1U_4_66</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_39</name>
			</rhs>
			<lhs>
				<name>mac_Not_1U_1U_4_66_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18435</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_mac_Add_13Sx1U_13S_4_67_in2</name>
			<async/>
			<module_name>mux_13bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>12.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_57</name>
					</rhs>
					<lsb>0</lsb>
					<msb>12</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>mac_Add_13Sx1U_13S_4_67_in2</name>
			</lhs>
			<rhs>
				<value W="13">0</value>
			</rhs>
			<cond>
				<name>gs_ctrl13</name>
			</cond>
			<source_loc>12229</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>mac_Add_13Sx1U_13S_4_67</name>
			<dissolved_from>mac_Add_13Sx1U_13S_4_67</dissolved_from>
			<async/>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<rhs>
				<name>mac_Add_13Sx1U_13S_4_67_in2</name>
			</rhs>
			<lhs>
				<name>mac_Add_13Sx1U_13S_4_67_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18078</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_mac_Add_13Sx1U_13S_4_68_in2</name>
			<async/>
			<module_name>mux_13bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>12.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_57</name>
					</rhs>
					<lsb>0</lsb>
					<msb>12</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>mac_Add_13Sx1U_13S_4_68_in2</name>
			</lhs>
			<rhs>
				<value W="13">0</value>
			</rhs>
			<cond>
				<name>gs_ctrl14</name>
			</cond>
			<source_loc>12229</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>mac_Add_13Sx1U_13S_4_68</name>
			<dissolved_from>mac_Add_13Sx1U_13S_4_68</dissolved_from>
			<async/>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<rhs>
				<name>mac_Add_13Sx1U_13S_4_68_in2</name>
			</rhs>
			<lhs>
				<name>mac_Add_13Sx1U_13S_4_68_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18078</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>mac_Not_1U_1U_4_69</name>
			<dissolved_from>mac_Not_1U_1U_4_69</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_37</name>
			</rhs>
			<lhs>
				<name>mac_Not_1U_1U_4_69_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18435</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>mac_Equal_32Ux32U_1U_4_70</name>
			<dissolved_from>mac_Equal_32Ux32U_1U_4_70</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_34</name>
			</rhs>
			<rhs>
				<name>s_reg_48</name>
			</rhs>
			<lhs>
				<name>mac_Equal_32Ux32U_1U_4_70_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18099</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_plm_in_ping_compute_kernel_A1</name>
			<async/>
			<module_name>mux_13bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>13.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>s_reg_47</name>
			</rhs>
			<lhs>
				<name>plm_in_ping_compute_kernel_A1</name>
			</lhs>
			<rhs>
				<name>mac_Add_13Sx1U_13S_4_67_out1</name>
			</rhs>
			<cond>
				<name>gs_ctrl15</name>
			</cond>
			<source_loc>12229</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_plm_in_ping_compute_kernel_CE1</name>
			<async/>
			<module_name>mux_1bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>3.2340</controller_delay>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<lhs>
				<name>plm_in_ping_compute_kernel_CE1</name>
			</lhs>
			<rhs>
				<name>s_reg_39</name>
			</rhs>
			<rhs>
				<name>s_reg_45</name>
			</rhs>
			<cond>
				<name>gs_ctrl16</name>
				<name>s_reg_39</name>
				<name>s_reg_43</name>
				<name>input_ready_channel_ready</name>
				<name>s_reg_45</name>
				<name>mac_LessThan_32Ux32U_1U_4_80_out1</name>
			</cond>
			<source_loc>12229</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_plm_in_pong_compute_kernel_A1</name>
			<async/>
			<module_name>mux_13bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>13.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>s_reg_47</name>
			</rhs>
			<lhs>
				<name>plm_in_pong_compute_kernel_A1</name>
			</lhs>
			<rhs>
				<name>mac_Add_13Sx1U_13S_4_68_out1</name>
			</rhs>
			<cond>
				<name>gs_ctrl17</name>
			</cond>
			<source_loc>12229</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_plm_in_pong_compute_kernel_CE1</name>
			<async/>
			<module_name>mux_1bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>3.2340</controller_delay>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<lhs>
				<name>plm_in_pong_compute_kernel_CE1</name>
			</lhs>
			<rhs>
				<name>mac_Not_1U_1U_4_66_out1</name>
			</rhs>
			<rhs>
				<name>s_reg_49</name>
			</rhs>
			<cond>
				<name>gs_ctrl18</name>
				<name>mac_Not_1U_1U_4_66_out1</name>
				<name>s_reg_43</name>
				<name>input_ready_channel_ready</name>
				<name>s_reg_49</name>
				<name>mac_LessThan_32Ux32U_1U_4_80_out1</name>
			</cond>
			<source_loc>12229</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>mac_N_MuxB_32_2_1_4_71</name>
			<dissolved_from>mac_N_MuxB_32_2_1_4_71</dissolved_from>
			<async/>
			<mux_area>16.0000</mux_area>
			<mux_delay>0.3460</mux_delay>
			<control_delay>0.3460</control_delay>
			<rhs>
				<name>plm_in_ping_compute_kernel_Q1</name>
			</rhs>
			<lhs>
				<name>mac_N_MuxB_32_2_1_4_71_out1</name>
			</lhs>
			<rhs>
				<name>plm_in_pong_compute_kernel_Q1</name>
			</rhs>
			<cond>
				<name>s_reg_45</name>
			</cond>
			<source_loc>20815</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>mac_And_1Ux1U_1U_4_72</name>
			<dissolved_from>mac_And_1Ux1U_1U_4_72</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_53</name>
			</rhs>
			<rhs>
				<name>s_reg_52</name>
			</rhs>
			<lhs>
				<name>mac_And_1Ux1U_1U_4_72_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>20454</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>mac_Add_13Sx1U_13S_4_73</name>
			<dissolved_from>mac_Add_13Sx1U_13S_4_73</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_53</name>
			</rhs>
			<rhs>
				<name>s_reg_46</name>
			</rhs>
			<lhs>
				<name>mac_Add_13Sx1U_13S_4_73_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18078</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>mac_Not_1U_1U_4_74</name>
			<dissolved_from>mac_Not_1U_1U_4_74</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_45</name>
			</rhs>
			<lhs>
				<name>mac_Not_1U_1U_4_74_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18435</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>mac_And_1Ux1U_1U_4_75</name>
			<dissolved_from>mac_And_1Ux1U_1U_4_75</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_37</name>
			</rhs>
			<rhs>
				<name>s_reg_53</name>
			</rhs>
			<lhs>
				<name>mac_And_1Ux1U_1U_4_75_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>20454</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>mac_Add_32Sx2U_32S_4_76</name>
			<dissolved_from>mac_Add_32Sx2U_32S_4_76</dissolved_from>
			<async/>
			<rhs>
				<value W="2">2</value>
			</rhs>
			<rhs>
				<name>s_reg_47</name>
			</rhs>
			<lhs>
				<name>mac_Add_32Sx2U_32S_4_76_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18122</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>mac_N_MuxB_32_2_1_4_77</name>
			<dissolved_from>mac_N_MuxB_32_2_1_4_77</dissolved_from>
			<async/>
			<mux_area>16.0000</mux_area>
			<mux_delay>0.3460</mux_delay>
			<control_delay>0.3460</control_delay>
			<rhs>
				<name>plm_in_ping_compute_kernel_Q1</name>
			</rhs>
			<lhs>
				<name>mac_N_MuxB_32_2_1_4_77_out1</name>
			</lhs>
			<rhs>
				<name>plm_in_pong_compute_kernel_Q1</name>
			</rhs>
			<cond>
				<name>s_reg_45</name>
			</cond>
			<source_loc>20815</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>mac_Mul_32Ux32U_32U_4_78</name>
			<dissolved_from>mac_Mul_32Ux32U_32U_4_78</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_54</name>
			</rhs>
			<rhs>
				<name>mac_N_MuxB_32_2_1_4_77_out1</name>
			</rhs>
			<lhs>
				<name>mac_Mul_32Ux32U_32U_4_78_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18330</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>mac_Add_32Ux32U_32U_4_79</name>
			<dissolved_from>mac_Add_32Ux32U_32U_4_79</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_42</name>
			</rhs>
			<rhs>
				<name>mac_Mul_32Ux32U_32U_4_78_out1</name>
			</rhs>
			<lhs>
				<name>mac_Add_32Ux32U_32U_4_79_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18364</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>mac_LessThan_32Ux32U_1U_4_80</name>
			<dissolved_from>mac_LessThan_32Ux32U_1U_4_80</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_43</name>
			</rhs>
			<rhs>
				<name>s_reg_57</name>
			</rhs>
			<lhs>
				<name>mac_LessThan_32Ux32U_1U_4_80_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18068</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>mac_N_Mux_32_2_2_4_81</name>
			<dissolved_from>mac_N_Mux_32_2_2_4_81</dissolved_from>
			<async/>
			<mux_area>16.0000</mux_area>
			<mux_delay>0.3550</mux_delay>
			<control_delay>0.3550</control_delay>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<lhs>
				<name>mac_N_Mux_32_2_2_4_81_out1</name>
			</lhs>
			<rhs>
				<name>s_reg_48</name>
			</rhs>
			<cond>
				<name>s_reg_53</name>
			</cond>
			<source_loc>20817</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>mac_N_Mux_32_2_2_4_82</name>
			<dissolved_from>mac_N_Mux_32_2_2_4_82</dissolved_from>
			<async/>
			<mux_area>16.0000</mux_area>
			<mux_delay>0.3550</mux_delay>
			<control_delay>0.3550</control_delay>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<lhs>
				<name>mac_N_Mux_32_2_2_4_82_out1</name>
			</lhs>
			<rhs>
				<name>s_reg_58</name>
			</rhs>
			<cond>
				<name>s_reg_53</name>
			</cond>
			<source_loc>20817</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<assign>
			<name>drive_plm_out_pong_compute_kernel_A0</name>
			<lhs>
				<name>plm_out_pong_compute_kernel_A0</name>
			</lhs>
			<rhs>
				<name>s_reg_46</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_plm_out_pong_compute_kernel_D0</name>
			<lhs>
				<name>plm_out_pong_compute_kernel_D0</name>
			</lhs>
			<rhs>
				<name>mac_Add_32Ux32U_32U_4_79_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>drive_plm_out_pong_compute_kernel_WE0</name>
			<async/>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.3460</controller_delay>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<lhs>
				<name>plm_out_pong_compute_kernel_WE0</name>
			</lhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<cond>
				<name>gs_ctrl19</name>
				<name>s_reg_55</name>
			</cond>
			<source_loc>12229</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_plm_out_pong_compute_kernel_CE0</name>
			<async/>
			<module_name>mux_1bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.3460</controller_delay>
			<rhs>
				<name>s_reg_55</name>
			</rhs>
			<lhs>
				<name>plm_out_pong_compute_kernel_CE0</name>
			</lhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<cond>
				<name>gs_ctrl20</name>
				<name>s_reg_55</name>
			</cond>
			<source_loc>12229</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_plm_out_pong_compute_kernel_WEM0</name>
			<async/>
			<module_name>mux_32bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>24.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.3460</controller_delay>
			<rhs>
				<value W="32">4294967295</value>
			</rhs>
			<lhs>
				<name>plm_out_pong_compute_kernel_WEM0</name>
			</lhs>
			<rhs>
				<value W="32">18446744073709551615</value>
			</rhs>
			<cond>
				<name>gs_ctrl21</name>
				<name>s_reg_55</name>
			</cond>
			<source_loc>12229</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<assign>
			<name>drive_plm_out_ping_compute_kernel_A0</name>
			<lhs>
				<name>plm_out_ping_compute_kernel_A0</name>
			</lhs>
			<rhs>
				<name>s_reg_46</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_plm_out_ping_compute_kernel_D0</name>
			<lhs>
				<name>plm_out_ping_compute_kernel_D0</name>
			</lhs>
			<rhs>
				<name>mac_Add_32Ux32U_32U_4_79_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>drive_plm_out_ping_compute_kernel_WE0</name>
			<async/>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.3460</controller_delay>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<lhs>
				<name>plm_out_ping_compute_kernel_WE0</name>
			</lhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<cond>
				<name>gs_ctrl22</name>
				<name>mac_And_1Ux1U_1U_4_75_out1</name>
			</cond>
			<source_loc>12229</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_plm_out_ping_compute_kernel_CE0</name>
			<async/>
			<module_name>mux_1bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.3460</controller_delay>
			<rhs>
				<name>mac_And_1Ux1U_1U_4_75_out1</name>
			</rhs>
			<lhs>
				<name>plm_out_ping_compute_kernel_CE0</name>
			</lhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<cond>
				<name>gs_ctrl23</name>
				<name>mac_And_1Ux1U_1U_4_75_out1</name>
			</cond>
			<source_loc>12229</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_plm_out_ping_compute_kernel_WEM0</name>
			<async/>
			<module_name>mux_32bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>24.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.3460</controller_delay>
			<rhs>
				<value W="32">4294967295</value>
			</rhs>
			<lhs>
				<name>plm_out_ping_compute_kernel_WEM0</name>
			</lhs>
			<rhs>
				<value W="32">18446744073709551615</value>
			</rhs>
			<cond>
				<name>gs_ctrl24</name>
				<name>mac_And_1Ux1U_1U_4_75_out1</name>
			</cond>
			<source_loc>12229</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>mac_GreaterThan_32Sx2S_1U_4_83</name>
			<dissolved_from>mac_GreaterThan_32Sx2S_1U_4_83</dissolved_from>
			<async/>
			<rhs>
				<value W="2">0</value>
			</rhs>
			<rhs>
				<name>s_reg_44</name>
			</rhs>
			<lhs>
				<name>mac_GreaterThan_32Sx2S_1U_4_83_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18336</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>mac_Not_1U_1U_4_84</name>
			<dissolved_from>mac_Not_1U_1U_4_84</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_37</name>
			</rhs>
			<lhs>
				<name>mac_Not_1U_1U_4_84_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18435</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>mac_LessThan_17Sx32S_1U_4_85</name>
			<dissolved_from>mac_LessThan_17Sx32S_1U_4_85</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_36</name>
			</rhs>
			<rhs>
				<name>s_reg_33</name>
			</rhs>
			<lhs>
				<name>mac_LessThan_17Sx32S_1U_4_85_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18326</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_global_state1</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="4">0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>global_state1</name>
			</lhs>
			<rhs>
				<name>global_state1_next</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>12229</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_global_state1_next</name>
			<async/>
			<module_name>mux_4bx6i5c</module_name>
			<number_inputs>6</number_inputs>
			<mux_area>5.0000</mux_area>
			<mux_delay>1.1643</mux_delay>
			<control_delay>1.1643</control_delay>
			<controller_delay>2.8880</controller_delay>
			<rhs>
				<value W="4">1</value>
				<name>global_state1</name>
			</rhs>
			<lhs>
				<name>global_state1_next</name>
			</lhs>
			<rhs>
				<value W="4">2</value>
			</rhs>
			<rhs>
				<value W="4">7</value>
			</rhs>
			<rhs>
				<value W="4">8</value>
			</rhs>
			<rhs>
				<value W="4">1</value>
			</rhs>
			<rhs>
				<value W="4">3</value>
			</rhs>
			<cond>
				<name>global_state1</name>
				<name>cfg_done</name>
				<name>mac_LessThan_2Sx32S_1U_4_58_out1</name>
				<name>mac_GreaterThan_32Sx2S_1U_4_60_out1</name>
				<name>input_ready_channel_ready</name>
				<name>s_reg_43</name>
				<name>mac_GreaterThan_32Sx2S_1U_4_83_out1</name>
				<name>mac_LessThan_32Ux32U_1U_4_80_out1</name>
				<name>output_ready_channel_valid</name>
				<name>mac_LessThan_17Sx32S_1U_4_85_out1</name>
			</cond>
			<source_loc>17963</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl7</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>gs_ctrl7</name>
			</lhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<cond>
				<name>global_state1_next</name>
			</cond>
			<source_loc>17963</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl8</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>gs_ctrl8</name>
			</lhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<cond>
				<name>global_state1_next</name>
			</cond>
			<source_loc>17963</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl9</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>gs_ctrl9</name>
			</lhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<cond>
				<name>global_state1_next</name>
			</cond>
			<source_loc>17963</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl10</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>gs_ctrl10</name>
			</lhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<cond>
				<name>global_state1_next</name>
			</cond>
			<source_loc>17963</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl11</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>gs_ctrl11</name>
			</lhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<cond>
				<name>global_state1_next</name>
			</cond>
			<source_loc>17963</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl12</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>gs_ctrl12</name>
			</lhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<cond>
				<name>global_state1_next</name>
			</cond>
			<source_loc>17963</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl13</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>gs_ctrl13</name>
			</lhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<cond>
				<name>global_state1_next</name>
			</cond>
			<source_loc>17963</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl14</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>gs_ctrl14</name>
			</lhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<cond>
				<name>global_state1_next</name>
			</cond>
			<source_loc>17963</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl15</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>gs_ctrl15</name>
			</lhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<cond>
				<name>global_state1_next</name>
			</cond>
			<source_loc>17963</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl16</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="2">0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx4i4c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>2.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>gs_ctrl16</name>
			</lhs>
			<rhs>
				<value W="2">0</value>
			</rhs>
			<rhs>
				<value W="2">1</value>
			</rhs>
			<rhs>
				<value W="2">2</value>
			</rhs>
			<rhs>
				<value W="2">3</value>
			</rhs>
			<cond>
				<name>global_state1_next</name>
			</cond>
			<source_loc>17963</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl17</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>gs_ctrl17</name>
			</lhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<cond>
				<name>global_state1_next</name>
			</cond>
			<source_loc>17963</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl18</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="2">0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx4i4c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>2.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>gs_ctrl18</name>
			</lhs>
			<rhs>
				<value W="2">0</value>
			</rhs>
			<rhs>
				<value W="2">1</value>
			</rhs>
			<rhs>
				<value W="2">2</value>
			</rhs>
			<rhs>
				<value W="2">3</value>
			</rhs>
			<cond>
				<name>global_state1_next</name>
			</cond>
			<source_loc>17963</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl19</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>gs_ctrl19</name>
			</lhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<cond>
				<name>global_state1_next</name>
			</cond>
			<source_loc>17963</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl20</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>gs_ctrl20</name>
			</lhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<cond>
				<name>global_state1_next</name>
			</cond>
			<source_loc>17963</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl21</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>gs_ctrl21</name>
			</lhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<cond>
				<name>global_state1_next</name>
			</cond>
			<source_loc>17963</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl22</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>gs_ctrl22</name>
			</lhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<cond>
				<name>global_state1_next</name>
			</cond>
			<source_loc>17963</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl23</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>gs_ctrl23</name>
			</lhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<cond>
				<name>global_state1_next</name>
			</cond>
			<source_loc>17963</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl24</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>gs_ctrl24</name>
			</lhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<cond>
				<name>global_state1_next</name>
			</cond>
			<source_loc>17963</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<source_loc>
			<id>6861</id>
			<loc_kind>OP</loc_kind>
			<file_id>3</file_id>
			<line>40</line>
			<col>39</col>
		</source_loc>
		<source_loc>
			<id>10438</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>7941,6861</sub_loc>
		</source_loc>
		<source_loc>
			<id>12262</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>1649,10438</sub_loc>
		</source_loc>
		<thread>
			<name>drive_dma_write_chnl_data</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<module_name>mux_32bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>32.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.7540</controller_delay>
			<lhs>
				<name>dma_write_chnl_data</name>
			</lhs>
			<rhs>
				<name>mac_N_MuxB_32_2_1_4_53_out1</name>
			</rhs>
			<rhs>
				<name>s_reg_30</name>
			</rhs>
			<cond>
				<name>global_state2</name>
				<name>mac_Or_1Ux1U_1U_4_40_out1</name>
			</cond>
			<source_loc>12262</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>drive_dma_write_ctrl_data_size_slice</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<controller_delay>0.7540</controller_delay>
			<lhs>
				<name>dma_write_ctrl_data_size_slice</name>
			</lhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<cond>
				<name>global_state2</name>
				<name>output_ready_channel_ready</name>
			</cond>
			<source_loc>12262</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>drive_dma_write_ctrl_data_length</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.7540</controller_delay>
			<lhs>
				<name>dma_write_ctrl_data_length</name>
			</lhs>
			<rhs>
				<name>s_reg_25</name>
			</rhs>
			<cond>
				<name>global_state2</name>
				<name>output_ready_channel_ready</name>
			</cond>
			<source_loc>12262</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>drive_dma_write_ctrl_data_index</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.7540</controller_delay>
			<lhs>
				<name>dma_write_ctrl_data_index</name>
			</lhs>
			<rhs>
				<name>s_reg_26</name>
			</rhs>
			<cond>
				<name>global_state2</name>
				<name>output_ready_channel_ready</name>
			</cond>
			<source_loc>12262</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>drive_dma_write_ctrl_valid</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.7540</controller_delay>
			<lhs>
				<name>dma_write_ctrl_valid</name>
			</lhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<cond>
				<name>global_state2</name>
				<name>output_ready_channel_ready</name>
				<name>dma_write_ctrl_ready</name>
			</cond>
			<source_loc>12262</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>drive_acc_done</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>3.2340</controller_delay>
			<lhs>
				<name>acc_done</name>
			</lhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<cond>
				<name>global_state2</name>
				<name>mac_LessThan_2Sx32S_1U_4_43_out1</name>
				<name>mac_LessThan_17Sx32S_1U_4_57_out1</name>
				<name>mac_GreaterThan_32Sx2S_1U_4_45_out1</name>
				<name>mac_GreaterThan_32Sx2S_1U_4_56_out1</name>
				<name>s_reg_25</name>
				<name>dma_write_ctrl_ready</name>
				<name>mac_LessThan_16Ux32U_1U_4_54_out1</name>
				<name>mac_Or_1Ux1U_1U_4_40_out1</name>
			</cond>
			<source_loc>12262</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>drive_dma_write_chnl_set_valid_curr</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<controller_delay>0.7540</controller_delay>
			<lhs>
				<name>dma_write_chnl_set_valid_curr</name>
			</lhs>
			<rhs>
				<name>mac_Not_1U_1U_4_55_out1</name>
			</rhs>
			<cond>
				<name>global_state2</name>
				<name>mac_Or_1Ux1U_1U_4_40_out1</name>
			</cond>
			<source_loc>12262</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>drive_output_ready_channel_valid</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>3.2340</controller_delay>
			<lhs>
				<name>output_ready_channel_valid</name>
			</lhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<cond>
				<name>global_state2</name>
				<name>mac_GreaterThan_32Sx2S_1U_4_45_out1</name>
				<name>output_ready_channel_ready</name>
				<name>mac_GreaterThan_32Sx2S_1U_4_56_out1</name>
				<name>s_reg_25</name>
				<name>dma_write_ctrl_ready</name>
				<name>mac_LessThan_16Ux32U_1U_4_54_out1</name>
				<name>mac_Or_1Ux1U_1U_4_40_out1</name>
			</cond>
			<source_loc>12262</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>drive_s_reg_16</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="16">0</value>
				</rhs>
			</reset>
			<controller_delay>3.2340</controller_delay>
			<lhs>
				<name>s_reg_16</name>
			</lhs>
			<rhs>
				<name>mac_Add_16Ux1U_16U_4_44_out1</name>
			</rhs>
			<cond>
				<name>global_state2</name>
				<name>mac_GreaterThan_32Sx2S_1U_4_45_out1</name>
				<name>mac_GreaterThan_32Sx2S_1U_4_56_out1</name>
				<name>s_reg_25</name>
				<name>dma_write_ctrl_ready</name>
				<name>mac_LessThan_16Ux32U_1U_4_54_out1</name>
				<name>mac_Or_1Ux1U_1U_4_40_out1</name>
			</cond>
			<source_loc>12262</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>drive_s_reg_17</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">1</value>
				</rhs>
			</reset>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>s_reg_17</name>
			</lhs>
			<rhs>
				<name>mac_Not_1U_1U_4_49_out1</name>
			</rhs>
			<cond>
				<name>global_state2</name>
			</cond>
			<source_loc>12262</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>drive_s_reg_18</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>s_reg_18</name>
			</lhs>
			<rhs>
				<name>conf_info_mac_vec</name>
			</rhs>
			<cond>
				<name>global_state2</name>
			</cond>
			<source_loc>12262</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>drive_s_reg_19</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>s_reg_19</name>
			</lhs>
			<rhs>
				<name>conf_info_mac_n</name>
			</rhs>
			<cond>
				<name>global_state2</name>
			</cond>
			<source_loc>12262</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>drive_s_reg_20</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<module_name>mux_32bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>32.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>s_reg_20</name>
			</lhs>
			<rhs>
				<name>mac_Mul_32Ux32U_32U_4_42_out1</name>
			</rhs>
			<rhs>
				<name>mac_Add_32Ux32U_32U_4_50_out1</name>
			</rhs>
			<cond>
				<name>global_state2</name>
			</cond>
			<source_loc>12262</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>drive_s_reg_21</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<module_name>mux_32bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>32.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>3.2340</controller_delay>
			<lhs>
				<name>s_reg_21</name>
			</lhs>
			<rhs>
				<name>s_reg_18</name>
			</rhs>
			<rhs>
				<name>mac_Sub_32Sx7U_32S_4_48_out1</name>
			</rhs>
			<cond>
				<name>global_state2</name>
				<name>mac_GreaterThan_32Sx2S_1U_4_45_out1</name>
				<name>s_reg_25</name>
				<name>dma_write_ctrl_ready</name>
				<name>mac_GreaterThan_32Sx2S_1U_4_56_out1</name>
				<name>mac_LessThan_16Ux32U_1U_4_54_out1</name>
				<name>mac_Or_1Ux1U_1U_4_40_out1</name>
			</cond>
			<source_loc>12262</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>drive_s_reg_23</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<controller_delay>2.8880</controller_delay>
			<lhs>
				<name>s_reg_23</name>
			</lhs>
			<rhs>
				<name>s_reg_17</name>
			</rhs>
			<cond>
				<name>global_state2</name>
				<name>s_reg_25</name>
				<name>dma_write_ctrl_ready</name>
				<name>mac_LessThan_16Ux32U_1U_4_54_out1</name>
				<name>mac_Or_1Ux1U_1U_4_40_out1</name>
			</cond>
			<source_loc>12262</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>drive_s_reg_24</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>s_reg_24</name>
			</lhs>
			<rhs>
				<name>s_reg_20</name>
			</rhs>
			<cond>
				<name>global_state2</name>
			</cond>
			<source_loc>12262</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>drive_s_reg_25</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>2.8880</controller_delay>
			<lhs>
				<name>s_reg_25</name>
			</lhs>
			<rhs>
				<name>mac_N_Mux_32_2_3_4_47_out1</name>
			</rhs>
			<cond>
				<name>global_state2</name>
				<name>s_reg_25</name>
				<name>dma_write_ctrl_ready</name>
				<name>mac_LessThan_16Ux32U_1U_4_54_out1</name>
				<name>mac_Or_1Ux1U_1U_4_40_out1</name>
			</cond>
			<source_loc>12262</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>drive_s_reg_26</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>s_reg_26</name>
			</lhs>
			<rhs>
				<name>s_reg_20</name>
			</rhs>
			<cond>
				<name>global_state2</name>
			</cond>
			<source_loc>12262</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>drive_s_reg_29</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="16">0</value>
				</rhs>
			</reset>
			<controller_delay>2.5420</controller_delay>
			<lhs>
				<name>s_reg_29</name>
			</lhs>
			<rhs>
				<name>mac_Add_16Ux1U_16U_4_52_out1</name>
			</rhs>
			<cond>
				<name>global_state2</name>
				<name>s_reg_25</name>
				<name>mac_Or_1Ux1U_1U_4_40_out1</name>
			</cond>
			<source_loc>12262</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>drive_s_reg_30</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>s_reg_30</name>
			</lhs>
			<rhs>
				<name>mac_N_MuxB_32_2_1_4_53_out1</name>
			</rhs>
			<cond>
				<name>global_state2</name>
			</cond>
			<source_loc>12262</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>mac_Mul_32Ux32U_32U_4_41</name>
			<dissolved_from>mac_Mul_32Ux32U_32U_4_41</dissolved_from>
			<async/>
			<rhs>
				<name>conf_info_mac_vec</name>
			</rhs>
			<rhs>
				<name>conf_info_mac_len</name>
			</rhs>
			<lhs>
				<name>mac_Mul_32Ux32U_32U_4_41_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18330</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>mac_Mul_32Ux32U_32U_4_42</name>
			<dissolved_from>mac_Mul_32Ux32U_32U_4_42</dissolved_from>
			<async/>
			<rhs>
				<name>conf_info_mac_n</name>
			</rhs>
			<rhs>
				<name>mac_Mul_32Ux32U_32U_4_41_out1</name>
			</rhs>
			<lhs>
				<name>mac_Mul_32Ux32U_32U_4_42_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18330</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>mac_LessThan_2Sx32S_1U_4_43</name>
			<dissolved_from>mac_LessThan_2Sx32S_1U_4_43</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_19</name>
			</rhs>
			<rhs>
				<value W="2">0</value>
			</rhs>
			<lhs>
				<name>mac_LessThan_2Sx32S_1U_4_43_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18326</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>mac_Add_16Ux1U_16U_4_44</name>
			<dissolved_from>mac_Add_16Ux1U_16U_4_44</dissolved_from>
			<async/>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<rhs>
				<name>s_reg_16</name>
			</rhs>
			<lhs>
				<name>mac_Add_16Ux1U_16U_4_44_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18505</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>mac_GreaterThan_32Sx2S_1U_4_45</name>
			<dissolved_from>mac_GreaterThan_32Sx2S_1U_4_45</dissolved_from>
			<async/>
			<rhs>
				<value W="2">0</value>
			</rhs>
			<rhs>
				<name>s_reg_18</name>
			</rhs>
			<lhs>
				<name>mac_GreaterThan_32Sx2S_1U_4_45_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18336</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>mac_GreaterThan_32Sx8S_1U_4_46</name>
			<dissolved_from>mac_GreaterThan_32Sx8S_1U_4_46</dissolved_from>
			<async/>
			<rhs>
				<value W="8">100</value>
			</rhs>
			<rhs>
				<name>s_reg_21</name>
			</rhs>
			<lhs>
				<name>mac_GreaterThan_32Sx8S_1U_4_46_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>17681</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>mac_N_Mux_32_2_3_4_47</name>
			<dissolved_from>mac_N_Mux_32_2_3_4_47</dissolved_from>
			<async/>
			<mux_area>16.0000</mux_area>
			<mux_delay>0.3550</mux_delay>
			<control_delay>0.3550</control_delay>
			<rhs>
				<value W="7">100</value>
			</rhs>
			<lhs>
				<name>mac_N_Mux_32_2_3_4_47_out1</name>
			</lhs>
			<rhs>
				<name>s_reg_21</name>
			</rhs>
			<cond>
				<name>mac_GreaterThan_32Sx8S_1U_4_46_out1</name>
			</cond>
			<source_loc>17684</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>mac_Sub_32Sx7U_32S_4_48</name>
			<dissolved_from>mac_Sub_32Sx7U_32S_4_48</dissolved_from>
			<async/>
			<rhs>
				<value W="7">100</value>
			</rhs>
			<rhs>
				<name>s_reg_21</name>
			</rhs>
			<lhs>
				<name>mac_Sub_32Sx7U_32S_4_48_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>17830</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>mac_Not_1U_1U_4_49</name>
			<dissolved_from>mac_Not_1U_1U_4_49</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_23</name>
			</rhs>
			<lhs>
				<name>mac_Not_1U_1U_4_49_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18435</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>mac_Add_32Ux32U_32U_4_50</name>
			<dissolved_from>mac_Add_32Ux32U_32U_4_50</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_25</name>
			</rhs>
			<rhs>
				<name>s_reg_24</name>
			</rhs>
			<lhs>
				<name>mac_Add_32Ux32U_32U_4_50_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18364</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>mac_Not_1U_1U_4_51</name>
			<dissolved_from>mac_Not_1U_1U_4_51</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_23</name>
			</rhs>
			<lhs>
				<name>mac_Not_1U_1U_4_51_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18435</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>drive_mac_Add_16Ux1U_16U_4_52_in2</name>
			<async/>
			<module_name>mux_16bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>14.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>s_reg_29</name>
			</rhs>
			<lhs>
				<name>mac_Add_16Ux1U_16U_4_52_in2</name>
			</lhs>
			<rhs>
				<value W="16">0</value>
			</rhs>
			<cond>
				<name>gs_ctrl25</name>
			</cond>
			<source_loc>12262</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>mac_Add_16Ux1U_16U_4_52</name>
			<dissolved_from>mac_Add_16Ux1U_16U_4_52</dissolved_from>
			<async/>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<rhs>
				<name>mac_Add_16Ux1U_16U_4_52_in2</name>
			</rhs>
			<lhs>
				<name>mac_Add_16Ux1U_16U_4_52_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18505</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>drive_plm_out_ping_store_output_A1</name>
			<async/>
			<module_name>mux_7bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>7.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>s_reg_29</name>
			</rhs>
			<lhs>
				<name>plm_out_ping_store_output_A1</name>
			</lhs>
			<rhs>
				<value W="7">0</value>
			</rhs>
			<cond>
				<name>gs_ctrl26</name>
			</cond>
			<source_loc>12262</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>drive_plm_out_ping_store_output_CE1</name>
			<async/>
			<module_name>mux_1bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>3.2340</controller_delay>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<lhs>
				<name>plm_out_ping_store_output_CE1</name>
			</lhs>
			<rhs>
				<name>s_reg_23</name>
			</rhs>
			<cond>
				<name>gs_ctrl27</name>
				<name>s_reg_23</name>
				<name>s_reg_25</name>
				<name>dma_write_ctrl_ready</name>
				<name>mac_LessThan_16Ux32U_1U_4_54_out1</name>
				<name>mac_Or_1Ux1U_1U_4_40_out1</name>
			</cond>
			<source_loc>12262</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>drive_plm_out_pong_store_output_A1</name>
			<async/>
			<module_name>mux_7bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>7.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>s_reg_29</name>
			</rhs>
			<lhs>
				<name>plm_out_pong_store_output_A1</name>
			</lhs>
			<rhs>
				<value W="7">0</value>
			</rhs>
			<cond>
				<name>gs_ctrl28</name>
			</cond>
			<source_loc>12262</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>drive_plm_out_pong_store_output_CE1</name>
			<async/>
			<module_name>mux_1bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>3.2340</controller_delay>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<lhs>
				<name>plm_out_pong_store_output_CE1</name>
			</lhs>
			<rhs>
				<name>mac_Not_1U_1U_4_51_out1</name>
			</rhs>
			<cond>
				<name>gs_ctrl29</name>
				<name>mac_Not_1U_1U_4_51_out1</name>
				<name>s_reg_25</name>
				<name>dma_write_ctrl_ready</name>
				<name>mac_LessThan_16Ux32U_1U_4_54_out1</name>
				<name>mac_Or_1Ux1U_1U_4_40_out1</name>
			</cond>
			<source_loc>12262</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>mac_N_MuxB_32_2_1_4_53</name>
			<dissolved_from>mac_N_MuxB_32_2_1_4_53</dissolved_from>
			<async/>
			<mux_area>16.0000</mux_area>
			<mux_delay>0.3460</mux_delay>
			<control_delay>0.3460</control_delay>
			<rhs>
				<name>plm_out_ping_store_output_Q1</name>
			</rhs>
			<lhs>
				<name>mac_N_MuxB_32_2_1_4_53_out1</name>
			</lhs>
			<rhs>
				<name>plm_out_pong_store_output_Q1</name>
			</rhs>
			<cond>
				<name>s_reg_23</name>
			</cond>
			<source_loc>20815</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>mac_LessThan_16Ux32U_1U_4_54</name>
			<dissolved_from>mac_LessThan_16Ux32U_1U_4_54</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_25</name>
			</rhs>
			<rhs>
				<name>s_reg_29</name>
			</rhs>
			<lhs>
				<name>mac_LessThan_16Ux32U_1U_4_54_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18396</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>mac_Not_1U_1U_4_55</name>
			<dissolved_from>mac_Not_1U_1U_4_55</dissolved_from>
			<async/>
			<rhs>
				<name>dma_write_chnl_set_valid_curr</name>
			</rhs>
			<lhs>
				<name>mac_Not_1U_1U_4_55_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18435</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>mac_GreaterThan_32Sx2S_1U_4_56</name>
			<dissolved_from>mac_GreaterThan_32Sx2S_1U_4_56</dissolved_from>
			<async/>
			<rhs>
				<value W="2">0</value>
			</rhs>
			<rhs>
				<name>s_reg_21</name>
			</rhs>
			<lhs>
				<name>mac_GreaterThan_32Sx2S_1U_4_56_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18336</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>mac_LessThan_17Sx32S_1U_4_57</name>
			<dissolved_from>mac_LessThan_17Sx32S_1U_4_57</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_19</name>
			</rhs>
			<rhs>
				<name>s_reg_16</name>
			</rhs>
			<lhs>
				<name>mac_LessThan_17Sx32S_1U_4_57_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18326</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>drive_global_state2</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="4">0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>global_state2</name>
			</lhs>
			<rhs>
				<name>global_state2_next</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>12262</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>drive_global_state2_next</name>
			<async/>
			<module_name>mux_4bx10i9c</module_name>
			<number_inputs>10</number_inputs>
			<mux_area>7.0000</mux_area>
			<mux_delay>1.2472</mux_delay>
			<control_delay>1.2472</control_delay>
			<controller_delay>3.2340</controller_delay>
			<rhs>
				<value W="4">1</value>
				<name>global_state2</name>
			</rhs>
			<lhs>
				<name>global_state2_next</name>
			</lhs>
			<rhs>
				<value W="4">2</value>
			</rhs>
			<rhs>
				<value W="4">1</value>
			</rhs>
			<rhs>
				<value W="4">9</value>
			</rhs>
			<rhs>
				<value W="4">4</value>
			</rhs>
			<rhs>
				<value W="4">5</value>
			</rhs>
			<rhs>
				<value W="4">6</value>
			</rhs>
			<rhs>
				<value W="4">7</value>
			</rhs>
			<rhs>
				<value W="4">8</value>
			</rhs>
			<rhs>
				<value W="4">10</value>
			</rhs>
			<cond>
				<name>global_state2</name>
				<name>cfg_done</name>
				<name>mac_LessThan_2Sx32S_1U_4_43_out1</name>
				<name>mac_GreaterThan_32Sx2S_1U_4_45_out1</name>
				<name>mac_LessThan_17Sx32S_1U_4_57_out1</name>
				<name>output_ready_channel_ready</name>
				<name>dma_write_ctrl_ready</name>
				<name>s_reg_25</name>
				<name>mac_GreaterThan_32Sx2S_1U_4_56_out1</name>
				<name>mac_Or_1Ux1U_1U_4_40_out1</name>
				<name>mac_LessThan_16Ux32U_1U_4_54_out1</name>
			</cond>
			<source_loc>17582</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl25</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>gs_ctrl25</name>
			</lhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<cond>
				<name>global_state2_next</name>
			</cond>
			<source_loc>17582</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl26</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>gs_ctrl26</name>
			</lhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<cond>
				<name>global_state2_next</name>
			</cond>
			<source_loc>17582</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl27</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="2">0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx3i3c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>2.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>gs_ctrl27</name>
			</lhs>
			<rhs>
				<value W="2">0</value>
			</rhs>
			<rhs>
				<value W="2">1</value>
			</rhs>
			<rhs>
				<value W="2">2</value>
			</rhs>
			<cond>
				<name>global_state2_next</name>
			</cond>
			<source_loc>17582</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl28</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>gs_ctrl28</name>
			</lhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<cond>
				<name>global_state2_next</name>
			</cond>
			<source_loc>17582</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl29</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="2">0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx3i3c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>2.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>gs_ctrl29</name>
			</lhs>
			<rhs>
				<value W="2">0</value>
			</rhs>
			<rhs>
				<value W="2">1</value>
			</rhs>
			<rhs>
				<value W="2">2</value>
			</rhs>
			<cond>
				<name>global_state2_next</name>
			</cond>
			<source_loc>17582</source_loc>
			<thread>store_output</thread>
		</thread>
		<source_loc>
			<id>7775</id>
			<loc_kind>OP</loc_kind>
			<file_id>7</file_id>
			<line>138</line>
			<col>28</col>
		</source_loc>
		<source_loc>
			<id>10556</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>1650,1492,1478,7775</sub_loc>
		</source_loc>
		<thread>
			<name>drive_dma_read_chnl_data_buf</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>dma_read_chnl_data_buf</name>
			</lhs>
			<rhs>
				<name>mac_N_MuxB_32_2_1_4_11_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>10556</source_loc>
			<thread>back_method_0</thread>
		</thread>
		<thread>
			<name>drive_dma_read_chnl_sync_rcv_set_ready_prev</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>dma_read_chnl_sync_rcv_set_ready_prev</name>
			</lhs>
			<rhs>
				<name>dma_read_chnl_set_ready_curr</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>10556</source_loc>
			<thread>back_method_0</thread>
		</thread>
		<thread>
			<name>drive_dma_read_chnl_sync_rcv_reset_ready_prev</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>dma_read_chnl_sync_rcv_reset_ready_prev</name>
			</lhs>
			<rhs>
				<name>dma_read_chnl_sync_rcv_reset_ready_curr</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>10556</source_loc>
			<thread>back_method_0</thread>
		</thread>
		<thread>
			<name>drive_dma_read_chnl_sync_rcv_reset_ready_curr</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>dma_read_chnl_sync_rcv_reset_ready_curr</name>
			</lhs>
			<rhs>
				<name>mac_N_Muxb_1_2_4_4_10_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>10556</source_loc>
			<thread>back_method_0</thread>
		</thread>
		<thread>
			<name>drive_dma_read_chnl_sync_rcv_ready_flop</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>dma_read_chnl_sync_rcv_ready_flop</name>
			</lhs>
			<rhs>
				<name>mac_Or_1Ux1U_1U_4_8_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>10556</source_loc>
			<thread>back_method_0</thread>
		</thread>
		<thread>
			<name>drive_dma_read_chnl_ready_mask</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>dma_read_chnl_ready_mask</name>
			</lhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<cond>
			</cond>
			<source_loc>10556</source_loc>
			<thread>back_method_0</thread>
		</thread>
		<thread>
			<name>mac_Not_1U_1U_4_6</name>
			<dissolved_from>mac_Not_1U_1U_4_6</dissolved_from>
			<async/>
			<rhs>
				<name>dma_read_chnl_ready_mask</name>
			</rhs>
			<lhs>
				<name>mac_Not_1U_1U_4_6_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18435</source_loc>
			<thread>back_method_0</thread>
		</thread>
		<thread>
			<name>mac_Not_1U_1U_4_7</name>
			<dissolved_from>mac_Not_1U_1U_4_7</dissolved_from>
			<async/>
			<rhs>
				<name>dma_read_chnl_sync_rcv_reset_ready_curr</name>
			</rhs>
			<lhs>
				<name>mac_Not_1U_1U_4_7_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18435</source_loc>
			<thread>back_method_0</thread>
		</thread>
		<thread>
			<name>mac_Or_1Ux1U_1U_4_8</name>
			<dissolved_from>mac_Or_1Ux1U_1U_4_8</dissolved_from>
			<async/>
			<rhs>
				<name>dma_read_chnl_ready</name>
			</rhs>
			<rhs>
				<name>mac_Not_1U_1U_4_6_out1</name>
			</rhs>
			<lhs>
				<name>mac_Or_1Ux1U_1U_4_8_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>14094</source_loc>
			<thread>back_method_0</thread>
		</thread>
		<thread>
			<name>mac_And_1Ux1U_1U_4_9</name>
			<dissolved_from>mac_And_1Ux1U_1U_4_9</dissolved_from>
			<async/>
			<rhs>
				<name>dma_read_chnl_ready</name>
			</rhs>
			<rhs>
				<name>dma_read_chnl_valid</name>
			</rhs>
			<lhs>
				<name>mac_And_1Ux1U_1U_4_9_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>20454</source_loc>
			<thread>back_method_0</thread>
		</thread>
		<thread>
			<name>mac_N_Muxb_1_2_4_4_10</name>
			<dissolved_from>mac_N_Muxb_1_2_4_4_10</dissolved_from>
			<async/>
			<mux_area>1.0000</mux_area>
			<mux_delay>0.3460</mux_delay>
			<control_delay>0.3460</control_delay>
			<rhs>
				<name>mac_Not_1U_1U_4_7_out1</name>
			</rhs>
			<lhs>
				<name>mac_N_Muxb_1_2_4_4_10_out1</name>
			</lhs>
			<rhs>
				<name>dma_read_chnl_sync_rcv_reset_ready_curr</name>
			</rhs>
			<cond>
				<name>mac_And_1Ux1U_1U_4_9_out1</name>
			</cond>
			<source_loc>20933</source_loc>
			<thread>back_method_0</thread>
		</thread>
		<thread>
			<name>mac_N_MuxB_32_2_1_4_11</name>
			<dissolved_from>mac_N_MuxB_32_2_1_4_11</dissolved_from>
			<async/>
			<mux_area>16.0000</mux_area>
			<mux_delay>0.3460</mux_delay>
			<control_delay>0.3460</control_delay>
			<rhs>
				<name>dma_read_chnl_data</name>
			</rhs>
			<lhs>
				<name>mac_N_MuxB_32_2_1_4_11_out1</name>
			</lhs>
			<rhs>
				<name>dma_read_chnl_data_buf</name>
			</rhs>
			<cond>
				<name>mac_And_1Ux1U_1U_4_9_out1</name>
			</cond>
			<source_loc>20815</source_loc>
			<thread>back_method_0</thread>
		</thread>
		<assign>
			<name>drive_dma_read_chnl_ready</name>
			<lhs>
				<name>dma_read_chnl_ready</name>
			</lhs>
			<rhs>
				<name>mac_Or_1Ux1U_1U_4_5_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>mac_Xor_1Ux1U_1U_4_1</name>
			<dissolved_from>mac_Xor_1Ux1U_1U_4_1</dissolved_from>
			<async/>
			<rhs>
				<name>dma_read_chnl_sync_rcv_reset_ready_prev</name>
			</rhs>
			<rhs>
				<name>dma_read_chnl_sync_rcv_reset_ready_curr</name>
			</rhs>
			<lhs>
				<name>mac_Xor_1Ux1U_1U_4_1_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>14079</source_loc>
			<thread>ready_arb</thread>
		</thread>
		<thread>
			<name>mac_Not_1U_1U_4_2</name>
			<dissolved_from>mac_Not_1U_1U_4_2</dissolved_from>
			<async/>
			<rhs>
				<name>mac_Xor_1Ux1U_1U_4_1_out1</name>
			</rhs>
			<lhs>
				<name>mac_Not_1U_1U_4_2_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18435</source_loc>
			<thread>ready_arb</thread>
		</thread>
		<thread>
			<name>mac_And_1Ux1U_1U_4_3</name>
			<dissolved_from>mac_And_1Ux1U_1U_4_3</dissolved_from>
			<async/>
			<rhs>
				<name>dma_read_chnl_sync_rcv_ready_flop</name>
			</rhs>
			<rhs>
				<name>mac_Not_1U_1U_4_2_out1</name>
			</rhs>
			<lhs>
				<name>mac_And_1Ux1U_1U_4_3_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>20454</source_loc>
			<thread>ready_arb</thread>
		</thread>
		<thread>
			<name>mac_Xor_1Ux1U_1U_4_4</name>
			<dissolved_from>mac_Xor_1Ux1U_1U_4_4</dissolved_from>
			<async/>
			<rhs>
				<name>dma_read_chnl_sync_rcv_set_ready_prev</name>
			</rhs>
			<rhs>
				<name>dma_read_chnl_set_ready_curr</name>
			</rhs>
			<lhs>
				<name>mac_Xor_1Ux1U_1U_4_4_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>14079</source_loc>
			<thread>ready_arb</thread>
		</thread>
		<thread>
			<name>mac_Or_1Ux1U_1U_4_5</name>
			<dissolved_from>mac_Or_1Ux1U_1U_4_5</dissolved_from>
			<async/>
			<rhs>
				<name>mac_And_1Ux1U_1U_4_3_out1</name>
			</rhs>
			<rhs>
				<name>mac_Xor_1Ux1U_1U_4_4_out1</name>
			</rhs>
			<lhs>
				<name>mac_Or_1Ux1U_1U_4_5_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>14094</source_loc>
			<thread>ready_arb</thread>
		</thread>
		<thread>
			<name>mac_Not_1U_1U_4_12</name>
			<dissolved_from>mac_Not_1U_1U_4_12</dissolved_from>
			<async/>
			<rhs>
				<name>dma_read_chnl_ready</name>
			</rhs>
			<lhs>
				<name>mac_Not_1U_1U_4_12_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18435</source_loc>
			<thread>process_0</thread>
		</thread>
		<thread>
			<name>mac_And_1Ux1U_1U_4_13</name>
			<dissolved_from>mac_And_1Ux1U_1U_4_13</dissolved_from>
			<async/>
			<rhs>
				<name>dma_read_chnl_ready_mask</name>
			</rhs>
			<rhs>
				<name>mac_Not_1U_1U_4_12_out1</name>
			</rhs>
			<lhs>
				<name>mac_And_1Ux1U_1U_4_13_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>20454</source_loc>
			<thread>process_0</thread>
		</thread>
		<thread>
			<name>mac_And_1Ux1U_1U_4_14</name>
			<dissolved_from>mac_And_1Ux1U_1U_4_14</dissolved_from>
			<async/>
			<rhs>
				<name>dma_read_chnl_ready</name>
			</rhs>
			<rhs>
				<name>dma_read_chnl_valid</name>
			</rhs>
			<lhs>
				<name>mac_And_1Ux1U_1U_4_14_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>20454</source_loc>
			<thread>process_0</thread>
		</thread>
		<thread>
			<name>mac_Or_1Ux1U_1U_4_15</name>
			<dissolved_from>mac_Or_1Ux1U_1U_4_15</dissolved_from>
			<async/>
			<rhs>
				<name>mac_And_1Ux1U_1U_4_13_out1</name>
			</rhs>
			<rhs>
				<name>mac_And_1Ux1U_1U_4_14_out1</name>
			</rhs>
			<lhs>
				<name>mac_Or_1Ux1U_1U_4_15_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>14094</source_loc>
			<thread>process_0</thread>
		</thread>
		<source_loc>
			<id>8046</id>
			<loc_kind>OP</loc_kind>
			<file_id>11</file_id>
			<line>124</line>
			<col>28</col>
		</source_loc>
		<source_loc>
			<id>10478</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>1661,1631,1618,8046</sub_loc>
		</source_loc>
		<thread>
			<name>drive_dma_write_chnl_sync_snd_set_valid_prev</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>dma_write_chnl_sync_snd_set_valid_prev</name>
			</lhs>
			<rhs>
				<name>dma_write_chnl_set_valid_curr</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>10478</source_loc>
			<thread>back_method_1</thread>
		</thread>
		<thread>
			<name>drive_dma_write_chnl_sync_snd_reset_valid_prev</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>dma_write_chnl_sync_snd_reset_valid_prev</name>
			</lhs>
			<rhs>
				<name>dma_write_chnl_sync_snd_reset_valid_curr</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>10478</source_loc>
			<thread>back_method_1</thread>
		</thread>
		<thread>
			<name>drive_dma_write_chnl_sync_snd_reset_valid_curr</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>dma_write_chnl_sync_snd_reset_valid_curr</name>
			</lhs>
			<rhs>
				<name>mac_N_Muxb_1_2_4_4_38_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>10478</source_loc>
			<thread>back_method_1</thread>
		</thread>
		<thread>
			<name>drive_dma_write_chnl_sync_snd_valid_flop</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>dma_write_chnl_sync_snd_valid_flop</name>
			</lhs>
			<rhs>
				<name>dma_write_chnl_valid</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>10478</source_loc>
			<thread>back_method_1</thread>
		</thread>
		<thread>
			<name>mac_Not_1U_1U_4_37</name>
			<dissolved_from>mac_Not_1U_1U_4_37</dissolved_from>
			<async/>
			<rhs>
				<name>dma_write_chnl_sync_snd_reset_valid_curr</name>
			</rhs>
			<lhs>
				<name>mac_Not_1U_1U_4_37_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18435</source_loc>
			<thread>back_method_1</thread>
		</thread>
		<thread>
			<name>mac_N_Muxb_1_2_4_4_38</name>
			<dissolved_from>mac_N_Muxb_1_2_4_4_38</dissolved_from>
			<async/>
			<mux_area>1.0000</mux_area>
			<mux_delay>0.3460</mux_delay>
			<control_delay>0.3460</control_delay>
			<rhs>
				<name>mac_Not_1U_1U_4_37_out1</name>
			</rhs>
			<lhs>
				<name>mac_N_Muxb_1_2_4_4_38_out1</name>
			</lhs>
			<rhs>
				<name>dma_write_chnl_sync_snd_reset_valid_curr</name>
			</rhs>
			<cond>
				<name>dma_write_chnl_ready</name>
			</cond>
			<source_loc>20933</source_loc>
			<thread>back_method_1</thread>
		</thread>
		<assign>
			<name>drive_dma_write_chnl_valid</name>
			<lhs>
				<name>dma_write_chnl_valid</name>
			</lhs>
			<rhs>
				<name>mac_Or_1Ux1U_1U_4_36_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>mac_Xor_1Ux1U_1U_4_32</name>
			<dissolved_from>mac_Xor_1Ux1U_1U_4_32</dissolved_from>
			<async/>
			<rhs>
				<name>dma_write_chnl_sync_snd_reset_valid_prev</name>
			</rhs>
			<rhs>
				<name>dma_write_chnl_sync_snd_reset_valid_curr</name>
			</rhs>
			<lhs>
				<name>mac_Xor_1Ux1U_1U_4_32_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>14079</source_loc>
			<thread>valid_arb</thread>
		</thread>
		<thread>
			<name>mac_Not_1U_1U_4_33</name>
			<dissolved_from>mac_Not_1U_1U_4_33</dissolved_from>
			<async/>
			<rhs>
				<name>mac_Xor_1Ux1U_1U_4_32_out1</name>
			</rhs>
			<lhs>
				<name>mac_Not_1U_1U_4_33_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18435</source_loc>
			<thread>valid_arb</thread>
		</thread>
		<thread>
			<name>mac_And_1Ux1U_1U_4_34</name>
			<dissolved_from>mac_And_1Ux1U_1U_4_34</dissolved_from>
			<async/>
			<rhs>
				<name>dma_write_chnl_sync_snd_valid_flop</name>
			</rhs>
			<rhs>
				<name>mac_Not_1U_1U_4_33_out1</name>
			</rhs>
			<lhs>
				<name>mac_And_1Ux1U_1U_4_34_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>20454</source_loc>
			<thread>valid_arb</thread>
		</thread>
		<thread>
			<name>mac_Xor_1Ux1U_1U_4_35</name>
			<dissolved_from>mac_Xor_1Ux1U_1U_4_35</dissolved_from>
			<async/>
			<rhs>
				<name>dma_write_chnl_sync_snd_set_valid_prev</name>
			</rhs>
			<rhs>
				<name>dma_write_chnl_set_valid_curr</name>
			</rhs>
			<lhs>
				<name>mac_Xor_1Ux1U_1U_4_35_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>14079</source_loc>
			<thread>valid_arb</thread>
		</thread>
		<thread>
			<name>mac_Or_1Ux1U_1U_4_36</name>
			<dissolved_from>mac_Or_1Ux1U_1U_4_36</dissolved_from>
			<async/>
			<rhs>
				<name>mac_And_1Ux1U_1U_4_34_out1</name>
			</rhs>
			<rhs>
				<name>mac_Xor_1Ux1U_1U_4_35_out1</name>
			</rhs>
			<lhs>
				<name>mac_Or_1Ux1U_1U_4_36_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>14094</source_loc>
			<thread>valid_arb</thread>
		</thread>
		<thread>
			<name>mac_Not_1U_1U_4_39</name>
			<dissolved_from>mac_Not_1U_1U_4_39</dissolved_from>
			<async/>
			<rhs>
				<name>dma_write_chnl_valid</name>
			</rhs>
			<lhs>
				<name>mac_Not_1U_1U_4_39_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18435</source_loc>
			<thread>process_1</thread>
		</thread>
		<thread>
			<name>mac_Or_1Ux1U_1U_4_40</name>
			<dissolved_from>mac_Or_1Ux1U_1U_4_40</dissolved_from>
			<async/>
			<rhs>
				<name>dma_write_chnl_ready</name>
			</rhs>
			<rhs>
				<name>mac_Not_1U_1U_4_39_out1</name>
			</rhs>
			<lhs>
				<name>mac_Or_1Ux1U_1U_4_40_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>14094</source_loc>
			<thread>process_1</thread>
		</thread>
		<source_file>
			<path>/scratch/projects/yingj4/esp/accelerators/stratus_hls/common/inc/utils/configs/esp_config.hpp</path>
			<file_kind>CYNTH_BEH_C</file_kind>
			<file_id>30</file_id>
			<mod_time>Mon Mar 22 23:35:34 2021</mod_time>
		</source_file>
		<source_loc>
			<id>2399</id>
			<loc_kind>FUNC</loc_kind>
			<label>esp_config</label>
			<file_id>30</file_id>
			<line>30</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>6733</id>
			<loc_kind>CALL</loc_kind>
			<label>esp_config</label>
			<file_id>27</file_id>
			<line>24</line>
			<col>13</col>
			<func_def>2399</func_def>
		</source_loc>
		<source_loc>
			<id>6714</id>
			<loc_kind>OP</loc_kind>
			<file_id>30</file_id>
			<line>34</line>
			<col>29</col>
		</source_loc>
		<source_loc>
			<id>10441</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>1696,6733,6714</sub_loc>
		</source_loc>
		<thread>
			<name>drive_cfg_done</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<controller_delay>0.7250</controller_delay>
			<lhs>
				<name>cfg_done</name>
			</lhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<cond>
				<name>global_state3</name>
				<name>conf_done</name>
			</cond>
			<source_loc>10441</source_loc>
			<thread>config_accelerator</thread>
		</thread>
		<thread>
			<name>drive_global_state3</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="2">0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>global_state3</name>
			</lhs>
			<rhs>
				<name>cfg_config_accelerator_next</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>10441</source_loc>
			<thread>config_accelerator</thread>
		</thread>
		<thread>
			<name>drive_cfg_config_accelerator_next</name>
			<async/>
			<module_name>mux_2bx3i2c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>2.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.7250</controller_delay>
			<rhs>
				<value W="2">1</value>
				<name>global_state3</name>
			</rhs>
			<lhs>
				<name>cfg_config_accelerator_next</name>
			</lhs>
			<rhs>
				<value W="2">1</value>
			</rhs>
			<rhs>
				<value W="2">2</value>
			</rhs>
			<cond>
				<name>global_state3</name>
				<name>conf_done</name>
			</cond>
			<source_loc>17454</source_loc>
			<thread>config_accelerator</thread>
		</thread>
		<assign>
			<name>drive_plm_out_pong_shared_WEM0_wire</name>
			<lhs>
				<name>plm_out_pong_shared_WEM0_wire</name>
			</lhs>
			<rhs>
				<name>plm_out_pong_compute_kernel_WEM0</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_plm_out_pong_shared_A0_wire</name>
			<lhs>
				<name>plm_out_pong_shared_A0_wire</name>
			</lhs>
			<rhs>
				<name>plm_out_pong_compute_kernel_A0</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_plm_out_pong_shared_D0_wire</name>
			<lhs>
				<name>plm_out_pong_shared_D0_wire</name>
			</lhs>
			<rhs>
				<name>plm_out_pong_compute_kernel_D0</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_plm_out_pong_shared_CE0_wire</name>
			<lhs>
				<name>plm_out_pong_shared_CE0_wire</name>
			</lhs>
			<rhs>
				<name>plm_out_pong_compute_kernel_CE0</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_plm_out_pong_shared_WE0_wire</name>
			<lhs>
				<name>plm_out_pong_shared_WE0_wire</name>
			</lhs>
			<rhs>
				<name>plm_out_pong_compute_kernel_WE0</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_plm_out_pong_store_output_Q1</name>
			<lhs>
				<name>plm_out_pong_store_output_Q1</name>
			</lhs>
			<rhs>
				<name>plm_out_pong_shared_Q1_wire</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_plm_out_pong_shared_A1_wire</name>
			<lhs>
				<name>plm_out_pong_shared_A1_wire</name>
			</lhs>
			<rhs>
				<name>plm_out_pong_store_output_A1</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_plm_out_pong_shared_CE1_wire</name>
			<lhs>
				<name>plm_out_pong_shared_CE1_wire</name>
			</lhs>
			<rhs>
				<name>plm_out_pong_store_output_CE1</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_plm_out_ping_shared_WEM0_wire</name>
			<lhs>
				<name>plm_out_ping_shared_WEM0_wire</name>
			</lhs>
			<rhs>
				<name>plm_out_ping_compute_kernel_WEM0</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_plm_out_ping_shared_A0_wire</name>
			<lhs>
				<name>plm_out_ping_shared_A0_wire</name>
			</lhs>
			<rhs>
				<name>plm_out_ping_compute_kernel_A0</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_plm_out_ping_shared_D0_wire</name>
			<lhs>
				<name>plm_out_ping_shared_D0_wire</name>
			</lhs>
			<rhs>
				<name>plm_out_ping_compute_kernel_D0</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_plm_out_ping_shared_CE0_wire</name>
			<lhs>
				<name>plm_out_ping_shared_CE0_wire</name>
			</lhs>
			<rhs>
				<name>plm_out_ping_compute_kernel_CE0</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_plm_out_ping_shared_WE0_wire</name>
			<lhs>
				<name>plm_out_ping_shared_WE0_wire</name>
			</lhs>
			<rhs>
				<name>plm_out_ping_compute_kernel_WE0</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_plm_out_ping_store_output_Q1</name>
			<lhs>
				<name>plm_out_ping_store_output_Q1</name>
			</lhs>
			<rhs>
				<name>plm_out_ping_shared_Q1_wire</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_plm_out_ping_shared_A1_wire</name>
			<lhs>
				<name>plm_out_ping_shared_A1_wire</name>
			</lhs>
			<rhs>
				<name>plm_out_ping_store_output_A1</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_plm_out_ping_shared_CE1_wire</name>
			<lhs>
				<name>plm_out_ping_shared_CE1_wire</name>
			</lhs>
			<rhs>
				<name>plm_out_ping_store_output_CE1</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_plm_in_pong_compute_kernel_Q1</name>
			<lhs>
				<name>plm_in_pong_compute_kernel_Q1</name>
			</lhs>
			<rhs>
				<name>plm_in_pong_shared_Q1_wire</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_plm_in_pong_shared_A1_wire</name>
			<lhs>
				<name>plm_in_pong_shared_A1_wire</name>
			</lhs>
			<rhs>
				<name>plm_in_pong_compute_kernel_A1</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_plm_in_pong_shared_CE1_wire</name>
			<lhs>
				<name>plm_in_pong_shared_CE1_wire</name>
			</lhs>
			<rhs>
				<name>plm_in_pong_compute_kernel_CE1</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_plm_in_pong_shared_WEM0_wire</name>
			<lhs>
				<name>plm_in_pong_shared_WEM0_wire</name>
			</lhs>
			<rhs>
				<name>plm_in_pong_load_input_WEM0</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_plm_in_pong_shared_A0_wire</name>
			<lhs>
				<name>plm_in_pong_shared_A0_wire</name>
			</lhs>
			<rhs>
				<name>plm_in_pong_load_input_A0</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_plm_in_pong_shared_D0_wire</name>
			<lhs>
				<name>plm_in_pong_shared_D0_wire</name>
			</lhs>
			<rhs>
				<name>plm_in_pong_load_input_D0</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_plm_in_pong_shared_CE0_wire</name>
			<lhs>
				<name>plm_in_pong_shared_CE0_wire</name>
			</lhs>
			<rhs>
				<name>plm_in_pong_load_input_CE0</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_plm_in_pong_shared_WE0_wire</name>
			<lhs>
				<name>plm_in_pong_shared_WE0_wire</name>
			</lhs>
			<rhs>
				<name>plm_in_pong_load_input_WE0</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_plm_in_ping_compute_kernel_Q1</name>
			<lhs>
				<name>plm_in_ping_compute_kernel_Q1</name>
			</lhs>
			<rhs>
				<name>plm_in_ping_shared_Q1_wire</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_plm_in_ping_shared_A1_wire</name>
			<lhs>
				<name>plm_in_ping_shared_A1_wire</name>
			</lhs>
			<rhs>
				<name>plm_in_ping_compute_kernel_A1</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_plm_in_ping_shared_CE1_wire</name>
			<lhs>
				<name>plm_in_ping_shared_CE1_wire</name>
			</lhs>
			<rhs>
				<name>plm_in_ping_compute_kernel_CE1</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_plm_in_ping_shared_WEM0_wire</name>
			<lhs>
				<name>plm_in_ping_shared_WEM0_wire</name>
			</lhs>
			<rhs>
				<name>plm_in_ping_load_input_WEM0</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_plm_in_ping_shared_A0_wire</name>
			<lhs>
				<name>plm_in_ping_shared_A0_wire</name>
			</lhs>
			<rhs>
				<name>plm_in_ping_load_input_A0</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_plm_in_ping_shared_D0_wire</name>
			<lhs>
				<name>plm_in_ping_shared_D0_wire</name>
			</lhs>
			<rhs>
				<name>plm_in_ping_load_input_D0</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_plm_in_ping_shared_CE0_wire</name>
			<lhs>
				<name>plm_in_ping_shared_CE0_wire</name>
			</lhs>
			<rhs>
				<name>plm_in_ping_load_input_CE0</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_plm_in_ping_shared_WE0_wire</name>
			<lhs>
				<name>plm_in_ping_shared_WE0_wire</name>
			</lhs>
			<rhs>
				<name>plm_in_ping_load_input_WE0</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_dma_read_ctrl_data_size</name>
			<lhs>
				<name>dma_read_ctrl_data_size</name>
			</lhs>
			<rhs>
				<name>dma_read_ctrl_data_size_slice</name>
				<value W="1">0</value>
			</rhs>
		</assign>
		<assign>
			<name>drive_dma_write_ctrl_data_size</name>
			<lhs>
				<name>dma_write_ctrl_data_size</name>
			</lhs>
			<rhs>
				<name>dma_write_ctrl_data_size_slice</name>
				<value W="1">0</value>
			</rhs>
		</assign>
		<source_loc>
			<id>13823</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13774</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_And_1Ux1U_1U_4</module_name>
			<name>mac_And_1Ux1U_1U_4_75</name>
			<instance_name>mac_And_1Ux1U_1U_4_75</instance_name>
			<source_loc>13823</source_loc>
			<thread>compute_kernel</thread>
			<dissolved_to>mac_And_1Ux1U_1U_4_75</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13824</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13768</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Equal_32Ux32U_1U_4</module_name>
			<name>mac_Equal_32Ux32U_1U_4_70</name>
			<instance_name>mac_Equal_32Ux32U_1U_4_70</instance_name>
			<source_loc>13824</source_loc>
			<thread>compute_kernel</thread>
			<dissolved_to>mac_Equal_32Ux32U_1U_4_70</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13825</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13624</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_GreaterThan_32Sx14S_1U_4</module_name>
			<name>mac_GreaterThan_32Sx14S_1U_4_62</name>
			<instance_name>mac_GreaterThan_32Sx14S_1U_4_62</instance_name>
			<source_loc>13825</source_loc>
			<thread>compute_kernel</thread>
			<dissolved_to>mac_GreaterThan_32Sx14S_1U_4_62</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13826</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13735</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_GreaterThan_32Sx2S_1U_4</module_name>
			<name>mac_GreaterThan_32Sx2S_1U_4_60</name>
			<instance_name>mac_GreaterThan_32Sx2S_1U_4_60</instance_name>
			<source_loc>13826</source_loc>
			<thread>compute_kernel</thread>
			<dissolved_to>mac_GreaterThan_32Sx2S_1U_4_60</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13822</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13772</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_And_1Ux1U_1U_4</module_name>
			<name>mac_And_1Ux1U_1U_4_72</name>
			<instance_name>mac_And_1Ux1U_1U_4_72</instance_name>
			<source_loc>13822</source_loc>
			<thread>compute_kernel</thread>
			<dissolved_to>mac_And_1Ux1U_1U_4_72</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13827</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13668</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_GreaterThan_32Sx2S_1U_4</module_name>
			<name>mac_GreaterThan_32Sx2S_1U_4_83</name>
			<instance_name>mac_GreaterThan_32Sx2S_1U_4_83</instance_name>
			<source_loc>13827</source_loc>
			<thread>compute_kernel</thread>
			<dissolved_to>mac_GreaterThan_32Sx2S_1U_4_83</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13828</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13676</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_LessThan_17Sx32S_1U_4</module_name>
			<name>mac_LessThan_17Sx32S_1U_4_85</name>
			<instance_name>mac_LessThan_17Sx32S_1U_4_85</instance_name>
			<source_loc>13828</source_loc>
			<thread>compute_kernel</thread>
			<dissolved_to>mac_LessThan_17Sx32S_1U_4_85</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13829</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13600</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_LessThan_2Sx32S_1U_4</module_name>
			<name>mac_LessThan_2Sx32S_1U_4_58</name>
			<instance_name>mac_LessThan_2Sx32S_1U_4_58</instance_name>
			<source_loc>13829</source_loc>
			<thread>compute_kernel</thread>
			<dissolved_to>mac_LessThan_2Sx32S_1U_4_58</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13830</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13665</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_LessThan_32Ux32U_1U_4</module_name>
			<name>mac_LessThan_32Ux32U_1U_4_80</name>
			<instance_name>mac_LessThan_32Ux32U_1U_4_80</instance_name>
			<source_loc>13830</source_loc>
			<thread>compute_kernel</thread>
			<dissolved_to>mac_LessThan_32Ux32U_1U_4_80</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13831</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13612</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Mul_32Ux32U_32U_4</module_name>
			<name>mac_Mul_32Ux32U_32U_4_59</name>
			<instance_name>mac_Mul_32Ux32U_32U_4_59</instance_name>
			<source_loc>13831</source_loc>
			<thread>compute_kernel</thread>
			<dissolved_to>mac_Mul_32Ux32U_32U_4_59</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13821</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13778</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Add_32Ux32U_32U_4</module_name>
			<name>mac_Add_32Ux32U_32U_4_79</name>
			<instance_name>mac_Add_32Ux32U_32U_4_79</instance_name>
			<source_loc>13821</source_loc>
			<thread>compute_kernel</thread>
			<dissolved_to>mac_Add_32Ux32U_32U_4_79</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13834</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13651</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Mul_32Ux32U_32U_4</module_name>
			<name>mac_Mul_32Ux32U_32U_4_78</name>
			<instance_name>mac_Mul_32Ux32U_32U_4_78</instance_name>
			<source_loc>13834</source_loc>
			<thread>compute_kernel</thread>
			<dissolved_to>mac_Mul_32Ux32U_32U_4_78</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13835</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13748</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_N_MuxB_32_2_1_4</module_name>
			<name>mac_N_MuxB_32_2_1_4_63</name>
			<instance_name>mac_N_MuxB_32_2_1_4_63</instance_name>
			<source_loc>13835</source_loc>
			<thread>compute_kernel</thread>
			<dissolved_to>mac_N_MuxB_32_2_1_4_63</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13836</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13770</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_N_MuxB_32_2_1_4</module_name>
			<name>mac_N_MuxB_32_2_1_4_71</name>
			<instance_name>mac_N_MuxB_32_2_1_4_71</instance_name>
			<source_loc>13836</source_loc>
			<thread>compute_kernel</thread>
			<dissolved_to>mac_N_MuxB_32_2_1_4_71</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13820</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13758</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Add_32Ux2U_32U_4</module_name>
			<name>mac_Add_32Ux2U_32U_4_65</name>
			<instance_name>mac_Add_32Ux2U_32U_4_65</instance_name>
			<source_loc>13820</source_loc>
			<thread>compute_kernel</thread>
			<dissolved_to>mac_Add_32Ux2U_32U_4_65</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13837</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13650</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_N_MuxB_32_2_1_4</module_name>
			<name>mac_N_MuxB_32_2_1_4_77</name>
			<instance_name>mac_N_MuxB_32_2_1_4_77</instance_name>
			<source_loc>13837</source_loc>
			<thread>compute_kernel</thread>
			<dissolved_to>mac_N_MuxB_32_2_1_4_77</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13838</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13661</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_N_Mux_32_2_2_4</module_name>
			<name>mac_N_Mux_32_2_2_4_81</name>
			<instance_name>mac_N_Mux_32_2_2_4_81</instance_name>
			<source_loc>13838</source_loc>
			<thread>compute_kernel</thread>
			<dissolved_to>mac_N_Mux_32_2_2_4_81</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13839</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13660</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_N_Mux_32_2_2_4</module_name>
			<name>mac_N_Mux_32_2_2_4_82</name>
			<instance_name>mac_N_Mux_32_2_2_4_82</instance_name>
			<source_loc>13839</source_loc>
			<thread>compute_kernel</thread>
			<dissolved_to>mac_N_Mux_32_2_2_4_82</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13840</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13760</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Not_1U_1U_4</module_name>
			<name>mac_Not_1U_1U_4_66</name>
			<instance_name>mac_Not_1U_1U_4_66</instance_name>
			<source_loc>13840</source_loc>
			<thread>compute_kernel</thread>
			<dissolved_to>mac_Not_1U_1U_4_66</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13841</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13766</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Not_1U_1U_4</module_name>
			<name>mac_Not_1U_1U_4_69</name>
			<instance_name>mac_Not_1U_1U_4_69</instance_name>
			<source_loc>13841</source_loc>
			<thread>compute_kernel</thread>
			<dissolved_to>mac_Not_1U_1U_4_69</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13842</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13738</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Not_1U_1U_4</module_name>
			<name>mac_Not_1U_1U_4_74</name>
			<instance_name>mac_Not_1U_1U_4_74</instance_name>
			<source_loc>13842</source_loc>
			<thread>compute_kernel</thread>
			<dissolved_to>mac_Not_1U_1U_4_74</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13843</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13674</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Not_1U_1U_4</module_name>
			<name>mac_Not_1U_1U_4_84</name>
			<instance_name>mac_Not_1U_1U_4_84</instance_name>
			<source_loc>13843</source_loc>
			<thread>compute_kernel</thread>
			<dissolved_to>mac_Not_1U_1U_4_84</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13844</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13750</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Sub_32Sx13U_32S_4</module_name>
			<name>mac_Sub_32Sx13U_32S_4_64</name>
			<instance_name>mac_Sub_32Sx13U_32S_4_64</instance_name>
			<source_loc>13844</source_loc>
			<thread>compute_kernel</thread>
			<dissolved_to>mac_Sub_32Sx13U_32S_4_64</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12676</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12666</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_And_1Ux1U_1U_4</module_name>
			<name>mac_And_1Ux1U_1U_4_3</name>
			<instance_name>mac_And_1Ux1U_1U_4_3</instance_name>
			<source_loc>12676</source_loc>
			<thread>ready_arb</thread>
			<dissolved_to>mac_And_1Ux1U_1U_4_3</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13819</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13776</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Add_32Sx2U_32S_4</module_name>
			<name>mac_Add_32Sx2U_32S_4_76</name>
			<instance_name>mac_Add_32Sx2U_32S_4_76</instance_name>
			<source_loc>13819</source_loc>
			<thread>compute_kernel</thread>
			<dissolved_to>mac_Add_32Sx2U_32S_4_76</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12677</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12665</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Not_1U_1U_4</module_name>
			<name>mac_Not_1U_1U_4_2</name>
			<instance_name>mac_Not_1U_1U_4_2</instance_name>
			<source_loc>12677</source_loc>
			<thread>ready_arb</thread>
			<dissolved_to>mac_Not_1U_1U_4_2</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12678</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12668</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Or_1Ux1U_1U_4</module_name>
			<name>mac_Or_1Ux1U_1U_4_5</name>
			<instance_name>mac_Or_1Ux1U_1U_4_5</instance_name>
			<source_loc>12678</source_loc>
			<thread>ready_arb</thread>
			<dissolved_to>mac_Or_1Ux1U_1U_4_5</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12679</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12664</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Xor_1Ux1U_1U_4</module_name>
			<name>mac_Xor_1Ux1U_1U_4_1</name>
			<instance_name>mac_Xor_1Ux1U_1U_4_1</instance_name>
			<source_loc>12679</source_loc>
			<thread>ready_arb</thread>
			<dissolved_to>mac_Xor_1Ux1U_1U_4_1</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12680</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12667</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Xor_1Ux1U_1U_4</module_name>
			<name>mac_Xor_1Ux1U_1U_4_4</name>
			<instance_name>mac_Xor_1Ux1U_1U_4_4</instance_name>
			<source_loc>12680</source_loc>
			<thread>ready_arb</thread>
			<dissolved_to>mac_Xor_1Ux1U_1U_4_4</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13818</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13723</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Add_16Ux1U_16U_4</module_name>
			<name>mac_Add_16Ux1U_16U_4_61</name>
			<instance_name>mac_Add_16Ux1U_16U_4_61</instance_name>
			<source_loc>13818</source_loc>
			<thread>compute_kernel</thread>
			<dissolved_to>mac_Add_16Ux1U_16U_4_61</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12764</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12724</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_And_1Ux1U_1U_4</module_name>
			<name>mac_And_1Ux1U_1U_4_9</name>
			<instance_name>mac_And_1Ux1U_1U_4_9</instance_name>
			<source_loc>12764</source_loc>
			<thread>back_method_0</thread>
			<dissolved_to>mac_And_1Ux1U_1U_4_9</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13817</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13743</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Add_13Sx1U_13S_4</module_name>
			<name>mac_Add_13Sx1U_13S_4_73</name>
			<instance_name>mac_Add_13Sx1U_13S_4_73</instance_name>
			<source_loc>13817</source_loc>
			<thread>compute_kernel</thread>
			<dissolved_to>mac_Add_13Sx1U_13S_4_73</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12765</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12736</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_N_MuxB_32_2_1_4</module_name>
			<name>mac_N_MuxB_32_2_1_4_11</name>
			<instance_name>mac_N_MuxB_32_2_1_4_11</instance_name>
			<source_loc>12765</source_loc>
			<thread>back_method_0</thread>
			<dissolved_to>mac_N_MuxB_32_2_1_4_11</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13816</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13764</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Add_13Sx1U_13S_4</module_name>
			<name>mac_Add_13Sx1U_13S_4_68</name>
			<instance_name>mac_Add_13Sx1U_13S_4_68</instance_name>
			<source_loc>13816</source_loc>
			<thread>compute_kernel</thread>
			<dissolved_to>mac_Add_13Sx1U_13S_4_68</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12766</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12734</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_N_Muxb_1_2_4_4</module_name>
			<name>mac_N_Muxb_1_2_4_4_10</name>
			<instance_name>mac_N_Muxb_1_2_4_4_10</instance_name>
			<source_loc>12766</source_loc>
			<thread>back_method_0</thread>
			<dissolved_to>mac_N_Muxb_1_2_4_4_10</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12767</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12730</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Not_1U_1U_4</module_name>
			<name>mac_Not_1U_1U_4_6</name>
			<instance_name>mac_Not_1U_1U_4_6</instance_name>
			<source_loc>12767</source_loc>
			<thread>back_method_0</thread>
			<dissolved_to>mac_Not_1U_1U_4_6</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12768</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12733</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Not_1U_1U_4</module_name>
			<name>mac_Not_1U_1U_4_7</name>
			<instance_name>mac_Not_1U_1U_4_7</instance_name>
			<source_loc>12768</source_loc>
			<thread>back_method_0</thread>
			<dissolved_to>mac_Not_1U_1U_4_7</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12769</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12731</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Or_1Ux1U_1U_4</module_name>
			<name>mac_Or_1Ux1U_1U_4_8</name>
			<instance_name>mac_Or_1Ux1U_1U_4_8</instance_name>
			<source_loc>12769</source_loc>
			<thread>back_method_0</thread>
			<dissolved_to>mac_Or_1Ux1U_1U_4_8</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12785</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12779</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_And_1Ux1U_1U_4</module_name>
			<name>mac_And_1Ux1U_1U_4_13</name>
			<instance_name>mac_And_1Ux1U_1U_4_13</instance_name>
			<source_loc>12785</source_loc>
			<thread>process_0</thread>
			<dissolved_to>mac_And_1Ux1U_1U_4_13</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12786</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12780</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_And_1Ux1U_1U_4</module_name>
			<name>mac_And_1Ux1U_1U_4_14</name>
			<instance_name>mac_And_1Ux1U_1U_4_14</instance_name>
			<source_loc>12786</source_loc>
			<thread>process_0</thread>
			<dissolved_to>mac_And_1Ux1U_1U_4_14</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12787</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12778</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Not_1U_1U_4</module_name>
			<name>mac_Not_1U_1U_4_12</name>
			<instance_name>mac_Not_1U_1U_4_12</instance_name>
			<source_loc>12787</source_loc>
			<thread>process_0</thread>
			<dissolved_to>mac_Not_1U_1U_4_12</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12788</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12781</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Or_1Ux1U_1U_4</module_name>
			<name>mac_Or_1Ux1U_1U_4_15</name>
			<instance_name>mac_Or_1Ux1U_1U_4_15</instance_name>
			<source_loc>12788</source_loc>
			<thread>process_0</thread>
			<dissolved_to>mac_Or_1Ux1U_1U_4_15</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13033</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13005</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Add_16Ux1U_16U_4</module_name>
			<name>mac_Add_16Ux1U_16U_4_18</name>
			<instance_name>mac_Add_16Ux1U_16U_4_18</instance_name>
			<source_loc>13033</source_loc>
			<thread>load_input</thread>
			<dissolved_to>mac_Add_16Ux1U_16U_4_18</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13034</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13000</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Add_16Ux1U_16U_4</module_name>
			<name>mac_Add_16Ux1U_16U_4_24</name>
			<instance_name>mac_Add_16Ux1U_16U_4_24</instance_name>
			<source_loc>13034</source_loc>
			<thread>load_input</thread>
			<dissolved_to>mac_Add_16Ux1U_16U_4_24</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13035</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13009</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Add_32Ux32U_32U_4</module_name>
			<name>mac_Add_32Ux32U_32U_4_23</name>
			<instance_name>mac_Add_32Ux32U_32U_4_23</instance_name>
			<source_loc>13035</source_loc>
			<thread>load_input</thread>
			<dissolved_to>mac_Add_32Ux32U_32U_4_23</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13036</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12905</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_GreaterThan_32Sx14S_1U_4</module_name>
			<name>mac_GreaterThan_32Sx14S_1U_4_20</name>
			<instance_name>mac_GreaterThan_32Sx14S_1U_4_20</instance_name>
			<source_loc>13036</source_loc>
			<thread>load_input</thread>
			<dissolved_to>mac_GreaterThan_32Sx14S_1U_4_20</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13037</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13020</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_GreaterThan_32Sx2S_1U_4</module_name>
			<name>mac_GreaterThan_32Sx2S_1U_4_19</name>
			<instance_name>mac_GreaterThan_32Sx2S_1U_4_19</instance_name>
			<source_loc>13037</source_loc>
			<thread>load_input</thread>
			<dissolved_to>mac_GreaterThan_32Sx2S_1U_4_19</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13038</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12945</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_GreaterThan_32Sx2S_1U_4</module_name>
			<name>mac_GreaterThan_32Sx2S_1U_4_29</name>
			<instance_name>mac_GreaterThan_32Sx2S_1U_4_29</instance_name>
			<source_loc>13038</source_loc>
			<thread>load_input</thread>
			<dissolved_to>mac_GreaterThan_32Sx2S_1U_4_29</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13039</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12937</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_LessThan_16Ux32U_1U_4</module_name>
			<name>mac_LessThan_16Ux32U_1U_4_28</name>
			<instance_name>mac_LessThan_16Ux32U_1U_4_28</instance_name>
			<source_loc>13039</source_loc>
			<thread>load_input</thread>
			<dissolved_to>mac_LessThan_16Ux32U_1U_4_28</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13040</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12948</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_LessThan_17Sx32S_1U_4</module_name>
			<name>mac_LessThan_17Sx32S_1U_4_31</name>
			<instance_name>mac_LessThan_17Sx32S_1U_4_31</instance_name>
			<source_loc>13040</source_loc>
			<thread>load_input</thread>
			<dissolved_to>mac_LessThan_17Sx32S_1U_4_31</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13041</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12888</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_LessThan_2Sx32S_1U_4</module_name>
			<name>mac_LessThan_2Sx32S_1U_4_16</name>
			<instance_name>mac_LessThan_2Sx32S_1U_4_16</instance_name>
			<source_loc>13041</source_loc>
			<thread>load_input</thread>
			<dissolved_to>mac_LessThan_2Sx32S_1U_4_16</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13042</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13017</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Mul_32Ux32U_32U_4</module_name>
			<name>mac_Mul_32Ux32U_32U_4_17</name>
			<instance_name>mac_Mul_32Ux32U_32U_4_17</instance_name>
			<source_loc>13042</source_loc>
			<thread>load_input</thread>
			<dissolved_to>mac_Mul_32Ux32U_32U_4_17</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13815</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13762</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Add_13Sx1U_13S_4</module_name>
			<name>mac_Add_13Sx1U_13S_4_67</name>
			<instance_name>mac_Add_13Sx1U_13S_4_67</instance_name>
			<source_loc>13815</source_loc>
			<thread>compute_kernel</thread>
			<dissolved_to>mac_Add_13Sx1U_13S_4_67</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13043</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12994</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_N_MuxB_32_2_1_4</module_name>
			<name>mac_N_MuxB_32_2_1_4_21</name>
			<instance_name>mac_N_MuxB_32_2_1_4_21</instance_name>
			<source_loc>13043</source_loc>
			<thread>load_input</thread>
			<dissolved_to>mac_N_MuxB_32_2_1_4_21</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13044</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13002</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_N_MuxB_32_2_1_4</module_name>
			<name>mac_N_MuxB_32_2_1_4_25</name>
			<instance_name>mac_N_MuxB_32_2_1_4_25</instance_name>
			<source_loc>13044</source_loc>
			<thread>load_input</thread>
			<dissolved_to>mac_N_MuxB_32_2_1_4_25</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13045</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12927</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Not_1U_1U_4</module_name>
			<name>mac_Not_1U_1U_4_26</name>
			<instance_name>mac_Not_1U_1U_4_26</instance_name>
			<source_loc>13045</source_loc>
			<thread>load_input</thread>
			<dissolved_to>mac_Not_1U_1U_4_26</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13046</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12933</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Not_1U_1U_4</module_name>
			<name>mac_Not_1U_1U_4_27</name>
			<instance_name>mac_Not_1U_1U_4_27</instance_name>
			<source_loc>13046</source_loc>
			<thread>load_input</thread>
			<dissolved_to>mac_Not_1U_1U_4_27</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13047</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12943</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Not_1U_1U_4</module_name>
			<name>mac_Not_1U_1U_4_30</name>
			<instance_name>mac_Not_1U_1U_4_30</instance_name>
			<source_loc>13047</source_loc>
			<thread>load_input</thread>
			<dissolved_to>mac_Not_1U_1U_4_30</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13048</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13018</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Sub_32Sx13U_32S_4</module_name>
			<name>mac_Sub_32Sx13U_32S_4_22</name>
			<instance_name>mac_Sub_32Sx13U_32S_4_22</instance_name>
			<source_loc>13048</source_loc>
			<thread>load_input</thread>
			<dissolved_to>mac_Sub_32Sx13U_32S_4_22</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13097</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13087</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_And_1Ux1U_1U_4</module_name>
			<name>mac_And_1Ux1U_1U_4_34</name>
			<instance_name>mac_And_1Ux1U_1U_4_34</instance_name>
			<source_loc>13097</source_loc>
			<thread>valid_arb</thread>
			<dissolved_to>mac_And_1Ux1U_1U_4_34</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13098</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13086</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Not_1U_1U_4</module_name>
			<name>mac_Not_1U_1U_4_33</name>
			<instance_name>mac_Not_1U_1U_4_33</instance_name>
			<source_loc>13098</source_loc>
			<thread>valid_arb</thread>
			<dissolved_to>mac_Not_1U_1U_4_33</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13099</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13089</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Or_1Ux1U_1U_4</module_name>
			<name>mac_Or_1Ux1U_1U_4_36</name>
			<instance_name>mac_Or_1Ux1U_1U_4_36</instance_name>
			<source_loc>13099</source_loc>
			<thread>valid_arb</thread>
			<dissolved_to>mac_Or_1Ux1U_1U_4_36</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13100</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13085</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Xor_1Ux1U_1U_4</module_name>
			<name>mac_Xor_1Ux1U_1U_4_32</name>
			<instance_name>mac_Xor_1Ux1U_1U_4_32</instance_name>
			<source_loc>13100</source_loc>
			<thread>valid_arb</thread>
			<dissolved_to>mac_Xor_1Ux1U_1U_4_32</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13101</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13088</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Xor_1Ux1U_1U_4</module_name>
			<name>mac_Xor_1Ux1U_1U_4_35</name>
			<instance_name>mac_Xor_1Ux1U_1U_4_35</instance_name>
			<source_loc>13101</source_loc>
			<thread>valid_arb</thread>
			<dissolved_to>mac_Xor_1Ux1U_1U_4_35</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13145</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13127</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_N_Muxb_1_2_4_4</module_name>
			<name>mac_N_Muxb_1_2_4_4_38</name>
			<instance_name>mac_N_Muxb_1_2_4_4_38</instance_name>
			<source_loc>13145</source_loc>
			<thread>back_method_1</thread>
			<dissolved_to>mac_N_Muxb_1_2_4_4_38</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13146</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13126</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Not_1U_1U_4</module_name>
			<name>mac_Not_1U_1U_4_37</name>
			<instance_name>mac_Not_1U_1U_4_37</instance_name>
			<source_loc>13146</source_loc>
			<thread>back_method_1</thread>
			<dissolved_to>mac_Not_1U_1U_4_37</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13158</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13153</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Not_1U_1U_4</module_name>
			<name>mac_Not_1U_1U_4_39</name>
			<instance_name>mac_Not_1U_1U_4_39</instance_name>
			<source_loc>13158</source_loc>
			<thread>process_1</thread>
			<dissolved_to>mac_Not_1U_1U_4_39</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13159</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13154</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Or_1Ux1U_1U_4</module_name>
			<name>mac_Or_1Ux1U_1U_4_40</name>
			<instance_name>mac_Or_1Ux1U_1U_4_40</instance_name>
			<source_loc>13159</source_loc>
			<thread>process_1</thread>
			<dissolved_to>mac_Or_1Ux1U_1U_4_40</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13416</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13373</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Add_16Ux1U_16U_4</module_name>
			<name>mac_Add_16Ux1U_16U_4_44</name>
			<instance_name>mac_Add_16Ux1U_16U_4_44</instance_name>
			<source_loc>13416</source_loc>
			<thread>store_output</thread>
			<dissolved_to>mac_Add_16Ux1U_16U_4_44</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13417</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13404</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Add_16Ux1U_16U_4</module_name>
			<name>mac_Add_16Ux1U_16U_4_52</name>
			<instance_name>mac_Add_16Ux1U_16U_4_52</instance_name>
			<source_loc>13417</source_loc>
			<thread>store_output</thread>
			<dissolved_to>mac_Add_16Ux1U_16U_4_52</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13418</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13385</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Add_32Ux32U_32U_4</module_name>
			<name>mac_Add_32Ux32U_32U_4_50</name>
			<instance_name>mac_Add_32Ux32U_32U_4_50</instance_name>
			<source_loc>13418</source_loc>
			<thread>store_output</thread>
			<dissolved_to>mac_Add_32Ux32U_32U_4_50</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13419</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13390</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_GreaterThan_32Sx2S_1U_4</module_name>
			<name>mac_GreaterThan_32Sx2S_1U_4_45</name>
			<instance_name>mac_GreaterThan_32Sx2S_1U_4_45</instance_name>
			<source_loc>13419</source_loc>
			<thread>store_output</thread>
			<dissolved_to>mac_GreaterThan_32Sx2S_1U_4_45</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13420</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13317</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_GreaterThan_32Sx2S_1U_4</module_name>
			<name>mac_GreaterThan_32Sx2S_1U_4_56</name>
			<instance_name>mac_GreaterThan_32Sx2S_1U_4_56</instance_name>
			<source_loc>13420</source_loc>
			<thread>store_output</thread>
			<dissolved_to>mac_GreaterThan_32Sx2S_1U_4_56</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13421</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13283</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_GreaterThan_32Sx8S_1U_4</module_name>
			<name>mac_GreaterThan_32Sx8S_1U_4_46</name>
			<instance_name>mac_GreaterThan_32Sx8S_1U_4_46</instance_name>
			<source_loc>13421</source_loc>
			<thread>store_output</thread>
			<dissolved_to>mac_GreaterThan_32Sx8S_1U_4_46</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13422</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13313</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_LessThan_16Ux32U_1U_4</module_name>
			<name>mac_LessThan_16Ux32U_1U_4_54</name>
			<instance_name>mac_LessThan_16Ux32U_1U_4_54</instance_name>
			<source_loc>13422</source_loc>
			<thread>store_output</thread>
			<dissolved_to>mac_LessThan_16Ux32U_1U_4_54</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13423</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13320</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_LessThan_17Sx32S_1U_4</module_name>
			<name>mac_LessThan_17Sx32S_1U_4_57</name>
			<instance_name>mac_LessThan_17Sx32S_1U_4_57</instance_name>
			<source_loc>13423</source_loc>
			<thread>store_output</thread>
			<dissolved_to>mac_LessThan_17Sx32S_1U_4_57</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13424</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13261</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_LessThan_2Sx32S_1U_4</module_name>
			<name>mac_LessThan_2Sx32S_1U_4_43</name>
			<instance_name>mac_LessThan_2Sx32S_1U_4_43</instance_name>
			<source_loc>13424</source_loc>
			<thread>store_output</thread>
			<dissolved_to>mac_LessThan_2Sx32S_1U_4_43</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13425</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13258</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Mul_32Ux32U_32U_4</module_name>
			<name>mac_Mul_32Ux32U_32U_4_41</name>
			<instance_name>mac_Mul_32Ux32U_32U_4_41</instance_name>
			<source_loc>13425</source_loc>
			<thread>store_output</thread>
			<dissolved_to>mac_Mul_32Ux32U_32U_4_41</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13426</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13383</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Mul_32Ux32U_32U_4</module_name>
			<name>mac_Mul_32Ux32U_32U_4_42</name>
			<instance_name>mac_Mul_32Ux32U_32U_4_42</instance_name>
			<source_loc>13426</source_loc>
			<thread>store_output</thread>
			<dissolved_to>mac_Mul_32Ux32U_32U_4_42</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13427</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13406</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_N_MuxB_32_2_1_4</module_name>
			<name>mac_N_MuxB_32_2_1_4_53</name>
			<instance_name>mac_N_MuxB_32_2_1_4_53</instance_name>
			<source_loc>13427</source_loc>
			<thread>store_output</thread>
			<dissolved_to>mac_N_MuxB_32_2_1_4_53</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13428</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13396</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_N_Mux_32_2_3_4</module_name>
			<name>mac_N_Mux_32_2_3_4_47</name>
			<instance_name>mac_N_Mux_32_2_3_4_47</instance_name>
			<source_loc>13428</source_loc>
			<thread>store_output</thread>
			<dissolved_to>mac_N_Mux_32_2_3_4_47</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13429</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13377</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Not_1U_1U_4</module_name>
			<name>mac_Not_1U_1U_4_49</name>
			<instance_name>mac_Not_1U_1U_4_49</instance_name>
			<source_loc>13429</source_loc>
			<thread>store_output</thread>
			<dissolved_to>mac_Not_1U_1U_4_49</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13430</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13400</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Not_1U_1U_4</module_name>
			<name>mac_Not_1U_1U_4_51</name>
			<instance_name>mac_Not_1U_1U_4_51</instance_name>
			<source_loc>13430</source_loc>
			<thread>store_output</thread>
			<dissolved_to>mac_Not_1U_1U_4_51</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13431</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13309</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Not_1U_1U_4</module_name>
			<name>mac_Not_1U_1U_4_55</name>
			<instance_name>mac_Not_1U_1U_4_55</instance_name>
			<source_loc>13431</source_loc>
			<thread>store_output</thread>
			<dissolved_to>mac_Not_1U_1U_4_55</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13432</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13388</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Sub_32Sx7U_32S_4</module_name>
			<name>mac_Sub_32Sx7U_32S_4_48</name>
			<instance_name>mac_Sub_32Sx7U_32S_4_48</instance_name>
			<source_loc>13432</source_loc>
			<thread>store_output</thread>
			<dissolved_to>mac_Sub_32Sx7U_32S_4_48</dissolved_to>
		</module_inst>
	</netlist>
	<phase_complete>rtl</phase_complete>
	<phase_summary>
		<phase_complete>rtl</phase_complete>
		<summary>Synthesis complete: 0 errors, 2 warnings, area=4959, bits=1311</summary>
	</phase_summary>
	<message_counts>
		<message_count>
			<code_num>90177</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>90549</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>251</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>260</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>491</code_num>
			<count>18</count>
		</message_count>
		<message_count>
			<code_num>860</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1037</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1277</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1437</code_num>
			<count>8</count>
		</message_count>
		<message_count>
			<code_num>1446</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1483</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1727</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1763</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1992</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>2776</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>3065</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>116</code_num>
			<count>16</count>
		</message_count>
		<message_count>
			<code_num>148</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>182</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>195</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>261</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>288</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>289</code_num>
			<count>25</count>
		</message_count>
		<message_count>
			<code_num>304</code_num>
			<count>36</count>
		</message_count>
		<message_count>
			<code_num>305</code_num>
			<count>129</count>
		</message_count>
		<message_count>
			<code_num>306</code_num>
			<count>129</count>
		</message_count>
		<message_count>
			<code_num>356</code_num>
			<count>10</count>
		</message_count>
		<message_count>
			<code_num>402</code_num>
			<count>86</count>
		</message_count>
		<message_count>
			<code_num>403</code_num>
			<count>11</count>
		</message_count>
		<message_count>
			<code_num>404</code_num>
			<count>11</count>
		</message_count>
		<message_count>
			<code_num>405</code_num>
			<count>11</count>
		</message_count>
		<message_count>
			<code_num>481</code_num>
			<count>110</count>
		</message_count>
		<message_count>
			<code_num>802</code_num>
			<count>10</count>
		</message_count>
		<message_count>
			<code_num>803</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>805</code_num>
			<count>44</count>
		</message_count>
		<message_count>
			<code_num>808</code_num>
			<count>11</count>
		</message_count>
		<message_count>
			<code_num>809</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>810</code_num>
			<count>16</count>
		</message_count>
		<message_count>
			<code_num>811</code_num>
			<count>11</count>
		</message_count>
		<message_count>
			<code_num>813</code_num>
			<count>5</count>
		</message_count>
		<message_count>
			<code_num>907</code_num>
			<count>185</count>
		</message_count>
		<message_count>
			<code_num>967</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>968</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>969</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>970</code_num>
			<count>10</count>
		</message_count>
		<message_count>
			<code_num>971</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1006</code_num>
			<count>10</count>
		</message_count>
		<message_count>
			<code_num>1158</code_num>
			<count>10</count>
		</message_count>
		<message_count>
			<code_num>1159</code_num>
			<count>10</count>
		</message_count>
		<message_count>
			<code_num>1167</code_num>
			<count>12</count>
		</message_count>
		<message_count>
			<code_num>1168</code_num>
			<count>12</count>
		</message_count>
		<message_count>
			<code_num>1170</code_num>
			<count>10</count>
		</message_count>
		<message_count>
			<code_num>1171</code_num>
			<count>10</count>
		</message_count>
		<message_count>
			<code_num>1218</code_num>
			<count>10</count>
		</message_count>
		<message_count>
			<code_num>1219</code_num>
			<count>9</count>
		</message_count>
		<message_count>
			<code_num>1220</code_num>
			<count>64</count>
		</message_count>
		<message_count>
			<code_num>1230</code_num>
			<count>10</count>
		</message_count>
		<message_count>
			<code_num>1279</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1351</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1352</code_num>
			<count>10</count>
		</message_count>
		<message_count>
			<code_num>1425</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1429</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1434</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1442</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1463</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1472</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1677</code_num>
			<count>30</count>
		</message_count>
		<message_count>
			<code_num>1702</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1703</code_num>
			<count>32</count>
		</message_count>
		<message_count>
			<code_num>1766</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1767</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1768</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2077</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>2078</code_num>
			<count>152</count>
		</message_count>
		<message_count>
			<code_num>2080</code_num>
			<count>60</count>
		</message_count>
		<message_count>
			<code_num>2098</code_num>
			<count>10</count>
		</message_count>
		<message_count>
			<code_num>2361</code_num>
			<count>10</count>
		</message_count>
		<message_count>
			<code_num>2604</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2723</code_num>
			<count>36</count>
		</message_count>
		<message_count>
			<code_num>2813</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>2831</code_num>
			<count>13</count>
		</message_count>
		<message_count>
			<code_num>2835</code_num>
			<count>12</count>
		</message_count>
		<message_count>
			<code_num>2917</code_num>
			<count>10</count>
		</message_count>
		<message_count>
			<code_num>2918</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2923</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>2924</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>2935</code_num>
			<count>20</count>
		</message_count>
		<message_count>
			<code_num>2940</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2941</code_num>
			<count>7</count>
		</message_count>
		<message_count>
			<code_num>2948</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2949</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>3257</code_num>
			<count>10</count>
		</message_count>
	</message_counts>
	<end_time>Sun Mar 28 16:23:11 2021</end_time>
	<timers>
		<phase>
			<name>front_end</name>
			<real_time>97</real_time>
			<cpu_time>1</cpu_time>
		</phase>
		<phase>
			<name>normalization</name>
			<real_time>3</real_time>
			<cpu_time>3</cpu_time>
		</phase>
		<phase>
			<name>part_characterization</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>pattern_matching</name>
			<real_time>65</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>scheduling</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>allocation</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>pre_allocation</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>post_allocation</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>cleanup</name>
			<real_time>25</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>emit</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>cynth</name>
			<real_time>207</real_time>
			<cpu_time>6</cpu_time>
		</phase>
		<phase>
			<name>total</name>
			<real_time>207</real_time>
			<cpu_time>6</cpu_time>
		</phase>
	</timers>
	<footprint>741692</footprint>
	<subprocess_footprint>0</subprocess_footprint>
	<exit_status>0</exit_status>
</tool_log>
