/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* adc */
#define adc_cy_psoc4_sar__CLOCK_DIV_ID 0x00000040u
#define adc_cy_psoc4_sar__SAR_ANA_TRIM CYREG_SAR_ANA_TRIM
#define adc_cy_psoc4_sar__SAR_AVG_STAT CYREG_SAR_AVG_STAT
#define adc_cy_psoc4_sar__SAR_CHAN_CONFIG00 CYREG_SAR_CHAN_CONFIG0
#define adc_cy_psoc4_sar__SAR_CHAN_CONFIG01 CYREG_SAR_CHAN_CONFIG1
#define adc_cy_psoc4_sar__SAR_CHAN_CONFIG02 CYREG_SAR_CHAN_CONFIG2
#define adc_cy_psoc4_sar__SAR_CHAN_CONFIG03 CYREG_SAR_CHAN_CONFIG3
#define adc_cy_psoc4_sar__SAR_CHAN_CONFIG04 CYREG_SAR_CHAN_CONFIG4
#define adc_cy_psoc4_sar__SAR_CHAN_CONFIG05 CYREG_SAR_CHAN_CONFIG5
#define adc_cy_psoc4_sar__SAR_CHAN_CONFIG06 CYREG_SAR_CHAN_CONFIG6
#define adc_cy_psoc4_sar__SAR_CHAN_CONFIG07 CYREG_SAR_CHAN_CONFIG7
#define adc_cy_psoc4_sar__SAR_CHAN_CONFIG08 CYREG_SAR_CHAN_CONFIG8
#define adc_cy_psoc4_sar__SAR_CHAN_CONFIG09 CYREG_SAR_CHAN_CONFIG9
#define adc_cy_psoc4_sar__SAR_CHAN_CONFIG10 CYREG_SAR_CHAN_CONFIG10
#define adc_cy_psoc4_sar__SAR_CHAN_CONFIG11 CYREG_SAR_CHAN_CONFIG11
#define adc_cy_psoc4_sar__SAR_CHAN_CONFIG12 CYREG_SAR_CHAN_CONFIG12
#define adc_cy_psoc4_sar__SAR_CHAN_CONFIG13 CYREG_SAR_CHAN_CONFIG13
#define adc_cy_psoc4_sar__SAR_CHAN_CONFIG14 CYREG_SAR_CHAN_CONFIG14
#define adc_cy_psoc4_sar__SAR_CHAN_CONFIG15 CYREG_SAR_CHAN_CONFIG15
#define adc_cy_psoc4_sar__SAR_CHAN_EN CYREG_SAR_CHAN_EN
#define adc_cy_psoc4_sar__SAR_CHAN_RESULT_VALID CYREG_SAR_CHAN_RESULT_VALID
#define adc_cy_psoc4_sar__SAR_CHAN_RESULT00 CYREG_SAR_CHAN_RESULT0
#define adc_cy_psoc4_sar__SAR_CHAN_RESULT01 CYREG_SAR_CHAN_RESULT1
#define adc_cy_psoc4_sar__SAR_CHAN_RESULT02 CYREG_SAR_CHAN_RESULT2
#define adc_cy_psoc4_sar__SAR_CHAN_RESULT03 CYREG_SAR_CHAN_RESULT3
#define adc_cy_psoc4_sar__SAR_CHAN_RESULT04 CYREG_SAR_CHAN_RESULT4
#define adc_cy_psoc4_sar__SAR_CHAN_RESULT05 CYREG_SAR_CHAN_RESULT5
#define adc_cy_psoc4_sar__SAR_CHAN_RESULT06 CYREG_SAR_CHAN_RESULT6
#define adc_cy_psoc4_sar__SAR_CHAN_RESULT07 CYREG_SAR_CHAN_RESULT7
#define adc_cy_psoc4_sar__SAR_CHAN_RESULT08 CYREG_SAR_CHAN_RESULT8
#define adc_cy_psoc4_sar__SAR_CHAN_RESULT09 CYREG_SAR_CHAN_RESULT9
#define adc_cy_psoc4_sar__SAR_CHAN_RESULT10 CYREG_SAR_CHAN_RESULT10
#define adc_cy_psoc4_sar__SAR_CHAN_RESULT11 CYREG_SAR_CHAN_RESULT11
#define adc_cy_psoc4_sar__SAR_CHAN_RESULT12 CYREG_SAR_CHAN_RESULT12
#define adc_cy_psoc4_sar__SAR_CHAN_RESULT13 CYREG_SAR_CHAN_RESULT13
#define adc_cy_psoc4_sar__SAR_CHAN_RESULT14 CYREG_SAR_CHAN_RESULT14
#define adc_cy_psoc4_sar__SAR_CHAN_RESULT15 CYREG_SAR_CHAN_RESULT15
#define adc_cy_psoc4_sar__SAR_CHAN_WORK_VALID CYREG_SAR_CHAN_WORK_VALID
#define adc_cy_psoc4_sar__SAR_CHAN_WORK00 CYREG_SAR_CHAN_WORK0
#define adc_cy_psoc4_sar__SAR_CHAN_WORK01 CYREG_SAR_CHAN_WORK1
#define adc_cy_psoc4_sar__SAR_CHAN_WORK02 CYREG_SAR_CHAN_WORK2
#define adc_cy_psoc4_sar__SAR_CHAN_WORK03 CYREG_SAR_CHAN_WORK3
#define adc_cy_psoc4_sar__SAR_CHAN_WORK04 CYREG_SAR_CHAN_WORK4
#define adc_cy_psoc4_sar__SAR_CHAN_WORK05 CYREG_SAR_CHAN_WORK5
#define adc_cy_psoc4_sar__SAR_CHAN_WORK06 CYREG_SAR_CHAN_WORK6
#define adc_cy_psoc4_sar__SAR_CHAN_WORK07 CYREG_SAR_CHAN_WORK7
#define adc_cy_psoc4_sar__SAR_CHAN_WORK08 CYREG_SAR_CHAN_WORK8
#define adc_cy_psoc4_sar__SAR_CHAN_WORK09 CYREG_SAR_CHAN_WORK9
#define adc_cy_psoc4_sar__SAR_CHAN_WORK10 CYREG_SAR_CHAN_WORK10
#define adc_cy_psoc4_sar__SAR_CHAN_WORK11 CYREG_SAR_CHAN_WORK11
#define adc_cy_psoc4_sar__SAR_CHAN_WORK12 CYREG_SAR_CHAN_WORK12
#define adc_cy_psoc4_sar__SAR_CHAN_WORK13 CYREG_SAR_CHAN_WORK13
#define adc_cy_psoc4_sar__SAR_CHAN_WORK14 CYREG_SAR_CHAN_WORK14
#define adc_cy_psoc4_sar__SAR_CHAN_WORK15 CYREG_SAR_CHAN_WORK15
#define adc_cy_psoc4_sar__SAR_CTRL CYREG_SAR_CTRL
#define adc_cy_psoc4_sar__SAR_DFT_CTRL CYREG_SAR_DFT_CTRL
#define adc_cy_psoc4_sar__SAR_INTR CYREG_SAR_INTR
#define adc_cy_psoc4_sar__SAR_INTR_CAUSE CYREG_SAR_INTR_CAUSE
#define adc_cy_psoc4_sar__SAR_INTR_MASK CYREG_SAR_INTR_MASK
#define adc_cy_psoc4_sar__SAR_INTR_MASKED CYREG_SAR_INTR_MASKED
#define adc_cy_psoc4_sar__SAR_INTR_SET CYREG_SAR_INTR_SET
#define adc_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR0 CYREG_SAR_MUX_SWITCH_CLEAR0
#define adc_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR1 CYREG_SAR_MUX_SWITCH_CLEAR1
#define adc_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL CYREG_SAR_MUX_SWITCH_HW_CTRL
#define adc_cy_psoc4_sar__SAR_MUX_SWITCH_STATUS CYREG_SAR_MUX_SWITCH_STATUS
#define adc_cy_psoc4_sar__SAR_MUX_SWITCH0 CYREG_SAR_MUX_SWITCH0
#define adc_cy_psoc4_sar__SAR_MUX_SWITCH1 CYREG_SAR_MUX_SWITCH1
#define adc_cy_psoc4_sar__SAR_NUMBER 0u
#define adc_cy_psoc4_sar__SAR_PUMP_CTRL CYREG_SAR_PUMP_CTRL
#define adc_cy_psoc4_sar__SAR_RANGE_COND CYREG_SAR_RANGE_COND
#define adc_cy_psoc4_sar__SAR_RANGE_INTR CYREG_SAR_RANGE_INTR
#define adc_cy_psoc4_sar__SAR_RANGE_INTR_MASK CYREG_SAR_RANGE_INTR_MASK
#define adc_cy_psoc4_sar__SAR_RANGE_INTR_MASKED CYREG_SAR_RANGE_INTR_MASKED
#define adc_cy_psoc4_sar__SAR_RANGE_INTR_SET CYREG_SAR_RANGE_INTR_SET
#define adc_cy_psoc4_sar__SAR_RANGE_THRES CYREG_SAR_RANGE_THRES
#define adc_cy_psoc4_sar__SAR_SAMPLE_CTRL CYREG_SAR_SAMPLE_CTRL
#define adc_cy_psoc4_sar__SAR_SAMPLE_TIME01 CYREG_SAR_SAMPLE_TIME01
#define adc_cy_psoc4_sar__SAR_SAMPLE_TIME23 CYREG_SAR_SAMPLE_TIME23
#define adc_cy_psoc4_sar__SAR_SATURATE_INTR CYREG_SAR_SATURATE_INTR
#define adc_cy_psoc4_sar__SAR_SATURATE_INTR_MASK CYREG_SAR_SATURATE_INTR_MASK
#define adc_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED CYREG_SAR_SATURATE_INTR_MASKED
#define adc_cy_psoc4_sar__SAR_SATURATE_INTR_SET CYREG_SAR_SATURATE_INTR_SET
#define adc_cy_psoc4_sar__SAR_START_CTRL CYREG_SAR_START_CTRL
#define adc_cy_psoc4_sar__SAR_STATUS CYREG_SAR_STATUS
#define adc_cy_psoc4_sar__SAR_WOUNDING CYREG_SAR_WOUNDING
#define adc_cy_psoc4_sarmux_8__CH_0_PIN 0
#define adc_cy_psoc4_sarmux_8__CH_0_PORT 0
#define adc_cy_psoc4_sarmux_8__CH_1_PIN 1
#define adc_cy_psoc4_sarmux_8__CH_1_PORT 0
#define adc_cy_psoc4_sarmux_8__CH_2_PIN 2
#define adc_cy_psoc4_sarmux_8__CH_2_PORT 0
#define adc_cy_psoc4_sarmux_8__CH_3_PIN 3
#define adc_cy_psoc4_sarmux_8__CH_3_PORT 0
#define adc_cy_psoc4_sarmux_8__CH_4_PIN 4
#define adc_cy_psoc4_sarmux_8__CH_4_PORT 0
#define adc_cy_psoc4_sarmux_8__CH_5_PIN 6
#define adc_cy_psoc4_sarmux_8__CH_5_PORT 0
#define adc_cy_psoc4_sarmux_8__SAR_AVG_STAT CYREG_SAR_AVG_STAT
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00 CYREG_SAR_CHAN_CONFIG0
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01 CYREG_SAR_CHAN_CONFIG1
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02 CYREG_SAR_CHAN_CONFIG2
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03 CYREG_SAR_CHAN_CONFIG3
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04 CYREG_SAR_CHAN_CONFIG4
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05 CYREG_SAR_CHAN_CONFIG5
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06 CYREG_SAR_CHAN_CONFIG6
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07 CYREG_SAR_CHAN_CONFIG7
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG08 CYREG_SAR_CHAN_CONFIG8
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG09 CYREG_SAR_CHAN_CONFIG9
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG10 CYREG_SAR_CHAN_CONFIG10
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG11 CYREG_SAR_CHAN_CONFIG11
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG12 CYREG_SAR_CHAN_CONFIG12
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG13 CYREG_SAR_CHAN_CONFIG13
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG14 CYREG_SAR_CHAN_CONFIG14
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG15 CYREG_SAR_CHAN_CONFIG15
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_EN CYREG_SAR_CHAN_EN
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID CYREG_SAR_CHAN_RESULT_VALID
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00 CYREG_SAR_CHAN_RESULT0
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01 CYREG_SAR_CHAN_RESULT1
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02 CYREG_SAR_CHAN_RESULT2
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03 CYREG_SAR_CHAN_RESULT3
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04 CYREG_SAR_CHAN_RESULT4
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05 CYREG_SAR_CHAN_RESULT5
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06 CYREG_SAR_CHAN_RESULT6
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07 CYREG_SAR_CHAN_RESULT7
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_RESULT08 CYREG_SAR_CHAN_RESULT8
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_RESULT09 CYREG_SAR_CHAN_RESULT9
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_RESULT10 CYREG_SAR_CHAN_RESULT10
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_RESULT11 CYREG_SAR_CHAN_RESULT11
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_RESULT12 CYREG_SAR_CHAN_RESULT12
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_RESULT13 CYREG_SAR_CHAN_RESULT13
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_RESULT14 CYREG_SAR_CHAN_RESULT14
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_RESULT15 CYREG_SAR_CHAN_RESULT15
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID CYREG_SAR_CHAN_WORK_VALID
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_WORK00 CYREG_SAR_CHAN_WORK0
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_WORK01 CYREG_SAR_CHAN_WORK1
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_WORK02 CYREG_SAR_CHAN_WORK2
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_WORK03 CYREG_SAR_CHAN_WORK3
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_WORK04 CYREG_SAR_CHAN_WORK4
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_WORK05 CYREG_SAR_CHAN_WORK5
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_WORK06 CYREG_SAR_CHAN_WORK6
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_WORK07 CYREG_SAR_CHAN_WORK7
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_WORK08 CYREG_SAR_CHAN_WORK8
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_WORK09 CYREG_SAR_CHAN_WORK9
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_WORK10 CYREG_SAR_CHAN_WORK10
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_WORK11 CYREG_SAR_CHAN_WORK11
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_WORK12 CYREG_SAR_CHAN_WORK12
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_WORK13 CYREG_SAR_CHAN_WORK13
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_WORK14 CYREG_SAR_CHAN_WORK14
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_WORK15 CYREG_SAR_CHAN_WORK15
#define adc_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG CYREG_SAR_INJ_CHAN_CONFIG
#define adc_cy_psoc4_sarmux_8__SAR_INJ_RESULT CYREG_SAR_INJ_RESULT
#define adc_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_CLEAR0 CYREG_SAR_MUX_SWITCH_CLEAR0
#define adc_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_CLEAR1 CYREG_SAR_MUX_SWITCH_CLEAR1
#define adc_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_HW_CTRL CYREG_SAR_MUX_SWITCH_HW_CTRL
#define adc_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_STATUS CYREG_SAR_MUX_SWITCH_STATUS
#define adc_cy_psoc4_sarmux_8__SAR_MUX_SWITCH0 CYREG_SAR_MUX_SWITCH0
#define adc_cy_psoc4_sarmux_8__SAR_MUX_SWITCH1 CYREG_SAR_MUX_SWITCH1
#define adc_cy_psoc4_sarmux_8__SAR_START_CTRL CYREG_SAR_START_CTRL
#define adc_cy_psoc4_sarmux_8__VNEG0 0
#define adc_intClock__CTRL_REGISTER CYREG_PERI_PCLK_CTL10
#define adc_intClock__DIV_ID 0x00000040u
#define adc_intClock__DIV_REGISTER CYREG_PERI_DIV_16_CTL0
#define adc_intClock__PA_DIV_ID 0x000000FFu
#define adc_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define adc_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define adc_IRQ__INTC_MASK 0x10000u
#define adc_IRQ__INTC_NUMBER 16u
#define adc_IRQ__INTC_PRIOR_MASK 0xC0u
#define adc_IRQ__INTC_PRIOR_NUM 3u
#define adc_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR4
#define adc_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define adc_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR

/* uart */
#define uart_rx__0__DR CYREG_GPIO_PRT6_DR
#define uart_rx__0__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define uart_rx__0__DR_INV CYREG_GPIO_PRT6_DR_INV
#define uart_rx__0__DR_SET CYREG_GPIO_PRT6_DR_SET
#define uart_rx__0__HSIOM CYREG_HSIOM_PORT_SEL6
#define uart_rx__0__HSIOM_GPIO 0u
#define uart_rx__0__HSIOM_I2C 14u
#define uart_rx__0__HSIOM_I2C_SCL 14u
#define uart_rx__0__HSIOM_MASK 0x0000000Fu
#define uart_rx__0__HSIOM_SHIFT 0u
#define uart_rx__0__HSIOM_SPI 15u
#define uart_rx__0__HSIOM_SPI_MOSI 15u
#define uart_rx__0__HSIOM_UART 9u
#define uart_rx__0__HSIOM_UART_RX 9u
#define uart_rx__0__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define uart_rx__0__INTR CYREG_GPIO_PRT6_INTR
#define uart_rx__0__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define uart_rx__0__INTSTAT CYREG_GPIO_PRT6_INTR
#define uart_rx__0__MASK 0x01u
#define uart_rx__0__PC CYREG_GPIO_PRT6_PC
#define uart_rx__0__PC2 CYREG_GPIO_PRT6_PC2
#define uart_rx__0__PORT 6u
#define uart_rx__0__PS CYREG_GPIO_PRT6_PS
#define uart_rx__0__SHIFT 0u
#define uart_rx__DR CYREG_GPIO_PRT6_DR
#define uart_rx__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define uart_rx__DR_INV CYREG_GPIO_PRT6_DR_INV
#define uart_rx__DR_SET CYREG_GPIO_PRT6_DR_SET
#define uart_rx__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define uart_rx__INTR CYREG_GPIO_PRT6_INTR
#define uart_rx__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define uart_rx__INTSTAT CYREG_GPIO_PRT6_INTR
#define uart_rx__MASK 0x01u
#define uart_rx__PC CYREG_GPIO_PRT6_PC
#define uart_rx__PC2 CYREG_GPIO_PRT6_PC2
#define uart_rx__PORT 6u
#define uart_rx__PS CYREG_GPIO_PRT6_PS
#define uart_rx__SHIFT 0u
#define uart_SCB__CTRL CYREG_SCB3_CTRL
#define uart_SCB__EZ_DATA0 CYREG_SCB3_EZ_DATA0
#define uart_SCB__EZ_DATA1 CYREG_SCB3_EZ_DATA1
#define uart_SCB__EZ_DATA10 CYREG_SCB3_EZ_DATA10
#define uart_SCB__EZ_DATA11 CYREG_SCB3_EZ_DATA11
#define uart_SCB__EZ_DATA12 CYREG_SCB3_EZ_DATA12
#define uart_SCB__EZ_DATA13 CYREG_SCB3_EZ_DATA13
#define uart_SCB__EZ_DATA14 CYREG_SCB3_EZ_DATA14
#define uart_SCB__EZ_DATA15 CYREG_SCB3_EZ_DATA15
#define uart_SCB__EZ_DATA16 CYREG_SCB3_EZ_DATA16
#define uart_SCB__EZ_DATA17 CYREG_SCB3_EZ_DATA17
#define uart_SCB__EZ_DATA18 CYREG_SCB3_EZ_DATA18
#define uart_SCB__EZ_DATA19 CYREG_SCB3_EZ_DATA19
#define uart_SCB__EZ_DATA2 CYREG_SCB3_EZ_DATA2
#define uart_SCB__EZ_DATA20 CYREG_SCB3_EZ_DATA20
#define uart_SCB__EZ_DATA21 CYREG_SCB3_EZ_DATA21
#define uart_SCB__EZ_DATA22 CYREG_SCB3_EZ_DATA22
#define uart_SCB__EZ_DATA23 CYREG_SCB3_EZ_DATA23
#define uart_SCB__EZ_DATA24 CYREG_SCB3_EZ_DATA24
#define uart_SCB__EZ_DATA25 CYREG_SCB3_EZ_DATA25
#define uart_SCB__EZ_DATA26 CYREG_SCB3_EZ_DATA26
#define uart_SCB__EZ_DATA27 CYREG_SCB3_EZ_DATA27
#define uart_SCB__EZ_DATA28 CYREG_SCB3_EZ_DATA28
#define uart_SCB__EZ_DATA29 CYREG_SCB3_EZ_DATA29
#define uart_SCB__EZ_DATA3 CYREG_SCB3_EZ_DATA3
#define uart_SCB__EZ_DATA30 CYREG_SCB3_EZ_DATA30
#define uart_SCB__EZ_DATA31 CYREG_SCB3_EZ_DATA31
#define uart_SCB__EZ_DATA4 CYREG_SCB3_EZ_DATA4
#define uart_SCB__EZ_DATA5 CYREG_SCB3_EZ_DATA5
#define uart_SCB__EZ_DATA6 CYREG_SCB3_EZ_DATA6
#define uart_SCB__EZ_DATA7 CYREG_SCB3_EZ_DATA7
#define uart_SCB__EZ_DATA8 CYREG_SCB3_EZ_DATA8
#define uart_SCB__EZ_DATA9 CYREG_SCB3_EZ_DATA9
#define uart_SCB__I2C_CFG CYREG_SCB3_I2C_CFG
#define uart_SCB__I2C_CTRL CYREG_SCB3_I2C_CTRL
#define uart_SCB__I2C_M_CMD CYREG_SCB3_I2C_M_CMD
#define uart_SCB__I2C_S_CMD CYREG_SCB3_I2C_S_CMD
#define uart_SCB__I2C_STATUS CYREG_SCB3_I2C_STATUS
#define uart_SCB__INTR_CAUSE CYREG_SCB3_INTR_CAUSE
#define uart_SCB__INTR_I2C_EC CYREG_SCB3_INTR_I2C_EC
#define uart_SCB__INTR_I2C_EC_MASK CYREG_SCB3_INTR_I2C_EC_MASK
#define uart_SCB__INTR_I2C_EC_MASKED CYREG_SCB3_INTR_I2C_EC_MASKED
#define uart_SCB__INTR_M CYREG_SCB3_INTR_M
#define uart_SCB__INTR_M_MASK CYREG_SCB3_INTR_M_MASK
#define uart_SCB__INTR_M_MASKED CYREG_SCB3_INTR_M_MASKED
#define uart_SCB__INTR_M_SET CYREG_SCB3_INTR_M_SET
#define uart_SCB__INTR_RX CYREG_SCB3_INTR_RX
#define uart_SCB__INTR_RX_MASK CYREG_SCB3_INTR_RX_MASK
#define uart_SCB__INTR_RX_MASKED CYREG_SCB3_INTR_RX_MASKED
#define uart_SCB__INTR_RX_SET CYREG_SCB3_INTR_RX_SET
#define uart_SCB__INTR_S CYREG_SCB3_INTR_S
#define uart_SCB__INTR_S_MASK CYREG_SCB3_INTR_S_MASK
#define uart_SCB__INTR_S_MASKED CYREG_SCB3_INTR_S_MASKED
#define uart_SCB__INTR_S_SET CYREG_SCB3_INTR_S_SET
#define uart_SCB__INTR_SPI_EC CYREG_SCB3_INTR_SPI_EC
#define uart_SCB__INTR_SPI_EC_MASK CYREG_SCB3_INTR_SPI_EC_MASK
#define uart_SCB__INTR_SPI_EC_MASKED CYREG_SCB3_INTR_SPI_EC_MASKED
#define uart_SCB__INTR_TX CYREG_SCB3_INTR_TX
#define uart_SCB__INTR_TX_MASK CYREG_SCB3_INTR_TX_MASK
#define uart_SCB__INTR_TX_MASKED CYREG_SCB3_INTR_TX_MASKED
#define uart_SCB__INTR_TX_SET CYREG_SCB3_INTR_TX_SET
#define uart_SCB__RX_CTRL CYREG_SCB3_RX_CTRL
#define uart_SCB__RX_FIFO_CTRL CYREG_SCB3_RX_FIFO_CTRL
#define uart_SCB__RX_FIFO_RD CYREG_SCB3_RX_FIFO_RD
#define uart_SCB__RX_FIFO_RD_SILENT CYREG_SCB3_RX_FIFO_RD_SILENT
#define uart_SCB__RX_FIFO_STATUS CYREG_SCB3_RX_FIFO_STATUS
#define uart_SCB__RX_MATCH CYREG_SCB3_RX_MATCH
#define uart_SCB__SPI_CTRL CYREG_SCB3_SPI_CTRL
#define uart_SCB__SPI_STATUS CYREG_SCB3_SPI_STATUS
#define uart_SCB__SS0_POSISTION 0u
#define uart_SCB__SS1_POSISTION 1u
#define uart_SCB__SS2_POSISTION 2u
#define uart_SCB__SS3_POSISTION 3u
#define uart_SCB__STATUS CYREG_SCB3_STATUS
#define uart_SCB__TX_CTRL CYREG_SCB3_TX_CTRL
#define uart_SCB__TX_FIFO_CTRL CYREG_SCB3_TX_FIFO_CTRL
#define uart_SCB__TX_FIFO_STATUS CYREG_SCB3_TX_FIFO_STATUS
#define uart_SCB__TX_FIFO_WR CYREG_SCB3_TX_FIFO_WR
#define uart_SCB__UART_CTRL CYREG_SCB3_UART_CTRL
#define uart_SCB__UART_FLOW_CTRL CYREG_SCB3_UART_FLOW_CTRL
#define uart_SCB__UART_RX_CTRL CYREG_SCB3_UART_RX_CTRL
#define uart_SCB__UART_RX_STATUS CYREG_SCB3_UART_RX_STATUS
#define uart_SCB__UART_TX_CTRL CYREG_SCB3_UART_TX_CTRL
#define uart_SCBCLK__CTRL_REGISTER CYREG_PERI_PCLK_CTL5
#define uart_SCBCLK__DIV_ID 0x00000041u
#define uart_SCBCLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL1
#define uart_SCBCLK__PA_DIV_ID 0x000000FFu
#define uart_tx__0__DR CYREG_GPIO_PRT6_DR
#define uart_tx__0__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define uart_tx__0__DR_INV CYREG_GPIO_PRT6_DR_INV
#define uart_tx__0__DR_SET CYREG_GPIO_PRT6_DR_SET
#define uart_tx__0__HSIOM CYREG_HSIOM_PORT_SEL6
#define uart_tx__0__HSIOM_GPIO 0u
#define uart_tx__0__HSIOM_I2C 14u
#define uart_tx__0__HSIOM_I2C_SDA 14u
#define uart_tx__0__HSIOM_MASK 0x000000F0u
#define uart_tx__0__HSIOM_SHIFT 4u
#define uart_tx__0__HSIOM_SPI 15u
#define uart_tx__0__HSIOM_SPI_MISO 15u
#define uart_tx__0__HSIOM_UART 9u
#define uart_tx__0__HSIOM_UART_TX 9u
#define uart_tx__0__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define uart_tx__0__INTR CYREG_GPIO_PRT6_INTR
#define uart_tx__0__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define uart_tx__0__INTSTAT CYREG_GPIO_PRT6_INTR
#define uart_tx__0__MASK 0x02u
#define uart_tx__0__PC CYREG_GPIO_PRT6_PC
#define uart_tx__0__PC2 CYREG_GPIO_PRT6_PC2
#define uart_tx__0__PORT 6u
#define uart_tx__0__PS CYREG_GPIO_PRT6_PS
#define uart_tx__0__SHIFT 1u
#define uart_tx__DR CYREG_GPIO_PRT6_DR
#define uart_tx__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define uart_tx__DR_INV CYREG_GPIO_PRT6_DR_INV
#define uart_tx__DR_SET CYREG_GPIO_PRT6_DR_SET
#define uart_tx__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define uart_tx__INTR CYREG_GPIO_PRT6_INTR
#define uart_tx__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define uart_tx__INTSTAT CYREG_GPIO_PRT6_INTR
#define uart_tx__MASK 0x02u
#define uart_tx__PC CYREG_GPIO_PRT6_PC
#define uart_tx__PC2 CYREG_GPIO_PRT6_PC2
#define uart_tx__PORT 6u
#define uart_tx__PS CYREG_GPIO_PRT6_PS
#define uart_tx__SHIFT 1u

/* LED_1 */
#define LED_1__0__DR CYREG_GPIO_PRT4_DR
#define LED_1__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define LED_1__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define LED_1__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define LED_1__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define LED_1__0__HSIOM_MASK 0x000F0000u
#define LED_1__0__HSIOM_SHIFT 16u
#define LED_1__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define LED_1__0__INTR CYREG_GPIO_PRT4_INTR
#define LED_1__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define LED_1__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define LED_1__0__MASK 0x10u
#define LED_1__0__PC CYREG_GPIO_PRT4_PC
#define LED_1__0__PC2 CYREG_GPIO_PRT4_PC2
#define LED_1__0__PORT 4u
#define LED_1__0__PS CYREG_GPIO_PRT4_PS
#define LED_1__0__SHIFT 4u
#define LED_1__DR CYREG_GPIO_PRT4_DR
#define LED_1__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define LED_1__DR_INV CYREG_GPIO_PRT4_DR_INV
#define LED_1__DR_SET CYREG_GPIO_PRT4_DR_SET
#define LED_1__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define LED_1__INTR CYREG_GPIO_PRT4_INTR
#define LED_1__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define LED_1__INTSTAT CYREG_GPIO_PRT4_INTR
#define LED_1__MASK 0x10u
#define LED_1__PC CYREG_GPIO_PRT4_PC
#define LED_1__PC2 CYREG_GPIO_PRT4_PC2
#define LED_1__PORT 4u
#define LED_1__PS CYREG_GPIO_PRT4_PS
#define LED_1__SHIFT 4u

/* LED_2 */
#define LED_2__0__DR CYREG_GPIO_PRT4_DR
#define LED_2__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define LED_2__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define LED_2__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define LED_2__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define LED_2__0__HSIOM_MASK 0x00F00000u
#define LED_2__0__HSIOM_SHIFT 20u
#define LED_2__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define LED_2__0__INTR CYREG_GPIO_PRT4_INTR
#define LED_2__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define LED_2__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define LED_2__0__MASK 0x20u
#define LED_2__0__PC CYREG_GPIO_PRT4_PC
#define LED_2__0__PC2 CYREG_GPIO_PRT4_PC2
#define LED_2__0__PORT 4u
#define LED_2__0__PS CYREG_GPIO_PRT4_PS
#define LED_2__0__SHIFT 5u
#define LED_2__DR CYREG_GPIO_PRT4_DR
#define LED_2__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define LED_2__DR_INV CYREG_GPIO_PRT4_DR_INV
#define LED_2__DR_SET CYREG_GPIO_PRT4_DR_SET
#define LED_2__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define LED_2__INTR CYREG_GPIO_PRT4_INTR
#define LED_2__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define LED_2__INTSTAT CYREG_GPIO_PRT4_INTR
#define LED_2__MASK 0x20u
#define LED_2__PC CYREG_GPIO_PRT4_PC
#define LED_2__PC2 CYREG_GPIO_PRT4_PC2
#define LED_2__PORT 4u
#define LED_2__PS CYREG_GPIO_PRT4_PS
#define LED_2__SHIFT 5u

/* LED_3 */
#define LED_3__0__DR CYREG_GPIO_PRT4_DR
#define LED_3__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define LED_3__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define LED_3__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define LED_3__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define LED_3__0__HSIOM_MASK 0x0F000000u
#define LED_3__0__HSIOM_SHIFT 24u
#define LED_3__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define LED_3__0__INTR CYREG_GPIO_PRT4_INTR
#define LED_3__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define LED_3__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define LED_3__0__MASK 0x40u
#define LED_3__0__PC CYREG_GPIO_PRT4_PC
#define LED_3__0__PC2 CYREG_GPIO_PRT4_PC2
#define LED_3__0__PORT 4u
#define LED_3__0__PS CYREG_GPIO_PRT4_PS
#define LED_3__0__SHIFT 6u
#define LED_3__DR CYREG_GPIO_PRT4_DR
#define LED_3__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define LED_3__DR_INV CYREG_GPIO_PRT4_DR_INV
#define LED_3__DR_SET CYREG_GPIO_PRT4_DR_SET
#define LED_3__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define LED_3__INTR CYREG_GPIO_PRT4_INTR
#define LED_3__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define LED_3__INTSTAT CYREG_GPIO_PRT4_INTR
#define LED_3__MASK 0x40u
#define LED_3__PC CYREG_GPIO_PRT4_PC
#define LED_3__PC2 CYREG_GPIO_PRT4_PC2
#define LED_3__PORT 4u
#define LED_3__PS CYREG_GPIO_PRT4_PS
#define LED_3__SHIFT 6u

/* BUT_UP */
#define BUT_UP__0__DR CYREG_GPIO_PRT5_DR
#define BUT_UP__0__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define BUT_UP__0__DR_INV CYREG_GPIO_PRT5_DR_INV
#define BUT_UP__0__DR_SET CYREG_GPIO_PRT5_DR_SET
#define BUT_UP__0__HSIOM CYREG_HSIOM_PORT_SEL5
#define BUT_UP__0__HSIOM_MASK 0x0000000Fu
#define BUT_UP__0__HSIOM_SHIFT 0u
#define BUT_UP__0__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define BUT_UP__0__INTR CYREG_GPIO_PRT5_INTR
#define BUT_UP__0__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define BUT_UP__0__INTSTAT CYREG_GPIO_PRT5_INTR
#define BUT_UP__0__MASK 0x01u
#define BUT_UP__0__PC CYREG_GPIO_PRT5_PC
#define BUT_UP__0__PC2 CYREG_GPIO_PRT5_PC2
#define BUT_UP__0__PORT 5u
#define BUT_UP__0__PS CYREG_GPIO_PRT5_PS
#define BUT_UP__0__SHIFT 0u
#define BUT_UP__DR CYREG_GPIO_PRT5_DR
#define BUT_UP__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define BUT_UP__DR_INV CYREG_GPIO_PRT5_DR_INV
#define BUT_UP__DR_SET CYREG_GPIO_PRT5_DR_SET
#define BUT_UP__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define BUT_UP__INTR CYREG_GPIO_PRT5_INTR
#define BUT_UP__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define BUT_UP__INTSTAT CYREG_GPIO_PRT5_INTR
#define BUT_UP__MASK 0x01u
#define BUT_UP__PC CYREG_GPIO_PRT5_PC
#define BUT_UP__PC2 CYREG_GPIO_PRT5_PC2
#define BUT_UP__PORT 5u
#define BUT_UP__PS CYREG_GPIO_PRT5_PS
#define BUT_UP__SHIFT 0u

/* BUZZER */
#define BUZZER__0__DR CYREG_GPIO_PRT0_DR
#define BUZZER__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define BUZZER__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define BUZZER__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define BUZZER__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define BUZZER__0__HSIOM_MASK 0x0F000000u
#define BUZZER__0__HSIOM_SHIFT 24u
#define BUZZER__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define BUZZER__0__INTR CYREG_GPIO_PRT0_INTR
#define BUZZER__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define BUZZER__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define BUZZER__0__MASK 0x40u
#define BUZZER__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define BUZZER__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define BUZZER__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define BUZZER__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define BUZZER__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define BUZZER__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define BUZZER__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define BUZZER__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define BUZZER__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define BUZZER__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define BUZZER__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define BUZZER__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define BUZZER__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define BUZZER__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define BUZZER__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define BUZZER__0__PC CYREG_GPIO_PRT0_PC
#define BUZZER__0__PC2 CYREG_GPIO_PRT0_PC2
#define BUZZER__0__PORT 0u
#define BUZZER__0__PS CYREG_GPIO_PRT0_PS
#define BUZZER__0__SHIFT 6u
#define BUZZER__DR CYREG_GPIO_PRT0_DR
#define BUZZER__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define BUZZER__DR_INV CYREG_GPIO_PRT0_DR_INV
#define BUZZER__DR_SET CYREG_GPIO_PRT0_DR_SET
#define BUZZER__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define BUZZER__INTR CYREG_GPIO_PRT0_INTR
#define BUZZER__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define BUZZER__INTSTAT CYREG_GPIO_PRT0_INTR
#define BUZZER__MASK 0x40u
#define BUZZER__PA__CFG0 CYREG_UDB_PA0_CFG0
#define BUZZER__PA__CFG1 CYREG_UDB_PA0_CFG1
#define BUZZER__PA__CFG10 CYREG_UDB_PA0_CFG10
#define BUZZER__PA__CFG11 CYREG_UDB_PA0_CFG11
#define BUZZER__PA__CFG12 CYREG_UDB_PA0_CFG12
#define BUZZER__PA__CFG13 CYREG_UDB_PA0_CFG13
#define BUZZER__PA__CFG14 CYREG_UDB_PA0_CFG14
#define BUZZER__PA__CFG2 CYREG_UDB_PA0_CFG2
#define BUZZER__PA__CFG3 CYREG_UDB_PA0_CFG3
#define BUZZER__PA__CFG4 CYREG_UDB_PA0_CFG4
#define BUZZER__PA__CFG5 CYREG_UDB_PA0_CFG5
#define BUZZER__PA__CFG6 CYREG_UDB_PA0_CFG6
#define BUZZER__PA__CFG7 CYREG_UDB_PA0_CFG7
#define BUZZER__PA__CFG8 CYREG_UDB_PA0_CFG8
#define BUZZER__PA__CFG9 CYREG_UDB_PA0_CFG9
#define BUZZER__PC CYREG_GPIO_PRT0_PC
#define BUZZER__PC2 CYREG_GPIO_PRT0_PC2
#define BUZZER__PORT 0u
#define BUZZER__PS CYREG_GPIO_PRT0_PS
#define BUZZER__SHIFT 6u

/* LED_SCK */
#define LED_SCK__0__DR CYREG_GPIO_PRT3_DR
#define LED_SCK__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define LED_SCK__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define LED_SCK__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define LED_SCK__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define LED_SCK__0__HSIOM_MASK 0x00F00000u
#define LED_SCK__0__HSIOM_SHIFT 20u
#define LED_SCK__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define LED_SCK__0__INTR CYREG_GPIO_PRT3_INTR
#define LED_SCK__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define LED_SCK__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define LED_SCK__0__MASK 0x20u
#define LED_SCK__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define LED_SCK__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define LED_SCK__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define LED_SCK__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define LED_SCK__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define LED_SCK__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define LED_SCK__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define LED_SCK__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define LED_SCK__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define LED_SCK__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define LED_SCK__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define LED_SCK__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define LED_SCK__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define LED_SCK__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define LED_SCK__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define LED_SCK__0__PC CYREG_GPIO_PRT3_PC
#define LED_SCK__0__PC2 CYREG_GPIO_PRT3_PC2
#define LED_SCK__0__PORT 3u
#define LED_SCK__0__PS CYREG_GPIO_PRT3_PS
#define LED_SCK__0__SHIFT 5u
#define LED_SCK__DR CYREG_GPIO_PRT3_DR
#define LED_SCK__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define LED_SCK__DR_INV CYREG_GPIO_PRT3_DR_INV
#define LED_SCK__DR_SET CYREG_GPIO_PRT3_DR_SET
#define LED_SCK__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define LED_SCK__INTR CYREG_GPIO_PRT3_INTR
#define LED_SCK__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define LED_SCK__INTSTAT CYREG_GPIO_PRT3_INTR
#define LED_SCK__MASK 0x20u
#define LED_SCK__PA__CFG0 CYREG_UDB_PA3_CFG0
#define LED_SCK__PA__CFG1 CYREG_UDB_PA3_CFG1
#define LED_SCK__PA__CFG10 CYREG_UDB_PA3_CFG10
#define LED_SCK__PA__CFG11 CYREG_UDB_PA3_CFG11
#define LED_SCK__PA__CFG12 CYREG_UDB_PA3_CFG12
#define LED_SCK__PA__CFG13 CYREG_UDB_PA3_CFG13
#define LED_SCK__PA__CFG14 CYREG_UDB_PA3_CFG14
#define LED_SCK__PA__CFG2 CYREG_UDB_PA3_CFG2
#define LED_SCK__PA__CFG3 CYREG_UDB_PA3_CFG3
#define LED_SCK__PA__CFG4 CYREG_UDB_PA3_CFG4
#define LED_SCK__PA__CFG5 CYREG_UDB_PA3_CFG5
#define LED_SCK__PA__CFG6 CYREG_UDB_PA3_CFG6
#define LED_SCK__PA__CFG7 CYREG_UDB_PA3_CFG7
#define LED_SCK__PA__CFG8 CYREG_UDB_PA3_CFG8
#define LED_SCK__PA__CFG9 CYREG_UDB_PA3_CFG9
#define LED_SCK__PC CYREG_GPIO_PRT3_PC
#define LED_SCK__PC2 CYREG_GPIO_PRT3_PC2
#define LED_SCK__PORT 3u
#define LED_SCK__PS CYREG_GPIO_PRT3_PS
#define LED_SCK__SHIFT 5u

/* LED_SDA */
#define LED_SDA__0__DR CYREG_GPIO_PRT3_DR
#define LED_SDA__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define LED_SDA__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define LED_SDA__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define LED_SDA__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define LED_SDA__0__HSIOM_MASK 0x0F000000u
#define LED_SDA__0__HSIOM_SHIFT 24u
#define LED_SDA__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define LED_SDA__0__INTR CYREG_GPIO_PRT3_INTR
#define LED_SDA__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define LED_SDA__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define LED_SDA__0__MASK 0x40u
#define LED_SDA__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define LED_SDA__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define LED_SDA__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define LED_SDA__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define LED_SDA__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define LED_SDA__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define LED_SDA__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define LED_SDA__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define LED_SDA__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define LED_SDA__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define LED_SDA__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define LED_SDA__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define LED_SDA__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define LED_SDA__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define LED_SDA__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define LED_SDA__0__PC CYREG_GPIO_PRT3_PC
#define LED_SDA__0__PC2 CYREG_GPIO_PRT3_PC2
#define LED_SDA__0__PORT 3u
#define LED_SDA__0__PS CYREG_GPIO_PRT3_PS
#define LED_SDA__0__SHIFT 6u
#define LED_SDA__DR CYREG_GPIO_PRT3_DR
#define LED_SDA__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define LED_SDA__DR_INV CYREG_GPIO_PRT3_DR_INV
#define LED_SDA__DR_SET CYREG_GPIO_PRT3_DR_SET
#define LED_SDA__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define LED_SDA__INTR CYREG_GPIO_PRT3_INTR
#define LED_SDA__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define LED_SDA__INTSTAT CYREG_GPIO_PRT3_INTR
#define LED_SDA__MASK 0x40u
#define LED_SDA__PA__CFG0 CYREG_UDB_PA3_CFG0
#define LED_SDA__PA__CFG1 CYREG_UDB_PA3_CFG1
#define LED_SDA__PA__CFG10 CYREG_UDB_PA3_CFG10
#define LED_SDA__PA__CFG11 CYREG_UDB_PA3_CFG11
#define LED_SDA__PA__CFG12 CYREG_UDB_PA3_CFG12
#define LED_SDA__PA__CFG13 CYREG_UDB_PA3_CFG13
#define LED_SDA__PA__CFG14 CYREG_UDB_PA3_CFG14
#define LED_SDA__PA__CFG2 CYREG_UDB_PA3_CFG2
#define LED_SDA__PA__CFG3 CYREG_UDB_PA3_CFG3
#define LED_SDA__PA__CFG4 CYREG_UDB_PA3_CFG4
#define LED_SDA__PA__CFG5 CYREG_UDB_PA3_CFG5
#define LED_SDA__PA__CFG6 CYREG_UDB_PA3_CFG6
#define LED_SDA__PA__CFG7 CYREG_UDB_PA3_CFG7
#define LED_SDA__PA__CFG8 CYREG_UDB_PA3_CFG8
#define LED_SDA__PA__CFG9 CYREG_UDB_PA3_CFG9
#define LED_SDA__PC CYREG_GPIO_PRT3_PC
#define LED_SDA__PC2 CYREG_GPIO_PRT3_PC2
#define LED_SDA__PORT 3u
#define LED_SDA__PS CYREG_GPIO_PRT3_PS
#define LED_SDA__SHIFT 6u

/* OUT_M_1 */
#define OUT_M_1__0__DR CYREG_GPIO_PRT0_DR
#define OUT_M_1__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define OUT_M_1__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define OUT_M_1__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define OUT_M_1__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define OUT_M_1__0__HSIOM_MASK 0xF0000000u
#define OUT_M_1__0__HSIOM_SHIFT 28u
#define OUT_M_1__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define OUT_M_1__0__INTR CYREG_GPIO_PRT0_INTR
#define OUT_M_1__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define OUT_M_1__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define OUT_M_1__0__MASK 0x80u
#define OUT_M_1__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define OUT_M_1__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define OUT_M_1__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define OUT_M_1__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define OUT_M_1__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define OUT_M_1__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define OUT_M_1__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define OUT_M_1__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define OUT_M_1__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define OUT_M_1__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define OUT_M_1__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define OUT_M_1__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define OUT_M_1__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define OUT_M_1__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define OUT_M_1__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define OUT_M_1__0__PC CYREG_GPIO_PRT0_PC
#define OUT_M_1__0__PC2 CYREG_GPIO_PRT0_PC2
#define OUT_M_1__0__PORT 0u
#define OUT_M_1__0__PS CYREG_GPIO_PRT0_PS
#define OUT_M_1__0__SHIFT 7u
#define OUT_M_1__DR CYREG_GPIO_PRT0_DR
#define OUT_M_1__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define OUT_M_1__DR_INV CYREG_GPIO_PRT0_DR_INV
#define OUT_M_1__DR_SET CYREG_GPIO_PRT0_DR_SET
#define OUT_M_1__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define OUT_M_1__INTR CYREG_GPIO_PRT0_INTR
#define OUT_M_1__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define OUT_M_1__INTSTAT CYREG_GPIO_PRT0_INTR
#define OUT_M_1__MASK 0x80u
#define OUT_M_1__PA__CFG0 CYREG_UDB_PA0_CFG0
#define OUT_M_1__PA__CFG1 CYREG_UDB_PA0_CFG1
#define OUT_M_1__PA__CFG10 CYREG_UDB_PA0_CFG10
#define OUT_M_1__PA__CFG11 CYREG_UDB_PA0_CFG11
#define OUT_M_1__PA__CFG12 CYREG_UDB_PA0_CFG12
#define OUT_M_1__PA__CFG13 CYREG_UDB_PA0_CFG13
#define OUT_M_1__PA__CFG14 CYREG_UDB_PA0_CFG14
#define OUT_M_1__PA__CFG2 CYREG_UDB_PA0_CFG2
#define OUT_M_1__PA__CFG3 CYREG_UDB_PA0_CFG3
#define OUT_M_1__PA__CFG4 CYREG_UDB_PA0_CFG4
#define OUT_M_1__PA__CFG5 CYREG_UDB_PA0_CFG5
#define OUT_M_1__PA__CFG6 CYREG_UDB_PA0_CFG6
#define OUT_M_1__PA__CFG7 CYREG_UDB_PA0_CFG7
#define OUT_M_1__PA__CFG8 CYREG_UDB_PA0_CFG8
#define OUT_M_1__PA__CFG9 CYREG_UDB_PA0_CFG9
#define OUT_M_1__PC CYREG_GPIO_PRT0_PC
#define OUT_M_1__PC2 CYREG_GPIO_PRT0_PC2
#define OUT_M_1__PORT 0u
#define OUT_M_1__PS CYREG_GPIO_PRT0_PS
#define OUT_M_1__SHIFT 7u

/* OUT_M_2 */
#define OUT_M_2__0__DR CYREG_GPIO_PRT1_DR
#define OUT_M_2__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define OUT_M_2__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define OUT_M_2__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define OUT_M_2__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define OUT_M_2__0__HSIOM_MASK 0x000000F0u
#define OUT_M_2__0__HSIOM_SHIFT 4u
#define OUT_M_2__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define OUT_M_2__0__INTR CYREG_GPIO_PRT1_INTR
#define OUT_M_2__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define OUT_M_2__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define OUT_M_2__0__MASK 0x02u
#define OUT_M_2__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define OUT_M_2__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define OUT_M_2__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define OUT_M_2__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define OUT_M_2__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define OUT_M_2__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define OUT_M_2__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define OUT_M_2__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define OUT_M_2__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define OUT_M_2__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define OUT_M_2__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define OUT_M_2__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define OUT_M_2__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define OUT_M_2__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define OUT_M_2__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define OUT_M_2__0__PC CYREG_GPIO_PRT1_PC
#define OUT_M_2__0__PC2 CYREG_GPIO_PRT1_PC2
#define OUT_M_2__0__PORT 1u
#define OUT_M_2__0__PS CYREG_GPIO_PRT1_PS
#define OUT_M_2__0__SHIFT 1u
#define OUT_M_2__DR CYREG_GPIO_PRT1_DR
#define OUT_M_2__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define OUT_M_2__DR_INV CYREG_GPIO_PRT1_DR_INV
#define OUT_M_2__DR_SET CYREG_GPIO_PRT1_DR_SET
#define OUT_M_2__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define OUT_M_2__INTR CYREG_GPIO_PRT1_INTR
#define OUT_M_2__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define OUT_M_2__INTSTAT CYREG_GPIO_PRT1_INTR
#define OUT_M_2__MASK 0x02u
#define OUT_M_2__PA__CFG0 CYREG_UDB_PA1_CFG0
#define OUT_M_2__PA__CFG1 CYREG_UDB_PA1_CFG1
#define OUT_M_2__PA__CFG10 CYREG_UDB_PA1_CFG10
#define OUT_M_2__PA__CFG11 CYREG_UDB_PA1_CFG11
#define OUT_M_2__PA__CFG12 CYREG_UDB_PA1_CFG12
#define OUT_M_2__PA__CFG13 CYREG_UDB_PA1_CFG13
#define OUT_M_2__PA__CFG14 CYREG_UDB_PA1_CFG14
#define OUT_M_2__PA__CFG2 CYREG_UDB_PA1_CFG2
#define OUT_M_2__PA__CFG3 CYREG_UDB_PA1_CFG3
#define OUT_M_2__PA__CFG4 CYREG_UDB_PA1_CFG4
#define OUT_M_2__PA__CFG5 CYREG_UDB_PA1_CFG5
#define OUT_M_2__PA__CFG6 CYREG_UDB_PA1_CFG6
#define OUT_M_2__PA__CFG7 CYREG_UDB_PA1_CFG7
#define OUT_M_2__PA__CFG8 CYREG_UDB_PA1_CFG8
#define OUT_M_2__PA__CFG9 CYREG_UDB_PA1_CFG9
#define OUT_M_2__PC CYREG_GPIO_PRT1_PC
#define OUT_M_2__PC2 CYREG_GPIO_PRT1_PC2
#define OUT_M_2__PORT 1u
#define OUT_M_2__PS CYREG_GPIO_PRT1_PS
#define OUT_M_2__SHIFT 1u

/* OUT_M_3 */
#define OUT_M_3__0__DR CYREG_GPIO_PRT1_DR
#define OUT_M_3__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define OUT_M_3__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define OUT_M_3__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define OUT_M_3__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define OUT_M_3__0__HSIOM_MASK 0x00000F00u
#define OUT_M_3__0__HSIOM_SHIFT 8u
#define OUT_M_3__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define OUT_M_3__0__INTR CYREG_GPIO_PRT1_INTR
#define OUT_M_3__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define OUT_M_3__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define OUT_M_3__0__MASK 0x04u
#define OUT_M_3__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define OUT_M_3__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define OUT_M_3__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define OUT_M_3__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define OUT_M_3__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define OUT_M_3__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define OUT_M_3__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define OUT_M_3__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define OUT_M_3__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define OUT_M_3__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define OUT_M_3__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define OUT_M_3__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define OUT_M_3__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define OUT_M_3__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define OUT_M_3__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define OUT_M_3__0__PC CYREG_GPIO_PRT1_PC
#define OUT_M_3__0__PC2 CYREG_GPIO_PRT1_PC2
#define OUT_M_3__0__PORT 1u
#define OUT_M_3__0__PS CYREG_GPIO_PRT1_PS
#define OUT_M_3__0__SHIFT 2u
#define OUT_M_3__DR CYREG_GPIO_PRT1_DR
#define OUT_M_3__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define OUT_M_3__DR_INV CYREG_GPIO_PRT1_DR_INV
#define OUT_M_3__DR_SET CYREG_GPIO_PRT1_DR_SET
#define OUT_M_3__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define OUT_M_3__INTR CYREG_GPIO_PRT1_INTR
#define OUT_M_3__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define OUT_M_3__INTSTAT CYREG_GPIO_PRT1_INTR
#define OUT_M_3__MASK 0x04u
#define OUT_M_3__PA__CFG0 CYREG_UDB_PA1_CFG0
#define OUT_M_3__PA__CFG1 CYREG_UDB_PA1_CFG1
#define OUT_M_3__PA__CFG10 CYREG_UDB_PA1_CFG10
#define OUT_M_3__PA__CFG11 CYREG_UDB_PA1_CFG11
#define OUT_M_3__PA__CFG12 CYREG_UDB_PA1_CFG12
#define OUT_M_3__PA__CFG13 CYREG_UDB_PA1_CFG13
#define OUT_M_3__PA__CFG14 CYREG_UDB_PA1_CFG14
#define OUT_M_3__PA__CFG2 CYREG_UDB_PA1_CFG2
#define OUT_M_3__PA__CFG3 CYREG_UDB_PA1_CFG3
#define OUT_M_3__PA__CFG4 CYREG_UDB_PA1_CFG4
#define OUT_M_3__PA__CFG5 CYREG_UDB_PA1_CFG5
#define OUT_M_3__PA__CFG6 CYREG_UDB_PA1_CFG6
#define OUT_M_3__PA__CFG7 CYREG_UDB_PA1_CFG7
#define OUT_M_3__PA__CFG8 CYREG_UDB_PA1_CFG8
#define OUT_M_3__PA__CFG9 CYREG_UDB_PA1_CFG9
#define OUT_M_3__PC CYREG_GPIO_PRT1_PC
#define OUT_M_3__PC2 CYREG_GPIO_PRT1_PC2
#define OUT_M_3__PORT 1u
#define OUT_M_3__PS CYREG_GPIO_PRT1_PS
#define OUT_M_3__SHIFT 2u

/* OUT_M_4 */
#define OUT_M_4__0__DR CYREG_GPIO_PRT1_DR
#define OUT_M_4__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define OUT_M_4__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define OUT_M_4__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define OUT_M_4__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define OUT_M_4__0__HSIOM_MASK 0x0000F000u
#define OUT_M_4__0__HSIOM_SHIFT 12u
#define OUT_M_4__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define OUT_M_4__0__INTR CYREG_GPIO_PRT1_INTR
#define OUT_M_4__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define OUT_M_4__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define OUT_M_4__0__MASK 0x08u
#define OUT_M_4__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define OUT_M_4__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define OUT_M_4__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define OUT_M_4__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define OUT_M_4__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define OUT_M_4__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define OUT_M_4__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define OUT_M_4__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define OUT_M_4__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define OUT_M_4__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define OUT_M_4__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define OUT_M_4__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define OUT_M_4__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define OUT_M_4__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define OUT_M_4__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define OUT_M_4__0__PC CYREG_GPIO_PRT1_PC
#define OUT_M_4__0__PC2 CYREG_GPIO_PRT1_PC2
#define OUT_M_4__0__PORT 1u
#define OUT_M_4__0__PS CYREG_GPIO_PRT1_PS
#define OUT_M_4__0__SHIFT 3u
#define OUT_M_4__DR CYREG_GPIO_PRT1_DR
#define OUT_M_4__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define OUT_M_4__DR_INV CYREG_GPIO_PRT1_DR_INV
#define OUT_M_4__DR_SET CYREG_GPIO_PRT1_DR_SET
#define OUT_M_4__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define OUT_M_4__INTR CYREG_GPIO_PRT1_INTR
#define OUT_M_4__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define OUT_M_4__INTSTAT CYREG_GPIO_PRT1_INTR
#define OUT_M_4__MASK 0x08u
#define OUT_M_4__PA__CFG0 CYREG_UDB_PA1_CFG0
#define OUT_M_4__PA__CFG1 CYREG_UDB_PA1_CFG1
#define OUT_M_4__PA__CFG10 CYREG_UDB_PA1_CFG10
#define OUT_M_4__PA__CFG11 CYREG_UDB_PA1_CFG11
#define OUT_M_4__PA__CFG12 CYREG_UDB_PA1_CFG12
#define OUT_M_4__PA__CFG13 CYREG_UDB_PA1_CFG13
#define OUT_M_4__PA__CFG14 CYREG_UDB_PA1_CFG14
#define OUT_M_4__PA__CFG2 CYREG_UDB_PA1_CFG2
#define OUT_M_4__PA__CFG3 CYREG_UDB_PA1_CFG3
#define OUT_M_4__PA__CFG4 CYREG_UDB_PA1_CFG4
#define OUT_M_4__PA__CFG5 CYREG_UDB_PA1_CFG5
#define OUT_M_4__PA__CFG6 CYREG_UDB_PA1_CFG6
#define OUT_M_4__PA__CFG7 CYREG_UDB_PA1_CFG7
#define OUT_M_4__PA__CFG8 CYREG_UDB_PA1_CFG8
#define OUT_M_4__PA__CFG9 CYREG_UDB_PA1_CFG9
#define OUT_M_4__PC CYREG_GPIO_PRT1_PC
#define OUT_M_4__PC2 CYREG_GPIO_PRT1_PC2
#define OUT_M_4__PORT 1u
#define OUT_M_4__PS CYREG_GPIO_PRT1_PS
#define OUT_M_4__SHIFT 3u

/* OUT_M_5 */
#define OUT_M_5__0__DR CYREG_GPIO_PRT1_DR
#define OUT_M_5__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define OUT_M_5__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define OUT_M_5__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define OUT_M_5__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define OUT_M_5__0__HSIOM_MASK 0x000F0000u
#define OUT_M_5__0__HSIOM_SHIFT 16u
#define OUT_M_5__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define OUT_M_5__0__INTR CYREG_GPIO_PRT1_INTR
#define OUT_M_5__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define OUT_M_5__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define OUT_M_5__0__MASK 0x10u
#define OUT_M_5__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define OUT_M_5__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define OUT_M_5__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define OUT_M_5__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define OUT_M_5__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define OUT_M_5__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define OUT_M_5__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define OUT_M_5__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define OUT_M_5__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define OUT_M_5__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define OUT_M_5__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define OUT_M_5__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define OUT_M_5__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define OUT_M_5__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define OUT_M_5__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define OUT_M_5__0__PC CYREG_GPIO_PRT1_PC
#define OUT_M_5__0__PC2 CYREG_GPIO_PRT1_PC2
#define OUT_M_5__0__PORT 1u
#define OUT_M_5__0__PS CYREG_GPIO_PRT1_PS
#define OUT_M_5__0__SHIFT 4u
#define OUT_M_5__DR CYREG_GPIO_PRT1_DR
#define OUT_M_5__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define OUT_M_5__DR_INV CYREG_GPIO_PRT1_DR_INV
#define OUT_M_5__DR_SET CYREG_GPIO_PRT1_DR_SET
#define OUT_M_5__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define OUT_M_5__INTR CYREG_GPIO_PRT1_INTR
#define OUT_M_5__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define OUT_M_5__INTSTAT CYREG_GPIO_PRT1_INTR
#define OUT_M_5__MASK 0x10u
#define OUT_M_5__PA__CFG0 CYREG_UDB_PA1_CFG0
#define OUT_M_5__PA__CFG1 CYREG_UDB_PA1_CFG1
#define OUT_M_5__PA__CFG10 CYREG_UDB_PA1_CFG10
#define OUT_M_5__PA__CFG11 CYREG_UDB_PA1_CFG11
#define OUT_M_5__PA__CFG12 CYREG_UDB_PA1_CFG12
#define OUT_M_5__PA__CFG13 CYREG_UDB_PA1_CFG13
#define OUT_M_5__PA__CFG14 CYREG_UDB_PA1_CFG14
#define OUT_M_5__PA__CFG2 CYREG_UDB_PA1_CFG2
#define OUT_M_5__PA__CFG3 CYREG_UDB_PA1_CFG3
#define OUT_M_5__PA__CFG4 CYREG_UDB_PA1_CFG4
#define OUT_M_5__PA__CFG5 CYREG_UDB_PA1_CFG5
#define OUT_M_5__PA__CFG6 CYREG_UDB_PA1_CFG6
#define OUT_M_5__PA__CFG7 CYREG_UDB_PA1_CFG7
#define OUT_M_5__PA__CFG8 CYREG_UDB_PA1_CFG8
#define OUT_M_5__PA__CFG9 CYREG_UDB_PA1_CFG9
#define OUT_M_5__PC CYREG_GPIO_PRT1_PC
#define OUT_M_5__PC2 CYREG_GPIO_PRT1_PC2
#define OUT_M_5__PORT 1u
#define OUT_M_5__PS CYREG_GPIO_PRT1_PS
#define OUT_M_5__SHIFT 4u

/* OUT_M_6 */
#define OUT_M_6__0__DR CYREG_GPIO_PRT1_DR
#define OUT_M_6__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define OUT_M_6__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define OUT_M_6__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define OUT_M_6__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define OUT_M_6__0__HSIOM_MASK 0x00F00000u
#define OUT_M_6__0__HSIOM_SHIFT 20u
#define OUT_M_6__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define OUT_M_6__0__INTR CYREG_GPIO_PRT1_INTR
#define OUT_M_6__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define OUT_M_6__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define OUT_M_6__0__MASK 0x20u
#define OUT_M_6__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define OUT_M_6__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define OUT_M_6__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define OUT_M_6__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define OUT_M_6__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define OUT_M_6__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define OUT_M_6__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define OUT_M_6__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define OUT_M_6__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define OUT_M_6__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define OUT_M_6__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define OUT_M_6__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define OUT_M_6__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define OUT_M_6__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define OUT_M_6__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define OUT_M_6__0__PC CYREG_GPIO_PRT1_PC
#define OUT_M_6__0__PC2 CYREG_GPIO_PRT1_PC2
#define OUT_M_6__0__PORT 1u
#define OUT_M_6__0__PS CYREG_GPIO_PRT1_PS
#define OUT_M_6__0__SHIFT 5u
#define OUT_M_6__DR CYREG_GPIO_PRT1_DR
#define OUT_M_6__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define OUT_M_6__DR_INV CYREG_GPIO_PRT1_DR_INV
#define OUT_M_6__DR_SET CYREG_GPIO_PRT1_DR_SET
#define OUT_M_6__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define OUT_M_6__INTR CYREG_GPIO_PRT1_INTR
#define OUT_M_6__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define OUT_M_6__INTSTAT CYREG_GPIO_PRT1_INTR
#define OUT_M_6__MASK 0x20u
#define OUT_M_6__PA__CFG0 CYREG_UDB_PA1_CFG0
#define OUT_M_6__PA__CFG1 CYREG_UDB_PA1_CFG1
#define OUT_M_6__PA__CFG10 CYREG_UDB_PA1_CFG10
#define OUT_M_6__PA__CFG11 CYREG_UDB_PA1_CFG11
#define OUT_M_6__PA__CFG12 CYREG_UDB_PA1_CFG12
#define OUT_M_6__PA__CFG13 CYREG_UDB_PA1_CFG13
#define OUT_M_6__PA__CFG14 CYREG_UDB_PA1_CFG14
#define OUT_M_6__PA__CFG2 CYREG_UDB_PA1_CFG2
#define OUT_M_6__PA__CFG3 CYREG_UDB_PA1_CFG3
#define OUT_M_6__PA__CFG4 CYREG_UDB_PA1_CFG4
#define OUT_M_6__PA__CFG5 CYREG_UDB_PA1_CFG5
#define OUT_M_6__PA__CFG6 CYREG_UDB_PA1_CFG6
#define OUT_M_6__PA__CFG7 CYREG_UDB_PA1_CFG7
#define OUT_M_6__PA__CFG8 CYREG_UDB_PA1_CFG8
#define OUT_M_6__PA__CFG9 CYREG_UDB_PA1_CFG9
#define OUT_M_6__PC CYREG_GPIO_PRT1_PC
#define OUT_M_6__PC2 CYREG_GPIO_PRT1_PC2
#define OUT_M_6__PORT 1u
#define OUT_M_6__PS CYREG_GPIO_PRT1_PS
#define OUT_M_6__SHIFT 5u

/* OUT_M_7 */
#define OUT_M_7__0__DR CYREG_GPIO_PRT1_DR
#define OUT_M_7__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define OUT_M_7__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define OUT_M_7__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define OUT_M_7__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define OUT_M_7__0__HSIOM_MASK 0x0F000000u
#define OUT_M_7__0__HSIOM_SHIFT 24u
#define OUT_M_7__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define OUT_M_7__0__INTR CYREG_GPIO_PRT1_INTR
#define OUT_M_7__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define OUT_M_7__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define OUT_M_7__0__MASK 0x40u
#define OUT_M_7__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define OUT_M_7__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define OUT_M_7__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define OUT_M_7__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define OUT_M_7__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define OUT_M_7__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define OUT_M_7__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define OUT_M_7__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define OUT_M_7__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define OUT_M_7__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define OUT_M_7__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define OUT_M_7__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define OUT_M_7__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define OUT_M_7__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define OUT_M_7__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define OUT_M_7__0__PC CYREG_GPIO_PRT1_PC
#define OUT_M_7__0__PC2 CYREG_GPIO_PRT1_PC2
#define OUT_M_7__0__PORT 1u
#define OUT_M_7__0__PS CYREG_GPIO_PRT1_PS
#define OUT_M_7__0__SHIFT 6u
#define OUT_M_7__DR CYREG_GPIO_PRT1_DR
#define OUT_M_7__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define OUT_M_7__DR_INV CYREG_GPIO_PRT1_DR_INV
#define OUT_M_7__DR_SET CYREG_GPIO_PRT1_DR_SET
#define OUT_M_7__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define OUT_M_7__INTR CYREG_GPIO_PRT1_INTR
#define OUT_M_7__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define OUT_M_7__INTSTAT CYREG_GPIO_PRT1_INTR
#define OUT_M_7__MASK 0x40u
#define OUT_M_7__PA__CFG0 CYREG_UDB_PA1_CFG0
#define OUT_M_7__PA__CFG1 CYREG_UDB_PA1_CFG1
#define OUT_M_7__PA__CFG10 CYREG_UDB_PA1_CFG10
#define OUT_M_7__PA__CFG11 CYREG_UDB_PA1_CFG11
#define OUT_M_7__PA__CFG12 CYREG_UDB_PA1_CFG12
#define OUT_M_7__PA__CFG13 CYREG_UDB_PA1_CFG13
#define OUT_M_7__PA__CFG14 CYREG_UDB_PA1_CFG14
#define OUT_M_7__PA__CFG2 CYREG_UDB_PA1_CFG2
#define OUT_M_7__PA__CFG3 CYREG_UDB_PA1_CFG3
#define OUT_M_7__PA__CFG4 CYREG_UDB_PA1_CFG4
#define OUT_M_7__PA__CFG5 CYREG_UDB_PA1_CFG5
#define OUT_M_7__PA__CFG6 CYREG_UDB_PA1_CFG6
#define OUT_M_7__PA__CFG7 CYREG_UDB_PA1_CFG7
#define OUT_M_7__PA__CFG8 CYREG_UDB_PA1_CFG8
#define OUT_M_7__PA__CFG9 CYREG_UDB_PA1_CFG9
#define OUT_M_7__PC CYREG_GPIO_PRT1_PC
#define OUT_M_7__PC2 CYREG_GPIO_PRT1_PC2
#define OUT_M_7__PORT 1u
#define OUT_M_7__PS CYREG_GPIO_PRT1_PS
#define OUT_M_7__SHIFT 6u

/* BUT_DOWN */
#define BUT_DOWN__0__DR CYREG_GPIO_PRT5_DR
#define BUT_DOWN__0__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define BUT_DOWN__0__DR_INV CYREG_GPIO_PRT5_DR_INV
#define BUT_DOWN__0__DR_SET CYREG_GPIO_PRT5_DR_SET
#define BUT_DOWN__0__HSIOM CYREG_HSIOM_PORT_SEL5
#define BUT_DOWN__0__HSIOM_MASK 0x000000F0u
#define BUT_DOWN__0__HSIOM_SHIFT 4u
#define BUT_DOWN__0__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define BUT_DOWN__0__INTR CYREG_GPIO_PRT5_INTR
#define BUT_DOWN__0__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define BUT_DOWN__0__INTSTAT CYREG_GPIO_PRT5_INTR
#define BUT_DOWN__0__MASK 0x02u
#define BUT_DOWN__0__PC CYREG_GPIO_PRT5_PC
#define BUT_DOWN__0__PC2 CYREG_GPIO_PRT5_PC2
#define BUT_DOWN__0__PORT 5u
#define BUT_DOWN__0__PS CYREG_GPIO_PRT5_PS
#define BUT_DOWN__0__SHIFT 1u
#define BUT_DOWN__DR CYREG_GPIO_PRT5_DR
#define BUT_DOWN__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define BUT_DOWN__DR_INV CYREG_GPIO_PRT5_DR_INV
#define BUT_DOWN__DR_SET CYREG_GPIO_PRT5_DR_SET
#define BUT_DOWN__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define BUT_DOWN__INTR CYREG_GPIO_PRT5_INTR
#define BUT_DOWN__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define BUT_DOWN__INTSTAT CYREG_GPIO_PRT5_INTR
#define BUT_DOWN__MASK 0x02u
#define BUT_DOWN__PC CYREG_GPIO_PRT5_PC
#define BUT_DOWN__PC2 CYREG_GPIO_PRT5_PC2
#define BUT_DOWN__PORT 5u
#define BUT_DOWN__PS CYREG_GPIO_PRT5_PS
#define BUT_DOWN__SHIFT 1u

/* analog_1 */
#define analog_1__0__DR CYREG_GPIO_PRT2_DR
#define analog_1__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define analog_1__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define analog_1__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define analog_1__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define analog_1__0__HSIOM_MASK 0x0000000Fu
#define analog_1__0__HSIOM_SHIFT 0u
#define analog_1__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define analog_1__0__INTR CYREG_GPIO_PRT2_INTR
#define analog_1__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define analog_1__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define analog_1__0__MASK 0x01u
#define analog_1__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define analog_1__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define analog_1__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define analog_1__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define analog_1__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define analog_1__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define analog_1__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define analog_1__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define analog_1__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define analog_1__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define analog_1__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define analog_1__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define analog_1__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define analog_1__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define analog_1__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define analog_1__0__PC CYREG_GPIO_PRT2_PC
#define analog_1__0__PC2 CYREG_GPIO_PRT2_PC2
#define analog_1__0__PORT 2u
#define analog_1__0__PS CYREG_GPIO_PRT2_PS
#define analog_1__0__SHIFT 0u
#define analog_1__DR CYREG_GPIO_PRT2_DR
#define analog_1__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define analog_1__DR_INV CYREG_GPIO_PRT2_DR_INV
#define analog_1__DR_SET CYREG_GPIO_PRT2_DR_SET
#define analog_1__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define analog_1__INTR CYREG_GPIO_PRT2_INTR
#define analog_1__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define analog_1__INTSTAT CYREG_GPIO_PRT2_INTR
#define analog_1__MASK 0x01u
#define analog_1__PA__CFG0 CYREG_UDB_PA2_CFG0
#define analog_1__PA__CFG1 CYREG_UDB_PA2_CFG1
#define analog_1__PA__CFG10 CYREG_UDB_PA2_CFG10
#define analog_1__PA__CFG11 CYREG_UDB_PA2_CFG11
#define analog_1__PA__CFG12 CYREG_UDB_PA2_CFG12
#define analog_1__PA__CFG13 CYREG_UDB_PA2_CFG13
#define analog_1__PA__CFG14 CYREG_UDB_PA2_CFG14
#define analog_1__PA__CFG2 CYREG_UDB_PA2_CFG2
#define analog_1__PA__CFG3 CYREG_UDB_PA2_CFG3
#define analog_1__PA__CFG4 CYREG_UDB_PA2_CFG4
#define analog_1__PA__CFG5 CYREG_UDB_PA2_CFG5
#define analog_1__PA__CFG6 CYREG_UDB_PA2_CFG6
#define analog_1__PA__CFG7 CYREG_UDB_PA2_CFG7
#define analog_1__PA__CFG8 CYREG_UDB_PA2_CFG8
#define analog_1__PA__CFG9 CYREG_UDB_PA2_CFG9
#define analog_1__PC CYREG_GPIO_PRT2_PC
#define analog_1__PC2 CYREG_GPIO_PRT2_PC2
#define analog_1__PORT 2u
#define analog_1__PS CYREG_GPIO_PRT2_PS
#define analog_1__SHIFT 0u

/* analog_2 */
#define analog_2__0__DR CYREG_GPIO_PRT2_DR
#define analog_2__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define analog_2__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define analog_2__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define analog_2__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define analog_2__0__HSIOM_MASK 0x000000F0u
#define analog_2__0__HSIOM_SHIFT 4u
#define analog_2__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define analog_2__0__INTR CYREG_GPIO_PRT2_INTR
#define analog_2__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define analog_2__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define analog_2__0__MASK 0x02u
#define analog_2__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define analog_2__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define analog_2__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define analog_2__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define analog_2__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define analog_2__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define analog_2__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define analog_2__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define analog_2__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define analog_2__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define analog_2__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define analog_2__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define analog_2__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define analog_2__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define analog_2__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define analog_2__0__PC CYREG_GPIO_PRT2_PC
#define analog_2__0__PC2 CYREG_GPIO_PRT2_PC2
#define analog_2__0__PORT 2u
#define analog_2__0__PS CYREG_GPIO_PRT2_PS
#define analog_2__0__SHIFT 1u
#define analog_2__DR CYREG_GPIO_PRT2_DR
#define analog_2__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define analog_2__DR_INV CYREG_GPIO_PRT2_DR_INV
#define analog_2__DR_SET CYREG_GPIO_PRT2_DR_SET
#define analog_2__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define analog_2__INTR CYREG_GPIO_PRT2_INTR
#define analog_2__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define analog_2__INTSTAT CYREG_GPIO_PRT2_INTR
#define analog_2__MASK 0x02u
#define analog_2__PA__CFG0 CYREG_UDB_PA2_CFG0
#define analog_2__PA__CFG1 CYREG_UDB_PA2_CFG1
#define analog_2__PA__CFG10 CYREG_UDB_PA2_CFG10
#define analog_2__PA__CFG11 CYREG_UDB_PA2_CFG11
#define analog_2__PA__CFG12 CYREG_UDB_PA2_CFG12
#define analog_2__PA__CFG13 CYREG_UDB_PA2_CFG13
#define analog_2__PA__CFG14 CYREG_UDB_PA2_CFG14
#define analog_2__PA__CFG2 CYREG_UDB_PA2_CFG2
#define analog_2__PA__CFG3 CYREG_UDB_PA2_CFG3
#define analog_2__PA__CFG4 CYREG_UDB_PA2_CFG4
#define analog_2__PA__CFG5 CYREG_UDB_PA2_CFG5
#define analog_2__PA__CFG6 CYREG_UDB_PA2_CFG6
#define analog_2__PA__CFG7 CYREG_UDB_PA2_CFG7
#define analog_2__PA__CFG8 CYREG_UDB_PA2_CFG8
#define analog_2__PA__CFG9 CYREG_UDB_PA2_CFG9
#define analog_2__PC CYREG_GPIO_PRT2_PC
#define analog_2__PC2 CYREG_GPIO_PRT2_PC2
#define analog_2__PORT 2u
#define analog_2__PS CYREG_GPIO_PRT2_PS
#define analog_2__SHIFT 1u

/* analog_3 */
#define analog_3__0__DR CYREG_GPIO_PRT2_DR
#define analog_3__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define analog_3__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define analog_3__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define analog_3__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define analog_3__0__HSIOM_MASK 0x00000F00u
#define analog_3__0__HSIOM_SHIFT 8u
#define analog_3__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define analog_3__0__INTR CYREG_GPIO_PRT2_INTR
#define analog_3__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define analog_3__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define analog_3__0__MASK 0x04u
#define analog_3__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define analog_3__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define analog_3__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define analog_3__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define analog_3__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define analog_3__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define analog_3__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define analog_3__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define analog_3__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define analog_3__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define analog_3__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define analog_3__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define analog_3__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define analog_3__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define analog_3__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define analog_3__0__PC CYREG_GPIO_PRT2_PC
#define analog_3__0__PC2 CYREG_GPIO_PRT2_PC2
#define analog_3__0__PORT 2u
#define analog_3__0__PS CYREG_GPIO_PRT2_PS
#define analog_3__0__SHIFT 2u
#define analog_3__DR CYREG_GPIO_PRT2_DR
#define analog_3__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define analog_3__DR_INV CYREG_GPIO_PRT2_DR_INV
#define analog_3__DR_SET CYREG_GPIO_PRT2_DR_SET
#define analog_3__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define analog_3__INTR CYREG_GPIO_PRT2_INTR
#define analog_3__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define analog_3__INTSTAT CYREG_GPIO_PRT2_INTR
#define analog_3__MASK 0x04u
#define analog_3__PA__CFG0 CYREG_UDB_PA2_CFG0
#define analog_3__PA__CFG1 CYREG_UDB_PA2_CFG1
#define analog_3__PA__CFG10 CYREG_UDB_PA2_CFG10
#define analog_3__PA__CFG11 CYREG_UDB_PA2_CFG11
#define analog_3__PA__CFG12 CYREG_UDB_PA2_CFG12
#define analog_3__PA__CFG13 CYREG_UDB_PA2_CFG13
#define analog_3__PA__CFG14 CYREG_UDB_PA2_CFG14
#define analog_3__PA__CFG2 CYREG_UDB_PA2_CFG2
#define analog_3__PA__CFG3 CYREG_UDB_PA2_CFG3
#define analog_3__PA__CFG4 CYREG_UDB_PA2_CFG4
#define analog_3__PA__CFG5 CYREG_UDB_PA2_CFG5
#define analog_3__PA__CFG6 CYREG_UDB_PA2_CFG6
#define analog_3__PA__CFG7 CYREG_UDB_PA2_CFG7
#define analog_3__PA__CFG8 CYREG_UDB_PA2_CFG8
#define analog_3__PA__CFG9 CYREG_UDB_PA2_CFG9
#define analog_3__PC CYREG_GPIO_PRT2_PC
#define analog_3__PC2 CYREG_GPIO_PRT2_PC2
#define analog_3__PORT 2u
#define analog_3__PS CYREG_GPIO_PRT2_PS
#define analog_3__SHIFT 2u

/* analog_4 */
#define analog_4__0__DR CYREG_GPIO_PRT2_DR
#define analog_4__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define analog_4__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define analog_4__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define analog_4__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define analog_4__0__HSIOM_MASK 0x0000F000u
#define analog_4__0__HSIOM_SHIFT 12u
#define analog_4__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define analog_4__0__INTR CYREG_GPIO_PRT2_INTR
#define analog_4__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define analog_4__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define analog_4__0__MASK 0x08u
#define analog_4__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define analog_4__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define analog_4__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define analog_4__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define analog_4__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define analog_4__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define analog_4__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define analog_4__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define analog_4__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define analog_4__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define analog_4__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define analog_4__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define analog_4__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define analog_4__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define analog_4__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define analog_4__0__PC CYREG_GPIO_PRT2_PC
#define analog_4__0__PC2 CYREG_GPIO_PRT2_PC2
#define analog_4__0__PORT 2u
#define analog_4__0__PS CYREG_GPIO_PRT2_PS
#define analog_4__0__SHIFT 3u
#define analog_4__DR CYREG_GPIO_PRT2_DR
#define analog_4__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define analog_4__DR_INV CYREG_GPIO_PRT2_DR_INV
#define analog_4__DR_SET CYREG_GPIO_PRT2_DR_SET
#define analog_4__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define analog_4__INTR CYREG_GPIO_PRT2_INTR
#define analog_4__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define analog_4__INTSTAT CYREG_GPIO_PRT2_INTR
#define analog_4__MASK 0x08u
#define analog_4__PA__CFG0 CYREG_UDB_PA2_CFG0
#define analog_4__PA__CFG1 CYREG_UDB_PA2_CFG1
#define analog_4__PA__CFG10 CYREG_UDB_PA2_CFG10
#define analog_4__PA__CFG11 CYREG_UDB_PA2_CFG11
#define analog_4__PA__CFG12 CYREG_UDB_PA2_CFG12
#define analog_4__PA__CFG13 CYREG_UDB_PA2_CFG13
#define analog_4__PA__CFG14 CYREG_UDB_PA2_CFG14
#define analog_4__PA__CFG2 CYREG_UDB_PA2_CFG2
#define analog_4__PA__CFG3 CYREG_UDB_PA2_CFG3
#define analog_4__PA__CFG4 CYREG_UDB_PA2_CFG4
#define analog_4__PA__CFG5 CYREG_UDB_PA2_CFG5
#define analog_4__PA__CFG6 CYREG_UDB_PA2_CFG6
#define analog_4__PA__CFG7 CYREG_UDB_PA2_CFG7
#define analog_4__PA__CFG8 CYREG_UDB_PA2_CFG8
#define analog_4__PA__CFG9 CYREG_UDB_PA2_CFG9
#define analog_4__PC CYREG_GPIO_PRT2_PC
#define analog_4__PC2 CYREG_GPIO_PRT2_PC2
#define analog_4__PORT 2u
#define analog_4__PS CYREG_GPIO_PRT2_PS
#define analog_4__SHIFT 3u

/* analog_5 */
#define analog_5__0__DR CYREG_GPIO_PRT2_DR
#define analog_5__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define analog_5__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define analog_5__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define analog_5__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define analog_5__0__HSIOM_MASK 0x000F0000u
#define analog_5__0__HSIOM_SHIFT 16u
#define analog_5__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define analog_5__0__INTR CYREG_GPIO_PRT2_INTR
#define analog_5__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define analog_5__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define analog_5__0__MASK 0x10u
#define analog_5__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define analog_5__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define analog_5__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define analog_5__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define analog_5__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define analog_5__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define analog_5__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define analog_5__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define analog_5__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define analog_5__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define analog_5__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define analog_5__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define analog_5__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define analog_5__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define analog_5__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define analog_5__0__PC CYREG_GPIO_PRT2_PC
#define analog_5__0__PC2 CYREG_GPIO_PRT2_PC2
#define analog_5__0__PORT 2u
#define analog_5__0__PS CYREG_GPIO_PRT2_PS
#define analog_5__0__SHIFT 4u
#define analog_5__DR CYREG_GPIO_PRT2_DR
#define analog_5__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define analog_5__DR_INV CYREG_GPIO_PRT2_DR_INV
#define analog_5__DR_SET CYREG_GPIO_PRT2_DR_SET
#define analog_5__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define analog_5__INTR CYREG_GPIO_PRT2_INTR
#define analog_5__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define analog_5__INTSTAT CYREG_GPIO_PRT2_INTR
#define analog_5__MASK 0x10u
#define analog_5__PA__CFG0 CYREG_UDB_PA2_CFG0
#define analog_5__PA__CFG1 CYREG_UDB_PA2_CFG1
#define analog_5__PA__CFG10 CYREG_UDB_PA2_CFG10
#define analog_5__PA__CFG11 CYREG_UDB_PA2_CFG11
#define analog_5__PA__CFG12 CYREG_UDB_PA2_CFG12
#define analog_5__PA__CFG13 CYREG_UDB_PA2_CFG13
#define analog_5__PA__CFG14 CYREG_UDB_PA2_CFG14
#define analog_5__PA__CFG2 CYREG_UDB_PA2_CFG2
#define analog_5__PA__CFG3 CYREG_UDB_PA2_CFG3
#define analog_5__PA__CFG4 CYREG_UDB_PA2_CFG4
#define analog_5__PA__CFG5 CYREG_UDB_PA2_CFG5
#define analog_5__PA__CFG6 CYREG_UDB_PA2_CFG6
#define analog_5__PA__CFG7 CYREG_UDB_PA2_CFG7
#define analog_5__PA__CFG8 CYREG_UDB_PA2_CFG8
#define analog_5__PA__CFG9 CYREG_UDB_PA2_CFG9
#define analog_5__PC CYREG_GPIO_PRT2_PC
#define analog_5__PC2 CYREG_GPIO_PRT2_PC2
#define analog_5__PORT 2u
#define analog_5__PS CYREG_GPIO_PRT2_PS
#define analog_5__SHIFT 4u

/* analog_6 */
#define analog_6__0__DR CYREG_GPIO_PRT2_DR
#define analog_6__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define analog_6__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define analog_6__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define analog_6__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define analog_6__0__HSIOM_MASK 0x0F000000u
#define analog_6__0__HSIOM_SHIFT 24u
#define analog_6__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define analog_6__0__INTR CYREG_GPIO_PRT2_INTR
#define analog_6__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define analog_6__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define analog_6__0__MASK 0x40u
#define analog_6__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define analog_6__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define analog_6__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define analog_6__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define analog_6__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define analog_6__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define analog_6__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define analog_6__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define analog_6__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define analog_6__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define analog_6__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define analog_6__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define analog_6__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define analog_6__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define analog_6__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define analog_6__0__PC CYREG_GPIO_PRT2_PC
#define analog_6__0__PC2 CYREG_GPIO_PRT2_PC2
#define analog_6__0__PORT 2u
#define analog_6__0__PS CYREG_GPIO_PRT2_PS
#define analog_6__0__SHIFT 6u
#define analog_6__DR CYREG_GPIO_PRT2_DR
#define analog_6__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define analog_6__DR_INV CYREG_GPIO_PRT2_DR_INV
#define analog_6__DR_SET CYREG_GPIO_PRT2_DR_SET
#define analog_6__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define analog_6__INTR CYREG_GPIO_PRT2_INTR
#define analog_6__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define analog_6__INTSTAT CYREG_GPIO_PRT2_INTR
#define analog_6__MASK 0x40u
#define analog_6__PA__CFG0 CYREG_UDB_PA2_CFG0
#define analog_6__PA__CFG1 CYREG_UDB_PA2_CFG1
#define analog_6__PA__CFG10 CYREG_UDB_PA2_CFG10
#define analog_6__PA__CFG11 CYREG_UDB_PA2_CFG11
#define analog_6__PA__CFG12 CYREG_UDB_PA2_CFG12
#define analog_6__PA__CFG13 CYREG_UDB_PA2_CFG13
#define analog_6__PA__CFG14 CYREG_UDB_PA2_CFG14
#define analog_6__PA__CFG2 CYREG_UDB_PA2_CFG2
#define analog_6__PA__CFG3 CYREG_UDB_PA2_CFG3
#define analog_6__PA__CFG4 CYREG_UDB_PA2_CFG4
#define analog_6__PA__CFG5 CYREG_UDB_PA2_CFG5
#define analog_6__PA__CFG6 CYREG_UDB_PA2_CFG6
#define analog_6__PA__CFG7 CYREG_UDB_PA2_CFG7
#define analog_6__PA__CFG8 CYREG_UDB_PA2_CFG8
#define analog_6__PA__CFG9 CYREG_UDB_PA2_CFG9
#define analog_6__PC CYREG_GPIO_PRT2_PC
#define analog_6__PC2 CYREG_GPIO_PRT2_PC2
#define analog_6__PORT 2u
#define analog_6__PS CYREG_GPIO_PRT2_PS
#define analog_6__SHIFT 6u

/* BUT_SET_1 */
#define BUT_SET_1__0__DR CYREG_GPIO_PRT5_DR
#define BUT_SET_1__0__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define BUT_SET_1__0__DR_INV CYREG_GPIO_PRT5_DR_INV
#define BUT_SET_1__0__DR_SET CYREG_GPIO_PRT5_DR_SET
#define BUT_SET_1__0__HSIOM CYREG_HSIOM_PORT_SEL5
#define BUT_SET_1__0__HSIOM_MASK 0x00000F00u
#define BUT_SET_1__0__HSIOM_SHIFT 8u
#define BUT_SET_1__0__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define BUT_SET_1__0__INTR CYREG_GPIO_PRT5_INTR
#define BUT_SET_1__0__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define BUT_SET_1__0__INTSTAT CYREG_GPIO_PRT5_INTR
#define BUT_SET_1__0__MASK 0x04u
#define BUT_SET_1__0__PC CYREG_GPIO_PRT5_PC
#define BUT_SET_1__0__PC2 CYREG_GPIO_PRT5_PC2
#define BUT_SET_1__0__PORT 5u
#define BUT_SET_1__0__PS CYREG_GPIO_PRT5_PS
#define BUT_SET_1__0__SHIFT 2u
#define BUT_SET_1__DR CYREG_GPIO_PRT5_DR
#define BUT_SET_1__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define BUT_SET_1__DR_INV CYREG_GPIO_PRT5_DR_INV
#define BUT_SET_1__DR_SET CYREG_GPIO_PRT5_DR_SET
#define BUT_SET_1__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define BUT_SET_1__INTR CYREG_GPIO_PRT5_INTR
#define BUT_SET_1__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define BUT_SET_1__INTSTAT CYREG_GPIO_PRT5_INTR
#define BUT_SET_1__MASK 0x04u
#define BUT_SET_1__PC CYREG_GPIO_PRT5_PC
#define BUT_SET_1__PC2 CYREG_GPIO_PRT5_PC2
#define BUT_SET_1__PORT 5u
#define BUT_SET_1__PS CYREG_GPIO_PRT5_PS
#define BUT_SET_1__SHIFT 2u

/* BUT_SET_2 */
#define BUT_SET_2__0__DR CYREG_GPIO_PRT5_DR
#define BUT_SET_2__0__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define BUT_SET_2__0__DR_INV CYREG_GPIO_PRT5_DR_INV
#define BUT_SET_2__0__DR_SET CYREG_GPIO_PRT5_DR_SET
#define BUT_SET_2__0__HSIOM CYREG_HSIOM_PORT_SEL5
#define BUT_SET_2__0__HSIOM_MASK 0x0000F000u
#define BUT_SET_2__0__HSIOM_SHIFT 12u
#define BUT_SET_2__0__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define BUT_SET_2__0__INTR CYREG_GPIO_PRT5_INTR
#define BUT_SET_2__0__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define BUT_SET_2__0__INTSTAT CYREG_GPIO_PRT5_INTR
#define BUT_SET_2__0__MASK 0x08u
#define BUT_SET_2__0__PC CYREG_GPIO_PRT5_PC
#define BUT_SET_2__0__PC2 CYREG_GPIO_PRT5_PC2
#define BUT_SET_2__0__PORT 5u
#define BUT_SET_2__0__PS CYREG_GPIO_PRT5_PS
#define BUT_SET_2__0__SHIFT 3u
#define BUT_SET_2__DR CYREG_GPIO_PRT5_DR
#define BUT_SET_2__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define BUT_SET_2__DR_INV CYREG_GPIO_PRT5_DR_INV
#define BUT_SET_2__DR_SET CYREG_GPIO_PRT5_DR_SET
#define BUT_SET_2__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define BUT_SET_2__INTR CYREG_GPIO_PRT5_INTR
#define BUT_SET_2__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define BUT_SET_2__INTSTAT CYREG_GPIO_PRT5_INTR
#define BUT_SET_2__MASK 0x08u
#define BUT_SET_2__PC CYREG_GPIO_PRT5_PC
#define BUT_SET_2__PC2 CYREG_GPIO_PRT5_PC2
#define BUT_SET_2__PORT 5u
#define BUT_SET_2__PS CYREG_GPIO_PRT5_PS
#define BUT_SET_2__SHIFT 3u

/* ENCODER_1 */
#define ENCODER_1__0__DR CYREG_GPIO_PRT7_DR
#define ENCODER_1__0__DR_CLR CYREG_GPIO_PRT7_DR_CLR
#define ENCODER_1__0__DR_INV CYREG_GPIO_PRT7_DR_INV
#define ENCODER_1__0__DR_SET CYREG_GPIO_PRT7_DR_SET
#define ENCODER_1__0__HSIOM CYREG_HSIOM_PORT_SEL7
#define ENCODER_1__0__HSIOM_MASK 0x0000000Fu
#define ENCODER_1__0__HSIOM_SHIFT 0u
#define ENCODER_1__0__INTCFG CYREG_GPIO_PRT7_INTR_CFG
#define ENCODER_1__0__INTR CYREG_GPIO_PRT7_INTR
#define ENCODER_1__0__INTR_CFG CYREG_GPIO_PRT7_INTR_CFG
#define ENCODER_1__0__INTSTAT CYREG_GPIO_PRT7_INTR
#define ENCODER_1__0__MASK 0x01u
#define ENCODER_1__0__PC CYREG_GPIO_PRT7_PC
#define ENCODER_1__0__PC2 CYREG_GPIO_PRT7_PC2
#define ENCODER_1__0__PORT 7u
#define ENCODER_1__0__PS CYREG_GPIO_PRT7_PS
#define ENCODER_1__0__SHIFT 0u
#define ENCODER_1__DR CYREG_GPIO_PRT7_DR
#define ENCODER_1__DR_CLR CYREG_GPIO_PRT7_DR_CLR
#define ENCODER_1__DR_INV CYREG_GPIO_PRT7_DR_INV
#define ENCODER_1__DR_SET CYREG_GPIO_PRT7_DR_SET
#define ENCODER_1__INTCFG CYREG_GPIO_PRT7_INTR_CFG
#define ENCODER_1__INTR CYREG_GPIO_PRT7_INTR
#define ENCODER_1__INTR_CFG CYREG_GPIO_PRT7_INTR_CFG
#define ENCODER_1__INTSTAT CYREG_GPIO_PRT7_INTR
#define ENCODER_1__MASK 0x01u
#define ENCODER_1__PC CYREG_GPIO_PRT7_PC
#define ENCODER_1__PC2 CYREG_GPIO_PRT7_PC2
#define ENCODER_1__PORT 7u
#define ENCODER_1__PS CYREG_GPIO_PRT7_PS
#define ENCODER_1__SHIFT 0u

/* ENCODER_2 */
#define ENCODER_2__0__DR CYREG_GPIO_PRT7_DR
#define ENCODER_2__0__DR_CLR CYREG_GPIO_PRT7_DR_CLR
#define ENCODER_2__0__DR_INV CYREG_GPIO_PRT7_DR_INV
#define ENCODER_2__0__DR_SET CYREG_GPIO_PRT7_DR_SET
#define ENCODER_2__0__HSIOM CYREG_HSIOM_PORT_SEL7
#define ENCODER_2__0__HSIOM_MASK 0x000000F0u
#define ENCODER_2__0__HSIOM_SHIFT 4u
#define ENCODER_2__0__INTCFG CYREG_GPIO_PRT7_INTR_CFG
#define ENCODER_2__0__INTR CYREG_GPIO_PRT7_INTR
#define ENCODER_2__0__INTR_CFG CYREG_GPIO_PRT7_INTR_CFG
#define ENCODER_2__0__INTSTAT CYREG_GPIO_PRT7_INTR
#define ENCODER_2__0__MASK 0x02u
#define ENCODER_2__0__PC CYREG_GPIO_PRT7_PC
#define ENCODER_2__0__PC2 CYREG_GPIO_PRT7_PC2
#define ENCODER_2__0__PORT 7u
#define ENCODER_2__0__PS CYREG_GPIO_PRT7_PS
#define ENCODER_2__0__SHIFT 1u
#define ENCODER_2__DR CYREG_GPIO_PRT7_DR
#define ENCODER_2__DR_CLR CYREG_GPIO_PRT7_DR_CLR
#define ENCODER_2__DR_INV CYREG_GPIO_PRT7_DR_INV
#define ENCODER_2__DR_SET CYREG_GPIO_PRT7_DR_SET
#define ENCODER_2__INTCFG CYREG_GPIO_PRT7_INTR_CFG
#define ENCODER_2__INTR CYREG_GPIO_PRT7_INTR
#define ENCODER_2__INTR_CFG CYREG_GPIO_PRT7_INTR_CFG
#define ENCODER_2__INTSTAT CYREG_GPIO_PRT7_INTR
#define ENCODER_2__MASK 0x02u
#define ENCODER_2__PC CYREG_GPIO_PRT7_PC
#define ENCODER_2__PC2 CYREG_GPIO_PRT7_PC2
#define ENCODER_2__PORT 7u
#define ENCODER_2__PS CYREG_GPIO_PRT7_PS
#define ENCODER_2__SHIFT 1u

/* LED_LATCH */
#define LED_LATCH__0__DR CYREG_GPIO_PRT3_DR
#define LED_LATCH__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define LED_LATCH__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define LED_LATCH__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define LED_LATCH__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define LED_LATCH__0__HSIOM_MASK 0xF0000000u
#define LED_LATCH__0__HSIOM_SHIFT 28u
#define LED_LATCH__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define LED_LATCH__0__INTR CYREG_GPIO_PRT3_INTR
#define LED_LATCH__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define LED_LATCH__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define LED_LATCH__0__MASK 0x80u
#define LED_LATCH__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define LED_LATCH__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define LED_LATCH__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define LED_LATCH__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define LED_LATCH__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define LED_LATCH__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define LED_LATCH__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define LED_LATCH__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define LED_LATCH__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define LED_LATCH__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define LED_LATCH__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define LED_LATCH__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define LED_LATCH__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define LED_LATCH__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define LED_LATCH__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define LED_LATCH__0__PC CYREG_GPIO_PRT3_PC
#define LED_LATCH__0__PC2 CYREG_GPIO_PRT3_PC2
#define LED_LATCH__0__PORT 3u
#define LED_LATCH__0__PS CYREG_GPIO_PRT3_PS
#define LED_LATCH__0__SHIFT 7u
#define LED_LATCH__DR CYREG_GPIO_PRT3_DR
#define LED_LATCH__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define LED_LATCH__DR_INV CYREG_GPIO_PRT3_DR_INV
#define LED_LATCH__DR_SET CYREG_GPIO_PRT3_DR_SET
#define LED_LATCH__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define LED_LATCH__INTR CYREG_GPIO_PRT3_INTR
#define LED_LATCH__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define LED_LATCH__INTSTAT CYREG_GPIO_PRT3_INTR
#define LED_LATCH__MASK 0x80u
#define LED_LATCH__PA__CFG0 CYREG_UDB_PA3_CFG0
#define LED_LATCH__PA__CFG1 CYREG_UDB_PA3_CFG1
#define LED_LATCH__PA__CFG10 CYREG_UDB_PA3_CFG10
#define LED_LATCH__PA__CFG11 CYREG_UDB_PA3_CFG11
#define LED_LATCH__PA__CFG12 CYREG_UDB_PA3_CFG12
#define LED_LATCH__PA__CFG13 CYREG_UDB_PA3_CFG13
#define LED_LATCH__PA__CFG14 CYREG_UDB_PA3_CFG14
#define LED_LATCH__PA__CFG2 CYREG_UDB_PA3_CFG2
#define LED_LATCH__PA__CFG3 CYREG_UDB_PA3_CFG3
#define LED_LATCH__PA__CFG4 CYREG_UDB_PA3_CFG4
#define LED_LATCH__PA__CFG5 CYREG_UDB_PA3_CFG5
#define LED_LATCH__PA__CFG6 CYREG_UDB_PA3_CFG6
#define LED_LATCH__PA__CFG7 CYREG_UDB_PA3_CFG7
#define LED_LATCH__PA__CFG8 CYREG_UDB_PA3_CFG8
#define LED_LATCH__PA__CFG9 CYREG_UDB_PA3_CFG9
#define LED_LATCH__PC CYREG_GPIO_PRT3_PC
#define LED_LATCH__PC2 CYREG_GPIO_PRT3_PC2
#define LED_LATCH__PORT 3u
#define LED_LATCH__PS CYREG_GPIO_PRT3_PS
#define LED_LATCH__SHIFT 7u

/* LED_SEG_1 */
#define LED_SEG_1__0__DR CYREG_GPIO_PRT4_DR
#define LED_SEG_1__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define LED_SEG_1__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define LED_SEG_1__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define LED_SEG_1__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define LED_SEG_1__0__HSIOM_MASK 0x0000000Fu
#define LED_SEG_1__0__HSIOM_SHIFT 0u
#define LED_SEG_1__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define LED_SEG_1__0__INTR CYREG_GPIO_PRT4_INTR
#define LED_SEG_1__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define LED_SEG_1__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define LED_SEG_1__0__MASK 0x01u
#define LED_SEG_1__0__PC CYREG_GPIO_PRT4_PC
#define LED_SEG_1__0__PC2 CYREG_GPIO_PRT4_PC2
#define LED_SEG_1__0__PORT 4u
#define LED_SEG_1__0__PS CYREG_GPIO_PRT4_PS
#define LED_SEG_1__0__SHIFT 0u
#define LED_SEG_1__DR CYREG_GPIO_PRT4_DR
#define LED_SEG_1__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define LED_SEG_1__DR_INV CYREG_GPIO_PRT4_DR_INV
#define LED_SEG_1__DR_SET CYREG_GPIO_PRT4_DR_SET
#define LED_SEG_1__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define LED_SEG_1__INTR CYREG_GPIO_PRT4_INTR
#define LED_SEG_1__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define LED_SEG_1__INTSTAT CYREG_GPIO_PRT4_INTR
#define LED_SEG_1__MASK 0x01u
#define LED_SEG_1__PC CYREG_GPIO_PRT4_PC
#define LED_SEG_1__PC2 CYREG_GPIO_PRT4_PC2
#define LED_SEG_1__PORT 4u
#define LED_SEG_1__PS CYREG_GPIO_PRT4_PS
#define LED_SEG_1__SHIFT 0u

/* LED_SEG_2 */
#define LED_SEG_2__0__DR CYREG_GPIO_PRT4_DR
#define LED_SEG_2__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define LED_SEG_2__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define LED_SEG_2__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define LED_SEG_2__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define LED_SEG_2__0__HSIOM_MASK 0x000000F0u
#define LED_SEG_2__0__HSIOM_SHIFT 4u
#define LED_SEG_2__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define LED_SEG_2__0__INTR CYREG_GPIO_PRT4_INTR
#define LED_SEG_2__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define LED_SEG_2__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define LED_SEG_2__0__MASK 0x02u
#define LED_SEG_2__0__PC CYREG_GPIO_PRT4_PC
#define LED_SEG_2__0__PC2 CYREG_GPIO_PRT4_PC2
#define LED_SEG_2__0__PORT 4u
#define LED_SEG_2__0__PS CYREG_GPIO_PRT4_PS
#define LED_SEG_2__0__SHIFT 1u
#define LED_SEG_2__DR CYREG_GPIO_PRT4_DR
#define LED_SEG_2__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define LED_SEG_2__DR_INV CYREG_GPIO_PRT4_DR_INV
#define LED_SEG_2__DR_SET CYREG_GPIO_PRT4_DR_SET
#define LED_SEG_2__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define LED_SEG_2__INTR CYREG_GPIO_PRT4_INTR
#define LED_SEG_2__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define LED_SEG_2__INTSTAT CYREG_GPIO_PRT4_INTR
#define LED_SEG_2__MASK 0x02u
#define LED_SEG_2__PC CYREG_GPIO_PRT4_PC
#define LED_SEG_2__PC2 CYREG_GPIO_PRT4_PC2
#define LED_SEG_2__PORT 4u
#define LED_SEG_2__PS CYREG_GPIO_PRT4_PS
#define LED_SEG_2__SHIFT 1u

/* LED_SEG_3 */
#define LED_SEG_3__0__DR CYREG_GPIO_PRT4_DR
#define LED_SEG_3__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define LED_SEG_3__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define LED_SEG_3__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define LED_SEG_3__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define LED_SEG_3__0__HSIOM_MASK 0x00000F00u
#define LED_SEG_3__0__HSIOM_SHIFT 8u
#define LED_SEG_3__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define LED_SEG_3__0__INTR CYREG_GPIO_PRT4_INTR
#define LED_SEG_3__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define LED_SEG_3__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define LED_SEG_3__0__MASK 0x04u
#define LED_SEG_3__0__PC CYREG_GPIO_PRT4_PC
#define LED_SEG_3__0__PC2 CYREG_GPIO_PRT4_PC2
#define LED_SEG_3__0__PORT 4u
#define LED_SEG_3__0__PS CYREG_GPIO_PRT4_PS
#define LED_SEG_3__0__SHIFT 2u
#define LED_SEG_3__DR CYREG_GPIO_PRT4_DR
#define LED_SEG_3__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define LED_SEG_3__DR_INV CYREG_GPIO_PRT4_DR_INV
#define LED_SEG_3__DR_SET CYREG_GPIO_PRT4_DR_SET
#define LED_SEG_3__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define LED_SEG_3__INTR CYREG_GPIO_PRT4_INTR
#define LED_SEG_3__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define LED_SEG_3__INTSTAT CYREG_GPIO_PRT4_INTR
#define LED_SEG_3__MASK 0x04u
#define LED_SEG_3__PC CYREG_GPIO_PRT4_PC
#define LED_SEG_3__PC2 CYREG_GPIO_PRT4_PC2
#define LED_SEG_3__PORT 4u
#define LED_SEG_3__PS CYREG_GPIO_PRT4_PS
#define LED_SEG_3__SHIFT 2u

/* LED_SEG_4 */
#define LED_SEG_4__0__DR CYREG_GPIO_PRT4_DR
#define LED_SEG_4__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define LED_SEG_4__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define LED_SEG_4__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define LED_SEG_4__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define LED_SEG_4__0__HSIOM_MASK 0x0000F000u
#define LED_SEG_4__0__HSIOM_SHIFT 12u
#define LED_SEG_4__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define LED_SEG_4__0__INTR CYREG_GPIO_PRT4_INTR
#define LED_SEG_4__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define LED_SEG_4__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define LED_SEG_4__0__MASK 0x08u
#define LED_SEG_4__0__PC CYREG_GPIO_PRT4_PC
#define LED_SEG_4__0__PC2 CYREG_GPIO_PRT4_PC2
#define LED_SEG_4__0__PORT 4u
#define LED_SEG_4__0__PS CYREG_GPIO_PRT4_PS
#define LED_SEG_4__0__SHIFT 3u
#define LED_SEG_4__DR CYREG_GPIO_PRT4_DR
#define LED_SEG_4__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define LED_SEG_4__DR_INV CYREG_GPIO_PRT4_DR_INV
#define LED_SEG_4__DR_SET CYREG_GPIO_PRT4_DR_SET
#define LED_SEG_4__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define LED_SEG_4__INTR CYREG_GPIO_PRT4_INTR
#define LED_SEG_4__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define LED_SEG_4__INTSTAT CYREG_GPIO_PRT4_INTR
#define LED_SEG_4__MASK 0x08u
#define LED_SEG_4__PC CYREG_GPIO_PRT4_PC
#define LED_SEG_4__PC2 CYREG_GPIO_PRT4_PC2
#define LED_SEG_4__PORT 4u
#define LED_SEG_4__PS CYREG_GPIO_PRT4_PS
#define LED_SEG_4__SHIFT 3u

/* OUT_ROLE_1 */
#define OUT_ROLE_1__0__DR CYREG_GPIO_PRT0_DR
#define OUT_ROLE_1__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define OUT_ROLE_1__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define OUT_ROLE_1__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define OUT_ROLE_1__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define OUT_ROLE_1__0__HSIOM_MASK 0x0000000Fu
#define OUT_ROLE_1__0__HSIOM_SHIFT 0u
#define OUT_ROLE_1__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define OUT_ROLE_1__0__INTR CYREG_GPIO_PRT0_INTR
#define OUT_ROLE_1__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define OUT_ROLE_1__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define OUT_ROLE_1__0__MASK 0x01u
#define OUT_ROLE_1__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define OUT_ROLE_1__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define OUT_ROLE_1__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define OUT_ROLE_1__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define OUT_ROLE_1__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define OUT_ROLE_1__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define OUT_ROLE_1__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define OUT_ROLE_1__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define OUT_ROLE_1__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define OUT_ROLE_1__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define OUT_ROLE_1__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define OUT_ROLE_1__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define OUT_ROLE_1__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define OUT_ROLE_1__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define OUT_ROLE_1__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define OUT_ROLE_1__0__PC CYREG_GPIO_PRT0_PC
#define OUT_ROLE_1__0__PC2 CYREG_GPIO_PRT0_PC2
#define OUT_ROLE_1__0__PORT 0u
#define OUT_ROLE_1__0__PS CYREG_GPIO_PRT0_PS
#define OUT_ROLE_1__0__SHIFT 0u
#define OUT_ROLE_1__DR CYREG_GPIO_PRT0_DR
#define OUT_ROLE_1__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define OUT_ROLE_1__DR_INV CYREG_GPIO_PRT0_DR_INV
#define OUT_ROLE_1__DR_SET CYREG_GPIO_PRT0_DR_SET
#define OUT_ROLE_1__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define OUT_ROLE_1__INTR CYREG_GPIO_PRT0_INTR
#define OUT_ROLE_1__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define OUT_ROLE_1__INTSTAT CYREG_GPIO_PRT0_INTR
#define OUT_ROLE_1__MASK 0x01u
#define OUT_ROLE_1__PA__CFG0 CYREG_UDB_PA0_CFG0
#define OUT_ROLE_1__PA__CFG1 CYREG_UDB_PA0_CFG1
#define OUT_ROLE_1__PA__CFG10 CYREG_UDB_PA0_CFG10
#define OUT_ROLE_1__PA__CFG11 CYREG_UDB_PA0_CFG11
#define OUT_ROLE_1__PA__CFG12 CYREG_UDB_PA0_CFG12
#define OUT_ROLE_1__PA__CFG13 CYREG_UDB_PA0_CFG13
#define OUT_ROLE_1__PA__CFG14 CYREG_UDB_PA0_CFG14
#define OUT_ROLE_1__PA__CFG2 CYREG_UDB_PA0_CFG2
#define OUT_ROLE_1__PA__CFG3 CYREG_UDB_PA0_CFG3
#define OUT_ROLE_1__PA__CFG4 CYREG_UDB_PA0_CFG4
#define OUT_ROLE_1__PA__CFG5 CYREG_UDB_PA0_CFG5
#define OUT_ROLE_1__PA__CFG6 CYREG_UDB_PA0_CFG6
#define OUT_ROLE_1__PA__CFG7 CYREG_UDB_PA0_CFG7
#define OUT_ROLE_1__PA__CFG8 CYREG_UDB_PA0_CFG8
#define OUT_ROLE_1__PA__CFG9 CYREG_UDB_PA0_CFG9
#define OUT_ROLE_1__PC CYREG_GPIO_PRT0_PC
#define OUT_ROLE_1__PC2 CYREG_GPIO_PRT0_PC2
#define OUT_ROLE_1__PORT 0u
#define OUT_ROLE_1__PS CYREG_GPIO_PRT0_PS
#define OUT_ROLE_1__SHIFT 0u

/* OUT_ROLE_2 */
#define OUT_ROLE_2__0__DR CYREG_GPIO_PRT0_DR
#define OUT_ROLE_2__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define OUT_ROLE_2__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define OUT_ROLE_2__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define OUT_ROLE_2__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define OUT_ROLE_2__0__HSIOM_MASK 0x000000F0u
#define OUT_ROLE_2__0__HSIOM_SHIFT 4u
#define OUT_ROLE_2__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define OUT_ROLE_2__0__INTR CYREG_GPIO_PRT0_INTR
#define OUT_ROLE_2__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define OUT_ROLE_2__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define OUT_ROLE_2__0__MASK 0x02u
#define OUT_ROLE_2__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define OUT_ROLE_2__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define OUT_ROLE_2__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define OUT_ROLE_2__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define OUT_ROLE_2__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define OUT_ROLE_2__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define OUT_ROLE_2__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define OUT_ROLE_2__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define OUT_ROLE_2__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define OUT_ROLE_2__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define OUT_ROLE_2__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define OUT_ROLE_2__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define OUT_ROLE_2__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define OUT_ROLE_2__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define OUT_ROLE_2__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define OUT_ROLE_2__0__PC CYREG_GPIO_PRT0_PC
#define OUT_ROLE_2__0__PC2 CYREG_GPIO_PRT0_PC2
#define OUT_ROLE_2__0__PORT 0u
#define OUT_ROLE_2__0__PS CYREG_GPIO_PRT0_PS
#define OUT_ROLE_2__0__SHIFT 1u
#define OUT_ROLE_2__DR CYREG_GPIO_PRT0_DR
#define OUT_ROLE_2__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define OUT_ROLE_2__DR_INV CYREG_GPIO_PRT0_DR_INV
#define OUT_ROLE_2__DR_SET CYREG_GPIO_PRT0_DR_SET
#define OUT_ROLE_2__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define OUT_ROLE_2__INTR CYREG_GPIO_PRT0_INTR
#define OUT_ROLE_2__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define OUT_ROLE_2__INTSTAT CYREG_GPIO_PRT0_INTR
#define OUT_ROLE_2__MASK 0x02u
#define OUT_ROLE_2__PA__CFG0 CYREG_UDB_PA0_CFG0
#define OUT_ROLE_2__PA__CFG1 CYREG_UDB_PA0_CFG1
#define OUT_ROLE_2__PA__CFG10 CYREG_UDB_PA0_CFG10
#define OUT_ROLE_2__PA__CFG11 CYREG_UDB_PA0_CFG11
#define OUT_ROLE_2__PA__CFG12 CYREG_UDB_PA0_CFG12
#define OUT_ROLE_2__PA__CFG13 CYREG_UDB_PA0_CFG13
#define OUT_ROLE_2__PA__CFG14 CYREG_UDB_PA0_CFG14
#define OUT_ROLE_2__PA__CFG2 CYREG_UDB_PA0_CFG2
#define OUT_ROLE_2__PA__CFG3 CYREG_UDB_PA0_CFG3
#define OUT_ROLE_2__PA__CFG4 CYREG_UDB_PA0_CFG4
#define OUT_ROLE_2__PA__CFG5 CYREG_UDB_PA0_CFG5
#define OUT_ROLE_2__PA__CFG6 CYREG_UDB_PA0_CFG6
#define OUT_ROLE_2__PA__CFG7 CYREG_UDB_PA0_CFG7
#define OUT_ROLE_2__PA__CFG8 CYREG_UDB_PA0_CFG8
#define OUT_ROLE_2__PA__CFG9 CYREG_UDB_PA0_CFG9
#define OUT_ROLE_2__PC CYREG_GPIO_PRT0_PC
#define OUT_ROLE_2__PC2 CYREG_GPIO_PRT0_PC2
#define OUT_ROLE_2__PORT 0u
#define OUT_ROLE_2__PS CYREG_GPIO_PRT0_PS
#define OUT_ROLE_2__SHIFT 1u

/* OUT_ROLE_3 */
#define OUT_ROLE_3__0__DR CYREG_GPIO_PRT0_DR
#define OUT_ROLE_3__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define OUT_ROLE_3__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define OUT_ROLE_3__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define OUT_ROLE_3__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define OUT_ROLE_3__0__HSIOM_MASK 0x00000F00u
#define OUT_ROLE_3__0__HSIOM_SHIFT 8u
#define OUT_ROLE_3__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define OUT_ROLE_3__0__INTR CYREG_GPIO_PRT0_INTR
#define OUT_ROLE_3__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define OUT_ROLE_3__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define OUT_ROLE_3__0__MASK 0x04u
#define OUT_ROLE_3__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define OUT_ROLE_3__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define OUT_ROLE_3__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define OUT_ROLE_3__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define OUT_ROLE_3__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define OUT_ROLE_3__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define OUT_ROLE_3__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define OUT_ROLE_3__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define OUT_ROLE_3__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define OUT_ROLE_3__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define OUT_ROLE_3__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define OUT_ROLE_3__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define OUT_ROLE_3__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define OUT_ROLE_3__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define OUT_ROLE_3__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define OUT_ROLE_3__0__PC CYREG_GPIO_PRT0_PC
#define OUT_ROLE_3__0__PC2 CYREG_GPIO_PRT0_PC2
#define OUT_ROLE_3__0__PORT 0u
#define OUT_ROLE_3__0__PS CYREG_GPIO_PRT0_PS
#define OUT_ROLE_3__0__SHIFT 2u
#define OUT_ROLE_3__DR CYREG_GPIO_PRT0_DR
#define OUT_ROLE_3__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define OUT_ROLE_3__DR_INV CYREG_GPIO_PRT0_DR_INV
#define OUT_ROLE_3__DR_SET CYREG_GPIO_PRT0_DR_SET
#define OUT_ROLE_3__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define OUT_ROLE_3__INTR CYREG_GPIO_PRT0_INTR
#define OUT_ROLE_3__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define OUT_ROLE_3__INTSTAT CYREG_GPIO_PRT0_INTR
#define OUT_ROLE_3__MASK 0x04u
#define OUT_ROLE_3__PA__CFG0 CYREG_UDB_PA0_CFG0
#define OUT_ROLE_3__PA__CFG1 CYREG_UDB_PA0_CFG1
#define OUT_ROLE_3__PA__CFG10 CYREG_UDB_PA0_CFG10
#define OUT_ROLE_3__PA__CFG11 CYREG_UDB_PA0_CFG11
#define OUT_ROLE_3__PA__CFG12 CYREG_UDB_PA0_CFG12
#define OUT_ROLE_3__PA__CFG13 CYREG_UDB_PA0_CFG13
#define OUT_ROLE_3__PA__CFG14 CYREG_UDB_PA0_CFG14
#define OUT_ROLE_3__PA__CFG2 CYREG_UDB_PA0_CFG2
#define OUT_ROLE_3__PA__CFG3 CYREG_UDB_PA0_CFG3
#define OUT_ROLE_3__PA__CFG4 CYREG_UDB_PA0_CFG4
#define OUT_ROLE_3__PA__CFG5 CYREG_UDB_PA0_CFG5
#define OUT_ROLE_3__PA__CFG6 CYREG_UDB_PA0_CFG6
#define OUT_ROLE_3__PA__CFG7 CYREG_UDB_PA0_CFG7
#define OUT_ROLE_3__PA__CFG8 CYREG_UDB_PA0_CFG8
#define OUT_ROLE_3__PA__CFG9 CYREG_UDB_PA0_CFG9
#define OUT_ROLE_3__PC CYREG_GPIO_PRT0_PC
#define OUT_ROLE_3__PC2 CYREG_GPIO_PRT0_PC2
#define OUT_ROLE_3__PORT 0u
#define OUT_ROLE_3__PS CYREG_GPIO_PRT0_PS
#define OUT_ROLE_3__SHIFT 2u

/* OUT_ROLE_4 */
#define OUT_ROLE_4__0__DR CYREG_GPIO_PRT0_DR
#define OUT_ROLE_4__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define OUT_ROLE_4__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define OUT_ROLE_4__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define OUT_ROLE_4__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define OUT_ROLE_4__0__HSIOM_MASK 0x0000F000u
#define OUT_ROLE_4__0__HSIOM_SHIFT 12u
#define OUT_ROLE_4__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define OUT_ROLE_4__0__INTR CYREG_GPIO_PRT0_INTR
#define OUT_ROLE_4__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define OUT_ROLE_4__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define OUT_ROLE_4__0__MASK 0x08u
#define OUT_ROLE_4__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define OUT_ROLE_4__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define OUT_ROLE_4__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define OUT_ROLE_4__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define OUT_ROLE_4__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define OUT_ROLE_4__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define OUT_ROLE_4__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define OUT_ROLE_4__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define OUT_ROLE_4__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define OUT_ROLE_4__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define OUT_ROLE_4__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define OUT_ROLE_4__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define OUT_ROLE_4__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define OUT_ROLE_4__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define OUT_ROLE_4__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define OUT_ROLE_4__0__PC CYREG_GPIO_PRT0_PC
#define OUT_ROLE_4__0__PC2 CYREG_GPIO_PRT0_PC2
#define OUT_ROLE_4__0__PORT 0u
#define OUT_ROLE_4__0__PS CYREG_GPIO_PRT0_PS
#define OUT_ROLE_4__0__SHIFT 3u
#define OUT_ROLE_4__DR CYREG_GPIO_PRT0_DR
#define OUT_ROLE_4__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define OUT_ROLE_4__DR_INV CYREG_GPIO_PRT0_DR_INV
#define OUT_ROLE_4__DR_SET CYREG_GPIO_PRT0_DR_SET
#define OUT_ROLE_4__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define OUT_ROLE_4__INTR CYREG_GPIO_PRT0_INTR
#define OUT_ROLE_4__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define OUT_ROLE_4__INTSTAT CYREG_GPIO_PRT0_INTR
#define OUT_ROLE_4__MASK 0x08u
#define OUT_ROLE_4__PA__CFG0 CYREG_UDB_PA0_CFG0
#define OUT_ROLE_4__PA__CFG1 CYREG_UDB_PA0_CFG1
#define OUT_ROLE_4__PA__CFG10 CYREG_UDB_PA0_CFG10
#define OUT_ROLE_4__PA__CFG11 CYREG_UDB_PA0_CFG11
#define OUT_ROLE_4__PA__CFG12 CYREG_UDB_PA0_CFG12
#define OUT_ROLE_4__PA__CFG13 CYREG_UDB_PA0_CFG13
#define OUT_ROLE_4__PA__CFG14 CYREG_UDB_PA0_CFG14
#define OUT_ROLE_4__PA__CFG2 CYREG_UDB_PA0_CFG2
#define OUT_ROLE_4__PA__CFG3 CYREG_UDB_PA0_CFG3
#define OUT_ROLE_4__PA__CFG4 CYREG_UDB_PA0_CFG4
#define OUT_ROLE_4__PA__CFG5 CYREG_UDB_PA0_CFG5
#define OUT_ROLE_4__PA__CFG6 CYREG_UDB_PA0_CFG6
#define OUT_ROLE_4__PA__CFG7 CYREG_UDB_PA0_CFG7
#define OUT_ROLE_4__PA__CFG8 CYREG_UDB_PA0_CFG8
#define OUT_ROLE_4__PA__CFG9 CYREG_UDB_PA0_CFG9
#define OUT_ROLE_4__PC CYREG_GPIO_PRT0_PC
#define OUT_ROLE_4__PC2 CYREG_GPIO_PRT0_PC2
#define OUT_ROLE_4__PORT 0u
#define OUT_ROLE_4__PS CYREG_GPIO_PRT0_PS
#define OUT_ROLE_4__SHIFT 3u

/* OUT_ROLE_5 */
#define OUT_ROLE_5__0__DR CYREG_GPIO_PRT0_DR
#define OUT_ROLE_5__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define OUT_ROLE_5__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define OUT_ROLE_5__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define OUT_ROLE_5__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define OUT_ROLE_5__0__HSIOM_MASK 0x000F0000u
#define OUT_ROLE_5__0__HSIOM_SHIFT 16u
#define OUT_ROLE_5__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define OUT_ROLE_5__0__INTR CYREG_GPIO_PRT0_INTR
#define OUT_ROLE_5__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define OUT_ROLE_5__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define OUT_ROLE_5__0__MASK 0x10u
#define OUT_ROLE_5__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define OUT_ROLE_5__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define OUT_ROLE_5__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define OUT_ROLE_5__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define OUT_ROLE_5__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define OUT_ROLE_5__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define OUT_ROLE_5__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define OUT_ROLE_5__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define OUT_ROLE_5__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define OUT_ROLE_5__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define OUT_ROLE_5__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define OUT_ROLE_5__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define OUT_ROLE_5__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define OUT_ROLE_5__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define OUT_ROLE_5__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define OUT_ROLE_5__0__PC CYREG_GPIO_PRT0_PC
#define OUT_ROLE_5__0__PC2 CYREG_GPIO_PRT0_PC2
#define OUT_ROLE_5__0__PORT 0u
#define OUT_ROLE_5__0__PS CYREG_GPIO_PRT0_PS
#define OUT_ROLE_5__0__SHIFT 4u
#define OUT_ROLE_5__DR CYREG_GPIO_PRT0_DR
#define OUT_ROLE_5__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define OUT_ROLE_5__DR_INV CYREG_GPIO_PRT0_DR_INV
#define OUT_ROLE_5__DR_SET CYREG_GPIO_PRT0_DR_SET
#define OUT_ROLE_5__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define OUT_ROLE_5__INTR CYREG_GPIO_PRT0_INTR
#define OUT_ROLE_5__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define OUT_ROLE_5__INTSTAT CYREG_GPIO_PRT0_INTR
#define OUT_ROLE_5__MASK 0x10u
#define OUT_ROLE_5__PA__CFG0 CYREG_UDB_PA0_CFG0
#define OUT_ROLE_5__PA__CFG1 CYREG_UDB_PA0_CFG1
#define OUT_ROLE_5__PA__CFG10 CYREG_UDB_PA0_CFG10
#define OUT_ROLE_5__PA__CFG11 CYREG_UDB_PA0_CFG11
#define OUT_ROLE_5__PA__CFG12 CYREG_UDB_PA0_CFG12
#define OUT_ROLE_5__PA__CFG13 CYREG_UDB_PA0_CFG13
#define OUT_ROLE_5__PA__CFG14 CYREG_UDB_PA0_CFG14
#define OUT_ROLE_5__PA__CFG2 CYREG_UDB_PA0_CFG2
#define OUT_ROLE_5__PA__CFG3 CYREG_UDB_PA0_CFG3
#define OUT_ROLE_5__PA__CFG4 CYREG_UDB_PA0_CFG4
#define OUT_ROLE_5__PA__CFG5 CYREG_UDB_PA0_CFG5
#define OUT_ROLE_5__PA__CFG6 CYREG_UDB_PA0_CFG6
#define OUT_ROLE_5__PA__CFG7 CYREG_UDB_PA0_CFG7
#define OUT_ROLE_5__PA__CFG8 CYREG_UDB_PA0_CFG8
#define OUT_ROLE_5__PA__CFG9 CYREG_UDB_PA0_CFG9
#define OUT_ROLE_5__PC CYREG_GPIO_PRT0_PC
#define OUT_ROLE_5__PC2 CYREG_GPIO_PRT0_PC2
#define OUT_ROLE_5__PORT 0u
#define OUT_ROLE_5__PS CYREG_GPIO_PRT0_PS
#define OUT_ROLE_5__SHIFT 4u

/* OUT_ROLE_6 */
#define OUT_ROLE_6__0__DR CYREG_GPIO_PRT0_DR
#define OUT_ROLE_6__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define OUT_ROLE_6__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define OUT_ROLE_6__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define OUT_ROLE_6__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define OUT_ROLE_6__0__HSIOM_MASK 0x00F00000u
#define OUT_ROLE_6__0__HSIOM_SHIFT 20u
#define OUT_ROLE_6__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define OUT_ROLE_6__0__INTR CYREG_GPIO_PRT0_INTR
#define OUT_ROLE_6__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define OUT_ROLE_6__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define OUT_ROLE_6__0__MASK 0x20u
#define OUT_ROLE_6__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define OUT_ROLE_6__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define OUT_ROLE_6__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define OUT_ROLE_6__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define OUT_ROLE_6__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define OUT_ROLE_6__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define OUT_ROLE_6__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define OUT_ROLE_6__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define OUT_ROLE_6__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define OUT_ROLE_6__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define OUT_ROLE_6__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define OUT_ROLE_6__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define OUT_ROLE_6__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define OUT_ROLE_6__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define OUT_ROLE_6__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define OUT_ROLE_6__0__PC CYREG_GPIO_PRT0_PC
#define OUT_ROLE_6__0__PC2 CYREG_GPIO_PRT0_PC2
#define OUT_ROLE_6__0__PORT 0u
#define OUT_ROLE_6__0__PS CYREG_GPIO_PRT0_PS
#define OUT_ROLE_6__0__SHIFT 5u
#define OUT_ROLE_6__DR CYREG_GPIO_PRT0_DR
#define OUT_ROLE_6__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define OUT_ROLE_6__DR_INV CYREG_GPIO_PRT0_DR_INV
#define OUT_ROLE_6__DR_SET CYREG_GPIO_PRT0_DR_SET
#define OUT_ROLE_6__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define OUT_ROLE_6__INTR CYREG_GPIO_PRT0_INTR
#define OUT_ROLE_6__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define OUT_ROLE_6__INTSTAT CYREG_GPIO_PRT0_INTR
#define OUT_ROLE_6__MASK 0x20u
#define OUT_ROLE_6__PA__CFG0 CYREG_UDB_PA0_CFG0
#define OUT_ROLE_6__PA__CFG1 CYREG_UDB_PA0_CFG1
#define OUT_ROLE_6__PA__CFG10 CYREG_UDB_PA0_CFG10
#define OUT_ROLE_6__PA__CFG11 CYREG_UDB_PA0_CFG11
#define OUT_ROLE_6__PA__CFG12 CYREG_UDB_PA0_CFG12
#define OUT_ROLE_6__PA__CFG13 CYREG_UDB_PA0_CFG13
#define OUT_ROLE_6__PA__CFG14 CYREG_UDB_PA0_CFG14
#define OUT_ROLE_6__PA__CFG2 CYREG_UDB_PA0_CFG2
#define OUT_ROLE_6__PA__CFG3 CYREG_UDB_PA0_CFG3
#define OUT_ROLE_6__PA__CFG4 CYREG_UDB_PA0_CFG4
#define OUT_ROLE_6__PA__CFG5 CYREG_UDB_PA0_CFG5
#define OUT_ROLE_6__PA__CFG6 CYREG_UDB_PA0_CFG6
#define OUT_ROLE_6__PA__CFG7 CYREG_UDB_PA0_CFG7
#define OUT_ROLE_6__PA__CFG8 CYREG_UDB_PA0_CFG8
#define OUT_ROLE_6__PA__CFG9 CYREG_UDB_PA0_CFG9
#define OUT_ROLE_6__PC CYREG_GPIO_PRT0_PC
#define OUT_ROLE_6__PC2 CYREG_GPIO_PRT0_PC2
#define OUT_ROLE_6__PORT 0u
#define OUT_ROLE_6__PS CYREG_GPIO_PRT0_PS
#define OUT_ROLE_6__SHIFT 5u

/* BUT_TURN_ON */
#define BUT_TURN_ON__0__DR CYREG_GPIO_PRT1_DR
#define BUT_TURN_ON__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define BUT_TURN_ON__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define BUT_TURN_ON__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define BUT_TURN_ON__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define BUT_TURN_ON__0__HSIOM_MASK 0x0000000Fu
#define BUT_TURN_ON__0__HSIOM_SHIFT 0u
#define BUT_TURN_ON__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define BUT_TURN_ON__0__INTR CYREG_GPIO_PRT1_INTR
#define BUT_TURN_ON__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define BUT_TURN_ON__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define BUT_TURN_ON__0__MASK 0x01u
#define BUT_TURN_ON__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define BUT_TURN_ON__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define BUT_TURN_ON__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define BUT_TURN_ON__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define BUT_TURN_ON__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define BUT_TURN_ON__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define BUT_TURN_ON__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define BUT_TURN_ON__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define BUT_TURN_ON__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define BUT_TURN_ON__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define BUT_TURN_ON__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define BUT_TURN_ON__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define BUT_TURN_ON__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define BUT_TURN_ON__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define BUT_TURN_ON__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define BUT_TURN_ON__0__PC CYREG_GPIO_PRT1_PC
#define BUT_TURN_ON__0__PC2 CYREG_GPIO_PRT1_PC2
#define BUT_TURN_ON__0__PORT 1u
#define BUT_TURN_ON__0__PS CYREG_GPIO_PRT1_PS
#define BUT_TURN_ON__0__SHIFT 0u
#define BUT_TURN_ON__DR CYREG_GPIO_PRT1_DR
#define BUT_TURN_ON__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define BUT_TURN_ON__DR_INV CYREG_GPIO_PRT1_DR_INV
#define BUT_TURN_ON__DR_SET CYREG_GPIO_PRT1_DR_SET
#define BUT_TURN_ON__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define BUT_TURN_ON__INTR CYREG_GPIO_PRT1_INTR
#define BUT_TURN_ON__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define BUT_TURN_ON__INTSTAT CYREG_GPIO_PRT1_INTR
#define BUT_TURN_ON__MASK 0x01u
#define BUT_TURN_ON__PA__CFG0 CYREG_UDB_PA1_CFG0
#define BUT_TURN_ON__PA__CFG1 CYREG_UDB_PA1_CFG1
#define BUT_TURN_ON__PA__CFG10 CYREG_UDB_PA1_CFG10
#define BUT_TURN_ON__PA__CFG11 CYREG_UDB_PA1_CFG11
#define BUT_TURN_ON__PA__CFG12 CYREG_UDB_PA1_CFG12
#define BUT_TURN_ON__PA__CFG13 CYREG_UDB_PA1_CFG13
#define BUT_TURN_ON__PA__CFG14 CYREG_UDB_PA1_CFG14
#define BUT_TURN_ON__PA__CFG2 CYREG_UDB_PA1_CFG2
#define BUT_TURN_ON__PA__CFG3 CYREG_UDB_PA1_CFG3
#define BUT_TURN_ON__PA__CFG4 CYREG_UDB_PA1_CFG4
#define BUT_TURN_ON__PA__CFG5 CYREG_UDB_PA1_CFG5
#define BUT_TURN_ON__PA__CFG6 CYREG_UDB_PA1_CFG6
#define BUT_TURN_ON__PA__CFG7 CYREG_UDB_PA1_CFG7
#define BUT_TURN_ON__PA__CFG8 CYREG_UDB_PA1_CFG8
#define BUT_TURN_ON__PA__CFG9 CYREG_UDB_PA1_CFG9
#define BUT_TURN_ON__PC CYREG_GPIO_PRT1_PC
#define BUT_TURN_ON__PC2 CYREG_GPIO_PRT1_PC2
#define BUT_TURN_ON__PORT 1u
#define BUT_TURN_ON__PS CYREG_GPIO_PRT1_PS
#define BUT_TURN_ON__SHIFT 0u

/* BUT_TURN_OFF */
#define BUT_TURN_OFF__0__DR CYREG_GPIO_PRT5_DR
#define BUT_TURN_OFF__0__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define BUT_TURN_OFF__0__DR_INV CYREG_GPIO_PRT5_DR_INV
#define BUT_TURN_OFF__0__DR_SET CYREG_GPIO_PRT5_DR_SET
#define BUT_TURN_OFF__0__HSIOM CYREG_HSIOM_PORT_SEL5
#define BUT_TURN_OFF__0__HSIOM_MASK 0x00F00000u
#define BUT_TURN_OFF__0__HSIOM_SHIFT 20u
#define BUT_TURN_OFF__0__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define BUT_TURN_OFF__0__INTR CYREG_GPIO_PRT5_INTR
#define BUT_TURN_OFF__0__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define BUT_TURN_OFF__0__INTSTAT CYREG_GPIO_PRT5_INTR
#define BUT_TURN_OFF__0__MASK 0x20u
#define BUT_TURN_OFF__0__PC CYREG_GPIO_PRT5_PC
#define BUT_TURN_OFF__0__PC2 CYREG_GPIO_PRT5_PC2
#define BUT_TURN_OFF__0__PORT 5u
#define BUT_TURN_OFF__0__PS CYREG_GPIO_PRT5_PS
#define BUT_TURN_OFF__0__SHIFT 5u
#define BUT_TURN_OFF__DR CYREG_GPIO_PRT5_DR
#define BUT_TURN_OFF__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define BUT_TURN_OFF__DR_INV CYREG_GPIO_PRT5_DR_INV
#define BUT_TURN_OFF__DR_SET CYREG_GPIO_PRT5_DR_SET
#define BUT_TURN_OFF__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define BUT_TURN_OFF__INTR CYREG_GPIO_PRT5_INTR
#define BUT_TURN_OFF__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define BUT_TURN_OFF__INTSTAT CYREG_GPIO_PRT5_INTR
#define BUT_TURN_OFF__MASK 0x20u
#define BUT_TURN_OFF__PC CYREG_GPIO_PRT5_PC
#define BUT_TURN_OFF__PC2 CYREG_GPIO_PRT5_PC2
#define BUT_TURN_OFF__PORT 5u
#define BUT_TURN_OFF__PS CYREG_GPIO_PRT5_PS
#define BUT_TURN_OFF__SHIFT 5u

/* Miscellaneous */
#define CY_PROJECT_NAME "test_draw_altium"
#define CY_VERSION "PSoC Creator  4.4"
#define CYDEV_BANDGAP_VOLTAGE 1.024
#define CYDEV_BCLK__HFCLK__HZ 48000000U
#define CYDEV_BCLK__HFCLK__KHZ 48000U
#define CYDEV_BCLK__HFCLK__MHZ 48U
#define CYDEV_BCLK__SYSCLK__HZ 48000000U
#define CYDEV_BCLK__SYSCLK__KHZ 48000U
#define CYDEV_BCLK__SYSCLK__MHZ 48U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 26u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x112D11A1u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 26u
#define CYDEV_CHIP_MEMBER_4AA 25u
#define CYDEV_CHIP_MEMBER_4AB 30u
#define CYDEV_CHIP_MEMBER_4AC 14u
#define CYDEV_CHIP_MEMBER_4AD 15u
#define CYDEV_CHIP_MEMBER_4AE 16u
#define CYDEV_CHIP_MEMBER_4D 20u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 27u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 24u
#define CYDEV_CHIP_MEMBER_4I 32u
#define CYDEV_CHIP_MEMBER_4J 21u
#define CYDEV_CHIP_MEMBER_4K 22u
#define CYDEV_CHIP_MEMBER_4L 31u
#define CYDEV_CHIP_MEMBER_4M 29u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 28u
#define CYDEV_CHIP_MEMBER_4Q 17u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 23u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 18u
#define CYDEV_CHIP_MEMBER_4Z 19u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 33u
#define CYDEV_CHIP_MEMBER_FM3 37u
#define CYDEV_CHIP_MEMBER_FM4 38u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 34u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 35u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 36u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4M
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4AA_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AB_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AC_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AD_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AE_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Z_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4M_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_Disallowed
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 10u
#define CYDEV_DFT_SELECT_CLK1 11u
#define CYDEV_DMA_CHANNELS_AVAILABLE 8
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_INTR_NUMBER_DMA 13u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_VDDIO 3.3
#define CYDEV_VDDIO_MV 3300
#define CYDEV_WDT_GENERATE_ISR 1u
#define CYIPBLOCK_m0s8can_VERSION 1
#define CYIPBLOCK_m0s8cpussv2_VERSION 1
#define CYIPBLOCK_m0s8csd_VERSION 1
#define CYIPBLOCK_m0s8ioss_VERSION 1
#define CYIPBLOCK_m0s8lcd_VERSION 2
#define CYIPBLOCK_m0s8lpcomp_VERSION 2
#define CYIPBLOCK_m0s8peri_VERSION 1
#define CYIPBLOCK_m0s8scb_VERSION 2
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 2
#define CYIPBLOCK_m0s8udbif_VERSION 1
#define CYIPBLOCK_m0s8wco_VERSION 1
#define CYIPBLOCK_s8pass4al_VERSION 1
#define DMA_CHANNELS_USED__MASK 0u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
