
---------- Begin Simulation Statistics ----------
final_tick                                 4112058000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 184738                       # Simulator instruction rate (inst/s)
host_mem_usage                                 907836                       # Number of bytes of host memory used
host_op_rate                                   221031                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    54.13                       # Real time elapsed on the host
host_tick_rate                               75965032                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000001                       # Number of instructions simulated
sim_ops                                      11964616                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004112                       # Number of seconds simulated
sim_ticks                                  4112058000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.004253                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1501242                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1580184                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1483                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            122077                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           2285914                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             107138                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          148649                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            41511                       # Number of indirect misses.
system.cpu.branchPred.lookups                 3212315                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  347058                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        10935                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   3264039                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3322645                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             99546                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2395517                       # Number of branches committed
system.cpu.commit.bw_lim_events                609234                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             575                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         2202933                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10020916                       # Number of instructions committed
system.cpu.commit.committedOps               11985531                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      7364376                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.627501                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.502649                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      3938948     53.49%     53.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1144127     15.54%     69.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       574883      7.81%     76.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       380438      5.17%     81.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       301464      4.09%     86.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       136745      1.86%     87.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       162888      2.21%     90.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       115649      1.57%     91.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       609234      8.27%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      7364376                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               279796                       # Number of function calls committed.
system.cpu.commit.int_insts                  10982358                       # Number of committed integer instructions.
system.cpu.commit.loads                       2585308                       # Number of loads committed
system.cpu.commit.membars                         562                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            6      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7768284     64.81%     64.81% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          109923      0.92%     65.73% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             9901      0.08%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              1      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             74      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult            37      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc            38      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             2      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              25      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              24      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              24      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             86      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2585308     21.57%     87.39% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1511798     12.61%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          11985531                       # Class of committed instruction
system.cpu.commit.refs                        4097106                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                      1907                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000001                       # Number of Instructions Simulated
system.cpu.committedOps                      11964616                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.822413                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.822413                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               1446637                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                 23213                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              1450172                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               14993179                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  3165344                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2840588                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 100768                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                 71316                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                148855                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     3212315                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1994165                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       4149529                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 49362                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          215                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       13253076                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  530                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           473                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                  246732                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.390596                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            3428079                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1955438                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.611486                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            7702192                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.039494                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.883840                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  4417530     57.35%     57.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   415285      5.39%     62.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   402228      5.22%     67.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   435337      5.65%     73.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   290922      3.78%     77.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   348571      4.53%     81.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   303751      3.94%     85.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   254771      3.31%     89.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   833797     10.83%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              7702192                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                          521943                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               132838                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2617386                       # Number of branches executed
system.cpu.iew.exec_nop                         25527                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.631806                       # Inst execution rate
system.cpu.iew.exec_refs                      4716840                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1608297                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  329086                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3143943                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                666                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             24005                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1699547                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            14192709                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               3108543                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            165617                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              13420193                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   5479                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                110031                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 100768                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                116543                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          1071                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            62490                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          295                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation         1197                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads       156200                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       558629                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       187749                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents           1197                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        75328                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          57510                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  12907717                       # num instructions consuming a value
system.cpu.iew.wb_count                      13106311                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.551031                       # average fanout of values written-back
system.cpu.iew.wb_producers                   7112553                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.593640                       # insts written-back per cycle
system.cpu.iew.wb_sent                       13170344                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 16173517                       # number of integer regfile reads
system.cpu.int_regfile_writes                 9635557                       # number of integer regfile writes
system.cpu.ipc                               1.215933                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.215933                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               118      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8665160     63.78%     63.78% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               110943      0.82%     64.60% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 10077      0.07%     64.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     64.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   1      0.00%     64.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 830      0.01%     64.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                743      0.01%     64.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     64.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     64.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                802      0.01%     64.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  2      0.00%     64.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   31      0.00%     64.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     64.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   28      0.00%     64.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   28      0.00%     64.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     64.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 106      0.00%     64.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     64.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     64.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     64.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     64.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     64.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     64.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     64.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     64.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     64.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     64.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     64.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     64.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     64.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     64.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     64.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     64.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     64.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     64.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     64.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     64.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     64.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     64.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     64.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     64.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     64.69% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3171174     23.34%     88.03% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1625772     11.97%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               13585815                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      183979                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013542                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   76621     41.65%     41.65% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     29      0.02%     41.66% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     41.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     41.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     41.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     41.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     41.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     41.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     41.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     41.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     41.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     41.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     41.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%     41.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     41.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     41.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     41.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     41.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     41.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     41.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     41.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     41.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     41.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     41.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     41.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     41.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     41.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     41.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     41.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     41.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     41.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     41.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     41.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     41.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     41.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     41.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     41.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     41.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     41.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     41.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     41.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     41.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     41.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     41.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     41.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     41.66% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  70889     38.53%     80.20% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 36437     19.80%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               13764713                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           35067737                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     13101947                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          16360764                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   14166516                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  13585815                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 666                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         2202549                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             19848                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             91                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1603681                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       7702192                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.763889                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.065602                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             3285252     42.65%     42.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1044085     13.56%     56.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1005066     13.05%     69.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              817471     10.61%     79.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              587498      7.63%     87.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              383819      4.98%     92.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              341228      4.43%     96.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              139454      1.81%     98.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               98319      1.28%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7702192                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.651945                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                   4963                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               9907                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses         4364                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes             10107                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             82770                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           125907                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3143943                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1699547                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                10150601                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   2315                       # number of misc regfile writes
system.cpu.numCycles                          8224135                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  511773                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              11774593                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 150694                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  3267965                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                 125413                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  2363                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              21632451                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               14707671                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            14453908                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2870708                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 264517                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 100768                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                572647                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  2679280                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         17821786                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         378331                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              15724                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    606131                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            690                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             5405                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     20940889                       # The number of ROB reads
system.cpu.rob.rob_writes                    28717026                       # The number of ROB writes
system.cpu.timesIdled                           40350                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                     3416                       # number of vector regfile reads
system.cpu.vec_regfile_writes                    2444                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    24                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           15                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         17795                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          184                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       105004                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       212043                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               6866                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            6                       # Transaction distribution
system.membus.trans_dist::CleanEvict                9                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10657                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10657                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6866                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           257                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        35318                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  35318                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1121856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1121856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             17780                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   17780    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               17780                       # Request fanout histogram
system.membus.reqLayer0.occupancy            22428000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy           92556750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   4112058000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             93060                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        29812                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        71070                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            4127                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               5                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              5                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            13704                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           13704                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         72096                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        20964                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          280                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          280                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       215235                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       103830                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                319065                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      9160896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      4126336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               13287232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              42                       # Total snoops (count)
system.tol2bus.snoopTraffic                      2112                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           107064                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001812                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.042529                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 106870     99.82%     99.82% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    194      0.18%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             107064                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          206897500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          52175937                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         108159469                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.6                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   4112058000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                66623                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                22590                       # number of demand (read+write) hits
system.l2.demand_hits::total                    89213                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               66623                       # number of overall hits
system.l2.overall_hits::.cpu.data               22590                       # number of overall hits
system.l2.overall_hits::total                   89213                       # number of overall hits
system.l2.demand_misses::.cpu.inst               5446                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              12078                       # number of demand (read+write) misses
system.l2.demand_misses::total                  17524                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              5446                       # number of overall misses
system.l2.overall_misses::.cpu.data             12078                       # number of overall misses
system.l2.overall_misses::total                 17524                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    434263000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    935892000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1370155000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    434263000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    935892000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1370155000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            72069                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            34668                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               106737                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           72069                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           34668                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              106737                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.075566                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.348390                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.164179                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.075566                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.348390                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.164179                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79739.809034                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 77487.332340                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78187.343072                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79739.809034                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 77487.332340                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78187.343072                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                   6                       # number of writebacks
system.l2.writebacks::total                         6                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          5445                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         12078                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             17523                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         5445                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        12078                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            17523                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    379717000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    815111501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1194828501                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    379717000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    815111501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1194828501                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.075553                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.348390                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.164170                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.075553                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.348390                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.164170                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69736.822773                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 67487.291025                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68186.298065                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69736.822773                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 67487.291025                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68186.298065                       # average overall mshr miss latency
system.l2.replacements                             15                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        29806                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            29806                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        29806                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        29806                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        70946                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            70946                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        70946                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        70946                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu.data                5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    5                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                5                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              3047                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3047                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           10657                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               10657                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    816493500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     816493500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         13704                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             13704                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.777656                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.777656                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76615.698602                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76615.698602                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        10657                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          10657                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    709923001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    709923001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.777656                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.777656                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66615.651778                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66615.651778                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          66623                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              66623                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         5446                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             5446                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    434263000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    434263000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        72069                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          72069                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.075566                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.075566                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79739.809034                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79739.809034                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         5445                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         5445                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    379717000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    379717000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.075553                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.075553                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69736.822773                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69736.822773                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         19543                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             19543                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1421                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1421                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    119398500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    119398500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        20964                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         20964                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.067783                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.067783                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 84024.278677                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84024.278677                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1421                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1421                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    105188500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    105188500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.067783                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.067783                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74024.278677                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74024.278677                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            23                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                23                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data          257                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             257                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          280                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           280                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.917857                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.917857                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          257                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          257                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      4900500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      4900500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.917857                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.917857                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19068.093385                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19068.093385                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   4112058000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 11825.540341                       # Cycle average of tags in use
system.l2.tags.total_refs                      211605                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     17786                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.897279                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     178.351098                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3857.501970                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7789.687273                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.005443                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.117722                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.237722                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.360887                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         17748                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          203                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1775                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        15756                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.541626                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1712690                       # Number of tag accesses
system.l2.tags.data_accesses                  1712690                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4112058000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         348480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         772992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1121472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       348480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        348480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks          384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             384                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            5445                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           12078                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               17523                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks            6                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  6                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          84745886                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         187981784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             272727671                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     84745886                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         84745886                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks          93384                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                93384                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks          93384                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         84745886                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        187981784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            272821055                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples         6.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      5445.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     12078.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000598250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               35850                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       17523                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          6                       # Number of write requests accepted
system.mem_ctrls.readBursts                     17523                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        6                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1041                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1001                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               978                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               855                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1015                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1028                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1236                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.29                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.80                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    145748500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   87615000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               474304750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8317.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27067.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    14567                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.13                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 17523                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    6                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   12782                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3743                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     755                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     213                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2956                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    379.388363                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   226.816367                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   359.825932                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          868     29.36%     29.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          663     22.43%     51.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          320     10.83%     62.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          221      7.48%     70.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          121      4.09%     74.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          113      3.82%     78.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           80      2.71%     80.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           65      2.20%     82.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          505     17.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2956                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                1121472                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1121472                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  384                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       272.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    272.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    4109458000                       # Total gap between requests
system.mem_ctrls.avgGap                     234437.67                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       348480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       772992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 84745886.366388797760                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 187981784.303626060486                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         5445                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        12078                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks            6                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    155708000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    318596750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28596.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     26378.27                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              9860340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              5240895                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            62032320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     324529920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        992906940                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        742898400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         2137468815                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        519.805123                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1920537250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    137280000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   2054240750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             11245500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              5977125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            63081900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     324529920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1074287550                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        674367360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         2153489355                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        523.701114                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1741221250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    137280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2233556750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   4112058000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1912765                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1912765                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1912765                       # number of overall hits
system.cpu.icache.overall_hits::total         1912765                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        81394                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          81394                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        81394                       # number of overall misses
system.cpu.icache.overall_misses::total         81394                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1492551993                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1492551993                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1492551993                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1492551993                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1994159                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1994159                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1994159                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1994159                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.040816                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.040816                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.040816                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.040816                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 18337.371219                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 18337.371219                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 18337.371219                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 18337.371219                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         3930                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                77                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    51.038961                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        71070                       # number of writebacks
system.cpu.icache.writebacks::total             71070                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         9298                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         9298                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         9298                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         9298                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        72096                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        72096                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        72096                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        72096                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1250131995                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1250131995                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1250131995                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1250131995                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.036154                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.036154                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.036154                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.036154                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 17339.824609                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 17339.824609                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 17339.824609                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 17339.824609                       # average overall mshr miss latency
system.cpu.icache.replacements                  71070                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1912765                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1912765                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        81394                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         81394                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1492551993                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1492551993                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1994159                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1994159                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.040816                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.040816                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 18337.371219                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 18337.371219                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         9298                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         9298                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        72096                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        72096                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1250131995                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1250131995                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.036154                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.036154                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 17339.824609                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 17339.824609                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   4112058000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          1001.662273                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1984861                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             72096                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             27.530806                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  1001.662273                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.978186                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.978186                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1021                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          187                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          342                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          444                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.997070                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4060414                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4060414                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4112058000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4112058000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4112058000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4112058000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4112058000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      4232692                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4232692                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4239015                       # number of overall hits
system.cpu.dcache.overall_hits::total         4239015                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       155470                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         155470                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       155489                       # number of overall misses
system.cpu.dcache.overall_misses::total        155489                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6647452153                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6647452153                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6647452153                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6647452153                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4388162                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4388162                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4394504                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4394504                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.035429                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.035429                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.035383                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.035383                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 42757.137409                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42757.137409                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 42751.912695                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 42751.912695                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        39859                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         7829                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1113                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             132                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    35.812219                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    59.310606                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        29806                       # number of writebacks
system.cpu.dcache.writebacks::total             29806                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       120526                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       120526                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       120526                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       120526                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        34944                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        34944                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        34951                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        34951                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1236021362                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1236021362                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1236354362                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1236354362                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007963                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007963                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007953                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007953                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 35371.490442                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 35371.490442                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 35373.933850                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 35373.933850                       # average overall mshr miss latency
system.cpu.dcache.replacements                  33924                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2811244                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2811244                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        65040                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         65040                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1601414000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1601414000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2876284                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2876284                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.022613                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.022613                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 24621.986470                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24621.986470                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        44084                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        44084                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        20956                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        20956                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    357911000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    357911000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007286                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007286                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 17079.165871                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17079.165871                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1421445                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1421445                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        90225                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        90225                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5039518269                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5039518269                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1511670                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1511670                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.059686                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.059686                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 55855.009909                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55855.009909                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        76442                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        76442                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        13783                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        13783                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    871795478                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    871795478                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.009118                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009118                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 63251.503882                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63251.503882                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         6323                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          6323                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           19                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           19                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         6342                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         6342                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.002996                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.002996                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       333000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       333000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.001104                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.001104                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 47571.428571                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 47571.428571                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data            3                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total            3                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          205                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          205                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      6519884                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      6519884                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          208                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          208                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.985577                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.985577                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31804.312195                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31804.312195                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          205                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          205                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      6314884                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      6314884                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.985577                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.985577                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30804.312195                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30804.312195                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          589                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          589                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            9                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       475500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       475500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          598                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          598                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.015050                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.015050                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 52833.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 52833.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            7                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       185500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       185500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.003344                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.003344                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        92750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        92750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          550                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          550                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          550                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          550                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   4112058000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           998.719498                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4275117                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             34948                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            122.327944                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   998.719498                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.975312                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.975312                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          203                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          513                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          300                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           8826252                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          8826252                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4112058000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   4112058000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
