<!-- ìƒë‹¨ ë°°ë„ˆ -->
<img src="https://capsule-render.vercel.app/api?type=waving&color=gradient&height=160&section=header" />

<!-- ì†Œê°œ -->
<h3 align="center">ğŸ‘‹ Hi, I'm <strong>HeeSik</strong></h3>
<h4 align="center">Majored in Electronic Engineering Gachon University</h4>

<p align="center">
ğŸ’¡ Passionate about Digital Circuit Design, Signal Processing, and Embedded Systems
</p>

---

<!-- ê¸°ìˆ  ìŠ¤íƒ -->
<h3 align="center">âš™ï¸ Tech Stack</h3> 

<p align="center">
  <!-- HDL -->
  <img src="https://img.shields.io/badge/Verilog-1E90FF?style=for-the-badge&logo=verilog&logoColor=white"/>
  <img src="https://img.shields.io/badge/SystemVerilog-7B68EE?style=for-the-badge&logo=verilog&logoColor=white"/>
  <!-- Programming -->
  <img src="https://img.shields.io/badge/Python-3776AB?style=for-the-badge&logo=python&logoColor=white"/>
  <img src="https://img.shields.io/badge/C-00599C?style=for-the-badge&logo=c&logoColor=white"/>
  <img src="https://img.shields.io/badge/MATLAB-0076A8?style=for-the-badge&logo=mathworks&logoColor=white"/>
  <img src="https://img.shields.io/badge/Git-F05032?style=for-the-badge&logo=git&logoColor=white"/>
</p>

---

<!-- ë¸”ë¡œê·¸ -->
<h3 align="center">ğŸ“š My Study Logs</h3> 
<p align="center">
  <a href="https://www.notion.so/he_sik2-log-222ecb5e8c768050923ccc4934ae517c" target="_blank">
    <img src="https://img.shields.io/badge/Notion-he_sik2_log-black?style=for-the-badge&logo=notion&logoColor=white"/>
  </a>
</p>

---

<!-- í”„ë¡œì íŠ¸ -->
<h3 align="center">ğŸ“‚ Featured Projects</h3> 

<table align="center">
  <tr>
    <th>í”„ë¡œì íŠ¸</th>
    <th>ì„¤ëª…</th>
  </tr>
  <tr>
    <td><a href="https://github.com/heesik-kwon/Smart-Measurement-Project"><b>UART Sensor Design</b></a></td>
    <td>Verilog ê¸°ë°˜ ìŠ¤ë§ˆíŠ¸ ê³„ì¸¡ ì‹œìŠ¤í…œ.<br>Stopwatch & Watch, HC-SR04 ì´ˆìŒíŒŒ ì„¼ì„œ, DHT11 ì˜¨ìŠµë„ ì„¼ì„œ, FIFO & UART í†µì‹  ì„¤ê³„.</td>
  </tr>
  <tr>
    <td><a href="https://github.com/heesik-kwon/FIR-Filter-Design"><b>FIR Filter Design</b></a></td>
    <td>Fixed Point ê¸°ë°˜ 33íƒ­ RRC í•„í„°ë¥¼ SystemVerilogë¡œ êµ¬í˜„í•˜ì—¬ FIR í•„í„° êµ¬ì¡° ì„¤ê³„.</td>
  </tr>
  <tr>
    <td><a href="https://github.com/heesik-kwon/Fast-Fourier-Transform"><b>FFT Architecture</b></a></td>
    <td>ê³ ì •ì†Œìˆ˜ì  ê¸°ë°˜ FFT ì—°ì‚°ì„ SystemVerilogë¡œ ì„¤ê³„ ë° ê²€ì¦í•œ ë””ì§€í„¸ ì‹ í˜¸ì²˜ë¦¬ í”„ë¡œì íŠ¸.</td>
  </tr>
  <tr>
    <td><a href="#"><b>RISC-V CPU</b></a></td>
    <td>ì¶”ê°€ ì˜ˆì •</td>
  </tr>
</table>

---

<!-- GitHub Stats -->
<h3 align="center">ğŸ“Š GitHub Stats</h3> 

<p align="center">
  <img src="https://github-readme-stats.vercel.app/api?username=heesik-kwon&show_icons=true&theme=tokyonight" height="150"/>
  <img src="https://github-readme-stats.vercel.app/api/top-langs/?username=heesik-kwon&layout=compact&theme=tokyonight" height="150"/>
</p>

---

<!-- í•˜ë‹¨ ë°°ë„ˆ -->
<img src="https://capsule-render.vercel.app/api?type=waving&color=gradient&height=120&section=footer"/>
