{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1521594191646 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1521594191653 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 21 02:03:11 2018 " "Processing started: Wed Mar 21 02:03:11 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1521594191653 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1521594191653 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpgatrading -c fpgatrading " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpgatrading -c fpgatrading" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1521594191657 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1521594192484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgaout.v 1 1 " "Found 1 design units, including 1 entities, in source file vgaout.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex80fpga " "Found entity 1: ex80fpga" {  } { { "vgaout.v" "" { Text "/home/andreas/fpga/zpura/vgaout.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521594192947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521594192946 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_controller.v(166) " "Verilog HDL warning at sdram_controller.v(166): extended using \"x\" or \"z\"" {  } { { "memory/sdram/sdram_controller.v" "" { Text "/home/andreas/fpga/zpura/memory/sdram/sdram_controller.v" 166 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1521594192976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/sdram/sdram_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/sdram/sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_controller " "Found entity 1: sdram_controller" {  } { { "memory/sdram/sdram_controller.v" "" { Text "/home/andreas/fpga/zpura/memory/sdram/sdram_controller.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521594192977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521594192977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/rom/rom2.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/rom/rom2.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom2 " "Found entity 1: rom2" {  } { { "memory/rom/rom2.v" "" { Text "/home/andreas/fpga/zpura/memory/rom/rom2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521594192981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521594192981 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "zpura.sv(33) " "Verilog HDL warning at zpura.sv(33): extended using \"x\" or \"z\"" {  } { { "zpura.sv" "" { Text "/home/andreas/fpga/zpura/zpura.sv" 33 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1521594192983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zpura.sv 1 1 " "Found 1 design units, including 1 entities, in source file zpura.sv" { { "Info" "ISGN_ENTITY_NAME" "1 zpura " "Found entity 1: zpura" {  } { { "zpura.sv" "" { Text "/home/andreas/fpga/zpura/zpura.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521594192996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521594192996 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "countdown_timer.sv(15) " "Verilog HDL warning at countdown_timer.sv(15): extended using \"x\" or \"z\"" {  } { { "countdown_timer.sv" "" { Text "/home/andreas/fpga/zpura/countdown_timer.sv" 15 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1521594192999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countdown_timer.sv 1 1 " "Found 1 design units, including 1 entities, in source file countdown_timer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 countdown_timer " "Found entity 1: countdown_timer" {  } { { "countdown_timer.sv" "" { Text "/home/andreas/fpga/zpura/countdown_timer.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521594193000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521594193000 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "memory_controller.sv(67) " "Verilog HDL warning at memory_controller.sv(67): extended using \"x\" or \"z\"" {  } { { "memory/memory_controller.sv" "" { Text "/home/andreas/fpga/zpura/memory/memory_controller.sv" 67 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1521594193004 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "memory_controller.sv(90) " "Verilog HDL warning at memory_controller.sv(90): extended using \"x\" or \"z\"" {  } { { "memory/memory_controller.sv" "" { Text "/home/andreas/fpga/zpura/memory/memory_controller.sv" 90 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1521594193005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/memory_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory/memory_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_controller " "Found entity 1: memory_controller" {  } { { "memory/memory_controller.sv" "" { Text "/home/andreas/fpga/zpura/memory/memory_controller.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521594193006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521594193006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "khz_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file khz_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 khz_clock " "Found entity 1: khz_clock" {  } { { "khz_clock.v" "" { Text "/home/andreas/fpga/zpura/khz_clock.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521594193009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521594193009 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "TimestampGenerator.sv(18) " "Verilog HDL warning at TimestampGenerator.sv(18): extended using \"x\" or \"z\"" {  } { { "TimestampGenerator.sv" "" { Text "/home/andreas/fpga/zpura/TimestampGenerator.sv" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1521594193019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TimestampGenerator.sv 1 1 " "Found 1 design units, including 1 entities, in source file TimestampGenerator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TimestampGenerator " "Found entity 1: TimestampGenerator" {  } { { "TimestampGenerator.sv" "" { Text "/home/andreas/fpga/zpura/TimestampGenerator.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521594193020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521594193020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_master.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_master.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Found entity 1: spi_master" {  } { { "spi_master.sv" "" { Text "/home/andreas/fpga/zpura/spi_master.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521594193048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521594193048 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "vgaclock vgaout.v(131) " "Verilog HDL error at vgaout.v(131): object \"vgaclock\" is not declared" {  } { { "vgaout.v" "" { Text "/home/andreas/fpga/zpura/vgaout.v" 131 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1521594193050 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/andreas/fpga/zpura/output_files/fpgatrading.map.smsg " "Generated suppressed messages file /home/andreas/fpga/zpura/output_files/fpgatrading.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1521594193101 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "322 " "Peak virtual memory: 322 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1521594193236 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 21 02:03:13 2018 " "Processing ended: Wed Mar 21 02:03:13 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1521594193236 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1521594193236 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1521594193236 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1521594193236 ""}
