#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000193a333bbe0 .scope module, "tb_bram" "tb_bram" 2 3;
 .timescale -9 -12;
P_00000193a333b9a0 .param/l "ADDR_WIDTH" 0 2 6, +C4<00000000000000000000000000001100>;
P_00000193a333b9d8 .param/l "DATA_WIDTH" 0 2 7, +C4<00000000000000000000000000100000>;
P_00000193a333ba10 .param/l "DEPTH" 0 2 8, +C4<00000000000000000000000000001011>;
v00000193a32544d0_0 .var "A", 11 0;
v00000193a3253b70_0 .var "CLK", 0 0;
v00000193a3253a30_0 .var "Di", 31 0;
v00000193a3253d50_0 .net "Do", 31 0, L_00000193a3258c80;  1 drivers
v00000193a3253e90_0 .var "EN", 0 0;
v00000193a3253c10_0 .var "WE", 3 0;
S_00000193a3249120 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 2 46, 2 46 0, S_00000193a333bbe0;
 .timescale -9 -12;
v00000193a333a7b0_0 .var/i "i", 31 0;
E_00000193a3246a40 .event posedge, v00000193a3222780_0;
S_00000193a32492b0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 2 60, 2 60 0, S_00000193a333bbe0;
 .timescale -9 -12;
v00000193a333b860_0 .var/i "i", 31 0;
S_00000193a3222550 .scope module, "uut" "bram11" 2 19, 3 3 0, S_00000193a333bbe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 4 "WE";
    .port_info 2 /INPUT 1 "EN";
    .port_info 3 /INPUT 32 "Di";
    .port_info 4 /OUTPUT 32 "Do";
    .port_info 5 /INPUT 12 "A";
L_00000193a3258c80 .functor AND 32, L_00000193a3254570, L_00000193a32541b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000193a32226e0_0 .net "A", 11 0, v00000193a32544d0_0;  1 drivers
v00000193a3222780_0 .net "CLK", 0 0, v00000193a3253b70_0;  1 drivers
v00000193a3222820_0 .net "Di", 31 0, v00000193a3253a30_0;  1 drivers
v00000193a32228c0_0 .net "Do", 31 0, L_00000193a3258c80;  alias, 1 drivers
v00000193a324ae60_0 .net "EN", 0 0, v00000193a3253e90_0;  1 drivers
v00000193a324af00 .array "RAM", 10 0, 31 0;
v00000193a324afa0_0 .net "WE", 3 0, v00000193a3253c10_0;  1 drivers
v00000193a324b040_0 .net *"_ivl_0", 31 0, L_00000193a3254570;  1 drivers
v00000193a324b0e0_0 .net *"_ivl_2", 31 0, L_00000193a32541b0;  1 drivers
v00000193a324b180_0 .net *"_ivl_4", 11 0, L_00000193a3253df0;  1 drivers
v00000193a3254070_0 .net *"_ivl_6", 9 0, L_00000193a3254610;  1 drivers
L_00000193a32aee68 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000193a3254430_0 .net *"_ivl_8", 1 0, L_00000193a32aee68;  1 drivers
v00000193a3253fd0_0 .var "r_A", 11 0;
LS_00000193a3254570_0_0 .concat [ 1 1 1 1], v00000193a3253e90_0, v00000193a3253e90_0, v00000193a3253e90_0, v00000193a3253e90_0;
LS_00000193a3254570_0_4 .concat [ 1 1 1 1], v00000193a3253e90_0, v00000193a3253e90_0, v00000193a3253e90_0, v00000193a3253e90_0;
LS_00000193a3254570_0_8 .concat [ 1 1 1 1], v00000193a3253e90_0, v00000193a3253e90_0, v00000193a3253e90_0, v00000193a3253e90_0;
LS_00000193a3254570_0_12 .concat [ 1 1 1 1], v00000193a3253e90_0, v00000193a3253e90_0, v00000193a3253e90_0, v00000193a3253e90_0;
LS_00000193a3254570_0_16 .concat [ 1 1 1 1], v00000193a3253e90_0, v00000193a3253e90_0, v00000193a3253e90_0, v00000193a3253e90_0;
LS_00000193a3254570_0_20 .concat [ 1 1 1 1], v00000193a3253e90_0, v00000193a3253e90_0, v00000193a3253e90_0, v00000193a3253e90_0;
LS_00000193a3254570_0_24 .concat [ 1 1 1 1], v00000193a3253e90_0, v00000193a3253e90_0, v00000193a3253e90_0, v00000193a3253e90_0;
LS_00000193a3254570_0_28 .concat [ 1 1 1 1], v00000193a3253e90_0, v00000193a3253e90_0, v00000193a3253e90_0, v00000193a3253e90_0;
LS_00000193a3254570_1_0 .concat [ 4 4 4 4], LS_00000193a3254570_0_0, LS_00000193a3254570_0_4, LS_00000193a3254570_0_8, LS_00000193a3254570_0_12;
LS_00000193a3254570_1_4 .concat [ 4 4 4 4], LS_00000193a3254570_0_16, LS_00000193a3254570_0_20, LS_00000193a3254570_0_24, LS_00000193a3254570_0_28;
L_00000193a3254570 .concat [ 16 16 0 0], LS_00000193a3254570_1_0, LS_00000193a3254570_1_4;
L_00000193a32541b0 .array/port v00000193a324af00, L_00000193a3253df0;
L_00000193a3254610 .part v00000193a3253fd0_0, 2, 10;
L_00000193a3253df0 .concat [ 10 2 0 0], L_00000193a3254610, L_00000193a32aee68;
    .scope S_00000193a3222550;
T_0 ;
    %wait E_00000193a3246a40;
    %load/vec4 v00000193a32226e0_0;
    %assign/vec4 v00000193a3253fd0_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_00000193a3222550;
T_1 ;
    %wait E_00000193a3246a40;
    %load/vec4 v00000193a324ae60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v00000193a324afa0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v00000193a3222820_0;
    %parti/s 8, 0, 2;
    %load/vec4 v00000193a32226e0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000193a324af00, 0, 4;
T_1.2 ;
    %load/vec4 v00000193a324afa0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v00000193a3222820_0;
    %parti/s 8, 8, 5;
    %load/vec4 v00000193a32226e0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000193a324af00, 4, 5;
T_1.4 ;
    %load/vec4 v00000193a324afa0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v00000193a3222820_0;
    %parti/s 8, 16, 6;
    %load/vec4 v00000193a32226e0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000193a324af00, 4, 5;
T_1.6 ;
    %load/vec4 v00000193a324afa0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %load/vec4 v00000193a3222820_0;
    %parti/s 8, 24, 6;
    %load/vec4 v00000193a32226e0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000193a324af00, 4, 5;
T_1.8 ;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000193a333bbe0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000193a3253b70_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_00000193a333bbe0;
T_3 ;
    %delay 20000, 0;
    %load/vec4 v00000193a3253b70_0;
    %inv;
    %store/vec4 v00000193a3253b70_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_00000193a333bbe0;
T_4 ;
    %vpi_call 2 34 "$dumpfile", "tb_bram.vcd" {0 0 0};
    %vpi_call 2 35 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000193a333bbe0 {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000193a3253c10_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000193a3253e90_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000193a3253a30_0, 0, 32;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v00000193a32544d0_0, 0, 12;
    %delay 100000, 0;
    %fork t_1, S_00000193a3249120;
    %jmp t_0;
    .scope S_00000193a3249120;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000193a333a7b0_0, 0, 32;
T_4.0 ;
    %load/vec4 v00000193a333a7b0_0;
    %cmpi/s 11, 0, 32;
    %jmp/0xz T_4.1, 5;
    %wait E_00000193a3246a40;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000193a3253e90_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v00000193a3253c10_0, 0, 4;
    %load/vec4 v00000193a333a7b0_0;
    %store/vec4 v00000193a3253a30_0, 0, 32;
    %load/vec4 v00000193a333a7b0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pad/s 12;
    %store/vec4 v00000193a32544d0_0, 0, 12;
    %load/vec4 v00000193a333a7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000193a333a7b0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .scope S_00000193a333bbe0;
t_0 %join;
    %wait E_00000193a3246a40;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000193a3253c10_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000193a3253e90_0, 0, 1;
    %fork t_3, S_00000193a32492b0;
    %jmp t_2;
    .scope S_00000193a32492b0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000193a333b860_0, 0, 32;
T_4.2 ;
    %load/vec4 v00000193a333b860_0;
    %cmpi/s 11, 0, 32;
    %jmp/0xz T_4.3, 5;
    %wait E_00000193a3246a40;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000193a3253e90_0, 0, 1;
    %load/vec4 v00000193a333b860_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pad/s 12;
    %store/vec4 v00000193a32544d0_0, 0, 12;
    %wait E_00000193a3246a40;
    %vpi_call 2 66 "$display", "Read Address: %d, Data: %d", v00000193a333b860_0, v00000193a3253d50_0 {0 0 0};
    %load/vec4 v00000193a3253d50_0;
    %load/vec4 v00000193a333b860_0;
    %cmp/ne;
    %jmp/0xz  T_4.4, 4;
    %vpi_call 2 68 "$display", "ERROR: Data mismatch at Address %d, Expected: %d, Got: %d", v00000193a333b860_0, v00000193a333b860_0, v00000193a3253d50_0 {0 0 0};
T_4.4 ;
    %load/vec4 v00000193a333b860_0;
    %addi 1, 0, 32;
    %store/vec4 v00000193a333b860_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %end;
    .scope S_00000193a333bbe0;
t_2 %join;
    %vpi_call 2 73 "$display", "Testbench completed." {0 0 0};
    %vpi_call 2 74 "$stop" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_bram.v";
    "./bram11.v";
