{
  "module_name": "i40e_type.h",
  "hash_id": "bb3edc1888f117b5c22903ab01ead284fffcbdd2deddbe963b186f05b9f24561",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/intel/i40e/i40e_type.h",
  "human_readable_source": " \n \n\n#ifndef _I40E_TYPE_H_\n#define _I40E_TYPE_H_\n\n#include \"i40e_osdep.h\"\n#include \"i40e_register.h\"\n#include \"i40e_adminq.h\"\n#include \"i40e_hmc.h\"\n#include \"i40e_lan_hmc.h\"\n#include \"i40e_devids.h\"\n\n \n#define I40E_MASK(mask, shift) ((u32)(mask) << (shift))\n\n#define I40E_MAX_VSI_QP\t\t\t16\n#define I40E_MAX_VF_VSI\t\t\t4\n#define I40E_MAX_CHAINED_RX_BUFFERS\t5\n#define I40E_MAX_PF_UDP_OFFLOAD_PORTS\t16\n\n \n#define I40E_MAX_NVM_TIMEOUT\t\t18000\n\n \n#define I40E_MAX_PHY_TIMEOUT\t\t500\n\n \n#define I40E_MS_TO_GTIME(time)\t\t((time) * 1000)\n\n \nstruct i40e_hw;\ntypedef void (*I40E_ADMINQ_CALLBACK)(struct i40e_hw *, struct i40e_aq_desc *);\n\n \n\n#define I40E_DESC_UNUSED(R)\t\\\n\t((((R)->next_to_clean > (R)->next_to_use) ? 0 : (R)->count) + \\\n\t(R)->next_to_clean - (R)->next_to_use - 1)\n\n \n#define I40E_QTX_CTL_VF_QUEUE\t0x0\n#define I40E_QTX_CTL_VM_QUEUE\t0x1\n#define I40E_QTX_CTL_PF_QUEUE\t0x2\n\n \nenum i40e_debug_mask {\n\tI40E_DEBUG_INIT\t\t\t= 0x00000001,\n\tI40E_DEBUG_RELEASE\t\t= 0x00000002,\n\n\tI40E_DEBUG_LINK\t\t\t= 0x00000010,\n\tI40E_DEBUG_PHY\t\t\t= 0x00000020,\n\tI40E_DEBUG_HMC\t\t\t= 0x00000040,\n\tI40E_DEBUG_NVM\t\t\t= 0x00000080,\n\tI40E_DEBUG_LAN\t\t\t= 0x00000100,\n\tI40E_DEBUG_FLOW\t\t\t= 0x00000200,\n\tI40E_DEBUG_DCB\t\t\t= 0x00000400,\n\tI40E_DEBUG_DIAG\t\t\t= 0x00000800,\n\tI40E_DEBUG_FD\t\t\t= 0x00001000,\n\tI40E_DEBUG_PACKAGE\t\t= 0x00002000,\n\tI40E_DEBUG_IWARP\t\t= 0x00F00000,\n\tI40E_DEBUG_AQ_MESSAGE\t\t= 0x01000000,\n\tI40E_DEBUG_AQ_DESCRIPTOR\t= 0x02000000,\n\tI40E_DEBUG_AQ_DESC_BUFFER\t= 0x04000000,\n\tI40E_DEBUG_AQ_COMMAND\t\t= 0x06000000,\n\tI40E_DEBUG_AQ\t\t\t= 0x0F000000,\n\n\tI40E_DEBUG_USER\t\t\t= 0xF0000000,\n\n\tI40E_DEBUG_ALL\t\t\t= 0xFFFFFFFF\n};\n\n#define I40E_MDIO_CLAUSE22_STCODE_MASK\tI40E_MASK(1, \\\n\t\t\t\t\t\t  I40E_GLGEN_MSCA_STCODE_SHIFT)\n#define I40E_MDIO_CLAUSE22_OPCODE_WRITE_MASK\tI40E_MASK(1, \\\n\t\t\t\t\t\t  I40E_GLGEN_MSCA_OPCODE_SHIFT)\n#define I40E_MDIO_CLAUSE22_OPCODE_READ_MASK\tI40E_MASK(2, \\\n\t\t\t\t\t\t  I40E_GLGEN_MSCA_OPCODE_SHIFT)\n\n#define I40E_MDIO_CLAUSE45_STCODE_MASK\tI40E_MASK(0, \\\n\t\t\t\t\t\t  I40E_GLGEN_MSCA_STCODE_SHIFT)\n#define I40E_MDIO_CLAUSE45_OPCODE_ADDRESS_MASK\tI40E_MASK(0, \\\n\t\t\t\t\t\t  I40E_GLGEN_MSCA_OPCODE_SHIFT)\n#define I40E_MDIO_CLAUSE45_OPCODE_WRITE_MASK\tI40E_MASK(1, \\\n\t\t\t\t\t\t  I40E_GLGEN_MSCA_OPCODE_SHIFT)\n#define I40E_MDIO_CLAUSE45_OPCODE_READ_MASK\tI40E_MASK(3, \\\n\t\t\t\t\t\tI40E_GLGEN_MSCA_OPCODE_SHIFT)\n\n#define I40E_PHY_COM_REG_PAGE                   0x1E\n#define I40E_PHY_LED_LINK_MODE_MASK             0xF0\n#define I40E_PHY_LED_MANUAL_ON                  0x100\n#define I40E_PHY_LED_PROV_REG_1                 0xC430\n#define I40E_PHY_LED_MODE_MASK                  0xFFFF\n#define I40E_PHY_LED_MODE_ORIG                  0x80000000\n\n \nenum i40e_mac_type {\n\tI40E_MAC_UNKNOWN = 0,\n\tI40E_MAC_XL710,\n\tI40E_MAC_VF,\n\tI40E_MAC_X722,\n\tI40E_MAC_X722_VF,\n\tI40E_MAC_GENERIC,\n};\n\nenum i40e_media_type {\n\tI40E_MEDIA_TYPE_UNKNOWN = 0,\n\tI40E_MEDIA_TYPE_FIBER,\n\tI40E_MEDIA_TYPE_BASET,\n\tI40E_MEDIA_TYPE_BACKPLANE,\n\tI40E_MEDIA_TYPE_CX4,\n\tI40E_MEDIA_TYPE_DA,\n\tI40E_MEDIA_TYPE_VIRTUAL\n};\n\nenum i40e_fc_mode {\n\tI40E_FC_NONE = 0,\n\tI40E_FC_RX_PAUSE,\n\tI40E_FC_TX_PAUSE,\n\tI40E_FC_FULL,\n\tI40E_FC_PFC,\n\tI40E_FC_DEFAULT\n};\n\nenum i40e_set_fc_aq_failures {\n\tI40E_SET_FC_AQ_FAIL_NONE = 0,\n\tI40E_SET_FC_AQ_FAIL_GET = 1,\n\tI40E_SET_FC_AQ_FAIL_SET = 2,\n\tI40E_SET_FC_AQ_FAIL_UPDATE = 4,\n\tI40E_SET_FC_AQ_FAIL_SET_UPDATE = 6\n};\n\nenum i40e_vsi_type {\n\tI40E_VSI_MAIN\t= 0,\n\tI40E_VSI_VMDQ1\t= 1,\n\tI40E_VSI_VMDQ2\t= 2,\n\tI40E_VSI_CTRL\t= 3,\n\tI40E_VSI_FCOE\t= 4,\n\tI40E_VSI_MIRROR\t= 5,\n\tI40E_VSI_SRIOV\t= 6,\n\tI40E_VSI_FDIR\t= 7,\n\tI40E_VSI_IWARP\t= 8,\n\tI40E_VSI_TYPE_UNKNOWN\n};\n\nenum i40e_queue_type {\n\tI40E_QUEUE_TYPE_RX = 0,\n\tI40E_QUEUE_TYPE_TX,\n\tI40E_QUEUE_TYPE_PE_CEQ,\n\tI40E_QUEUE_TYPE_UNKNOWN\n};\n\nstruct i40e_link_status {\n\tenum i40e_aq_phy_type phy_type;\n\tenum i40e_aq_link_speed link_speed;\n\tu8 link_info;\n\tu8 an_info;\n\tu8 req_fec_info;\n\tu8 fec_info;\n\tu8 ext_info;\n\tu8 loopback;\n\t \n\tbool lse_enable;\n\tu16 max_frame_size;\n\tbool crc_enable;\n\tu8 pacing;\n\tu8 requested_speeds;\n\tu8 module_type[3];\n\t \n#define I40E_MODULE_TYPE_SFP\t\t0x03\n\t \n#define I40E_MODULE_TYPE_1000BASE_SX\t0x01\n#define I40E_MODULE_TYPE_1000BASE_LX\t0x02\n};\n\nstruct i40e_phy_info {\n\tstruct i40e_link_status link_info;\n\tstruct i40e_link_status link_info_old;\n\tbool get_link_info;\n\tenum i40e_media_type media_type;\n\t \n\tu64 phy_types;\n};\n\n#define I40E_CAP_PHY_TYPE_SGMII BIT_ULL(I40E_PHY_TYPE_SGMII)\n#define I40E_CAP_PHY_TYPE_1000BASE_KX BIT_ULL(I40E_PHY_TYPE_1000BASE_KX)\n#define I40E_CAP_PHY_TYPE_10GBASE_KX4 BIT_ULL(I40E_PHY_TYPE_10GBASE_KX4)\n#define I40E_CAP_PHY_TYPE_10GBASE_KR BIT_ULL(I40E_PHY_TYPE_10GBASE_KR)\n#define I40E_CAP_PHY_TYPE_40GBASE_KR4 BIT_ULL(I40E_PHY_TYPE_40GBASE_KR4)\n#define I40E_CAP_PHY_TYPE_XAUI BIT_ULL(I40E_PHY_TYPE_XAUI)\n#define I40E_CAP_PHY_TYPE_XFI BIT_ULL(I40E_PHY_TYPE_XFI)\n#define I40E_CAP_PHY_TYPE_SFI BIT_ULL(I40E_PHY_TYPE_SFI)\n#define I40E_CAP_PHY_TYPE_XLAUI BIT_ULL(I40E_PHY_TYPE_XLAUI)\n#define I40E_CAP_PHY_TYPE_XLPPI BIT_ULL(I40E_PHY_TYPE_XLPPI)\n#define I40E_CAP_PHY_TYPE_40GBASE_CR4_CU BIT_ULL(I40E_PHY_TYPE_40GBASE_CR4_CU)\n#define I40E_CAP_PHY_TYPE_10GBASE_CR1_CU BIT_ULL(I40E_PHY_TYPE_10GBASE_CR1_CU)\n#define I40E_CAP_PHY_TYPE_10GBASE_AOC BIT_ULL(I40E_PHY_TYPE_10GBASE_AOC)\n#define I40E_CAP_PHY_TYPE_40GBASE_AOC BIT_ULL(I40E_PHY_TYPE_40GBASE_AOC)\n#define I40E_CAP_PHY_TYPE_100BASE_TX BIT_ULL(I40E_PHY_TYPE_100BASE_TX)\n#define I40E_CAP_PHY_TYPE_1000BASE_T BIT_ULL(I40E_PHY_TYPE_1000BASE_T)\n#define I40E_CAP_PHY_TYPE_10GBASE_T BIT_ULL(I40E_PHY_TYPE_10GBASE_T)\n#define I40E_CAP_PHY_TYPE_10GBASE_SR BIT_ULL(I40E_PHY_TYPE_10GBASE_SR)\n#define I40E_CAP_PHY_TYPE_10GBASE_LR BIT_ULL(I40E_PHY_TYPE_10GBASE_LR)\n#define I40E_CAP_PHY_TYPE_10GBASE_SFPP_CU BIT_ULL(I40E_PHY_TYPE_10GBASE_SFPP_CU)\n#define I40E_CAP_PHY_TYPE_10GBASE_CR1 BIT_ULL(I40E_PHY_TYPE_10GBASE_CR1)\n#define I40E_CAP_PHY_TYPE_40GBASE_CR4 BIT_ULL(I40E_PHY_TYPE_40GBASE_CR4)\n#define I40E_CAP_PHY_TYPE_40GBASE_SR4 BIT_ULL(I40E_PHY_TYPE_40GBASE_SR4)\n#define I40E_CAP_PHY_TYPE_40GBASE_LR4 BIT_ULL(I40E_PHY_TYPE_40GBASE_LR4)\n#define I40E_CAP_PHY_TYPE_1000BASE_SX BIT_ULL(I40E_PHY_TYPE_1000BASE_SX)\n#define I40E_CAP_PHY_TYPE_1000BASE_LX BIT_ULL(I40E_PHY_TYPE_1000BASE_LX)\n#define I40E_CAP_PHY_TYPE_1000BASE_T_OPTICAL \\\n\t\t\t\tBIT_ULL(I40E_PHY_TYPE_1000BASE_T_OPTICAL)\n#define I40E_CAP_PHY_TYPE_20GBASE_KR2 BIT_ULL(I40E_PHY_TYPE_20GBASE_KR2)\n \n#define I40E_PHY_TYPE_OFFSET 1\n#define I40E_CAP_PHY_TYPE_25GBASE_KR BIT_ULL(I40E_PHY_TYPE_25GBASE_KR + \\\n\t\t\t\t\t     I40E_PHY_TYPE_OFFSET)\n#define I40E_CAP_PHY_TYPE_25GBASE_CR BIT_ULL(I40E_PHY_TYPE_25GBASE_CR + \\\n\t\t\t\t\t     I40E_PHY_TYPE_OFFSET)\n#define I40E_CAP_PHY_TYPE_25GBASE_SR BIT_ULL(I40E_PHY_TYPE_25GBASE_SR + \\\n\t\t\t\t\t     I40E_PHY_TYPE_OFFSET)\n#define I40E_CAP_PHY_TYPE_25GBASE_LR BIT_ULL(I40E_PHY_TYPE_25GBASE_LR + \\\n\t\t\t\t\t     I40E_PHY_TYPE_OFFSET)\n#define I40E_CAP_PHY_TYPE_25GBASE_AOC BIT_ULL(I40E_PHY_TYPE_25GBASE_AOC + \\\n\t\t\t\t\t     I40E_PHY_TYPE_OFFSET)\n#define I40E_CAP_PHY_TYPE_25GBASE_ACC BIT_ULL(I40E_PHY_TYPE_25GBASE_ACC + \\\n\t\t\t\t\t     I40E_PHY_TYPE_OFFSET)\n \n#define I40E_CAP_PHY_TYPE_2_5GBASE_T BIT_ULL(I40E_PHY_TYPE_2_5GBASE_T)\n#define I40E_CAP_PHY_TYPE_5GBASE_T BIT_ULL(I40E_PHY_TYPE_5GBASE_T)\n#define I40E_HW_CAP_MAX_GPIO\t\t\t30\n \nstruct i40e_hw_capabilities {\n\tu32  switch_mode;\n\n\t \n#define I40E_CLOUD_FILTER_MODE1\t0x6\n#define I40E_CLOUD_FILTER_MODE2\t0x7\n#define I40E_SWITCH_MODE_MASK\t0xF\n\n\tu32  management_mode;\n\tu32  mng_protocols_over_mctp;\n\tu32  npar_enable;\n\tu32  os2bmc;\n\tu32  valid_functions;\n\tbool sr_iov_1_1;\n\tbool vmdq;\n\tbool evb_802_1_qbg;  \n\tbool evb_802_1_qbh;  \n\tbool dcb;\n\tbool fcoe;\n\tbool iscsi;  \n\tbool flex10_enable;\n\tbool flex10_capable;\n\tu32  flex10_mode;\n\n\tu32 flex10_status;\n\n\tbool sec_rev_disabled;\n\tbool update_disabled;\n#define I40E_NVM_MGMT_SEC_REV_DISABLED\t0x1\n#define I40E_NVM_MGMT_UPDATE_DISABLED\t0x2\n\n\tbool mgmt_cem;\n\tbool ieee_1588;\n\tbool iwarp;\n\tbool fd;\n\tu32 fd_filters_guaranteed;\n\tu32 fd_filters_best_effort;\n\tbool rss;\n\tu32 rss_table_size;\n\tu32 rss_table_entry_width;\n\tbool led[I40E_HW_CAP_MAX_GPIO];\n\tbool sdp[I40E_HW_CAP_MAX_GPIO];\n\tu32 nvm_image_type;\n\tu32 num_flow_director_filters;\n\tu32 num_vfs;\n\tu32 vf_base_id;\n\tu32 num_vsis;\n\tu32 num_rx_qp;\n\tu32 num_tx_qp;\n\tu32 base_queue;\n\tu32 num_msix_vectors;\n\tu32 num_msix_vectors_vf;\n\tu32 led_pin_num;\n\tu32 sdp_pin_num;\n\tu32 mdio_port_num;\n\tu32 mdio_port_mode;\n\tu8 rx_buf_chain_len;\n\tu32 enabled_tcmap;\n\tu32 maxtc;\n\tu64 wr_csr_prot;\n};\n\nstruct i40e_mac_info {\n\tenum i40e_mac_type type;\n\tu8 addr[ETH_ALEN];\n\tu8 perm_addr[ETH_ALEN];\n\tu8 san_addr[ETH_ALEN];\n\tu8 port_addr[ETH_ALEN];\n\tu16 max_fcoeq;\n};\n\nenum i40e_aq_resources_ids {\n\tI40E_NVM_RESOURCE_ID = 1\n};\n\nenum i40e_aq_resource_access_type {\n\tI40E_RESOURCE_READ = 1,\n\tI40E_RESOURCE_WRITE\n};\n\nstruct i40e_nvm_info {\n\tu64 hw_semaphore_timeout;  \n\tu32 timeout;               \n\tu16 sr_size;               \n\tbool blank_nvm_mode;       \n\tu16 version;               \n\tu32 eetrack;               \n\tu32 oem_ver;               \n};\n\n \n\nenum i40e_nvmupd_cmd {\n\tI40E_NVMUPD_INVALID,\n\tI40E_NVMUPD_READ_CON,\n\tI40E_NVMUPD_READ_SNT,\n\tI40E_NVMUPD_READ_LCB,\n\tI40E_NVMUPD_READ_SA,\n\tI40E_NVMUPD_WRITE_ERA,\n\tI40E_NVMUPD_WRITE_CON,\n\tI40E_NVMUPD_WRITE_SNT,\n\tI40E_NVMUPD_WRITE_LCB,\n\tI40E_NVMUPD_WRITE_SA,\n\tI40E_NVMUPD_CSUM_CON,\n\tI40E_NVMUPD_CSUM_SA,\n\tI40E_NVMUPD_CSUM_LCB,\n\tI40E_NVMUPD_STATUS,\n\tI40E_NVMUPD_EXEC_AQ,\n\tI40E_NVMUPD_GET_AQ_RESULT,\n\tI40E_NVMUPD_GET_AQ_EVENT,\n};\n\nenum i40e_nvmupd_state {\n\tI40E_NVMUPD_STATE_INIT,\n\tI40E_NVMUPD_STATE_READING,\n\tI40E_NVMUPD_STATE_WRITING,\n\tI40E_NVMUPD_STATE_INIT_WAIT,\n\tI40E_NVMUPD_STATE_WRITE_WAIT,\n\tI40E_NVMUPD_STATE_ERROR\n};\n\n \n#define I40E_NVM_READ\t0xB\n#define I40E_NVM_WRITE\t0xC\n\n#define I40E_NVM_MOD_PNT_MASK 0xFF\n\n#define I40E_NVM_TRANS_SHIFT\t\t\t8\n#define I40E_NVM_TRANS_MASK\t\t\t(0xf << I40E_NVM_TRANS_SHIFT)\n#define I40E_NVM_PRESERVATION_FLAGS_SHIFT\t12\n#define I40E_NVM_PRESERVATION_FLAGS_MASK \\\n\t\t\t\t(0x3 << I40E_NVM_PRESERVATION_FLAGS_SHIFT)\n#define I40E_NVM_PRESERVATION_FLAGS_SELECTED\t0x01\n#define I40E_NVM_PRESERVATION_FLAGS_ALL\t\t0x02\n#define I40E_NVM_CON\t\t\t\t0x0\n#define I40E_NVM_SNT\t\t\t\t0x1\n#define I40E_NVM_LCB\t\t\t\t0x2\n#define I40E_NVM_SA\t\t\t\t(I40E_NVM_SNT | I40E_NVM_LCB)\n#define I40E_NVM_ERA\t\t\t\t0x4\n#define I40E_NVM_CSUM\t\t\t\t0x8\n#define I40E_NVM_AQE\t\t\t\t0xe\n#define I40E_NVM_EXEC\t\t\t\t0xf\n\n\n#define I40E_NVMUPD_MAX_DATA\t4096\n\nstruct i40e_nvm_access {\n\tu32 command;\n\tu32 config;\n\tu32 offset;\t \n\tu32 data_size;\t \n\tu8 data[1];\n};\n\n \n#define I40E_I2C_EEPROM_DEV_ADDR\t0xA0\n#define I40E_I2C_EEPROM_DEV_ADDR2\t0xA2\n#define I40E_MODULE_REVISION_ADDR\t0x01\n#define I40E_MODULE_SFF_8472_COMP\t0x5E\n#define I40E_MODULE_SFF_8472_SWAP\t0x5C\n#define I40E_MODULE_SFF_ADDR_MODE\t0x04\n#define I40E_MODULE_SFF_DDM_IMPLEMENTED 0x40\n#define I40E_MODULE_TYPE_QSFP_PLUS\t0x0D\n#define I40E_MODULE_TYPE_QSFP28\t\t0x11\n#define I40E_MODULE_QSFP_MAX_LEN\t640\n\n \nenum i40e_bus_type {\n\ti40e_bus_type_unknown = 0,\n\ti40e_bus_type_pci,\n\ti40e_bus_type_pcix,\n\ti40e_bus_type_pci_express,\n\ti40e_bus_type_reserved\n};\n\n \nenum i40e_bus_speed {\n\ti40e_bus_speed_unknown\t= 0,\n\ti40e_bus_speed_33\t= 33,\n\ti40e_bus_speed_66\t= 66,\n\ti40e_bus_speed_100\t= 100,\n\ti40e_bus_speed_120\t= 120,\n\ti40e_bus_speed_133\t= 133,\n\ti40e_bus_speed_2500\t= 2500,\n\ti40e_bus_speed_5000\t= 5000,\n\ti40e_bus_speed_8000\t= 8000,\n\ti40e_bus_speed_reserved\n};\n\n \nenum i40e_bus_width {\n\ti40e_bus_width_unknown\t= 0,\n\ti40e_bus_width_pcie_x1\t= 1,\n\ti40e_bus_width_pcie_x2\t= 2,\n\ti40e_bus_width_pcie_x4\t= 4,\n\ti40e_bus_width_pcie_x8\t= 8,\n\ti40e_bus_width_32\t= 32,\n\ti40e_bus_width_64\t= 64,\n\ti40e_bus_width_reserved\n};\n\n \nstruct i40e_bus_info {\n\tenum i40e_bus_speed speed;\n\tenum i40e_bus_width width;\n\tenum i40e_bus_type type;\n\n\tu16 func;\n\tu16 device;\n\tu16 lan_id;\n\tu16 bus_id;\n};\n\n \nstruct i40e_fc_info {\n\tenum i40e_fc_mode current_mode;  \n\tenum i40e_fc_mode requested_mode;  \n};\n\n#define I40E_MAX_TRAFFIC_CLASS\t\t8\n#define I40E_MAX_USER_PRIORITY\t\t8\n#define I40E_DCBX_MAX_APPS\t\t32\n#define I40E_LLDPDU_SIZE\t\t1500\n#define I40E_TLV_STATUS_OPER\t\t0x1\n#define I40E_TLV_STATUS_SYNC\t\t0x2\n#define I40E_TLV_STATUS_ERR\t\t0x4\n#define I40E_CEE_OPER_MAX_APPS\t\t3\n#define I40E_APP_PROTOID_FCOE\t\t0x8906\n#define I40E_APP_PROTOID_ISCSI\t\t0x0cbc\n#define I40E_APP_PROTOID_FIP\t\t0x8914\n#define I40E_APP_SEL_ETHTYPE\t\t0x1\n#define I40E_APP_SEL_TCPIP\t\t0x2\n#define I40E_CEE_APP_SEL_ETHTYPE\t0x0\n#define I40E_CEE_APP_SEL_TCPIP\t\t0x1\n\n \nstruct i40e_dcb_ets_config {\n\tu8 willing;\n\tu8 cbs;\n\tu8 maxtcs;\n\tu8 prioritytable[I40E_MAX_TRAFFIC_CLASS];\n\tu8 tcbwtable[I40E_MAX_TRAFFIC_CLASS];\n\tu8 tsatable[I40E_MAX_TRAFFIC_CLASS];\n};\n\n \nstruct i40e_dcb_pfc_config {\n\tu8 willing;\n\tu8 mbc;\n\tu8 pfccap;\n\tu8 pfcenable;\n};\n\n \nstruct i40e_dcb_app_priority_table {\n\tu8  priority;\n\tu8  selector;\n\tu16 protocolid;\n};\n\nstruct i40e_dcbx_config {\n\tu8  dcbx_mode;\n#define I40E_DCBX_MODE_CEE\t0x1\n#define I40E_DCBX_MODE_IEEE\t0x2\n\tu8  app_mode;\n#define I40E_DCBX_APPS_NON_WILLING 0x1\n\tu32 numapps;\n\tu32 tlv_status;  \n\tstruct i40e_dcb_ets_config etscfg;\n\tstruct i40e_dcb_ets_config etsrec;\n\tstruct i40e_dcb_pfc_config pfc;\n\tstruct i40e_dcb_app_priority_table app[I40E_DCBX_MAX_APPS];\n};\n\n \nstruct i40e_hw {\n\tu8 __iomem *hw_addr;\n\tvoid *back;\n\n\t \n\tstruct i40e_phy_info phy;\n\tstruct i40e_mac_info mac;\n\tstruct i40e_bus_info bus;\n\tstruct i40e_nvm_info nvm;\n\tstruct i40e_fc_info fc;\n\n\t \n\tu16 device_id;\n\tu16 vendor_id;\n\tu16 subsystem_device_id;\n\tu16 subsystem_vendor_id;\n\tu8 revision_id;\n\tu8 port;\n\tbool adapter_stopped;\n\n\t \n\tstruct i40e_hw_capabilities dev_caps;\n\tstruct i40e_hw_capabilities func_caps;\n\n\t \n\tu16 fdir_shared_filter_count;\n\n\t \n\tu8  pf_id;\n\tu16 main_vsi_seid;\n\n\t \n\tu16 partition_id;\n\tu16 num_partitions;\n\tu16 num_ports;\n\n\t \n\tu16 numa_node;\n\n\t \n\tstruct i40e_adminq_info aq;\n\n\t \n\tenum i40e_nvmupd_state nvmupd_state;\n\tstruct i40e_aq_desc nvm_wb_desc;\n\tstruct i40e_aq_desc nvm_aq_event_desc;\n\tstruct i40e_virt_mem nvm_buff;\n\tbool nvm_release_on_done;\n\tu16 nvm_wait_opcode;\n\n\t \n\tstruct i40e_hmc_info hmc;  \n\n\t \n\tu16 dcbx_status;\n\n\t \n\tstruct i40e_dcbx_config local_dcbx_config;  \n\tstruct i40e_dcbx_config remote_dcbx_config;  \n\tstruct i40e_dcbx_config desired_dcbx_config;  \n\n#define I40E_HW_FLAG_AQ_SRCTL_ACCESS_ENABLE BIT_ULL(0)\n#define I40E_HW_FLAG_802_1AD_CAPABLE        BIT_ULL(1)\n#define I40E_HW_FLAG_AQ_PHY_ACCESS_CAPABLE  BIT_ULL(2)\n#define I40E_HW_FLAG_NVM_READ_REQUIRES_LOCK BIT_ULL(3)\n#define I40E_HW_FLAG_FW_LLDP_STOPPABLE      BIT_ULL(4)\n#define I40E_HW_FLAG_FW_LLDP_PERSISTENT     BIT_ULL(5)\n#define I40E_HW_FLAG_AQ_PHY_ACCESS_EXTENDED BIT_ULL(6)\n#define I40E_HW_FLAG_DROP_MODE              BIT_ULL(7)\n#define I40E_HW_FLAG_X722_FEC_REQUEST_CAPABLE BIT_ULL(8)\n\tu64 flags;\n\n\t \n\tu16 switch_tag;\n\tu16 first_tag;\n\tu16 second_tag;\n\n\t \n\tu32 debug_mask;\n\tchar err_str[16];\n};\n\nstatic inline bool i40e_is_vf(struct i40e_hw *hw)\n{\n\treturn (hw->mac.type == I40E_MAC_VF ||\n\t\thw->mac.type == I40E_MAC_X722_VF);\n}\n\nstruct i40e_driver_version {\n\tu8 major_version;\n\tu8 minor_version;\n\tu8 build_version;\n\tu8 subbuild_version;\n\tu8 driver_string[32];\n};\n\n \nunion i40e_16byte_rx_desc {\n\tstruct {\n\t\t__le64 pkt_addr;  \n\t\t__le64 hdr_addr;  \n\t} read;\n\tstruct {\n\t\tstruct i40e_16b_rx_wb_qw0 {\n\t\t\tstruct {\n\t\t\t\tunion {\n\t\t\t\t\t__le16 mirroring_status;\n\t\t\t\t\t__le16 fcoe_ctx_id;\n\t\t\t\t} mirr_fcoe;\n\t\t\t\t__le16 l2tag1;\n\t\t\t} lo_dword;\n\t\t\tunion {\n\t\t\t\t__le32 rss;  \n\t\t\t\t__le32 fd_id;  \n\t\t\t\t__le32 fcoe_param;  \n\t\t\t} hi_dword;\n\t\t} qword0;\n\t\tstruct {\n\t\t\t \n\t\t\t__le64 status_error_len;\n\t\t} qword1;\n\t} wb;   \n\tstruct {\n\t\tu64 qword[2];\n\t} raw;\n};\n\nunion i40e_32byte_rx_desc {\n\tstruct {\n\t\t__le64  pkt_addr;  \n\t\t__le64  hdr_addr;  \n\t\t\t \n\t\t__le64  rsvd1;\n\t\t__le64  rsvd2;\n\t} read;\n\tstruct {\n\t\tstruct i40e_32b_rx_wb_qw0 {\n\t\t\tstruct {\n\t\t\t\tunion {\n\t\t\t\t\t__le16 mirroring_status;\n\t\t\t\t\t__le16 fcoe_ctx_id;\n\t\t\t\t} mirr_fcoe;\n\t\t\t\t__le16 l2tag1;\n\t\t\t} lo_dword;\n\t\t\tunion {\n\t\t\t\t__le32 rss;  \n\t\t\t\t__le32 fcoe_param;  \n\t\t\t\t \n\t\t\t\t__le32 fd_id;\n\t\t\t} hi_dword;\n\t\t} qword0;\n\t\tstruct {\n\t\t\t \n\t\t\t__le64 status_error_len;\n\t\t} qword1;\n\t\tstruct {\n\t\t\t__le16 ext_status;  \n\t\t\t__le16 rsvd;\n\t\t\t__le16 l2tag2_1;\n\t\t\t__le16 l2tag2_2;\n\t\t} qword2;\n\t\tstruct {\n\t\t\tunion {\n\t\t\t\t__le32 flex_bytes_lo;\n\t\t\t\t__le32 pe_status;\n\t\t\t} lo_dword;\n\t\t\tunion {\n\t\t\t\t__le32 flex_bytes_hi;\n\t\t\t\t__le32 fd_id;\n\t\t\t} hi_dword;\n\t\t} qword3;\n\t} wb;   \n\tstruct {\n\t\tu64 qword[4];\n\t} raw;\n};\n\nenum i40e_rx_desc_status_bits {\n\t \n\tI40E_RX_DESC_STATUS_DD_SHIFT\t\t= 0,\n\tI40E_RX_DESC_STATUS_EOF_SHIFT\t\t= 1,\n\tI40E_RX_DESC_STATUS_L2TAG1P_SHIFT\t= 2,\n\tI40E_RX_DESC_STATUS_L3L4P_SHIFT\t\t= 3,\n\tI40E_RX_DESC_STATUS_CRCP_SHIFT\t\t= 4,\n\tI40E_RX_DESC_STATUS_TSYNINDX_SHIFT\t= 5,  \n\tI40E_RX_DESC_STATUS_TSYNVALID_SHIFT\t= 7,\n\t \n\tI40E_RX_DESC_STATUS_EXT_UDP_0_SHIFT\t= 8,\n\tI40E_RX_DESC_STATUS_UMBCAST_SHIFT\t= 9,  \n\tI40E_RX_DESC_STATUS_FLM_SHIFT\t\t= 11,\n\tI40E_RX_DESC_STATUS_FLTSTAT_SHIFT\t= 12,  \n\tI40E_RX_DESC_STATUS_LPBK_SHIFT\t\t= 14,\n\tI40E_RX_DESC_STATUS_IPV6EXADD_SHIFT\t= 15,\n\tI40E_RX_DESC_STATUS_RESERVED_SHIFT\t= 16,  \n\t \n\tI40E_RX_DESC_STATUS_INT_UDP_0_SHIFT\t= 18,\n\tI40E_RX_DESC_STATUS_LAST  \n};\n\n#define I40E_RXD_QW1_STATUS_SHIFT\t0\n#define I40E_RXD_QW1_STATUS_MASK\t((BIT(I40E_RX_DESC_STATUS_LAST) - 1) \\\n\t\t\t\t\t << I40E_RXD_QW1_STATUS_SHIFT)\n\n#define I40E_RXD_QW1_STATUS_TSYNINDX_SHIFT   I40E_RX_DESC_STATUS_TSYNINDX_SHIFT\n#define I40E_RXD_QW1_STATUS_TSYNINDX_MASK\t(0x3UL << \\\n\t\t\t\t\t     I40E_RXD_QW1_STATUS_TSYNINDX_SHIFT)\n\n#define I40E_RXD_QW1_STATUS_TSYNVALID_SHIFT  I40E_RX_DESC_STATUS_TSYNVALID_SHIFT\n#define I40E_RXD_QW1_STATUS_TSYNVALID_MASK \\\n\t\t\t\t    BIT_ULL(I40E_RXD_QW1_STATUS_TSYNVALID_SHIFT)\n\nenum i40e_rx_desc_fltstat_values {\n\tI40E_RX_DESC_FLTSTAT_NO_DATA\t= 0,\n\tI40E_RX_DESC_FLTSTAT_RSV_FD_ID\t= 1,  \n\tI40E_RX_DESC_FLTSTAT_RSV\t= 2,\n\tI40E_RX_DESC_FLTSTAT_RSS_HASH\t= 3,\n};\n\n#define I40E_RXD_QW1_ERROR_SHIFT\t19\n#define I40E_RXD_QW1_ERROR_MASK\t\t(0xFFUL << I40E_RXD_QW1_ERROR_SHIFT)\n\nenum i40e_rx_desc_error_bits {\n\t \n\tI40E_RX_DESC_ERROR_RXE_SHIFT\t\t= 0,\n\tI40E_RX_DESC_ERROR_RECIPE_SHIFT\t\t= 1,\n\tI40E_RX_DESC_ERROR_HBO_SHIFT\t\t= 2,\n\tI40E_RX_DESC_ERROR_L3L4E_SHIFT\t\t= 3,  \n\tI40E_RX_DESC_ERROR_IPE_SHIFT\t\t= 3,\n\tI40E_RX_DESC_ERROR_L4E_SHIFT\t\t= 4,\n\tI40E_RX_DESC_ERROR_EIPE_SHIFT\t\t= 5,\n\tI40E_RX_DESC_ERROR_OVERSIZE_SHIFT\t= 6,\n\tI40E_RX_DESC_ERROR_PPRS_SHIFT\t\t= 7\n};\n\nenum i40e_rx_desc_error_l3l4e_fcoe_masks {\n\tI40E_RX_DESC_ERROR_L3L4E_NONE\t\t= 0,\n\tI40E_RX_DESC_ERROR_L3L4E_PROT\t\t= 1,\n\tI40E_RX_DESC_ERROR_L3L4E_FC\t\t= 2,\n\tI40E_RX_DESC_ERROR_L3L4E_DMAC_ERR\t= 3,\n\tI40E_RX_DESC_ERROR_L3L4E_DMAC_WARN\t= 4\n};\n\n#define I40E_RXD_QW1_PTYPE_SHIFT\t30\n#define I40E_RXD_QW1_PTYPE_MASK\t\t(0xFFULL << I40E_RXD_QW1_PTYPE_SHIFT)\n\n \nenum i40e_rx_l2_ptype {\n\tI40E_RX_PTYPE_L2_RESERVED\t\t\t= 0,\n\tI40E_RX_PTYPE_L2_MAC_PAY2\t\t\t= 1,\n\tI40E_RX_PTYPE_L2_TIMESYNC_PAY2\t\t\t= 2,\n\tI40E_RX_PTYPE_L2_FIP_PAY2\t\t\t= 3,\n\tI40E_RX_PTYPE_L2_OUI_PAY2\t\t\t= 4,\n\tI40E_RX_PTYPE_L2_MACCNTRL_PAY2\t\t\t= 5,\n\tI40E_RX_PTYPE_L2_LLDP_PAY2\t\t\t= 6,\n\tI40E_RX_PTYPE_L2_ECP_PAY2\t\t\t= 7,\n\tI40E_RX_PTYPE_L2_EVB_PAY2\t\t\t= 8,\n\tI40E_RX_PTYPE_L2_QCN_PAY2\t\t\t= 9,\n\tI40E_RX_PTYPE_L2_EAPOL_PAY2\t\t\t= 10,\n\tI40E_RX_PTYPE_L2_ARP\t\t\t\t= 11,\n\tI40E_RX_PTYPE_L2_FCOE_PAY3\t\t\t= 12,\n\tI40E_RX_PTYPE_L2_FCOE_FCDATA_PAY3\t\t= 13,\n\tI40E_RX_PTYPE_L2_FCOE_FCRDY_PAY3\t\t= 14,\n\tI40E_RX_PTYPE_L2_FCOE_FCRSP_PAY3\t\t= 15,\n\tI40E_RX_PTYPE_L2_FCOE_FCOTHER_PA\t\t= 16,\n\tI40E_RX_PTYPE_L2_FCOE_VFT_PAY3\t\t\t= 17,\n\tI40E_RX_PTYPE_L2_FCOE_VFT_FCDATA\t\t= 18,\n\tI40E_RX_PTYPE_L2_FCOE_VFT_FCRDY\t\t\t= 19,\n\tI40E_RX_PTYPE_L2_FCOE_VFT_FCRSP\t\t\t= 20,\n\tI40E_RX_PTYPE_L2_FCOE_VFT_FCOTHER\t\t= 21,\n\tI40E_RX_PTYPE_GRENAT4_MAC_PAY3\t\t\t= 58,\n\tI40E_RX_PTYPE_GRENAT4_MACVLAN_IPV6_ICMP_PAY4\t= 87,\n\tI40E_RX_PTYPE_GRENAT6_MAC_PAY3\t\t\t= 124,\n\tI40E_RX_PTYPE_GRENAT6_MACVLAN_IPV6_ICMP_PAY4\t= 153\n};\n\nstruct i40e_rx_ptype_decoded {\n\tu32 known:1;\n\tu32 outer_ip:1;\n\tu32 outer_ip_ver:1;\n\tu32 outer_frag:1;\n\tu32 tunnel_type:3;\n\tu32 tunnel_end_prot:2;\n\tu32 tunnel_end_frag:1;\n\tu32 inner_prot:4;\n\tu32 payload_layer:3;\n};\n\nenum i40e_rx_ptype_outer_ip {\n\tI40E_RX_PTYPE_OUTER_L2\t= 0,\n\tI40E_RX_PTYPE_OUTER_IP\t= 1\n};\n\nenum i40e_rx_ptype_outer_ip_ver {\n\tI40E_RX_PTYPE_OUTER_NONE\t= 0,\n\tI40E_RX_PTYPE_OUTER_IPV4\t= 0,\n\tI40E_RX_PTYPE_OUTER_IPV6\t= 1\n};\n\nenum i40e_rx_ptype_outer_fragmented {\n\tI40E_RX_PTYPE_NOT_FRAG\t= 0,\n\tI40E_RX_PTYPE_FRAG\t= 1\n};\n\nenum i40e_rx_ptype_tunnel_type {\n\tI40E_RX_PTYPE_TUNNEL_NONE\t\t= 0,\n\tI40E_RX_PTYPE_TUNNEL_IP_IP\t\t= 1,\n\tI40E_RX_PTYPE_TUNNEL_IP_GRENAT\t\t= 2,\n\tI40E_RX_PTYPE_TUNNEL_IP_GRENAT_MAC\t= 3,\n\tI40E_RX_PTYPE_TUNNEL_IP_GRENAT_MAC_VLAN\t= 4,\n};\n\nenum i40e_rx_ptype_tunnel_end_prot {\n\tI40E_RX_PTYPE_TUNNEL_END_NONE\t= 0,\n\tI40E_RX_PTYPE_TUNNEL_END_IPV4\t= 1,\n\tI40E_RX_PTYPE_TUNNEL_END_IPV6\t= 2,\n};\n\nenum i40e_rx_ptype_inner_prot {\n\tI40E_RX_PTYPE_INNER_PROT_NONE\t\t= 0,\n\tI40E_RX_PTYPE_INNER_PROT_UDP\t\t= 1,\n\tI40E_RX_PTYPE_INNER_PROT_TCP\t\t= 2,\n\tI40E_RX_PTYPE_INNER_PROT_SCTP\t\t= 3,\n\tI40E_RX_PTYPE_INNER_PROT_ICMP\t\t= 4,\n\tI40E_RX_PTYPE_INNER_PROT_TIMESYNC\t= 5\n};\n\nenum i40e_rx_ptype_payload_layer {\n\tI40E_RX_PTYPE_PAYLOAD_LAYER_NONE\t= 0,\n\tI40E_RX_PTYPE_PAYLOAD_LAYER_PAY2\t= 1,\n\tI40E_RX_PTYPE_PAYLOAD_LAYER_PAY3\t= 2,\n\tI40E_RX_PTYPE_PAYLOAD_LAYER_PAY4\t= 3,\n};\n\n#define I40E_RXD_QW1_LENGTH_PBUF_SHIFT\t38\n#define I40E_RXD_QW1_LENGTH_PBUF_MASK\t(0x3FFFULL << \\\n\t\t\t\t\t I40E_RXD_QW1_LENGTH_PBUF_SHIFT)\n\n\n#define I40E_RXD_QW1_LENGTH_SPH_SHIFT\t63\n#define I40E_RXD_QW1_LENGTH_SPH_MASK\tBIT_ULL(I40E_RXD_QW1_LENGTH_SPH_SHIFT)\n\nenum i40e_rx_desc_ext_status_bits {\n\t \n\tI40E_RX_DESC_EXT_STATUS_L2TAG2P_SHIFT\t= 0,\n\tI40E_RX_DESC_EXT_STATUS_L2TAG3P_SHIFT\t= 1,\n\tI40E_RX_DESC_EXT_STATUS_FLEXBL_SHIFT\t= 2,  \n\tI40E_RX_DESC_EXT_STATUS_FLEXBH_SHIFT\t= 4,  \n\tI40E_RX_DESC_EXT_STATUS_FDLONGB_SHIFT\t= 9,\n\tI40E_RX_DESC_EXT_STATUS_FCOELONGB_SHIFT\t= 10,\n\tI40E_RX_DESC_EXT_STATUS_PELONGB_SHIFT\t= 11,\n};\n\nenum i40e_rx_desc_pe_status_bits {\n\t \n\tI40E_RX_DESC_PE_STATUS_QPID_SHIFT\t= 0,  \n\tI40E_RX_DESC_PE_STATUS_L4PORT_SHIFT\t= 0,  \n\tI40E_RX_DESC_PE_STATUS_IPINDEX_SHIFT\t= 16,  \n\tI40E_RX_DESC_PE_STATUS_QPIDHIT_SHIFT\t= 24,\n\tI40E_RX_DESC_PE_STATUS_APBVTHIT_SHIFT\t= 25,\n\tI40E_RX_DESC_PE_STATUS_PORTV_SHIFT\t= 26,\n\tI40E_RX_DESC_PE_STATUS_URG_SHIFT\t= 27,\n\tI40E_RX_DESC_PE_STATUS_IPFRAG_SHIFT\t= 28,\n\tI40E_RX_DESC_PE_STATUS_IPOPT_SHIFT\t= 29\n};\n\n#define I40E_RX_PROG_STATUS_DESC_LENGTH\t\t\t0x2000000\n\n#define I40E_RX_PROG_STATUS_DESC_QW1_PROGID_SHIFT\t2\n#define I40E_RX_PROG_STATUS_DESC_QW1_PROGID_MASK\t(0x7UL << \\\n\t\t\t\tI40E_RX_PROG_STATUS_DESC_QW1_PROGID_SHIFT)\n\n#define I40E_RX_PROG_STATUS_DESC_QW1_ERROR_SHIFT\t19\n#define I40E_RX_PROG_STATUS_DESC_QW1_ERROR_MASK\t\t(0x3FUL << \\\n\t\t\t\tI40E_RX_PROG_STATUS_DESC_QW1_ERROR_SHIFT)\n\nenum i40e_rx_prog_status_desc_status_bits {\n\t \n\tI40E_RX_PROG_STATUS_DESC_DD_SHIFT\t= 0,\n\tI40E_RX_PROG_STATUS_DESC_PROG_ID_SHIFT\t= 2  \n};\n\nenum i40e_rx_prog_status_desc_prog_id_masks {\n\tI40E_RX_PROG_STATUS_DESC_FD_FILTER_STATUS\t= 1,\n\tI40E_RX_PROG_STATUS_DESC_FCOE_CTXT_PROG_STATUS\t= 2,\n\tI40E_RX_PROG_STATUS_DESC_FCOE_CTXT_INVL_STATUS\t= 4,\n};\n\nenum i40e_rx_prog_status_desc_error_bits {\n\t \n\tI40E_RX_PROG_STATUS_DESC_FD_TBL_FULL_SHIFT\t= 0,\n\tI40E_RX_PROG_STATUS_DESC_NO_FD_ENTRY_SHIFT\t= 1,\n\tI40E_RX_PROG_STATUS_DESC_FCOE_TBL_FULL_SHIFT\t= 2,\n\tI40E_RX_PROG_STATUS_DESC_FCOE_CONFLICT_SHIFT\t= 3\n};\n\n \nstruct i40e_tx_desc {\n\t__le64 buffer_addr;  \n\t__le64 cmd_type_offset_bsz;\n};\n\n\nenum i40e_tx_desc_dtype_value {\n\tI40E_TX_DESC_DTYPE_DATA\t\t= 0x0,\n\tI40E_TX_DESC_DTYPE_NOP\t\t= 0x1,  \n\tI40E_TX_DESC_DTYPE_CONTEXT\t= 0x1,\n\tI40E_TX_DESC_DTYPE_FCOE_CTX\t= 0x2,\n\tI40E_TX_DESC_DTYPE_FILTER_PROG\t= 0x8,\n\tI40E_TX_DESC_DTYPE_DDP_CTX\t= 0x9,\n\tI40E_TX_DESC_DTYPE_FLEX_DATA\t= 0xB,\n\tI40E_TX_DESC_DTYPE_FLEX_CTX_1\t= 0xC,\n\tI40E_TX_DESC_DTYPE_FLEX_CTX_2\t= 0xD,\n\tI40E_TX_DESC_DTYPE_DESC_DONE\t= 0xF\n};\n\n#define I40E_TXD_QW1_CMD_SHIFT\t4\n\nenum i40e_tx_desc_cmd_bits {\n\tI40E_TX_DESC_CMD_EOP\t\t\t= 0x0001,\n\tI40E_TX_DESC_CMD_RS\t\t\t= 0x0002,\n\tI40E_TX_DESC_CMD_ICRC\t\t\t= 0x0004,\n\tI40E_TX_DESC_CMD_IL2TAG1\t\t= 0x0008,\n\tI40E_TX_DESC_CMD_DUMMY\t\t\t= 0x0010,\n\tI40E_TX_DESC_CMD_IIPT_NONIP\t\t= 0x0000,  \n\tI40E_TX_DESC_CMD_IIPT_IPV6\t\t= 0x0020,  \n\tI40E_TX_DESC_CMD_IIPT_IPV4\t\t= 0x0040,  \n\tI40E_TX_DESC_CMD_IIPT_IPV4_CSUM\t\t= 0x0060,  \n\tI40E_TX_DESC_CMD_FCOET\t\t\t= 0x0080,\n\tI40E_TX_DESC_CMD_L4T_EOFT_UNK\t\t= 0x0000,  \n\tI40E_TX_DESC_CMD_L4T_EOFT_TCP\t\t= 0x0100,  \n\tI40E_TX_DESC_CMD_L4T_EOFT_SCTP\t\t= 0x0200,  \n\tI40E_TX_DESC_CMD_L4T_EOFT_UDP\t\t= 0x0300,  \n\tI40E_TX_DESC_CMD_L4T_EOFT_EOF_N\t\t= 0x0000,  \n\tI40E_TX_DESC_CMD_L4T_EOFT_EOF_T\t\t= 0x0100,  \n\tI40E_TX_DESC_CMD_L4T_EOFT_EOF_NI\t= 0x0200,  \n\tI40E_TX_DESC_CMD_L4T_EOFT_EOF_A\t\t= 0x0300,  \n};\n\n#define I40E_TXD_QW1_OFFSET_SHIFT\t16\n\nenum i40e_tx_desc_length_fields {\n\t \n\tI40E_TX_DESC_LENGTH_MACLEN_SHIFT\t= 0,  \n\tI40E_TX_DESC_LENGTH_IPLEN_SHIFT\t\t= 7,  \n\tI40E_TX_DESC_LENGTH_L4_FC_LEN_SHIFT\t= 14  \n};\n\n#define I40E_TXD_QW1_TX_BUF_SZ_SHIFT\t34\n\n#define I40E_TXD_QW1_L2TAG1_SHIFT\t48\n\n \nstruct i40e_tx_context_desc {\n\t__le32 tunneling_params;\n\t__le16 l2tag2;\n\t__le16 rsvd;\n\t__le64 type_cmd_tso_mss;\n};\n\n\n#define I40E_TXD_CTX_QW1_CMD_SHIFT\t4\n\nenum i40e_tx_ctx_desc_cmd_bits {\n\tI40E_TX_CTX_DESC_TSO\t\t= 0x01,\n\tI40E_TX_CTX_DESC_TSYN\t\t= 0x02,\n\tI40E_TX_CTX_DESC_IL2TAG2\t= 0x04,\n\tI40E_TX_CTX_DESC_IL2TAG2_IL2H\t= 0x08,\n\tI40E_TX_CTX_DESC_SWTCH_NOTAG\t= 0x00,\n\tI40E_TX_CTX_DESC_SWTCH_UPLINK\t= 0x10,\n\tI40E_TX_CTX_DESC_SWTCH_LOCAL\t= 0x20,\n\tI40E_TX_CTX_DESC_SWTCH_VSI\t= 0x30,\n\tI40E_TX_CTX_DESC_SWPE\t\t= 0x40\n};\n\n#define I40E_TXD_CTX_QW1_TSO_LEN_SHIFT\t30\n\n#define I40E_TXD_CTX_QW1_MSS_SHIFT\t50\n\n\n\nenum i40e_tx_ctx_desc_eipt_offload {\n\tI40E_TX_CTX_EXT_IP_NONE\t\t= 0x0,\n\tI40E_TX_CTX_EXT_IP_IPV6\t\t= 0x1,\n\tI40E_TX_CTX_EXT_IP_IPV4_NO_CSUM\t= 0x2,\n\tI40E_TX_CTX_EXT_IP_IPV4\t\t= 0x3\n};\n\n#define I40E_TXD_CTX_QW0_EXT_IPLEN_SHIFT\t2\n\n#define I40E_TXD_CTX_QW0_NATT_SHIFT\t9\n\n#define I40E_TXD_CTX_UDP_TUNNELING\tBIT_ULL(I40E_TXD_CTX_QW0_NATT_SHIFT)\n#define I40E_TXD_CTX_GRE_TUNNELING\t(0x2ULL << I40E_TXD_CTX_QW0_NATT_SHIFT)\n\n\n\n#define I40E_TXD_CTX_QW0_NATLEN_SHIFT\t12\n\n\n#define I40E_TXD_CTX_QW0_L4T_CS_SHIFT\t23\n#define I40E_TXD_CTX_QW0_L4T_CS_MASK\tBIT_ULL(I40E_TXD_CTX_QW0_L4T_CS_SHIFT)\nstruct i40e_filter_program_desc {\n\t__le32 qindex_flex_ptype_vsi;\n\t__le32 rsvd;\n\t__le32 dtype_cmd_cntindex;\n\t__le32 fd_id;\n};\n#define I40E_TXD_FLTR_QW0_QINDEX_SHIFT\t0\n#define I40E_TXD_FLTR_QW0_QINDEX_MASK\t(0x7FFUL << \\\n\t\t\t\t\t I40E_TXD_FLTR_QW0_QINDEX_SHIFT)\n#define I40E_TXD_FLTR_QW0_FLEXOFF_SHIFT\t11\n#define I40E_TXD_FLTR_QW0_FLEXOFF_MASK\t(0x7UL << \\\n\t\t\t\t\t I40E_TXD_FLTR_QW0_FLEXOFF_SHIFT)\n#define I40E_TXD_FLTR_QW0_PCTYPE_SHIFT\t17\n#define I40E_TXD_FLTR_QW0_PCTYPE_MASK\t(0x3FUL << \\\n\t\t\t\t\t I40E_TXD_FLTR_QW0_PCTYPE_SHIFT)\n\n \nenum i40e_filter_pctype {\n\t \n\tI40E_FILTER_PCTYPE_NONF_UNICAST_IPV4_UDP\t= 29,\n\tI40E_FILTER_PCTYPE_NONF_MULTICAST_IPV4_UDP\t= 30,\n\tI40E_FILTER_PCTYPE_NONF_IPV4_UDP\t\t= 31,\n\tI40E_FILTER_PCTYPE_NONF_IPV4_TCP_SYN_NO_ACK\t= 32,\n\tI40E_FILTER_PCTYPE_NONF_IPV4_TCP\t\t= 33,\n\tI40E_FILTER_PCTYPE_NONF_IPV4_SCTP\t\t= 34,\n\tI40E_FILTER_PCTYPE_NONF_IPV4_OTHER\t\t= 35,\n\tI40E_FILTER_PCTYPE_FRAG_IPV4\t\t\t= 36,\n\t \n\tI40E_FILTER_PCTYPE_NONF_UNICAST_IPV6_UDP\t= 39,\n\tI40E_FILTER_PCTYPE_NONF_MULTICAST_IPV6_UDP\t= 40,\n\tI40E_FILTER_PCTYPE_NONF_IPV6_UDP\t\t= 41,\n\tI40E_FILTER_PCTYPE_NONF_IPV6_TCP_SYN_NO_ACK\t= 42,\n\tI40E_FILTER_PCTYPE_NONF_IPV6_TCP\t\t= 43,\n\tI40E_FILTER_PCTYPE_NONF_IPV6_SCTP\t\t= 44,\n\tI40E_FILTER_PCTYPE_NONF_IPV6_OTHER\t\t= 45,\n\tI40E_FILTER_PCTYPE_FRAG_IPV6\t\t\t= 46,\n\t \n\tI40E_FILTER_PCTYPE_FCOE_OX\t\t\t= 48,\n\tI40E_FILTER_PCTYPE_FCOE_RX\t\t\t= 49,\n\tI40E_FILTER_PCTYPE_FCOE_OTHER\t\t\t= 50,\n\t \n\tI40E_FILTER_PCTYPE_L2_PAYLOAD\t\t\t= 63,\n};\n\nenum i40e_filter_program_desc_dest {\n\tI40E_FILTER_PROGRAM_DESC_DEST_DROP_PACKET\t\t= 0x0,\n\tI40E_FILTER_PROGRAM_DESC_DEST_DIRECT_PACKET_QINDEX\t= 0x1,\n\tI40E_FILTER_PROGRAM_DESC_DEST_DIRECT_PACKET_OTHER\t= 0x2,\n};\n\nenum i40e_filter_program_desc_fd_status {\n\tI40E_FILTER_PROGRAM_DESC_FD_STATUS_NONE\t\t\t= 0x0,\n\tI40E_FILTER_PROGRAM_DESC_FD_STATUS_FD_ID\t\t= 0x1,\n\tI40E_FILTER_PROGRAM_DESC_FD_STATUS_FD_ID_4FLEX_BYTES\t= 0x2,\n\tI40E_FILTER_PROGRAM_DESC_FD_STATUS_8FLEX_BYTES\t\t= 0x3,\n};\n\n#define I40E_TXD_FLTR_QW0_DEST_VSI_SHIFT\t23\n#define I40E_TXD_FLTR_QW0_DEST_VSI_MASK\t(0x1FFUL << \\\n\t\t\t\t\t I40E_TXD_FLTR_QW0_DEST_VSI_SHIFT)\n\n#define I40E_TXD_FLTR_QW1_CMD_SHIFT\t4\n\n#define I40E_TXD_FLTR_QW1_PCMD_SHIFT\t(0x0ULL + I40E_TXD_FLTR_QW1_CMD_SHIFT)\n\nenum i40e_filter_program_desc_pcmd {\n\tI40E_FILTER_PROGRAM_DESC_PCMD_ADD_UPDATE\t= 0x1,\n\tI40E_FILTER_PROGRAM_DESC_PCMD_REMOVE\t\t= 0x2,\n};\n\n#define I40E_TXD_FLTR_QW1_DEST_SHIFT\t(0x3ULL + I40E_TXD_FLTR_QW1_CMD_SHIFT)\n#define I40E_TXD_FLTR_QW1_DEST_MASK\t(0x3ULL << I40E_TXD_FLTR_QW1_DEST_SHIFT)\n\n#define I40E_TXD_FLTR_QW1_CNT_ENA_SHIFT\t(0x7ULL + I40E_TXD_FLTR_QW1_CMD_SHIFT)\n#define I40E_TXD_FLTR_QW1_CNT_ENA_MASK\tBIT_ULL(I40E_TXD_FLTR_QW1_CNT_ENA_SHIFT)\n\n#define I40E_TXD_FLTR_QW1_FD_STATUS_SHIFT\t(0x9ULL + \\\n\t\t\t\t\t\t I40E_TXD_FLTR_QW1_CMD_SHIFT)\n#define I40E_TXD_FLTR_QW1_FD_STATUS_MASK (0x3ULL << \\\n\t\t\t\t\t  I40E_TXD_FLTR_QW1_FD_STATUS_SHIFT)\n\n#define I40E_TXD_FLTR_QW1_ATR_SHIFT\t(0xEULL + \\\n\t\t\t\t\t I40E_TXD_FLTR_QW1_CMD_SHIFT)\n#define I40E_TXD_FLTR_QW1_ATR_MASK\tBIT_ULL(I40E_TXD_FLTR_QW1_ATR_SHIFT)\n\n#define I40E_TXD_FLTR_QW1_ATR_SHIFT\t(0xEULL + \\\n\t\t\t\t\t I40E_TXD_FLTR_QW1_CMD_SHIFT)\n#define I40E_TXD_FLTR_QW1_ATR_MASK\tBIT_ULL(I40E_TXD_FLTR_QW1_ATR_SHIFT)\n\n#define I40E_TXD_FLTR_QW1_CNTINDEX_SHIFT 20\n#define I40E_TXD_FLTR_QW1_CNTINDEX_MASK\t(0x1FFUL << \\\n\t\t\t\t\t I40E_TXD_FLTR_QW1_CNTINDEX_SHIFT)\n\nenum i40e_filter_type {\n\tI40E_FLOW_DIRECTOR_FLTR = 0,\n\tI40E_PE_QUAD_HASH_FLTR = 1,\n\tI40E_ETHERTYPE_FLTR,\n\tI40E_FCOE_CTX_FLTR,\n\tI40E_MAC_VLAN_FLTR,\n\tI40E_HASH_FLTR\n};\n\nstruct i40e_vsi_context {\n\tu16 seid;\n\tu16 uplink_seid;\n\tu16 vsi_number;\n\tu16 vsis_allocated;\n\tu16 vsis_unallocated;\n\tu16 flags;\n\tu8 pf_num;\n\tu8 vf_num;\n\tu8 connection_type;\n\tstruct i40e_aqc_vsi_properties_data info;\n};\n\nstruct i40e_veb_context {\n\tu16 seid;\n\tu16 uplink_seid;\n\tu16 veb_number;\n\tu16 vebs_allocated;\n\tu16 vebs_unallocated;\n\tu16 flags;\n\tstruct i40e_aqc_get_veb_parameters_completion info;\n};\n\n \nstruct i40e_eth_stats {\n\tu64 rx_bytes;\t\t\t \n\tu64 rx_unicast;\t\t\t \n\tu64 rx_multicast;\t\t \n\tu64 rx_broadcast;\t\t \n\tu64 rx_discards;\t\t \n\tu64 rx_unknown_protocol;\t \n\tu64 tx_bytes;\t\t\t \n\tu64 tx_unicast;\t\t\t \n\tu64 tx_multicast;\t\t \n\tu64 tx_broadcast;\t\t \n\tu64 tx_discards;\t\t \n\tu64 tx_errors;\t\t\t \n\tu64 rx_discards_other;           \n};\n\n \nstruct i40e_veb_tc_stats {\n\tu64 tc_rx_packets[I40E_MAX_TRAFFIC_CLASS];\n\tu64 tc_rx_bytes[I40E_MAX_TRAFFIC_CLASS];\n\tu64 tc_tx_packets[I40E_MAX_TRAFFIC_CLASS];\n\tu64 tc_tx_bytes[I40E_MAX_TRAFFIC_CLASS];\n};\n\n \nstruct i40e_hw_port_stats {\n\t \n\tstruct i40e_eth_stats eth;\n\n\t \n\tu64 tx_dropped_link_down;\t \n\tu64 crc_errors;\t\t\t \n\tu64 illegal_bytes;\t\t \n\tu64 error_bytes;\t\t \n\tu64 mac_local_faults;\t\t \n\tu64 mac_remote_faults;\t\t \n\tu64 rx_length_errors;\t\t \n\tu64 link_xon_rx;\t\t \n\tu64 link_xoff_rx;\t\t \n\tu64 priority_xon_rx[8];\t\t \n\tu64 priority_xoff_rx[8];\t \n\tu64 link_xon_tx;\t\t \n\tu64 link_xoff_tx;\t\t \n\tu64 priority_xon_tx[8];\t\t \n\tu64 priority_xoff_tx[8];\t \n\tu64 priority_xon_2_xoff[8];\t \n\tu64 rx_size_64;\t\t\t \n\tu64 rx_size_127;\t\t \n\tu64 rx_size_255;\t\t \n\tu64 rx_size_511;\t\t \n\tu64 rx_size_1023;\t\t \n\tu64 rx_size_1522;\t\t \n\tu64 rx_size_big;\t\t \n\tu64 rx_undersize;\t\t \n\tu64 rx_fragments;\t\t \n\tu64 rx_oversize;\t\t \n\tu64 rx_jabber;\t\t\t \n\tu64 tx_size_64;\t\t\t \n\tu64 tx_size_127;\t\t \n\tu64 tx_size_255;\t\t \n\tu64 tx_size_511;\t\t \n\tu64 tx_size_1023;\t\t \n\tu64 tx_size_1522;\t\t \n\tu64 tx_size_big;\t\t \n\tu64 mac_short_packet_dropped;\t \n\tu64 checksum_error;\t\t \n\t \n\tu64 fd_atr_match;\n\tu64 fd_sb_match;\n\tu64 fd_atr_tunnel_match;\n\tu32 fd_atr_status;\n\tu32 fd_sb_status;\n\t \n\tu32 tx_lpi_status;\n\tu32 rx_lpi_status;\n\tu64 tx_lpi_count;\t\t \n\tu64 rx_lpi_count;\t\t \n};\n\n \n#define I40E_SR_NVM_CONTROL_WORD\t\t0x00\n#define I40E_EMP_MODULE_PTR\t\t\t0x0F\n#define I40E_SR_EMP_MODULE_PTR\t\t\t0x48\n#define I40E_SR_PBA_FLAGS\t\t\t0x15\n#define I40E_SR_PBA_BLOCK_PTR\t\t\t0x16\n#define I40E_SR_BOOT_CONFIG_PTR\t\t\t0x17\n#define I40E_NVM_OEM_VER_OFF\t\t\t0x83\n#define I40E_SR_NVM_DEV_STARTER_VERSION\t\t0x18\n#define I40E_SR_NVM_WAKE_ON_LAN\t\t\t0x19\n#define I40E_SR_NVM_EETRACK_LO\t\t\t0x2D\n#define I40E_SR_NVM_EETRACK_HI\t\t\t0x2E\n#define I40E_SR_VPD_PTR\t\t\t\t0x2F\n#define I40E_SR_PCIE_ALT_AUTO_LOAD_PTR\t\t0x3E\n#define I40E_SR_SW_CHECKSUM_WORD\t\t0x3F\n#define I40E_SR_EMP_SR_SETTINGS_PTR\t\t0x48\n\n \n#define I40E_SR_VPD_MODULE_MAX_SIZE\t\t1024\n#define I40E_SR_PCIE_ALT_MODULE_MAX_SIZE\t1024\n#define I40E_SR_CONTROL_WORD_1_SHIFT\t\t0x06\n#define I40E_SR_CONTROL_WORD_1_MASK\t(0x03 << I40E_SR_CONTROL_WORD_1_SHIFT)\n#define I40E_SR_NVM_MAP_STRUCTURE_TYPE\t\tBIT(12)\n#define I40E_PTR_TYPE\t\t\t\tBIT(15)\n#define I40E_SR_OCP_CFG_WORD0\t\t\t0x2B\n#define I40E_SR_OCP_ENABLED\t\t\tBIT(15)\n\n \n#define I40E_SR_SECTOR_SIZE_IN_WORDS\t0x800\n#define I40E_SR_WORDS_IN_1KB\t\t512\n \n#define I40E_SR_SW_CHECKSUM_BASE\t0xBABA\n\n#define I40E_SRRD_SRCTL_ATTEMPTS\t100000\n\nenum i40e_switch_element_types {\n\tI40E_SWITCH_ELEMENT_TYPE_MAC\t= 1,\n\tI40E_SWITCH_ELEMENT_TYPE_PF\t= 2,\n\tI40E_SWITCH_ELEMENT_TYPE_VF\t= 3,\n\tI40E_SWITCH_ELEMENT_TYPE_EMP\t= 4,\n\tI40E_SWITCH_ELEMENT_TYPE_BMC\t= 6,\n\tI40E_SWITCH_ELEMENT_TYPE_PE\t= 16,\n\tI40E_SWITCH_ELEMENT_TYPE_VEB\t= 17,\n\tI40E_SWITCH_ELEMENT_TYPE_PA\t= 18,\n\tI40E_SWITCH_ELEMENT_TYPE_VSI\t= 19,\n};\n\n \nenum i40e_ether_type_index {\n\tI40E_ETHER_TYPE_1588\t\t= 0,\n\tI40E_ETHER_TYPE_FIP\t\t= 1,\n\tI40E_ETHER_TYPE_OUI_EXTENDED\t= 2,\n\tI40E_ETHER_TYPE_MAC_CONTROL\t= 3,\n\tI40E_ETHER_TYPE_LLDP\t\t= 4,\n\tI40E_ETHER_TYPE_EVB_PROTOCOL1\t= 5,\n\tI40E_ETHER_TYPE_EVB_PROTOCOL2\t= 6,\n\tI40E_ETHER_TYPE_QCN_CNM\t\t= 7,\n\tI40E_ETHER_TYPE_8021X\t\t= 8,\n\tI40E_ETHER_TYPE_ARP\t\t= 9,\n\tI40E_ETHER_TYPE_RSV1\t\t= 10,\n\tI40E_ETHER_TYPE_RSV2\t\t= 11,\n};\n\n \n#define I40E_HASH_FILTER_BASE_SIZE\t1024\n \nenum i40e_hash_filter_size {\n\tI40E_HASH_FILTER_SIZE_1K\t= 0,\n\tI40E_HASH_FILTER_SIZE_2K\t= 1,\n\tI40E_HASH_FILTER_SIZE_4K\t= 2,\n\tI40E_HASH_FILTER_SIZE_8K\t= 3,\n\tI40E_HASH_FILTER_SIZE_16K\t= 4,\n\tI40E_HASH_FILTER_SIZE_32K\t= 5,\n\tI40E_HASH_FILTER_SIZE_64K\t= 6,\n\tI40E_HASH_FILTER_SIZE_128K\t= 7,\n\tI40E_HASH_FILTER_SIZE_256K\t= 8,\n\tI40E_HASH_FILTER_SIZE_512K\t= 9,\n\tI40E_HASH_FILTER_SIZE_1M\t= 10,\n};\n\n \n#define I40E_DMA_CNTX_BASE_SIZE\t\t512\n \nenum i40e_dma_cntx_size {\n\tI40E_DMA_CNTX_SIZE_512\t\t= 0,\n\tI40E_DMA_CNTX_SIZE_1K\t\t= 1,\n\tI40E_DMA_CNTX_SIZE_2K\t\t= 2,\n\tI40E_DMA_CNTX_SIZE_4K\t\t= 3,\n\tI40E_DMA_CNTX_SIZE_8K\t\t= 4,\n\tI40E_DMA_CNTX_SIZE_16K\t\t= 5,\n\tI40E_DMA_CNTX_SIZE_32K\t\t= 6,\n\tI40E_DMA_CNTX_SIZE_64K\t\t= 7,\n\tI40E_DMA_CNTX_SIZE_128K\t\t= 8,\n\tI40E_DMA_CNTX_SIZE_256K\t\t= 9,\n};\n\n \nenum i40e_hash_lut_size {\n\tI40E_HASH_LUT_SIZE_128\t\t= 0,\n\tI40E_HASH_LUT_SIZE_512\t\t= 1,\n};\n\n \nstruct i40e_filter_control_settings {\n\t \n\tenum i40e_hash_filter_size pe_filt_num;\n\t \n\tenum i40e_dma_cntx_size pe_cntx_num;\n\t \n\tenum i40e_hash_filter_size fcoe_filt_num;\n\t \n\tenum i40e_dma_cntx_size fcoe_cntx_num;\n\t \n\tenum i40e_hash_lut_size\thash_lut_size;\n\t \n\tbool enable_fdir;\n\t \n\tbool enable_ethtype;\n\t \n\tbool enable_macvlan;\n};\n\n \nstruct i40e_control_filter_stats {\n\tu16 mac_etype_used;    \n\tu16 etype_used;        \n\tu16 mac_etype_free;    \n\tu16 etype_free;        \n};\n\nenum i40e_reset_type {\n\tI40E_RESET_POR\t\t= 0,\n\tI40E_RESET_CORER\t= 1,\n\tI40E_RESET_GLOBR\t= 2,\n\tI40E_RESET_EMPR\t\t= 3,\n};\n\n \n#define I40E_NVM_LLDP_CFG_PTR\t0x06\n#define I40E_SR_LLDP_CFG_PTR\t0x31\nstruct i40e_lldp_variables {\n\tu16 length;\n\tu16 adminstatus;\n\tu16 msgfasttx;\n\tu16 msgtxinterval;\n\tu16 txparams;\n\tu16 timers;\n\tu16 crc8;\n};\n\n \n#define I40E_ALT_STRUCT_FIRST_PF_OFFSET\t\t0    \n#define I40E_ALT_STRUCT_DWORDS_PER_PF\t\t64    \n#define I40E_ALT_STRUCT_MIN_BW_OFFSET\t\t0xE   \n#define I40E_ALT_STRUCT_MAX_BW_OFFSET\t\t0xF   \n\n \n#define I40E_ALT_BW_VALUE_MASK\t\t0xFF\n#define I40E_ALT_BW_VALID_MASK\t\t0x80000000\n\n \n#define I40E_PFQF_CTL_0_HASHLUTSIZE_512\t0x00010000\n\n \n#define I40E_X722_L3_SRC_SHIFT\t\t49\n#define I40E_X722_L3_SRC_MASK\t\t(0x3ULL << I40E_X722_L3_SRC_SHIFT)\n#define I40E_X722_L3_DST_SHIFT\t\t41\n#define I40E_X722_L3_DST_MASK\t\t(0x3ULL << I40E_X722_L3_DST_SHIFT)\n#define I40E_L3_SRC_SHIFT\t\t47\n#define I40E_L3_SRC_MASK\t\t(0x3ULL << I40E_L3_SRC_SHIFT)\n#define I40E_L3_V6_SRC_SHIFT\t\t43\n#define I40E_L3_V6_SRC_MASK\t\t(0xFFULL << I40E_L3_V6_SRC_SHIFT)\n#define I40E_L3_DST_SHIFT\t\t35\n#define I40E_L3_DST_MASK\t\t(0x3ULL << I40E_L3_DST_SHIFT)\n#define I40E_L3_V6_DST_SHIFT\t\t35\n#define I40E_L3_V6_DST_MASK\t\t(0xFFULL << I40E_L3_V6_DST_SHIFT)\n#define I40E_L4_SRC_SHIFT\t\t34\n#define I40E_L4_SRC_MASK\t\t(0x1ULL << I40E_L4_SRC_SHIFT)\n#define I40E_L4_DST_SHIFT\t\t33\n#define I40E_L4_DST_MASK\t\t(0x1ULL << I40E_L4_DST_SHIFT)\n#define I40E_VERIFY_TAG_SHIFT\t\t31\n#define I40E_VERIFY_TAG_MASK\t\t(0x3ULL << I40E_VERIFY_TAG_SHIFT)\n#define I40E_VLAN_SRC_SHIFT\t\t55\n#define I40E_VLAN_SRC_MASK\t\t(0x1ULL << I40E_VLAN_SRC_SHIFT)\n\n#define I40E_FLEX_50_SHIFT\t\t13\n#define I40E_FLEX_50_MASK\t\t(0x1ULL << I40E_FLEX_50_SHIFT)\n#define I40E_FLEX_51_SHIFT\t\t12\n#define I40E_FLEX_51_MASK\t\t(0x1ULL << I40E_FLEX_51_SHIFT)\n#define I40E_FLEX_52_SHIFT\t\t11\n#define I40E_FLEX_52_MASK\t\t(0x1ULL << I40E_FLEX_52_SHIFT)\n#define I40E_FLEX_53_SHIFT\t\t10\n#define I40E_FLEX_53_MASK\t\t(0x1ULL << I40E_FLEX_53_SHIFT)\n#define I40E_FLEX_54_SHIFT\t\t9\n#define I40E_FLEX_54_MASK\t\t(0x1ULL << I40E_FLEX_54_SHIFT)\n#define I40E_FLEX_55_SHIFT\t\t8\n#define I40E_FLEX_55_MASK\t\t(0x1ULL << I40E_FLEX_55_SHIFT)\n#define I40E_FLEX_56_SHIFT\t\t7\n#define I40E_FLEX_56_MASK\t\t(0x1ULL << I40E_FLEX_56_SHIFT)\n#define I40E_FLEX_57_SHIFT\t\t6\n#define I40E_FLEX_57_MASK\t\t(0x1ULL << I40E_FLEX_57_SHIFT)\n\n \nstruct i40e_ddp_version {\n\tu8 major;\n\tu8 minor;\n\tu8 update;\n\tu8 draft;\n};\n\n#define I40E_DDP_NAME_SIZE\t32\n\n \nstruct i40e_package_header {\n\tstruct i40e_ddp_version version;\n\tu32 segment_count;\n\tu32 segment_offset[];\n};\n\n \nstruct i40e_generic_seg_header {\n#define SEGMENT_TYPE_METADATA\t0x00000001\n#define SEGMENT_TYPE_I40E\t0x00000011\n\tu32 type;\n\tstruct i40e_ddp_version version;\n\tu32 size;\n\tchar name[I40E_DDP_NAME_SIZE];\n};\n\nstruct i40e_metadata_segment {\n\tstruct i40e_generic_seg_header header;\n\tstruct i40e_ddp_version version;\n#define I40E_DDP_TRACKID_INVALID\t0xFFFFFFFF\n\tu32 track_id;\n\tchar name[I40E_DDP_NAME_SIZE];\n};\n\nstruct i40e_device_id_entry {\n\tu32 vendor_dev_id;\n\tu32 sub_vendor_dev_id;\n};\n\nstruct i40e_profile_segment {\n\tstruct i40e_generic_seg_header header;\n\tstruct i40e_ddp_version version;\n\tchar name[I40E_DDP_NAME_SIZE];\n\tu32 device_table_count;\n\tstruct i40e_device_id_entry device_table[];\n};\n\nstruct i40e_section_table {\n\tu32 section_count;\n\tu32 section_offset[];\n};\n\nstruct i40e_profile_section_header {\n\tu16 tbl_size;\n\tu16 data_end;\n\tstruct {\n#define SECTION_TYPE_INFO\t0x00000010\n#define SECTION_TYPE_MMIO\t0x00000800\n#define SECTION_TYPE_RB_MMIO\t0x00001800\n#define SECTION_TYPE_AQ\t\t0x00000801\n#define SECTION_TYPE_RB_AQ\t0x00001801\n#define SECTION_TYPE_NOTE\t0x80000000\n\t\tu32 type;\n\t\tu32 offset;\n\t\tu32 size;\n\t} section;\n};\n\nstruct i40e_profile_tlv_section_record {\n\tu8 rtype;\n\tu8 type;\n\tu16 len;\n\tu8 data[12];\n};\n\n \nstruct i40e_profile_aq_section {\n\tu16 opcode;\n\tu16 flags;\n\tu8  param[16];\n\tu16 datalen;\n\tu8  data[];\n};\n\nstruct i40e_profile_info {\n\tu32 track_id;\n\tstruct i40e_ddp_version version;\n\tu8 op;\n#define I40E_DDP_ADD_TRACKID\t\t0x01\n#define I40E_DDP_REMOVE_TRACKID\t0x02\n\tu8 reserved[7];\n\tu8 name[I40E_DDP_NAME_SIZE];\n};\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}