#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Dec 14 21:18:18 2023
# Process ID: 1248
# Current directory: /home/fpga
# Command line: vivado -mode batch -source build.tcl
# Log file: /home/fpga/vivado.log
# Journal file: /home/fpga/vivado.jou
# Running On: worker, OS: Linux, CPU Frequency: 2100.000 MHz, CPU Physical cores: 1, Host memory: 6218 MB
#-----------------------------------------------------------
source build.tcl
# set partNum xc7s50csga324-1
# set outputDir obj
# file mkdir $outputDir
# set files [glob -nocomplain "$outputDir/*"]
# if {[llength $files] != 0} {
#     # clear folder contents
#     puts "deleting contents of $outputDir"
#     file delete -force {*}[glob -directory $outputDir *];
# } else {
#     puts "$outputDir is empty"
# }
deleting contents of obj
# read_verilog -sv [ glob ./hdl/*.sv ]
read_verilog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1269.953 ; gain = 14.023 ; free physical = 4207 ; free virtual = 9783
# read_verilog  [ glob ./hdl/*.v ]
# read_xdc ./xdc/top_level.xdc
# read_mem [ glob ./data/*.mem ]
# set_part $partNum
INFO: [Coretcl 2-1500] The part has been set to 'xc7s50csga324-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# read_ip ./ip/multiplier/multiplier.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [Vivado 12-13650] The IP file '/home/fpga/ip/multiplier/multiplier.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/fpga/ip/multiplier/ip/multiplier'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# read_ip ./ip/adder/adder.xci
WARNING: [Vivado 12-13650] The IP file '/home/fpga/ip/adder/adder.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/fpga/ip/adder/ip/adder'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# read_ip ./ip/fifo/fifo.xci
WARNING: [Vivado 12-13650] The IP file '/home/fpga/ip/fifo/fifo.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/fpga/ip/fifo/ip/fifo'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# read_ip ./ip/reciprocal/reciprocal.xci
WARNING: [Vivado 12-13650] The IP file '/home/fpga/ip/reciprocal/reciprocal.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/fpga/ip/reciprocal/ip/reciprocal'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# read_ip ./ip/float_to_fixed/float_to_fixed.xci
WARNING: [Vivado 12-13650] The IP file '/home/fpga/ip/float_to_fixed/float_to_fixed.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/fpga/ip/float_to_fixed/ip/float_to_fixed'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# generate_target all [get_ips]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'adder'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'adder'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'adder'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'adder'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'adder'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'adder'...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo'...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'float_to_fixed'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'float_to_fixed'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'float_to_fixed'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'float_to_fixed'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'float_to_fixed'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'float_to_fixed'...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'multiplier'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'multiplier'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'multiplier'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'multiplier'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'multiplier'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'multiplier'...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'reciprocal'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'reciprocal'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'reciprocal'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'reciprocal'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'reciprocal'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'reciprocal'...
# synth_ip [get_ips]
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [Vivado 12-13650] The IP file '/home/fpga/ip/adder/adder.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/fpga/ip/adder/ip/adder'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
Command: synth_design -top adder -part xc7s50csga324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1255
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2079.453 ; gain = 378.770 ; free physical = 3061 ; free virtual = 8749
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'adder' [/home/fpga/ip/adder/ip/adder/synth/adder.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/opt/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:79430]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/opt/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:79430]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [/home/fpga/ip/adder/ip/adder/synth/adder.v:53]
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized69 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized69 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized69 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized69 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized69 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DIVIDE_BY_ZERO_IN in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[8] in module carry_chain__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized65 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized65 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized65 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized63 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized63 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized63 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized63 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized63 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized61 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized61 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized61 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[14] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[13] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[12] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[11] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[10] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[9] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[8] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[7] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[6] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[5] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[4] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[3] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[2] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[1] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[2] in module carry_chain__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[1] in module carry_chain__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module carry_chain__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[31] in module special_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port ZERO_ALIGN in module flt_add_exp_sp is either unconnected or has no load
WARNING: [Synth 8-7129] Port ROUND_EXP_INC in module flt_add_exp_sp is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADD_MANT_MSBS[1] in module flt_add_exp_sp is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 2214.422 ; gain = 513.738 ; free physical = 2901 ; free virtual = 8591
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 2229.266 ; gain = 528.582 ; free physical = 2898 ; free virtual = 8589
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 2229.266 ; gain = 528.582 ; free physical = 2898 ; free virtual = 8589
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2235.203 ; gain = 0.000 ; free physical = 2892 ; free virtual = 8584
INFO: [Netlist 29-17] Analyzing 92 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/fpga/ip/adder/ip/adder/adder_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/fpga/ip/adder/ip/adder/adder_ooc.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2246.176 ; gain = 0.000 ; free physical = 2872 ; free virtual = 8577
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  FDE => FDRE: 12 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2246.176 ; gain = 0.000 ; free physical = 2872 ; free virtual = 8577
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 2246.176 ; gain = 545.492 ; free physical = 2871 ; free virtual = 8576
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 2246.176 ; gain = 545.492 ; free physical = 2871 ; free virtual = 8576
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 2246.176 ; gain = 545.492 ; free physical = 2871 ; free virtual = 8576
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 2246.176 ; gain = 545.492 ; free physical = 2869 ; free virtual = 8576
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 2262.191 ; gain = 561.508 ; free physical = 2843 ; free virtual = 8552
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 2262.191 ; gain = 561.508 ; free physical = 2835 ; free virtual = 8551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 2262.191 ; gain = 561.508 ; free physical = 2835 ; free virtual = 8551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 2262.191 ; gain = 561.508 ; free physical = 2836 ; free virtual = 8551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 2262.191 ; gain = 561.508 ; free physical = 2836 ; free virtual = 8551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 2262.191 ; gain = 561.508 ; free physical = 2836 ; free virtual = 8551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 2262.191 ; gain = 561.508 ; free physical = 2836 ; free virtual = 8551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 2262.191 ; gain = 561.508 ; free physical = 2836 ; free virtual = 8551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 2262.191 ; gain = 561.508 ; free physical = 2836 ; free virtual = 8551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 2262.191 ; gain = 561.508 ; free physical = 2836 ; free virtual = 8551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                     | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp48e1_wrapper                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48e1_wrapper__parameterized0 | (C'+(A''*B')')' | 24     | 16     | 35     | -      | 35     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
+--------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |     3|
|2     |DSP48E1 |     2|
|4     |LUT1    |     4|
|5     |LUT2    |    30|
|6     |LUT3    |   135|
|7     |LUT4    |    53|
|8     |LUT5    |    52|
|9     |LUT6    |    45|
|10    |MUXCY   |    58|
|11    |SRL16E  |    13|
|12    |XORCY   |    17|
|13    |FDE     |    12|
|14    |FDRE    |   438|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 2262.191 ; gain = 561.508 ; free physical = 2836 ; free virtual = 8552
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 53 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 2262.191 ; gain = 544.598 ; free physical = 2836 ; free virtual = 8552
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 2262.199 ; gain = 561.508 ; free physical = 2835 ; free virtual = 8551
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2262.199 ; gain = 0.000 ; free physical = 3112 ; free virtual = 8831
INFO: [Netlist 29-17] Analyzing 92 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/fpga/ip/adder/ip/adder/adder_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/fpga/ip/adder/ip/adder/adder_ooc.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2262.199 ; gain = 0.000 ; free physical = 3112 ; free virtual = 8832
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 28 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 16 instances
  FDE => FDRE: 12 instances

Synth Design complete | Checksum: cf320377
INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 2262.199 ; gain = 881.484 ; free physical = 3112 ; free virtual = 8832
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2074.278; main = 1811.527; forked = 431.603
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3220.984; main = 2262.195; forked = 974.805
INFO: [Coretcl 2-1174] Renamed 107 cell refs.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/fpga/ip/adder/ip/adder/adder.dcp' has been generated.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [Vivado 12-13650] The IP file '/home/fpga/ip/fifo/fifo.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/fpga/ip/fifo/ip/fifo'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
Command: synth_design -top fifo -part xc7s50csga324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2302.211 ; gain = 0.000 ; free physical = 2824 ; free virtual = 8546
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fifo' [/home/fpga/ip/fifo/ip/fifo/synth/fifo.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_data_fifo_v2_0_10_top' [/home/fpga/ip/fifo/ip/fifo/hdl/axis_data_fifo_v2_0_vl_rfs.v:54]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_aclken_converter_wrapper' [/home/fpga/ip/fifo/ip/fifo/hdl/axis_infrastructure_v1_1_vl_rfs.v:599]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' [/home/fpga/ip/fifo/ip/fifo/hdl/axis_infrastructure_v1_1_vl_rfs.v:809]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' (0#1) [/home/fpga/ip/fifo/ip/fifo/hdl/axis_infrastructure_v1_1_vl_rfs.v:809]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' [/home/fpga/ip/fifo/ip/fifo/hdl/axis_infrastructure_v1_1_vl_rfs.v:991]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' (0#1) [/home/fpga/ip/fifo/ip/fifo/hdl/axis_infrastructure_v1_1_vl_rfs.v:991]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_aclken_converter_wrapper' (0#1) [/home/fpga/ip/fifo/ip/fifo/hdl/axis_infrastructure_v1_1_vl_rfs.v:599]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_axis' [/opt/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2349]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [/opt/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1058]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (0#1) [/opt/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1058]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/opt/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/opt/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (0#1) [/opt/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1207]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1274]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1296]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/opt/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1907]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (0#1) [/opt/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1907]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/opt/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (0#1) [/opt/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/opt/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1619]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (0#1) [/opt/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1619]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/opt/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (0#1) [/opt/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/opt/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (0#1) [/opt/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [/opt/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (0#1) [/opt/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (0#1) [/opt/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_axis' (0#1) [/opt/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2349]
INFO: [Synth 8-6155] done synthesizing module 'axis_data_fifo_v2_0_10_top' (0#1) [/home/fpga/ip/fifo/ip/fifo/hdl/axis_data_fifo_v2_0_vl_rfs.v:54]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (0#1) [/home/fpga/ip/fifo/ip/fifo/synth/fifo.v:53]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/opt/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3071]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/opt/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:537]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/opt/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1391]
WARNING: [Synth 8-7129] Port ACLK in module axis_infrastructure_v1_1_0_util_aclken_converter_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module axis_infrastructure_v1_1_0_util_aclken_converter_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLKEN in module axis_infrastructure_v1_1_0_util_aclken_converter_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLKEN in module axis_infrastructure_v1_1_0_util_aclken_converter_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_clk in module xpm_fifo_rst is either unconnected or has no load
WARNING: [Synth 8-7129] Port sleep in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port rsta in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port regcea in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterra in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterra in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkb in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[13] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[12] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[11] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[10] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[9] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[8] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[7] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[6] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[5] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[4] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[3] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[2] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[1] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[0] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterrb in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterrb in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_aclk in module xpm_fifo_axis is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_aclk in module axis_data_fifo_v2_0_10_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2320.211 ; gain = 18.000 ; free physical = 2809 ; free virtual = 8534
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2338.023 ; gain = 35.812 ; free physical = 2807 ; free virtual = 8532
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2338.023 ; gain = 35.812 ; free physical = 2807 ; free virtual = 8532
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2338.023 ; gain = 0.000 ; free physical = 2807 ; free virtual = 8532
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/fpga/ip/fifo/ip/fifo/fifo_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/fpga/ip/fifo/ip/fifo/fifo_ooc.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fifo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fifo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 2 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2408.742 ; gain = 0.000 ; free physical = 2799 ; free virtual = 8524
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2408.742 ; gain = 0.000 ; free physical = 2799 ; free virtual = 8524
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2408.742 ; gain = 106.531 ; free physical = 2791 ; free virtual = 8518
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2408.742 ; gain = 106.531 ; free physical = 2791 ; free virtual = 8518
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\gen_fifo.xpm_fifo_axis_inst /\gaxis_rst_sync.xpm_cdc_sync_rst_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\gen_fifo.xpm_fifo_axis_inst . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2408.742 ; gain = 106.531 ; free physical = 2791 ; free virtual = 8518
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2408.742 ; gain = 106.531 ; free physical = 2790 ; free virtual = 8517
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port rsta in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port regcea in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterra in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterra in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkb in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[13] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[12] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[11] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[10] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[9] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[8] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[7] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[6] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[5] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[4] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[3] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[2] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[1] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[0] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterrb in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterrb in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_aclk in module xpm_fifo_axis is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_aclken in module axis_data_fifo_v2_0_10_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tstrb[0] in module axis_data_fifo_v2_0_10_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[0] in module axis_data_fifo_v2_0_10_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tlast in module axis_data_fifo_v2_0_10_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[0] in module axis_data_fifo_v2_0_10_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[0] in module axis_data_fifo_v2_0_10_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tuser[0] in module axis_data_fifo_v2_0_10_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_aclk in module axis_data_fifo_v2_0_10_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_aclken in module axis_data_fifo_v2_0_10_top is either unconnected or has no load
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5784] Optimized 6 bits of RAM "gen_wr_a.gen_word_narrow.mem_reg" due to constant propagation. Old ram width 14 bits, new ram width 8 bits.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2408.742 ; gain = 106.531 ; free physical = 2774 ; free virtual = 8501
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2408.742 ; gain = 106.531 ; free physical = 2774 ; free virtual = 8501
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 2408.742 ; gain = 106.531 ; free physical = 2774 ; free virtual = 8501
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2408.742 ; gain = 106.531 ; free physical = 2774 ; free virtual = 8501
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2408.742 ; gain = 106.531 ; free physical = 2774 ; free virtual = 8501
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2408.742 ; gain = 106.531 ; free physical = 2774 ; free virtual = 8501
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2408.742 ; gain = 106.531 ; free physical = 2774 ; free virtual = 8501
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2408.742 ; gain = 106.531 ; free physical = 2773 ; free virtual = 8501
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2408.742 ; gain = 106.531 ; free physical = 2773 ; free virtual = 8501
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2408.742 ; gain = 106.531 ; free physical = 2773 ; free virtual = 8501
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     3|
|2     |LUT1     |     3|
|3     |LUT2     |     9|
|4     |LUT3     |    10|
|5     |LUT4     |    16|
|6     |LUT5     |    10|
|7     |LUT6     |    18|
|8     |RAMB18E1 |     1|
|9     |FDRE     |    45|
|10    |FDSE     |     8|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2408.742 ; gain = 106.531 ; free physical = 2773 ; free virtual = 8501
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 32 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2408.742 ; gain = 35.812 ; free physical = 2773 ; free virtual = 8501
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2408.750 ; gain = 106.531 ; free physical = 2773 ; free virtual = 8501
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2408.750 ; gain = 0.000 ; free physical = 2774 ; free virtual = 8501
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/fpga/ip/fifo/ip/fifo/fifo_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/fpga/ip/fifo/ip/fifo/fifo_ooc.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2408.750 ; gain = 0.000 ; free physical = 3058 ; free virtual = 8787
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 14ac5489
INFO: [Common 17-83] Releasing license: Synthesis
61 Infos, 65 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2408.750 ; gain = 106.539 ; free physical = 3059 ; free virtual = 8788
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2138.524; main = 1858.047; forked = 435.629
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3387.500; main = 2408.746; forked = 978.754
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/fpga/ip/fifo/ip/fifo/fifo.dcp' has been generated.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [Vivado 12-13650] The IP file '/home/fpga/ip/float_to_fixed/float_to_fixed.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/fpga/ip/float_to_fixed/ip/float_to_fixed'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
Command: synth_design -top float_to_fixed -part xc7s50csga324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2416.746 ; gain = 0.000 ; free physical = 2797 ; free virtual = 8525
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'float_to_fixed' [/home/fpga/ip/float_to_fixed/ip/float_to_fixed/synth/float_to_fixed.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/opt/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:79430]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/opt/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:79430]
INFO: [Synth 8-6155] done synthesizing module 'float_to_fixed' (0#1) [/home/fpga/ip/float_to_fixed/ip/float_to_fixed/synth/float_to_fixed.v:53]
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[17] in module carry_chain__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[7] in module shift_msb_first is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[6] in module shift_msb_first is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[5] in module shift_msb_first is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[4] in module shift_msb_first is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[3] in module shift_msb_first is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[2] in module shift_msb_first is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[1] in module shift_msb_first is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[0] in module shift_msb_first is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ZEROS_DET_IP[13] in module zero_det_sel is either unconnected or has no load
WARNING: [Synth 8-7129] Port ZEROS_DET_IP[12] in module zero_det_sel is either unconnected or has no load
WARNING: [Synth 8-7129] Port ZEROS_DET_IP[11] in module zero_det_sel is either unconnected or has no load
WARNING: [Synth 8-7129] Port ZEROS_DET_IP[10] in module zero_det_sel is either unconnected or has no load
WARNING: [Synth 8-7129] Port ZEROS_DET_IP[9] in module zero_det_sel is either unconnected or has no load
WARNING: [Synth 8-7129] Port ZEROS_DET_IP[8] in module zero_det_sel is either unconnected or has no load
WARNING: [Synth 8-7129] Port ZEROS_DET_IP[7] in module zero_det_sel is either unconnected or has no load
WARNING: [Synth 8-7129] Port ZEROS_DET_IP[6] in module zero_det_sel is either unconnected or has no load
WARNING: [Synth 8-7129] Port ZEROS_DET_IP[5] in module zero_det_sel is either unconnected or has no load
WARNING: [Synth 8-7129] Port ZEROS_DET_IP[4] in module zero_det_sel is either unconnected or has no load
WARNING: [Synth 8-7129] Port ZEROS_DET_IP[3] in module zero_det_sel is either unconnected or has no load
WARNING: [Synth 8-7129] Port ZEROS_DET_IP[2] in module zero_det_sel is either unconnected or has no load
WARNING: [Synth 8-7129] Port ZEROS_DET_IP[1] in module zero_det_sel is either unconnected or has no load
WARNING: [Synth 8-7129] Port ZEROS_DET_IP[0] in module zero_det_sel is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[2] in module carry_chain is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[1] in module carry_chain is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module carry_chain is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[31] in module special_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tuser[0] in module axi_slave_2to1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tlast in module axi_slave_2to1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tuser[0] in module axi_slave_2to1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tlast in module axi_slave_2to1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_result_tuser[0] in module floating_point_v7_1_15_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_result_tlast in module floating_point_v7_1_15_viv is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2416.746 ; gain = 0.000 ; free physical = 2774 ; free virtual = 8503
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2416.746 ; gain = 0.000 ; free physical = 2772 ; free virtual = 8500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2416.746 ; gain = 0.000 ; free physical = 2772 ; free virtual = 8500
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2416.746 ; gain = 0.000 ; free physical = 2772 ; free virtual = 8500
INFO: [Netlist 29-17] Analyzing 55 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/fpga/ip/float_to_fixed/ip/float_to_fixed/float_to_fixed_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/fpga/ip/float_to_fixed/ip/float_to_fixed/float_to_fixed_ooc.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2487.559 ; gain = 0.000 ; free physical = 2762 ; free virtual = 8491
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  FDE => FDRE: 7 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2487.559 ; gain = 0.000 ; free physical = 2762 ; free virtual = 8491
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2487.559 ; gain = 70.812 ; free physical = 2757 ; free virtual = 8486
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2487.559 ; gain = 70.812 ; free physical = 2757 ; free virtual = 8486
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2487.559 ; gain = 70.812 ; free physical = 2757 ; free virtual = 8486
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2487.559 ; gain = 70.812 ; free physical = 2756 ; free virtual = 8486
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized12) to 'inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized12) to 'inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3332] Sequential element (FLT_TO_FIX_OP.SPD.OP/COND_DET/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_15_viv.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2487.559 ; gain = 70.812 ; free physical = 2741 ; free virtual = 8472
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2487.559 ; gain = 70.812 ; free physical = 2741 ; free virtual = 8472
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2487.559 ; gain = 70.812 ; free physical = 2741 ; free virtual = 8472
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2487.559 ; gain = 70.812 ; free physical = 2741 ; free virtual = 8472
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 2487.559 ; gain = 70.812 ; free physical = 2741 ; free virtual = 8472
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 2487.559 ; gain = 70.812 ; free physical = 2741 ; free virtual = 8472
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 2487.559 ; gain = 70.812 ; free physical = 2741 ; free virtual = 8472
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 2487.559 ; gain = 70.812 ; free physical = 2741 ; free virtual = 8472
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 2487.559 ; gain = 70.812 ; free physical = 2741 ; free virtual = 8472
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 2487.559 ; gain = 70.812 ; free physical = 2741 ; free virtual = 8472
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LUT1   |     4|
|2     |LUT2   |    20|
|3     |LUT3   |    44|
|4     |LUT4   |    20|
|5     |LUT5   |    36|
|6     |LUT6   |    28|
|7     |MUXCY  |    22|
|8     |MUXF7  |     2|
|9     |MUXF8  |     1|
|10    |SRL16E |     5|
|11    |XORCY  |    16|
|12    |FDE    |     6|
|13    |FDRE   |   214|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 2487.559 ; gain = 70.812 ; free physical = 2741 ; free virtual = 8472
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 86 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2487.559 ; gain = 0.000 ; free physical = 2741 ; free virtual = 8472
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 2487.566 ; gain = 70.812 ; free physical = 2741 ; free virtual = 8472
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2487.566 ; gain = 0.000 ; free physical = 3002 ; free virtual = 8733
INFO: [Netlist 29-17] Analyzing 47 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/fpga/ip/float_to_fixed/ip/float_to_fixed/float_to_fixed_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/fpga/ip/float_to_fixed/ip/float_to_fixed/float_to_fixed_ooc.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2487.566 ; gain = 0.000 ; free physical = 3003 ; free virtual = 8734
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 7 instances
  FDE => FDRE: 6 instances

Synth Design complete | Checksum: 955f858d
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2487.566 ; gain = 70.820 ; free physical = 3003 ; free virtual = 8734
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2186.360; main = 1911.402; forked = 411.382
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3462.320; main = 2487.562; forked = 974.758
INFO: [Coretcl 2-1174] Renamed 59 cell refs.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/fpga/ip/float_to_fixed/ip/float_to_fixed/float_to_fixed.dcp' has been generated.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [Vivado 12-13650] The IP file '/home/fpga/ip/multiplier/multiplier.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/fpga/ip/multiplier/ip/multiplier'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
Command: synth_design -top multiplier -part xc7s50csga324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2495.562 ; gain = 0.000 ; free physical = 2739 ; free virtual = 8470
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'multiplier' [/home/fpga/ip/multiplier/ip/multiplier/synth/multiplier.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/opt/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:79430]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/opt/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:79430]
INFO: [Synth 8-6155] done synthesizing module 'multiplier' (0#1) [/home/fpga/ip/multiplier/ip/multiplier/synth/multiplier.v:53]
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DIVIDE_BY_ZERO_IN in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[7] in module carry_chain__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port NORMALIZE[1] in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIXED_POINT in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIX_MANT_SIGN in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port SIGN in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[47] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[46] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[45] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[44] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[43] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[42] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[41] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[40] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[39] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[38] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[37] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[36] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[35] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[34] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[33] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[32] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[31] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[30] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[29] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[28] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[27] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[26] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[25] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[24] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[23] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[22] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[21] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[20] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[19] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[18] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[17] in module flt_mult_round is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2495.562 ; gain = 0.000 ; free physical = 2738 ; free virtual = 8470
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2495.562 ; gain = 0.000 ; free physical = 2736 ; free virtual = 8467
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2495.562 ; gain = 0.000 ; free physical = 2736 ; free virtual = 8467
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2495.562 ; gain = 0.000 ; free physical = 2732 ; free virtual = 8464
INFO: [Netlist 29-17] Analyzing 100 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/fpga/ip/multiplier/ip/multiplier/multiplier_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/fpga/ip/multiplier/ip/multiplier/multiplier_ooc.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2495.562 ; gain = 0.000 ; free physical = 2724 ; free virtual = 8456
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  FDE => FDRE: 5 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2495.562 ; gain = 0.000 ; free physical = 2724 ; free virtual = 8456
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2495.562 ; gain = 0.000 ; free physical = 2722 ; free virtual = 8454
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2495.562 ; gain = 0.000 ; free physical = 2722 ; free virtual = 8454
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2495.562 ; gain = 0.000 ; free physical = 2722 ; free virtual = 8454
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2495.562 ; gain = 0.000 ; free physical = 2721 ; free virtual = 8454
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_BIT_DEL' (delay__parameterized13) to 'inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized13) to 'inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized13) to 'inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2495.562 ; gain = 0.000 ; free physical = 2707 ; free virtual = 8441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2495.562 ; gain = 0.000 ; free physical = 2707 ; free virtual = 8441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2495.562 ; gain = 0.000 ; free physical = 2707 ; free virtual = 8440
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2495.562 ; gain = 0.000 ; free physical = 2707 ; free virtual = 8440
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 2495.562 ; gain = 0.000 ; free physical = 2707 ; free virtual = 8441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 2495.562 ; gain = 0.000 ; free physical = 2707 ; free virtual = 8441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 2495.562 ; gain = 0.000 ; free physical = 2707 ; free virtual = 8441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 2495.562 ; gain = 0.000 ; free physical = 2707 ; free virtual = 8441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 2495.562 ; gain = 0.000 ; free physical = 2707 ; free virtual = 8441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 2495.562 ; gain = 0.000 ; free physical = 2707 ; free virtual = 8441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping           | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp         | (C+(A'*B')')'         | 24     | 17     | 0      | -      | 17     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|dsp         | (PCIN>>17+(A'*B'')')' | 0      | 7      | -      | -      | 43     | 1    | 2    | -    | -    | -     | 1    | 1    | 
+------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |DSP48E1 |     2|
|3     |LUT1    |     4|
|4     |LUT2    |    19|
|5     |LUT3    |   127|
|6     |LUT4    |     9|
|7     |LUT5    |    10|
|8     |LUT6    |    23|
|9     |MUXCY   |    50|
|10    |SRL16E  |    16|
|11    |XORCY   |    43|
|12    |FDE     |     5|
|13    |FDRE    |   303|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 2495.562 ; gain = 0.000 ; free physical = 2707 ; free virtual = 8441
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 54 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 2495.562 ; gain = 0.000 ; free physical = 2707 ; free virtual = 8441
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 2495.570 ; gain = 0.000 ; free physical = 2707 ; free virtual = 8441
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2495.570 ; gain = 0.000 ; free physical = 2968 ; free virtual = 8702
INFO: [Netlist 29-17] Analyzing 100 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/fpga/ip/multiplier/ip/multiplier/multiplier_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/fpga/ip/multiplier/ip/multiplier/multiplier_ooc.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2495.570 ; gain = 0.000 ; free physical = 2968 ; free virtual = 8702
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 20 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 15 instances
  FDE => FDRE: 5 instances

Synth Design complete | Checksum: df34072c
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2495.570 ; gain = 0.008 ; free physical = 2968 ; free virtual = 8702
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2218.041; main = 1943.434; forked = 411.161
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3470.320; main = 2495.566; forked = 974.754
INFO: [Coretcl 2-1174] Renamed 74 cell refs.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/fpga/ip/multiplier/ip/multiplier/multiplier.dcp' has been generated.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [Vivado 12-13650] The IP file '/home/fpga/ip/reciprocal/reciprocal.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/fpga/ip/reciprocal/ip/reciprocal'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
Command: synth_design -top reciprocal -part xc7s50csga324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2503.566 ; gain = 0.000 ; free physical = 2706 ; free virtual = 8440
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'reciprocal' [/home/fpga/ip/reciprocal/ip/reciprocal/synth/reciprocal.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/opt/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:79430]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/opt/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:79430]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'reciprocal' (0#1) [/home/fpga/ip/reciprocal/ip/reciprocal/synth/reciprocal.v:53]
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized75 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized75 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized75 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[2] in module carry_chain is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[1] in module carry_chain is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module carry_chain is either unconnected or has no load
WARNING: [Synth 8-7129] Port sign_and_exponent_early[8] in module flt_recip_recomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port special_case_early[1] in module flt_recip_recomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port special_case_early[0] in module flt_recip_recomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized73 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized73 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized73 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized73 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized73 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized71 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized71 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized71 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b1_preadd_b[0] in module flt_recip_postprocess is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized69 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized69 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized69 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized63 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized63 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized63 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized65 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized65 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized65 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized65 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized65 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized61 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized61 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized61 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay_line is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay_line is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay_line is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay_line__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay_line__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay_line__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay_line__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay_line__parameterized0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2547.566 ; gain = 44.000 ; free physical = 2617 ; free virtual = 8352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2570.379 ; gain = 66.812 ; free physical = 2615 ; free virtual = 8350
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2570.379 ; gain = 66.812 ; free physical = 2615 ; free virtual = 8350
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2570.379 ; gain = 0.000 ; free physical = 2610 ; free virtual = 8345
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/fpga/ip/reciprocal/ip/reciprocal/reciprocal_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/fpga/ip/reciprocal/ip/reciprocal/reciprocal_ooc.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2635.066 ; gain = 0.000 ; free physical = 2599 ; free virtual = 8335
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  FDE => FDRE: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2635.066 ; gain = 0.000 ; free physical = 2599 ; free virtual = 8335
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2635.066 ; gain = 131.500 ; free physical = 2596 ; free virtual = 8331
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2635.066 ; gain = 131.500 ; free physical = 2596 ; free virtual = 8331
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2635.066 ; gain = 131.500 ; free physical = 2596 ; free virtual = 8331
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2635.066 ; gain = 131.500 ; free physical = 2596 ; free virtual = 8333
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_OVERFLOW' (delay__parameterized13) to 'inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_OVERFLOW' (delay__parameterized13) to 'inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 2635.066 ; gain = 131.500 ; free physical = 2584 ; free virtual = 8320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2635.066 ; gain = 131.500 ; free physical = 2584 ; free virtual = 8320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2635.066 ; gain = 131.500 ; free physical = 2584 ; free virtual = 8320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 2635.066 ; gain = 131.500 ; free physical = 2584 ; free virtual = 8321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 2635.066 ; gain = 131.500 ; free physical = 2583 ; free virtual = 8320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 2635.066 ; gain = 131.500 ; free physical = 2583 ; free virtual = 8320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 2635.066 ; gain = 131.500 ; free physical = 2583 ; free virtual = 8320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 2635.066 ; gain = 131.500 ; free physical = 2583 ; free virtual = 8320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 2635.066 ; gain = 131.500 ; free physical = 2583 ; free virtual = 8320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 2635.066 ; gain = 131.500 ; free physical = 2583 ; free virtual = 8320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                     | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp__parameterized1             | (C'+(A'*B')')'   | 24     | 8      | 48     | -      | 43     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|dsp__parameterized2             | (C'+(A'*B')')'   | 25     | 18     | 1      | -      | 43     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized1 | (C'-((A'*B')'))' | 30     | 18     | 48     | -      | 24     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized0 | (C'+(A'*B')')'   | 30     | 7      | 48     | -      | 23     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized2 | (C'+(A'*B')')'   | 30     | 8      | 36     | -      | 38     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|dsp                             | ((A'*B')')'      | 8      | 8      | -      | -      | 10     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper                 | (((A')'*B'')')'  | 30     | 8      | -      | -      | 19     | 1    | 2    | -    | -    | 1     | 1    | 1    | 
|dsp                             | ((A'*B')')'      | 10     | 9      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 1    | 
+--------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |     8|
|2     |DSP48E1 |     8|
|6     |LUT1    |     5|
|7     |LUT2    |    38|
|8     |LUT3    |    50|
|9     |LUT4    |     6|
|10    |LUT5    |    12|
|11    |LUT6    |     9|
|12    |MUXCY   |     4|
|13    |SRL16E  |    99|
|14    |SRLC32E |    13|
|15    |FDE     |     1|
|16    |FDRE    |   341|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 2635.066 ; gain = 131.500 ; free physical = 2583 ; free virtual = 8320
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 88 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 2635.066 ; gain = 66.812 ; free physical = 2583 ; free virtual = 8320
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 2635.074 ; gain = 131.500 ; free physical = 2583 ; free virtual = 8320
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2635.074 ; gain = 0.000 ; free physical = 2844 ; free virtual = 8581
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/fpga/ip/reciprocal/ip/reciprocal/reciprocal_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/fpga/ip/reciprocal/ip/reciprocal/reciprocal_ooc.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2635.074 ; gain = 0.000 ; free physical = 2844 ; free virtual = 8582
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 1 instance 
  FDE => FDRE: 1 instance 

Synth Design complete | Checksum: bcef9f44
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2635.074 ; gain = 131.508 ; free physical = 2844 ; free virtual = 8582
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2340.866; main = 2063.664; forked = 417.745
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3609.828; main = 2635.070; forked = 974.758
INFO: [Coretcl 2-1174] Renamed 86 cell refs.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/fpga/ip/reciprocal/ip/reciprocal/reciprocal.dcp' has been generated.
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
synth_ip: Time (s): cpu = 00:02:03 ; elapsed = 00:02:16 . Memory (MB): peak = 2643.070 ; gain = 1262.355 ; free physical = 2843 ; free virtual = 8581
INFO: [Common 17-2834] synth_ip peak Physical Memory [PSS] (MB): overall = 2340.866; main = 2063.672; forked = 417.745
INFO: [Common 17-2834] synth_ip peak Virtual Memory [VSS] (MB): overall = 3609.828; main = 2643.074; forked = 974.758
# synth_design -top top_level -part $partNum -verbose
Command: synth_design -top top_level -part xc7s50csga324-1 -verbose
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
WARNING: [Synth 8-10929] literal value 'd256 truncated to fit in 8 bits [/home/fpga/hdl/pixel_shader.sv:657]
WARNING: [Synth 8-11065] parameter 'COUNTER_MAX' becomes localparam in 'debouncer' with formal parameter declaration list [/home/fpga/hdl/debouncer.sv:13]
WARNING: [Synth 8-11065] parameter 'COUNTER_SIZE' becomes localparam in 'debouncer' with formal parameter declaration list [/home/fpga/hdl/debouncer.sv:14]
INFO: [Synth 8-11241] undeclared symbol 'new_frame', assumed default net type 'wire' [/home/fpga/hdl/mega.sv:211]
WARNING: [Synth 8-11065] parameter 'BLACK' becomes localparam in 'rasterizer' with formal parameter declaration list [/home/fpga/hdl/rasterizer.sv:32]
WARNING: [Synth 8-11065] parameter 'COLOR' becomes localparam in 'rasterizer' with formal parameter declaration list [/home/fpga/hdl/rasterizer.sv:32]
WARNING: [Synth 8-11065] parameter 'M' becomes localparam in 'tri_proj' with formal parameter declaration list [/home/fpga/hdl/tri_proj.sv:18]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2643.090 ; gain = 0.000 ; free physical = 2567 ; free virtual = 8313
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level' [/home/fpga/hdl/top_level.sv:4]
INFO: [Synth 8-6157] synthesizing module 'hdmi_clk_wiz_720p' [/home/fpga/hdl/hdmi_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:71768]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [/opt/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:71768]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/opt/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:80311]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 37.125000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/opt/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:80311]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1519]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/opt/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1519]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_clk_wiz_720p' (0#1) [/home/fpga/hdl/hdmi_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'video_sig_gen' [/home/fpga/hdl/video_sig_gen.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'video_sig_gen' (0#1) [/home/fpga/hdl/video_sig_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'scale' [/home/fpga/hdl/scale.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'scale' (0#1) [/home/fpga/hdl/scale.sv:4]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [/home/fpga/hdl/debouncer.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (0#1) [/home/fpga/hdl/debouncer.sv:6]
INFO: [Synth 8-6157] synthesizing module 'get_vertices' [/home/fpga/hdl/get_vertices.sv:10]
	Parameter NUM_FACETS bound to: 12 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/hdl/get_vertices.sv:41]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first' [/home/fpga/hdl/xilinx_single_port_ram_read_first.v:10]
	Parameter RAM_WIDTH bound to: 96 - type: integer 
	Parameter RAM_DEPTH bound to: 4096 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: cube_vertices.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'cube_vertices.mem' is read successfully [/home/fpga/hdl/xilinx_single_port_ram_read_first.v:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first' (0#1) [/home/fpga/hdl/xilinx_single_port_ram_read_first.v:10]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first__parameterized0' [/home/fpga/hdl/xilinx_single_port_ram_read_first.v:10]
	Parameter RAM_WIDTH bound to: 48 - type: integer 
	Parameter RAM_DEPTH bound to: 4096 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: cube_facets.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'cube_facets.mem' is read successfully [/home/fpga/hdl/xilinx_single_port_ram_read_first.v:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first__parameterized0' (0#1) [/home/fpga/hdl/xilinx_single_port_ram_read_first.v:10]
WARNING: [Synth 8-689] width (36) of port connection 'douta' does not match port width (48) of module 'xilinx_single_port_ram_read_first__parameterized0' [/home/fpga/hdl/get_vertices.sv:153]
INFO: [Synth 8-6155] done synthesizing module 'get_vertices' (0#1) [/home/fpga/hdl/get_vertices.sv:10]
INFO: [Synth 8-6157] synthesizing module 'transformation' [/home/fpga/hdl/transformation.sv:1]
INFO: [Synth 8-6157] synthesizing module 'adder' [/home/fpga/.Xil/Vivado-1248-worker/realtime/adder_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [/home/fpga/.Xil/Vivado-1248-worker/realtime/adder_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'multiplier' [/home/fpga/.Xil/Vivado-1248-worker/realtime/multiplier_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'multiplier' (0#1) [/home/fpga/.Xil/Vivado-1248-worker/realtime/multiplier_stub.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/hdl/transformation.sv:80]
INFO: [Synth 8-6155] done synthesizing module 'transformation' (0#1) [/home/fpga/hdl/transformation.sv:1]
INFO: [Synth 8-6157] synthesizing module 'tri_proj' [/home/fpga/hdl/tri_proj.sv:1]
INFO: [Synth 8-6157] synthesizing module 'reciprocal' [/home/fpga/.Xil/Vivado-1248-worker/realtime/reciprocal_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'reciprocal' (0#1) [/home/fpga/.Xil/Vivado-1248-worker/realtime/reciprocal_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'float_to_fixed' [/home/fpga/.Xil/Vivado-1248-worker/realtime/float_to_fixed_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'float_to_fixed' (0#1) [/home/fpga/.Xil/Vivado-1248-worker/realtime/float_to_fixed_stub.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/hdl/tri_proj.sv:85]
INFO: [Synth 8-6155] done synthesizing module 'tri_proj' (0#1) [/home/fpga/hdl/tri_proj.sv:1]
INFO: [Synth 8-6157] synthesizing module 'rasterizer' [/home/fpga/hdl/rasterizer.sv:7]
INFO: [Synth 8-6157] synthesizing module 'in_triangle' [/home/fpga/hdl/in_triangle.sv:1]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/hdl/in_triangle.sv:87]
INFO: [Synth 8-6155] done synthesizing module 'in_triangle' (0#1) [/home/fpga/hdl/in_triangle.sv:1]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/hdl/rasterizer.sv:157]
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram' [/home/fpga/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
	Parameter RAM_WIDTH bound to: 17 - type: integer 
	Parameter RAM_DEPTH bound to: 57600 - type: integer 
	Parameter INIT_FILE bound to: zbuffer_init.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'zbuffer_init.mem' is read successfully [/home/fpga/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v:51]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram' (0#1) [/home/fpga/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
INFO: [Synth 8-6155] done synthesizing module 'rasterizer' (0#1) [/home/fpga/hdl/rasterizer.sv:7]
INFO: [Synth 8-6157] synthesizing module 'tmds_encoder' [/home/fpga/hdl/tmds_encoder.sv:4]
INFO: [Synth 8-6157] synthesizing module 'tm_choice' [/home/fpga/hdl/tm_choice.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'tm_choice' (0#1) [/home/fpga/hdl/tm_choice.sv:1]
INFO: [Synth 8-226] default block is never used [/home/fpga/hdl/tmds_encoder.sv:66]
INFO: [Synth 8-6155] done synthesizing module 'tmds_encoder' (0#1) [/home/fpga/hdl/tmds_encoder.sv:4]
INFO: [Synth 8-6157] synthesizing module 'tmds_serializer' [/home/fpga/hdl/tmds_serializer.sv:4]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [/opt/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:95372]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (0#1) [/opt/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:95372]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2__parameterized0' [/opt/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:95372]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2__parameterized0' (0#1) [/opt/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:95372]
INFO: [Synth 8-6155] done synthesizing module 'tmds_serializer' (0#1) [/home/fpga/hdl/tmds_serializer.sv:4]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [/opt/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:91135]
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (0#1) [/opt/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:91135]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (0#1) [/home/fpga/hdl/top_level.sv:4]
WARNING: [Synth 8-3848] Net new_pos[0] in module/entity transformation does not have driver. [/home/fpga/hdl/transformation.sv:15]
WARNING: [Synth 8-6014] Unused sequential element hcount_in_pipe_reg[1] was removed.  [/home/fpga/hdl/rasterizer.sv:52]
WARNING: [Synth 8-6014] Unused sequential element hcount_in_pipe_reg[0] was removed.  [/home/fpga/hdl/rasterizer.sv:52]
WARNING: [Synth 8-6014] Unused sequential element vcount_in_pipe_reg[1] was removed.  [/home/fpga/hdl/rasterizer.sv:53]
WARNING: [Synth 8-6014] Unused sequential element vcount_in_pipe_reg[0] was removed.  [/home/fpga/hdl/rasterizer.sv:53]
WARNING: [Synth 8-3848] Net tf_scale in module/entity top_level does not have driver. [/home/fpga/hdl/top_level.sv:66]
WARNING: [Synth 8-7129] Port v1[0][8] in module in_triangle is either unconnected or has no load
WARNING: [Synth 8-7129] Port v1[0][7] in module in_triangle is either unconnected or has no load
WARNING: [Synth 8-7129] Port v1[0][6] in module in_triangle is either unconnected or has no load
WARNING: [Synth 8-7129] Port v1[0][5] in module in_triangle is either unconnected or has no load
WARNING: [Synth 8-7129] Port v1[0][4] in module in_triangle is either unconnected or has no load
WARNING: [Synth 8-7129] Port v1[0][3] in module in_triangle is either unconnected or has no load
WARNING: [Synth 8-7129] Port v1[0][2] in module in_triangle is either unconnected or has no load
WARNING: [Synth 8-7129] Port v1[0][1] in module in_triangle is either unconnected or has no load
WARNING: [Synth 8-7129] Port v1[0][0] in module in_triangle is either unconnected or has no load
WARNING: [Synth 8-7129] Port v2[0][8] in module in_triangle is either unconnected or has no load
WARNING: [Synth 8-7129] Port v2[0][7] in module in_triangle is either unconnected or has no load
WARNING: [Synth 8-7129] Port v2[0][6] in module in_triangle is either unconnected or has no load
WARNING: [Synth 8-7129] Port v2[0][5] in module in_triangle is either unconnected or has no load
WARNING: [Synth 8-7129] Port v2[0][4] in module in_triangle is either unconnected or has no load
WARNING: [Synth 8-7129] Port v2[0][3] in module in_triangle is either unconnected or has no load
WARNING: [Synth 8-7129] Port v2[0][2] in module in_triangle is either unconnected or has no load
WARNING: [Synth 8-7129] Port v2[0][1] in module in_triangle is either unconnected or has no load
WARNING: [Synth 8-7129] Port v2[0][0] in module in_triangle is either unconnected or has no load
WARNING: [Synth 8-7129] Port v3[0][8] in module in_triangle is either unconnected or has no load
WARNING: [Synth 8-7129] Port v3[0][7] in module in_triangle is either unconnected or has no load
WARNING: [Synth 8-7129] Port v3[0][6] in module in_triangle is either unconnected or has no load
WARNING: [Synth 8-7129] Port v3[0][5] in module in_triangle is either unconnected or has no load
WARNING: [Synth 8-7129] Port v3[0][4] in module in_triangle is either unconnected or has no load
WARNING: [Synth 8-7129] Port v3[0][3] in module in_triangle is either unconnected or has no load
WARNING: [Synth 8-7129] Port v3[0][2] in module in_triangle is either unconnected or has no load
WARNING: [Synth 8-7129] Port v3[0][1] in module in_triangle is either unconnected or has no load
WARNING: [Synth 8-7129] Port v3[0][0] in module in_triangle is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_frame in module rasterizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][31] in module tri_proj is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][30] in module tri_proj is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][29] in module tri_proj is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][28] in module tri_proj is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][27] in module tri_proj is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][26] in module tri_proj is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][25] in module tri_proj is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][24] in module tri_proj is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][23] in module tri_proj is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][22] in module tri_proj is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][21] in module tri_proj is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][20] in module tri_proj is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][19] in module tri_proj is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][18] in module tri_proj is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][17] in module tri_proj is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][16] in module tri_proj is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][15] in module tri_proj is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][14] in module tri_proj is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][13] in module tri_proj is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][12] in module tri_proj is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][11] in module tri_proj is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][10] in module tri_proj is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][9] in module tri_proj is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][8] in module tri_proj is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][7] in module tri_proj is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][6] in module tri_proj is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][5] in module tri_proj is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][4] in module tri_proj is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][3] in module tri_proj is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][2] in module tri_proj is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][1] in module tri_proj is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][0] in module tri_proj is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][31] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][30] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][29] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][28] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][27] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][26] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][25] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][24] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][23] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][22] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][21] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][20] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][19] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][18] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][17] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][16] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][15] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][14] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][13] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][12] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][11] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][10] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][9] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][8] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][7] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][6] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][5] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][4] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][3] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][2] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][1] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][0] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][31] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][30] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][29] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][28] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][27] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][26] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][25] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][24] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][23] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][22] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][21] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][20] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][19] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][18] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][17] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][16] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][15] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][14] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][13] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][12] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][11] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][10] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][9] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][8] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][7] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][6] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][5] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][4] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][3] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][2] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][1] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][0] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[31] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[30] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[29] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[28] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[27] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[26] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[25] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[24] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[23] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[22] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[21] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[20] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[19] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[18] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[17] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[16] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[15] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[14] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[13] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[12] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[11] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[10] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[9] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[8] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[7] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[6] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[5] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[4] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[3] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[2] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[1] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[0] in module transformation is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2643.090 ; gain = 0.000 ; free physical = 2561 ; free virtual = 8312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2643.090 ; gain = 0.000 ; free physical = 2561 ; free virtual = 8312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2643.090 ; gain = 0.000 ; free physical = 2561 ; free virtual = 8312
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2643.090 ; gain = 0.000 ; free physical = 2561 ; free virtual = 8313
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/fpga/ip/multiplier/ip/multiplier/multiplier/multiplier_in_context.xdc] for cell 'tf1/mult'
Finished Parsing XDC File [/home/fpga/ip/multiplier/ip/multiplier/multiplier/multiplier_in_context.xdc] for cell 'tf1/mult'
Parsing XDC File [/home/fpga/ip/multiplier/ip/multiplier/multiplier/multiplier_in_context.xdc] for cell 'tf2/mult'
Finished Parsing XDC File [/home/fpga/ip/multiplier/ip/multiplier/multiplier/multiplier_in_context.xdc] for cell 'tf2/mult'
Parsing XDC File [/home/fpga/ip/multiplier/ip/multiplier/multiplier/multiplier_in_context.xdc] for cell 'tf3/mult'
Finished Parsing XDC File [/home/fpga/ip/multiplier/ip/multiplier/multiplier/multiplier_in_context.xdc] for cell 'tf3/mult'
Parsing XDC File [/home/fpga/ip/multiplier/ip/multiplier/multiplier/multiplier_in_context.xdc] for cell 'tp1/pro'
Finished Parsing XDC File [/home/fpga/ip/multiplier/ip/multiplier/multiplier/multiplier_in_context.xdc] for cell 'tp1/pro'
Parsing XDC File [/home/fpga/ip/multiplier/ip/multiplier/multiplier/multiplier_in_context.xdc] for cell 'tp2/pro'
Finished Parsing XDC File [/home/fpga/ip/multiplier/ip/multiplier/multiplier/multiplier_in_context.xdc] for cell 'tp2/pro'
Parsing XDC File [/home/fpga/ip/multiplier/ip/multiplier/multiplier/multiplier_in_context.xdc] for cell 'tp3/pro'
Finished Parsing XDC File [/home/fpga/ip/multiplier/ip/multiplier/multiplier/multiplier_in_context.xdc] for cell 'tp3/pro'
Parsing XDC File [/home/fpga/ip/adder/ip/adder/adder/adder_in_context.xdc] for cell 'tf1/add'
Finished Parsing XDC File [/home/fpga/ip/adder/ip/adder/adder/adder_in_context.xdc] for cell 'tf1/add'
Parsing XDC File [/home/fpga/ip/adder/ip/adder/adder/adder_in_context.xdc] for cell 'tf2/add'
Finished Parsing XDC File [/home/fpga/ip/adder/ip/adder/adder/adder_in_context.xdc] for cell 'tf2/add'
Parsing XDC File [/home/fpga/ip/adder/ip/adder/adder/adder_in_context.xdc] for cell 'tf3/add'
Finished Parsing XDC File [/home/fpga/ip/adder/ip/adder/adder/adder_in_context.xdc] for cell 'tf3/add'
Parsing XDC File [/home/fpga/ip/reciprocal/ip/reciprocal/reciprocal/reciprocal_in_context.xdc] for cell 'tp1/rec'
Finished Parsing XDC File [/home/fpga/ip/reciprocal/ip/reciprocal/reciprocal/reciprocal_in_context.xdc] for cell 'tp1/rec'
Parsing XDC File [/home/fpga/ip/reciprocal/ip/reciprocal/reciprocal/reciprocal_in_context.xdc] for cell 'tp2/rec'
Finished Parsing XDC File [/home/fpga/ip/reciprocal/ip/reciprocal/reciprocal/reciprocal_in_context.xdc] for cell 'tp2/rec'
Parsing XDC File [/home/fpga/ip/reciprocal/ip/reciprocal/reciprocal/reciprocal_in_context.xdc] for cell 'tp3/rec'
Finished Parsing XDC File [/home/fpga/ip/reciprocal/ip/reciprocal/reciprocal/reciprocal_in_context.xdc] for cell 'tp3/rec'
Parsing XDC File [/home/fpga/ip/float_to_fixed/ip/float_to_fixed/float_to_fixed/float_to_fixed_in_context.xdc] for cell 'tp1/round'
Finished Parsing XDC File [/home/fpga/ip/float_to_fixed/ip/float_to_fixed/float_to_fixed/float_to_fixed_in_context.xdc] for cell 'tp1/round'
Parsing XDC File [/home/fpga/ip/float_to_fixed/ip/float_to_fixed/float_to_fixed/float_to_fixed_in_context.xdc] for cell 'tp2/round'
Finished Parsing XDC File [/home/fpga/ip/float_to_fixed/ip/float_to_fixed/float_to_fixed/float_to_fixed_in_context.xdc] for cell 'tp2/round'
Parsing XDC File [/home/fpga/ip/float_to_fixed/ip/float_to_fixed/float_to_fixed/float_to_fixed_in_context.xdc] for cell 'tp3/round'
Finished Parsing XDC File [/home/fpga/ip/float_to_fixed/ip/float_to_fixed/float_to_fixed/float_to_fixed_in_context.xdc] for cell 'tp3/round'
Parsing XDC File [/home/fpga/xdc/top_level.xdc]
WARNING: [Vivado 12-584] No ports matched 'uart_rxd'. [/home/fpga/xdc/top_level.xdc:134]
WARNING: [Vivado 12-584] No ports matched 'uart_txd'. [/home/fpga/xdc/top_level.xdc:135]
WARNING: [Vivado 12-584] No ports matched 'uart*'. [/home/fpga/xdc/top_level.xdc:136]
Finished Parsing XDC File [/home/fpga/xdc/top_level.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/fpga/xdc/top_level.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_level_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/fpga/xdc/top_level.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2687.883 ; gain = 0.000 ; free physical = 2554 ; free virtual = 8307
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2687.883 ; gain = 0.000 ; free physical = 2554 ; free virtual = 8306
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tf1/add' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tf1/mult' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tf2/add' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tf2/mult' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tf3/add' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tf3/mult' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tp1/pro' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tp1/rec' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tp1/round' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tp2/pro' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tp2/rec' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tp2/round' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tp3/pro' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tp3/rec' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tp3/round' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2687.883 ; gain = 44.793 ; free physical = 2553 ; free virtual = 8306
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2687.883 ; gain = 44.793 ; free physical = 2553 ; free virtual = 8306
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for tf1/mult. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tf2/mult. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tf3/mult. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tp1/pro. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tp2/pro. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tp3/pro. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tf1/add. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tf2/add. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tf3/add. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tp1/rec. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tp2/rec. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tp3/rec. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tp1/round. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tp2/round. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tp3/round. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2687.883 ; gain = 44.793 ; free physical = 2553 ; free virtual = 8306
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'get_vertices'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'transformation__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'transformation__xdcDup__2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'transformation'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'tri_proj__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'tri_proj__xdcDup__2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'tri_proj'
DSP Debug: swapped A/B pins for adder 0x15659440
DSP Debug: swapped A/B pins for adder 0x15658c00
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                   00000000000001 | 00000000000000000000000000000000
                      GF |                   00000000000010 | 00000000000000000000000000000001
                    GETF |                   00000000000100 | 00000000000000000000000000000010
                GETTINGF |                   00000000001000 | 00000000000000000000000000000011
                     GV1 |                   00000000010000 | 00000000000000000000000000000100
                   GETV1 |                   00000000100000 | 00000000000000000000000000000101
               GETTINGV1 |                   00000001000000 | 00000000000000000000000000000110
                     GV2 |                   00000010000000 | 00000000000000000000000000000111
                   GETV2 |                   00000100000000 | 00000000000000000000000000001000
               GETTINGV2 |                   00001000000000 | 00000000000000000000000000001001
                     GV3 |                   00010000000000 | 00000000000000000000000000001010
                   GETV3 |                   00100000000000 | 00000000000000000000000000001011
               GETTINGV3 |                   01000000000000 | 00000000000000000000000000001100
                     OUT |                   10000000000000 | 00000000000000000000000000001101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'get_vertices'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   READY |                            00000 | 00000000000000000000000000000000
                    COSA |                            00001 | 00000000000000000000000000000001
                    SINA |                            00010 | 00000000000000000000000000000010
                    ADDA |                            00011 | 00000000000000000000000000000011
                    SINB |                            00100 | 00000000000000000000000000000100
                    COSB |                            00101 | 00000000000000000000000000000101
                    ADDB |                            00110 | 00000000000000000000000000000110
                    COSC |                            00111 | 00000000000000000000000000000111
                    SINC |                            01000 | 00000000000000000000000000001000
                    ADDC |                            01001 | 00000000000000000000000000001001
                    SIND |                            01010 | 00000000000000000000000000001010
                    COSD |                            01011 | 00000000000000000000000000001011
                    ADDD |                            01100 | 00000000000000000000000000001100
                    COSE |                            01101 | 00000000000000000000000000001101
                    SINE |                            01110 | 00000000000000000000000000001110
                    ADDE |                            01111 | 00000000000000000000000000001111
                    SINF |                            10000 | 00000000000000000000000000010000
                    COSF |                            10001 | 00000000000000000000000000010001
                    ADDF |                            10010 | 00000000000000000000000000010010
                     MED |                            10011 | 00000000000000000000000000010011
                  TOVIEW |                            10100 | 00000000000000000000000000010100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'transformation__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   READY |                            00000 | 00000000000000000000000000000000
                    COSA |                            00001 | 00000000000000000000000000000001
                    SINA |                            00010 | 00000000000000000000000000000010
                    ADDA |                            00011 | 00000000000000000000000000000011
                    SINB |                            00100 | 00000000000000000000000000000100
                    COSB |                            00101 | 00000000000000000000000000000101
                    ADDB |                            00110 | 00000000000000000000000000000110
                    COSC |                            00111 | 00000000000000000000000000000111
                    SINC |                            01000 | 00000000000000000000000000001000
                    ADDC |                            01001 | 00000000000000000000000000001001
                    SIND |                            01010 | 00000000000000000000000000001010
                    COSD |                            01011 | 00000000000000000000000000001011
                    ADDD |                            01100 | 00000000000000000000000000001100
                    COSE |                            01101 | 00000000000000000000000000001101
                    SINE |                            01110 | 00000000000000000000000000001110
                    ADDE |                            01111 | 00000000000000000000000000001111
                    SINF |                            10000 | 00000000000000000000000000010000
                    COSF |                            10001 | 00000000000000000000000000010001
                    ADDF |                            10010 | 00000000000000000000000000010010
                     MED |                            10011 | 00000000000000000000000000010011
                  TOVIEW |                            10100 | 00000000000000000000000000010100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'transformation__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   READY |                            00000 | 00000000000000000000000000000000
                    COSA |                            00001 | 00000000000000000000000000000001
                    SINA |                            00010 | 00000000000000000000000000000010
                    ADDA |                            00011 | 00000000000000000000000000000011
                    SINB |                            00100 | 00000000000000000000000000000100
                    COSB |                            00101 | 00000000000000000000000000000101
                    ADDB |                            00110 | 00000000000000000000000000000110
                    COSC |                            00111 | 00000000000000000000000000000111
                    SINC |                            01000 | 00000000000000000000000000001000
                    ADDC |                            01001 | 00000000000000000000000000001001
                    SIND |                            01010 | 00000000000000000000000000001010
                    COSD |                            01011 | 00000000000000000000000000001011
                    ADDD |                            01100 | 00000000000000000000000000001100
                    COSE |                            01101 | 00000000000000000000000000001101
                    SINE |                            01110 | 00000000000000000000000000001110
                    ADDE |                            01111 | 00000000000000000000000000001111
                    SINF |                            10000 | 00000000000000000000000000010000
                    COSF |                            10001 | 00000000000000000000000000010001
                    ADDF |                            10010 | 00000000000000000000000000010010
                     MED |                            10011 | 00000000000000000000000000010011
                  TOVIEW |                            10100 | 00000000000000000000000000010100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'transformation'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0000 | 00000000000000000000000000000000
                     DIV |                             0001 | 00000000000000000000000000000001
                     REC |                             0010 | 00000000000000000000000000000010
                       X |                             0011 | 00000000000000000000000000000011
                       Y |                             0100 | 00000000000000000000000000000100
                   MULTX |                             0101 | 00000000000000000000000000000101
                  ROUNDX |                             0110 | 00000000000000000000000000000110
                   MULTY |                             0111 | 00000000000000000000000000000111
                  ROUNDY |                             1000 | 00000000000000000000000000001000
                   MULTZ |                             1001 | 00000000000000000000000000001001
                  ROUNDZ |                             1010 | 00000000000000000000000000001010
                     OUT |                             1011 | 00000000000000000000000000001011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'tri_proj__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0000 | 00000000000000000000000000000000
                     DIV |                             0001 | 00000000000000000000000000000001
                     REC |                             0010 | 00000000000000000000000000000010
                       X |                             0011 | 00000000000000000000000000000011
                       Y |                             0100 | 00000000000000000000000000000100
                   MULTX |                             0101 | 00000000000000000000000000000101
                  ROUNDX |                             0110 | 00000000000000000000000000000110
                   MULTY |                             0111 | 00000000000000000000000000000111
                  ROUNDY |                             1000 | 00000000000000000000000000001000
                   MULTZ |                             1001 | 00000000000000000000000000001001
                  ROUNDZ |                             1010 | 00000000000000000000000000001010
                     OUT |                             1011 | 00000000000000000000000000001011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'tri_proj__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0000 | 00000000000000000000000000000000
                     DIV |                             0001 | 00000000000000000000000000000001
                     REC |                             0010 | 00000000000000000000000000000010
                       X |                             0011 | 00000000000000000000000000000011
                       Y |                             0100 | 00000000000000000000000000000100
                   MULTX |                             0101 | 00000000000000000000000000000101
                  ROUNDX |                             0110 | 00000000000000000000000000000110
                   MULTY |                             0111 | 00000000000000000000000000000111
                  ROUNDY |                             1000 | 00000000000000000000000000001000
                   MULTZ |                             1001 | 00000000000000000000000000001001
                  ROUNDZ |                             1010 | 00000000000000000000000000001010
                     OUT |                             1011 | 00000000000000000000000000001011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'tri_proj'
INFO: [Synth 8-3971] The signal "xilinx_true_dual_port_read_first_2_clock_ram:/BRAM_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 2687.883 ; gain = 44.793 ; free physical = 2549 ; free virtual = 8308
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'tmds_red' (tmds_encoder) to 'tmds_green'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port v1[0][8] in module in_triangle is either unconnected or has no load
WARNING: [Synth 8-7129] Port v1[0][7] in module in_triangle is either unconnected or has no load
WARNING: [Synth 8-7129] Port v1[0][6] in module in_triangle is either unconnected or has no load
WARNING: [Synth 8-7129] Port v1[0][5] in module in_triangle is either unconnected or has no load
WARNING: [Synth 8-7129] Port v1[0][4] in module in_triangle is either unconnected or has no load
WARNING: [Synth 8-7129] Port v1[0][3] in module in_triangle is either unconnected or has no load
WARNING: [Synth 8-7129] Port v1[0][2] in module in_triangle is either unconnected or has no load
WARNING: [Synth 8-7129] Port v1[0][1] in module in_triangle is either unconnected or has no load
WARNING: [Synth 8-7129] Port v1[0][0] in module in_triangle is either unconnected or has no load
WARNING: [Synth 8-7129] Port v2[0][8] in module in_triangle is either unconnected or has no load
WARNING: [Synth 8-7129] Port v2[0][7] in module in_triangle is either unconnected or has no load
WARNING: [Synth 8-7129] Port v2[0][6] in module in_triangle is either unconnected or has no load
WARNING: [Synth 8-7129] Port v2[0][5] in module in_triangle is either unconnected or has no load
WARNING: [Synth 8-7129] Port v2[0][4] in module in_triangle is either unconnected or has no load
WARNING: [Synth 8-7129] Port v2[0][3] in module in_triangle is either unconnected or has no load
WARNING: [Synth 8-7129] Port v2[0][2] in module in_triangle is either unconnected or has no load
WARNING: [Synth 8-7129] Port v2[0][1] in module in_triangle is either unconnected or has no load
WARNING: [Synth 8-7129] Port v2[0][0] in module in_triangle is either unconnected or has no load
WARNING: [Synth 8-7129] Port v3[0][8] in module in_triangle is either unconnected or has no load
WARNING: [Synth 8-7129] Port v3[0][7] in module in_triangle is either unconnected or has no load
WARNING: [Synth 8-7129] Port v3[0][6] in module in_triangle is either unconnected or has no load
WARNING: [Synth 8-7129] Port v3[0][5] in module in_triangle is either unconnected or has no load
WARNING: [Synth 8-7129] Port v3[0][4] in module in_triangle is either unconnected or has no load
WARNING: [Synth 8-7129] Port v3[0][3] in module in_triangle is either unconnected or has no load
WARNING: [Synth 8-7129] Port v3[0][2] in module in_triangle is either unconnected or has no load
WARNING: [Synth 8-7129] Port v3[0][1] in module in_triangle is either unconnected or has no load
WARNING: [Synth 8-7129] Port v3[0][0] in module in_triangle is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_frame in module rasterizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][31] in module tri_proj is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][30] in module tri_proj is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][29] in module tri_proj is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][28] in module tri_proj is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][27] in module tri_proj is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][26] in module tri_proj is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][25] in module tri_proj is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][24] in module tri_proj is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][23] in module tri_proj is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][22] in module tri_proj is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][21] in module tri_proj is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][20] in module tri_proj is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][19] in module tri_proj is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][18] in module tri_proj is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][17] in module tri_proj is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][16] in module tri_proj is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][15] in module tri_proj is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][14] in module tri_proj is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][13] in module tri_proj is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][12] in module tri_proj is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][11] in module tri_proj is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][10] in module tri_proj is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][9] in module tri_proj is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][8] in module tri_proj is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][7] in module tri_proj is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][6] in module tri_proj is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][5] in module tri_proj is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][4] in module tri_proj is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][3] in module tri_proj is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][2] in module tri_proj is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][1] in module tri_proj is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][0] in module tri_proj is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][31] in module tri_proj__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][30] in module tri_proj__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][29] in module tri_proj__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][28] in module tri_proj__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][27] in module tri_proj__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][26] in module tri_proj__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][25] in module tri_proj__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][24] in module tri_proj__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][23] in module tri_proj__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][22] in module tri_proj__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][21] in module tri_proj__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][20] in module tri_proj__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][19] in module tri_proj__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][18] in module tri_proj__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][17] in module tri_proj__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][16] in module tri_proj__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][15] in module tri_proj__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][14] in module tri_proj__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][13] in module tri_proj__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][12] in module tri_proj__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][11] in module tri_proj__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][10] in module tri_proj__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][9] in module tri_proj__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][8] in module tri_proj__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][7] in module tri_proj__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][6] in module tri_proj__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][5] in module tri_proj__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][4] in module tri_proj__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][3] in module tri_proj__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][2] in module tri_proj__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][1] in module tri_proj__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][0] in module tri_proj__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][31] in module tri_proj__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][30] in module tri_proj__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][29] in module tri_proj__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][28] in module tri_proj__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][27] in module tri_proj__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][26] in module tri_proj__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][25] in module tri_proj__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][24] in module tri_proj__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][23] in module tri_proj__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][22] in module tri_proj__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][21] in module tri_proj__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][20] in module tri_proj__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][19] in module tri_proj__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][18] in module tri_proj__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][17] in module tri_proj__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][16] in module tri_proj__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][15] in module tri_proj__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][14] in module tri_proj__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][13] in module tri_proj__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][12] in module tri_proj__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][11] in module tri_proj__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][10] in module tri_proj__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][9] in module tri_proj__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][8] in module tri_proj__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][7] in module tri_proj__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][6] in module tri_proj__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][5] in module tri_proj__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][4] in module tri_proj__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][3] in module tri_proj__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][2] in module tri_proj__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][1] in module tri_proj__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port coor_in[0][0] in module tri_proj__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][31] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][30] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][29] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][28] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][27] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][26] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][25] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][24] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][23] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][22] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][21] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][20] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][19] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][18] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][17] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][16] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][15] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][14] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][13] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][12] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][11] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][10] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][9] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][8] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][7] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][6] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][5] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][4] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][3] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][2] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][1] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][0] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][31] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][30] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][29] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][28] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][27] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][26] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][25] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][24] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][23] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][22] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][21] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][20] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][19] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][18] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][17] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][16] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][15] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][14] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][13] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][12] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][11] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][10] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][9] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][8] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][7] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][6] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][5] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][4] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][3] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][2] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][1] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][0] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[31] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[30] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[29] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[28] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[27] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[26] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[25] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[24] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[23] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[22] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[21] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[20] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[19] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[18] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[17] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[16] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[15] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[14] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[13] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[12] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[11] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[10] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[9] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[8] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[7] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[6] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[5] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[4] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[3] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[2] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[1] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[0] in module transformation is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][31] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][30] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][29] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][28] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][27] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][26] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][25] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][24] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][23] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][22] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][21] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][20] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][19] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][18] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][17] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][16] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][15] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][14] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][13] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][12] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][11] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][10] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][9] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][8] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][7] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][6] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][5] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][4] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][3] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][2] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][1] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][0] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][31] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][30] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][29] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][28] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][27] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][26] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][25] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][24] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][23] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][22] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][21] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][20] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][19] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][18] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][17] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][16] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][15] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][14] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][13] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][12] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][11] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][10] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][9] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][8] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][7] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][6] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][5] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][4] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][3] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][2] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][1] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][0] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[31] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[30] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[29] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[28] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[27] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[26] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[25] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[24] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[23] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[22] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[21] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[20] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[19] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[18] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[17] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[16] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[15] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[14] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[13] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[12] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[11] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[10] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[9] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[8] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[7] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[6] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[5] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[4] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[3] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[2] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[1] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[0] in module transformation__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][31] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][30] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][29] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][28] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][27] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][26] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][25] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][24] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][23] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][22] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][21] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][20] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][19] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][18] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][17] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][16] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][15] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][14] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][13] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][12] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][11] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][10] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][9] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][8] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][7] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][6] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][5] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][4] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][3] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][2] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][1] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_pos[0][0] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][31] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][30] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][29] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][28] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][27] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][26] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][25] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][24] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][23] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][22] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][21] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][20] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][19] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][18] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][17] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][16] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][15] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][14] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][13] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][12] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][11] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][10] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][9] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][8] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][7] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][6] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][5] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][4] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][3] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][2] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][1] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pos[0][0] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[31] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[30] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[29] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[28] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[27] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[26] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[25] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[24] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[23] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[22] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[21] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[20] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[19] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[18] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[17] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[16] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[15] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[14] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[13] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[12] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[11] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[10] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[9] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[8] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[7] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[6] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[5] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[4] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[3] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[2] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[1] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale[0] in module transformation__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-6014] Unused sequential element z_buffer0/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element z_buffer1/BRAM_reg was removed. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 2687.883 ; gain = 44.793 ; free physical = 2523 ; free virtual = 8307
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 2687.883 ; gain = 44.793 ; free physical = 2522 ; free virtual = 8306
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:51 . Memory (MB): peak = 2687.883 ; gain = 44.793 ; free physical = 2514 ; free virtual = 8298
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'rast/z_buffer0/BRAM_reg_0_10' (RAMB36E1_10) to 'rast/z_buffer0/BRAM_reg_0_9'
INFO: [Synth 8-223] decloning instance 'rast/z_buffer0/BRAM_reg_0_11' (RAMB36E1_10) to 'rast/z_buffer0/BRAM_reg_0_9'
INFO: [Synth 8-223] decloning instance 'rast/z_buffer0/BRAM_reg_0_12' (RAMB36E1_10) to 'rast/z_buffer0/BRAM_reg_0_9'
INFO: [Synth 8-223] decloning instance 'rast/z_buffer0/BRAM_reg_1_10' (RAMB36E1_11) to 'rast/z_buffer0/BRAM_reg_1_9'
INFO: [Synth 8-223] decloning instance 'rast/z_buffer0/BRAM_reg_1_11' (RAMB36E1_11) to 'rast/z_buffer0/BRAM_reg_1_9'
INFO: [Synth 8-223] decloning instance 'rast/z_buffer0/BRAM_reg_1_12' (RAMB36E1_11) to 'rast/z_buffer0/BRAM_reg_1_9'
INFO: [Synth 8-223] decloning instance 'rast/z_buffer1/BRAM_reg_0_10' (RAMB36E1_10) to 'rast/z_buffer1/BRAM_reg_0_9'
INFO: [Synth 8-223] decloning instance 'rast/z_buffer1/BRAM_reg_0_11' (RAMB36E1_10) to 'rast/z_buffer1/BRAM_reg_0_9'
INFO: [Synth 8-223] decloning instance 'rast/z_buffer1/BRAM_reg_0_12' (RAMB36E1_10) to 'rast/z_buffer1/BRAM_reg_0_9'
INFO: [Synth 8-223] decloning instance 'rast/z_buffer1/BRAM_reg_1_10' (RAMB36E1_11) to 'rast/z_buffer1/BRAM_reg_1_9'
INFO: [Synth 8-223] decloning instance 'rast/z_buffer1/BRAM_reg_1_11' (RAMB36E1_11) to 'rast/z_buffer1/BRAM_reg_1_9'
INFO: [Synth 8-223] decloning instance 'rast/z_buffer1/BRAM_reg_1_12' (RAMB36E1_11) to 'rast/z_buffer1/BRAM_reg_1_9'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:00:54 . Memory (MB): peak = 2687.883 ; gain = 44.793 ; free physical = 2514 ; free virtual = 8299
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:00:57 . Memory (MB): peak = 2687.883 ; gain = 44.793 ; free physical = 2514 ; free virtual = 8299
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:00:57 . Memory (MB): peak = 2687.883 ; gain = 44.793 ; free physical = 2514 ; free virtual = 8299
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:00:57 . Memory (MB): peak = 2687.883 ; gain = 44.793 ; free physical = 2514 ; free virtual = 8299
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:00:57 . Memory (MB): peak = 2687.883 ; gain = 44.793 ; free physical = 2514 ; free virtual = 8299
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:00:58 . Memory (MB): peak = 2687.883 ; gain = 44.793 ; free physical = 2514 ; free virtual = 8299
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:00:58 . Memory (MB): peak = 2687.883 ; gain = 44.793 ; free physical = 2514 ; free virtual = 8299
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|rasterizer  | C'+A'*B     | 10     | 8      | 11     | -      | 16     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|in_triangle | A'*B        | 9      | 18     | -      | -      | 20     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|in_triangle | (C-(A'*B))' | 9      | 18     | 48     | -      | 17     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|in_triangle | A'*B        | 9      | 18     | -      | -      | 20     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|in_triangle | (C-(A'*B))' | 9      | 18     | 48     | -      | 17     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|in_triangle | A'*B        | 9      | 18     | -      | -      | 20     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|in_triangle | (C-(A'*B))' | 9      | 18     | 48     | -      | 17     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|in_triangle | A'*B        | 9      | 18     | -      | -      | 20     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|in_triangle | (C-(A'*B))' | 9      | 18     | 48     | -      | 17     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |adder          |         3|
|2     |multiplier     |         6|
|3     |reciprocal     |         3|
|4     |float_to_fixed |         3|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |adder          |     3|
|4     |float_to_fixed |     3|
|7     |multiplier     |     6|
|13    |reciprocal     |     3|
|16    |BUFG           |     3|
|17    |CARRY4         |   158|
|18    |DSP48E1        |     9|
|20    |LUT1           |    75|
|21    |LUT2           |   348|
|22    |LUT3           |   401|
|23    |LUT4           |   562|
|24    |LUT5           |   378|
|25    |LUT6           |  1040|
|26    |MMCME2_ADV     |     1|
|27    |MUXF7          |     1|
|28    |OSERDESE2      |     6|
|30    |RAMB36E1       |    31|
|42    |SRLC32E        |   286|
|43    |FDRE           |  2191|
|44    |FDSE           |    22|
|45    |IBUF           |    21|
|46    |OBUF           |    16|
|47    |OBUFDS         |     4|
+------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:00:58 . Memory (MB): peak = 2687.883 ; gain = 44.793 ; free physical = 2514 ; free virtual = 8299
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 415 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:49 ; elapsed = 00:00:56 . Memory (MB): peak = 2687.883 ; gain = 0.000 ; free physical = 2514 ; free virtual = 8299
Synthesis Optimization Complete : Time (s): cpu = 00:00:51 ; elapsed = 00:00:58 . Memory (MB): peak = 2687.891 ; gain = 44.793 ; free physical = 2514 ; free virtual = 8299
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-454] Reading design checkpoint '/home/fpga/ip/adder/ip/adder/adder.dcp' for cell 'tf1/add'
INFO: [Project 1-454] Reading design checkpoint '/home/fpga/ip/multiplier/ip/multiplier/multiplier.dcp' for cell 'tf1/mult'
INFO: [Project 1-454] Reading design checkpoint '/home/fpga/ip/reciprocal/ip/reciprocal/reciprocal.dcp' for cell 'tp1/rec'
INFO: [Project 1-454] Reading design checkpoint '/home/fpga/ip/float_to_fixed/ip/float_to_fixed/float_to_fixed.dcp' for cell 'tp1/round'
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2687.891 ; gain = 0.000 ; free physical = 2780 ; free virtual = 8566
INFO: [Netlist 29-17] Analyzing 450 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/fpga/xdc/top_level.xdc]
WARNING: [Vivado 12-584] No ports matched 'uart_rxd'. [/home/fpga/xdc/top_level.xdc:134]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/xdc/top_level.xdc:134]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_txd'. [/home/fpga/xdc/top_level.xdc:135]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/xdc/top_level.xdc:135]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart*'. [/home/fpga/xdc/top_level.xdc:136]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/xdc/top_level.xdc:136]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/fpga/xdc/top_level.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/ip/multiplier/ip/multiplier/multiplier.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/ip/multiplier/ip/multiplier/multiplier.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/ip/multiplier/ip/multiplier/multiplier.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/ip/multiplier/ip/multiplier/multiplier.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/ip/multiplier/ip/multiplier/multiplier.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/ip/multiplier/ip/multiplier/multiplier.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/ip/adder/ip/adder/adder.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/ip/adder/ip/adder/adder.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/ip/adder/ip/adder/adder.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/ip/reciprocal/ip/reciprocal/reciprocal.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/ip/reciprocal/ip/reciprocal/reciprocal.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/ip/reciprocal/ip/reciprocal/reciprocal.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/ip/float_to_fixed/ip/float_to_fixed/float_to_fixed.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/ip/float_to_fixed/ip/float_to_fixed/float_to_fixed.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/ip/float_to_fixed/ip/float_to_fixed/float_to_fixed.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2687.891 ; gain = 0.000 ; free physical = 2780 ; free virtual = 8566
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS: 4 instances

Synth Design complete | Checksum: 4c3071de
INFO: [Common 17-83] Releasing license: Synthesis
125 Infos, 606 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:57 ; elapsed = 00:01:02 . Memory (MB): peak = 2687.891 ; gain = 44.820 ; free physical = 2780 ; free virtual = 8566
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2360.379; main = 2080.352; forked = 419.012
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3670.582; main = 2687.887; forked = 982.695
# write_checkpoint -force $outputDir/post_synth.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2695.887 ; gain = 0.000 ; free physical = 2776 ; free virtual = 8566
INFO: [Common 17-1381] The checkpoint '/home/fpga/obj/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
# report_utilization -file $outputDir/post_synth_util.rpt
# report_timing -file $outputDir/post_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2725.770 ; gain = 8.004 ; free physical = 2727 ; free virtual = 8532

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1a6113c86

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2725.770 ; gain = 0.000 ; free physical = 2727 ; free virtual = 8532

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 42 pins
INFO: [Opt 31-138] Pushed 3 inverter(s) to 27 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 18b73c27c

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2778.723 ; gain = 0.000 ; free physical = 2668 ; free virtual = 8474
INFO: [Opt 31-389] Phase Retarget created 105 cells and removed 122 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 3 inverter(s) to 6 load pin(s).
Phase 2 Constant propagation | Checksum: 15842c88b

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2778.723 ; gain = 0.000 ; free physical = 2668 ; free virtual = 8474
INFO: [Opt 31-389] Phase Constant propagation created 273 cells and removed 354 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 107204ff9

Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2778.723 ; gain = 0.000 ; free physical = 2668 ; free virtual = 8473
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 225 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 107204ff9

Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2802.734 ; gain = 24.012 ; free physical = 2668 ; free virtual = 8473
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: cb2e3a67

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.9 . Memory (MB): peak = 2802.734 ; gain = 24.012 ; free physical = 2668 ; free virtual = 8473
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: e73bb724

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2802.734 ; gain = 24.012 ; free physical = 2668 ; free virtual = 8473
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             105  |             122  |                                              1  |
|  Constant propagation         |             273  |             354  |                                              0  |
|  Sweep                        |               0  |             225  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2802.734 ; gain = 0.000 ; free physical = 2668 ; free virtual = 8474
Ending Logic Optimization Task | Checksum: 1d7ae7fe2

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2802.734 ; gain = 24.012 ; free physical = 2668 ; free virtual = 8474

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 31 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 10 newly gated: 31 Total Ports: 62
Number of Flops added for Enable Generation: 3

Ending PowerOpt Patch Enables Task | Checksum: 184219c43

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2862.551 ; gain = 0.000 ; free physical = 2643 ; free virtual = 8454
Ending Power Optimization Task | Checksum: 184219c43

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2862.551 ; gain = 59.816 ; free physical = 2643 ; free virtual = 8454

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1913a9841

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2862.551 ; gain = 0.000 ; free physical = 2642 ; free virtual = 8453
Ending Final Cleanup Task | Checksum: 1913a9841

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2862.551 ; gain = 0.000 ; free physical = 2642 ; free virtual = 8453

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2862.551 ; gain = 0.000 ; free physical = 2642 ; free virtual = 8453
Ending Netlist Obfuscation Task | Checksum: 1913a9841

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2862.551 ; gain = 0.000 ; free physical = 2642 ; free virtual = 8453
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2862.551 ; gain = 144.785 ; free physical = 2642 ; free virtual = 8453
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 3 Advisories
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2862.551 ; gain = 0.000 ; free physical = 2643 ; free virtual = 8455
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11c3a78b0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2862.551 ; gain = 0.000 ; free physical = 2643 ; free virtual = 8455
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2862.551 ; gain = 0.000 ; free physical = 2643 ; free virtual = 8455

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 6ca7badc

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2862.551 ; gain = 0.000 ; free physical = 2640 ; free virtual = 8456

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 10ad75236

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2862.551 ; gain = 0.000 ; free physical = 2639 ; free virtual = 8456

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 10ad75236

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2862.551 ; gain = 0.000 ; free physical = 2639 ; free virtual = 8456
Phase 1 Placer Initialization | Checksum: 10ad75236

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2862.551 ; gain = 0.000 ; free physical = 2639 ; free virtual = 8456

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 114336876

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2862.551 ; gain = 0.000 ; free physical = 2638 ; free virtual = 8456

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 880853c9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2862.551 ; gain = 0.000 ; free physical = 2638 ; free virtual = 8456

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 880853c9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2862.551 ; gain = 0.000 ; free physical = 2638 ; free virtual = 8456

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1a7ced652

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2862.551 ; gain = 0.000 ; free physical = 2636 ; free virtual = 8455

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 317 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 144 nets or LUTs. Breaked 0 LUT, combined 144 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2862.551 ; gain = 0.000 ; free physical = 2635 ; free virtual = 8455

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            144  |                   144  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            144  |                   144  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: dcaad233

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2862.551 ; gain = 0.000 ; free physical = 2635 ; free virtual = 8455
Phase 2.4 Global Placement Core | Checksum: d5211a97

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2862.551 ; gain = 0.000 ; free physical = 2634 ; free virtual = 8455
Phase 2 Global Placement | Checksum: d5211a97

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2862.551 ; gain = 0.000 ; free physical = 2634 ; free virtual = 8455

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 116572d1b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2862.551 ; gain = 0.000 ; free physical = 2634 ; free virtual = 8455

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1289926f4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2862.551 ; gain = 0.000 ; free physical = 2634 ; free virtual = 8455

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a8f91959

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2862.551 ; gain = 0.000 ; free physical = 2634 ; free virtual = 8455

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 178bba15d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2862.551 ; gain = 0.000 ; free physical = 2634 ; free virtual = 8455

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 154fa57ba

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2862.551 ; gain = 0.000 ; free physical = 2634 ; free virtual = 8455

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: e80d3ff8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2862.551 ; gain = 0.000 ; free physical = 2634 ; free virtual = 8455

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1a4c6465e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2862.551 ; gain = 0.000 ; free physical = 2634 ; free virtual = 8455

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: dbfa7a96

Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2862.551 ; gain = 0.000 ; free physical = 2634 ; free virtual = 8455
Phase 3 Detail Placement | Checksum: dbfa7a96

Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2862.551 ; gain = 0.000 ; free physical = 2634 ; free virtual = 8455

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1236debdd

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 1 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.289 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 178d7dbf5

Time (s): cpu = 00:00:00.9 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2862.551 ; gain = 0.000 ; free physical = 2634 ; free virtual = 8455
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 178d7dbf5

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:01 . Memory (MB): peak = 2862.551 ; gain = 0.000 ; free physical = 2634 ; free virtual = 8455
Phase 4.1.1.1 BUFG Insertion | Checksum: 1236debdd

Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2862.551 ; gain = 0.000 ; free physical = 2633 ; free virtual = 8455

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.289. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 104d15bbf

Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2862.551 ; gain = 0.000 ; free physical = 2633 ; free virtual = 8455

Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2862.551 ; gain = 0.000 ; free physical = 2633 ; free virtual = 8455
Phase 4.1 Post Commit Optimization | Checksum: 104d15bbf

Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2862.551 ; gain = 0.000 ; free physical = 2633 ; free virtual = 8455

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 104d15bbf

Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2862.551 ; gain = 0.000 ; free physical = 2633 ; free virtual = 8455

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 104d15bbf

Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2862.551 ; gain = 0.000 ; free physical = 2633 ; free virtual = 8455
Phase 4.3 Placer Reporting | Checksum: 104d15bbf

Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2862.551 ; gain = 0.000 ; free physical = 2633 ; free virtual = 8455

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2862.551 ; gain = 0.000 ; free physical = 2633 ; free virtual = 8455

Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2862.551 ; gain = 0.000 ; free physical = 2633 ; free virtual = 8455
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 5ec561d7

Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2862.551 ; gain = 0.000 ; free physical = 2633 ; free virtual = 8455
Ending Placer Task | Checksum: 5dcbc27c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2862.551 ; gain = 0.000 ; free physical = 2633 ; free virtual = 8455
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2862.551 ; gain = 0.000 ; free physical = 2633 ; free virtual = 8455
# report_clock_utilization -file $outputDir/clock_util.rpt
# if {[get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup]] < 0} {
#  puts "Found setup timing violations => running physical optimization"
#  phys_opt_design
# }
# write_checkpoint -force $outputDir/post_place.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.8 . Memory (MB): peak = 2878.559 ; gain = 0.000 ; free physical = 2595 ; free virtual = 8433
INFO: [Common 17-1381] The checkpoint '/home/fpga/obj/post_place.dcp' has been generated.
# report_utilization -file $outputDir/post_place_util.rpt
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
# report_timing -file $outputDir/post_place_timing.rpt
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# route_design -directive Explore
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command route_design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.

Phase 1 Build RT Design
Checksum: PlaceDB: 36a33c09 ConstDB: 0 ShapeSum: 27288673 RouteDB: 0
Post Restoration Checksum: NetGraph: f4e6edec | NumContArr: b7311606 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 1c522599f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2878.559 ; gain = 0.000 ; free physical = 2604 ; free virtual = 8432

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1c522599f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2878.559 ; gain = 0.000 ; free physical = 2603 ; free virtual = 8432

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1c522599f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2878.559 ; gain = 0.000 ; free physical = 2603 ; free virtual = 8432
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1c9599e1f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2878.559 ; gain = 0.000 ; free physical = 2603 ; free virtual = 8432
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.354  | TNS=0.000  | WHS=-0.216 | THS=-194.336|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 11118
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 11118
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2359efe08

Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2878.559 ; gain = 0.000 ; free physical = 2602 ; free virtual = 8431

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2359efe08

Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2878.559 ; gain = 0.000 ; free physical = 2602 ; free virtual = 8431
Phase 3 Initial Routing | Checksum: 1e74878e7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2878.559 ; gain = 0.000 ; free physical = 2602 ; free virtual = 8431

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 771
 Number of Nodes with overlaps = 102
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.489  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2839dd764

Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 2878.559 ; gain = 0.000 ; free physical = 2602 ; free virtual = 8432

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.489  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1c6ef4589

Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 2878.559 ; gain = 0.000 ; free physical = 2602 ; free virtual = 8432

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.465  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1fe323a7c

Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 2878.559 ; gain = 0.000 ; free physical = 2602 ; free virtual = 8432
Phase 4 Rip-up And Reroute | Checksum: 1fe323a7c

Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 2878.559 ; gain = 0.000 ; free physical = 2602 ; free virtual = 8432

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1fe323a7c

Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 2878.559 ; gain = 0.000 ; free physical = 2602 ; free virtual = 8432

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1fe323a7c

Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 2878.559 ; gain = 0.000 ; free physical = 2602 ; free virtual = 8432
Phase 5 Delay and Skew Optimization | Checksum: 1fe323a7c

Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 2878.559 ; gain = 0.000 ; free physical = 2602 ; free virtual = 8432

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1c6fb909b

Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2878.559 ; gain = 0.000 ; free physical = 2602 ; free virtual = 8432
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.544  | TNS=0.000  | WHS=0.025  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 259e01062

Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 2878.559 ; gain = 0.000 ; free physical = 2602 ; free virtual = 8432
Phase 6 Post Hold Fix | Checksum: 259e01062

Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 2878.559 ; gain = 0.000 ; free physical = 2602 ; free virtual = 8432

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.26549 %
  Global Horizontal Routing Utilization  = 3.67374 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 257a915e9

Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 2878.559 ; gain = 0.000 ; free physical = 2602 ; free virtual = 8432

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 257a915e9

Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 2878.559 ; gain = 0.000 ; free physical = 2601 ; free virtual = 8431

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1e2ec317c

Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 2878.559 ; gain = 0.000 ; free physical = 2601 ; free virtual = 8431

Phase 10 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=1.544  | TNS=0.000  | WHS=0.025  | THS=0.000  |

Phase 10 Post Router Timing | Checksum: 15f61a6de

Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2878.559 ; gain = 0.000 ; free physical = 2601 ; free virtual = 8431
INFO: [Route 35-61] The design met the timing requirement.
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 523c2403

Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2878.559 ; gain = 0.000 ; free physical = 2601 ; free virtual = 8431

Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2878.559 ; gain = 0.000 ; free physical = 2601 ; free virtual = 8431

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 2878.559 ; gain = 0.000 ; free physical = 2600 ; free virtual = 8430
# write_checkpoint -force $outputDir/post_route.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2878.559 ; gain = 0.000 ; free physical = 2581 ; free virtual = 8430
INFO: [Common 17-1381] The checkpoint '/home/fpga/obj/post_route.dcp' has been generated.
# report_route_status -file $outputDir/post_route_status.rpt
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
# report_timing -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file obj/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file obj/post_imp_drc.rpt
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/fpga/obj/post_imp_drc.rpt.
report_drc completed successfully
# write_verilog -force $outputDir/cpu_impl_netlist.v -mode timesim -sdf_anno true
# write_bitstream -force $outputDir/final.bit
Command: write_bitstream -force obj/final.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
WARNING: [DRC DPIP-1] Input pipelining: DSP rast/intri/detv0v11 input rast/intri/detv0v11/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rast/intri/detv0v1_reg input rast/intri/detv0v1_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rast/intri/detv0v1_reg input rast/intri/detv0v1_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rast/intri/detv0v21 input rast/intri/detv0v21/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rast/intri/detv0v2_reg input rast/intri/detv0v2_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rast/intri/detv0v2_reg input rast/intri/detv0v2_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rast/intri/detvv11 input rast/intri/detvv11/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rast/intri/detvv1_reg input rast/intri/detvv1_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rast/intri/detvv1_reg input rast/intri/detvv1_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rast/intri/detvv21 input rast/intri/detvv21/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rast/intri/detvv2_reg input rast/intri/detvv2_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rast/intri/detvv2_reg input rast/intri/detvv2_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: tf1/add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: tf2/add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: tf3/add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: tp1/rec/inst/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma3/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: tp1/rec/inst/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma_recip.ma2/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: tp1/rec/inst/i_synth/RECIP_OP.OP/i_sp_or_dp.post_process/multadd_recip.pp_multadd/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: tp2/rec/inst/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma3/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: tp2/rec/inst/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma_recip.ma2/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: tp2/rec/inst/i_synth/RECIP_OP.OP/i_sp_or_dp.post_process/multadd_recip.pp_multadd/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: tp3/rec/inst/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma3/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: tp3/rec/inst/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma_recip.ma2/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: tp3/rec/inst/i_synth/RECIP_OP.OP/i_sp_or_dp.post_process/multadd_recip.pp_multadd/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: tf1/add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: tf2/add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: tf3/add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 12 Warnings, 15 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream obj/final.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 3042.820 ; gain = 164.262 ; free physical = 2341 ; free virtual = 8192
INFO: [Common 17-206] Exiting Vivado at Thu Dec 14 21:23:45 2023...
