Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Feb 15 01:23:13 2019
| Host         : DESKTOP-AOQ4M3I running 64-bit major release  (build 9200)
| Command      : report_drc -file CAPTURE_drc_routed.rpt -pb CAPTURE_drc_routed.pb -rpx CAPTURE_drc_routed.rpx
| Design       : CAPTURE
| Device       : xc7a35ticsg324-1L
| Speed File   : -1L
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_CAPTURE
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 5
+-----------+----------+-----------------------------------------------------+------------+
| Rule      | Severity | Description                                         | Violations |
+-----------+----------+-----------------------------------------------------+------------+
| CFGBVS-1  | Warning  | Missing CFGBVS and CONFIG_VOLTAGE Design Properties | 1          |
| DPIP-1    | Warning  | Input pipelining                                    | 2          |
| REQP-1577 | Warning  | Clock output buffering                              | 2          |
+-----------+----------+-----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
CFGBVS-1#1 Warning
Missing CFGBVS and CONFIG_VOLTAGE Design Properties  
Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
Related violations: <none>

DPIP-1#1 Warning
Input pipelining  
DSP cnv_color/scaleCb_reg input cnv_color/scaleCb_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP cnv_color/scaleCr_reg input cnv_color/scaleCr_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

REQP-1577#1 Warning
Clock output buffering  
MMCME2_ADV connectivity violation. The signal pt/clocking_des/inst/clk_out2 on the pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1 pin of pt/clocking_des/inst/mmcm_adv_inst does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
Related violations: <none>

REQP-1577#2 Warning
Clock output buffering  
MMCME2_ADV connectivity violation. The signal pt/clocking_ser/inst/clkfbout_clk_wiz_2 on the pt/clocking_ser/inst/mmcm_adv_inst/CLKFBOUT pin of pt/clocking_ser/inst/mmcm_adv_inst does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
Related violations: <none>


