
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.525034                       # Number of seconds simulated
sim_ticks                                1525033607500                       # Number of ticks simulated
final_tick                               1525033607500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 455963                       # Simulator instruction rate (inst/s)
host_op_rate                                   799134                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1390718700                       # Simulator tick rate (ticks/s)
host_mem_usage                                 824092                       # Number of bytes of host memory used
host_seconds                                  1096.58                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     876313787                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           53888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       590590080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          590643968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        53888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         53888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    123603200                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       123603200                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              421                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          4613985                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4614406                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        965650                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             965650                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              35336                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          387263649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             387298985                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         35336                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            35336                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        81049493                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             81049493                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        81049493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             35336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         387263649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            468348477                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     4614406                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     965650                       # Number of write requests accepted
system.mem_ctrls.readBursts                   9228812                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1931300                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              589788544                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  855424                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               123601984                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               590643968                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            123603200                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  13366                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs      3644249                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            588600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            578694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            576513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            574847                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            562263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            564892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            566383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            564053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            570938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            568142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           572656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           576536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           583484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           590747                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           589312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           587386                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            124564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            124090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            123792                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            122980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            118741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            114250                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            118186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            115160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            117434                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            114714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           115760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           121704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           124944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           125332                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           124552                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           125078                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1525016469500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               9228812                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1931300                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4608014                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 4607432                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  56119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  57138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 105716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 113287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 113426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 113398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 113381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 113473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 113481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 113427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 113725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 113791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 114303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 114404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 113558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 113368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 113362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 113327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      4351115                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    163.955797                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   142.748235                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   147.752435                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        70367      1.62%      1.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3833653     88.11%     89.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       243648      5.60%     95.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        50518      1.16%     96.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        23791      0.55%     97.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        15247      0.35%     97.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11945      0.27%     97.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        10139      0.23%     97.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        91807      2.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      4351115                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       113314                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      81.326279                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     38.440395                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    168.044684                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511        108540     95.79%     95.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023         4364      3.85%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535          374      0.33%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047           27      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            8      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9728-10239            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        113314                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       113314                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.043622                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.010133                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.074056                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            56072     49.48%     49.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              974      0.86%     50.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            53529     47.24%     97.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              849      0.75%     98.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1819      1.61%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               27      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               41      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        113314                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 238374549000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            411164161500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                46077230000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     25866.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                44616.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       386.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        81.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    387.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     81.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.65                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.63                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.23                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  5406281                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1389331                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 58.67                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                71.94                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     273297.70                       # Average gap between requests
system.mem_ctrls.pageHitRate                    60.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              16334015040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               8912409000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             35694711000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             6232224240                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          99607578720                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         733513343265                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         271585689000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1171879970265                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            768.430391                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 447358893750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   50924120000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  1026747743750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              16560414360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               9035940375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             36185767800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             6282476640                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          99607578720                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         732985363665                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         272048829000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1172706370560                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            768.972282                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 448052693250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   50924120000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  1026053944250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                  168                       # Number of system calls
system.cpu.numCycles                       3050067215                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     876313787                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             872966684                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                2882231                       # Number of float alu accesses
system.cpu.num_func_calls                    11025254                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     75981010                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    872966684                       # number of integer instructions
system.cpu.num_fp_insts                       2882231                       # number of float instructions
system.cpu.num_int_register_reads          1835046968                       # number of times the integer registers were read
system.cpu.num_int_register_writes          703076421                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              4386063                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             2464405                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            441654672                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           253505512                       # number of times the CC registers were written
system.cpu.num_mem_refs                     293763601                       # number of memory refs
system.cpu.num_load_insts                   221285044                       # Number of load instructions
system.cpu.num_store_insts                   72478557                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3050067215                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          97901002                       # Number of branches fetched
system.cpu.op_class::No_OpClass                939429      0.11%      0.11% # Class of executed instruction
system.cpu.op_class::IntAlu                 578420256     66.01%     66.11% # Class of executed instruction
system.cpu.op_class::IntMult                   907073      0.10%     66.22% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     66.22% # Class of executed instruction
system.cpu.op_class::FloatAdd                 2283386      0.26%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::MemRead                221285044     25.25%     91.73% # Class of executed instruction
system.cpu.op_class::MemWrite                72478557      8.27%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  876313787                       # Class of executed instruction
system.cpu.dcache.tags.replacements          12821807                       # number of replacements
system.cpu.dcache.tags.tagsinuse           511.927866                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           280948300                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          12822319                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             21.910881                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         611061500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.927866                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999859                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999859                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          473                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1187904795                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1187904795                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    208821730                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       208821730                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     72126570                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       72126570                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     280948300                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        280948300                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    280948300                       # number of overall hits
system.cpu.dcache.overall_hits::total       280948300                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data     12470331                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      12470331                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       351988                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       351988                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     12822319                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       12822319                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     12822319                       # number of overall misses
system.cpu.dcache.overall_misses::total      12822319                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 552359223000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 552359223000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  14367401000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  14367401000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 566726624000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 566726624000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 566726624000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 566726624000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    221292061                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    221292061                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     72478558                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     72478558                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    293770619                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    293770619                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    293770619                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    293770619                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.056352                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.056352                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.004856                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004856                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.043647                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.043647                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.043647                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.043647                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 44293.870227                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 44293.870227                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 40817.871632                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 40817.871632                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 44198.449906                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 44198.449906                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 44198.449906                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 44198.449906                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      2406569                       # number of writebacks
system.cpu.dcache.writebacks::total           2406569                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data     12470331                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     12470331                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       351988                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       351988                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     12822319                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     12822319                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     12822319                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     12822319                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 539888892000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 539888892000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  14015413000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14015413000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 553904305000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 553904305000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 553904305000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 553904305000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.056352                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.056352                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.004856                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004856                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.043647                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.043647                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.043647                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.043647                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 43293.870227                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 43293.870227                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 39817.871632                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 39817.871632                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 43198.449906                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 43198.449906                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 43198.449906                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 43198.449906                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements                39                       # number of replacements
system.cpu.icache.tags.tagsinuse           366.366063                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           677317523                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               423                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1601223.458629                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   366.366063                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.715559                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.715559                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          384                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          384                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2709272207                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2709272207                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    677317523                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       677317523                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     677317523                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        677317523                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    677317523                       # number of overall hits
system.cpu.icache.overall_hits::total       677317523                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          423                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           423                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          423                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            423                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          423                       # number of overall misses
system.cpu.icache.overall_misses::total           423                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     37547000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     37547000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     37547000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     37547000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     37547000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     37547000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677317946                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677317946                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677317946                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677317946                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677317946                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677317946                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 88763.593381                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 88763.593381                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 88763.593381                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 88763.593381                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 88763.593381                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 88763.593381                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks           39                       # number of writebacks
system.cpu.icache.writebacks::total                39                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          423                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          423                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          423                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          423                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          423                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          423                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     37124000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     37124000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     37124000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     37124000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     37124000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     37124000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 87763.593381                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 87763.593381                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 87763.593381                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 87763.593381                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 87763.593381                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 87763.593381                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   4611207                       # number of replacements
system.l2.tags.tagsinuse                  4089.405215                       # Cycle average of tags in use
system.l2.tags.total_refs                    20677272                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4615299                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.480159                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                4321838000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      620.830644                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          1.015682                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       3467.558889                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.151570                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000248                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.846572                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998390                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4092                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          429                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2750                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          891                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           22                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999023                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses              105045195639                       # Number of tag accesses
system.l2.tags.data_accesses             105045195639                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      2406569                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2406569                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           39                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               39                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             227284                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                227284                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               2                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  2                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        7981050                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           7981050                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     2                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               8208334                       # number of demand (read+write) hits
system.l2.demand_hits::total                  8208336                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    2                       # number of overall hits
system.l2.overall_hits::cpu.data              8208334                       # number of overall hits
system.l2.overall_hits::total                 8208336                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           124704                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              124704                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           421                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              421                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      4489281                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         4489281                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 421                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             4613985                       # number of demand (read+write) misses
system.l2.demand_misses::total                4614406                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                421                       # number of overall misses
system.l2.overall_misses::cpu.data            4613985                       # number of overall misses
system.l2.overall_misses::total               4614406                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  11100921500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11100921500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     36465000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     36465000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 437352277000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 437352277000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      36465000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  448453198500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     448489663500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     36465000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 448453198500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    448489663500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      2406569                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2406569                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           39                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           39                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         351988                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            351988                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          423                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            423                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data     12470331                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      12470331                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               423                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          12822319                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             12822742                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              423                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         12822319                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            12822742                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.354285                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.354285                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.995272                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.995272                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.359997                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.359997                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.995272                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.359840                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.359861                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.995272                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.359840                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.359861                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 89018.167020                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89018.167020                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 86615.201900                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86615.201900                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 97421.452789                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97421.452789                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 86615.201900                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 97194.333857                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97193.368659                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 86615.201900                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 97194.333857                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97193.368659                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               965650                       # number of writebacks
system.l2.writebacks::total                    965650                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks           18                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            18                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       124704                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         124704                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          421                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          421                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      4489281                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      4489281                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            421                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        4613985                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4614406                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           421                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       4613985                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4614406                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data   9853881500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9853881500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     32255000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     32255000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 392459467000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 392459467000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     32255000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 402313348500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 402345603500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     32255000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 402313348500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 402345603500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.354285                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.354285                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.995272                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.995272                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.359997                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.359997                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.995272                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.359840                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.359861                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.995272                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.359840                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.359861                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 79018.167020                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79018.167020                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 76615.201900                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76615.201900                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 87421.452789                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87421.452789                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 76615.201900                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 87194.333857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87193.368659                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 76615.201900                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 87194.333857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87193.368659                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp            4489702                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       965650                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3644249                       # Transaction distribution
system.membus.trans_dist::ReadExReq            124704                       # Transaction distribution
system.membus.trans_dist::ReadExResp           124704                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4489702                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     13838711                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     13838711                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               13838711                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    714247168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    714247168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               714247168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           9224305                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 9224305    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             9224305                       # Request fanout histogram
system.membus.reqLayer2.occupancy         16982669500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        44190468750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.9                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     25644588                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     12821846                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1326                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1326                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp          12470754                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3372219                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           39                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        14060794                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           351988                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          351988                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           423                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     12470331                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          885                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     38466444                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              38467329                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        59136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1949297664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1949356800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4611207                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         17433949                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000076                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.008724                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               17432622     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1327      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           17433949                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        17635510000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1057500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       32055797500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
