Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot USART_MAX_tb_behav xil_defaultlib.USART_MAX_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/28220/Desktop/MCULEARN/Xilinx/Xilinx_project/vivado_project_i9/USART_MAX/USART_MAX.srcs/sources_1/new/uart_tx_up.v" Line 1. Module top_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/28220/Desktop/MCULEARN/Xilinx/Xilinx_project/vivado_project_i9/USART_MAX/USART_MAX.srcs/sources_1/new/USART_MAX.v" Line 1. Module uart_tx(F_CLK=25000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/28220/Desktop/MCULEARN/Xilinx/Xilinx_project/vivado_project_i9/USART_MAX/USART_MAX.srcs/sources_1/new/uart_tx_up.v" Line 1. Module top_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/28220/Desktop/MCULEARN/Xilinx/Xilinx_project/vivado_project_i9/USART_MAX/USART_MAX.srcs/sources_1/new/USART_MAX.v" Line 1. Module uart_tx(F_CLK=25000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_tx(F_CLK=25000000)
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.USART_MAX_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot USART_MAX_tb_behav
