Metric,Value
design__lint_errors__count,0
design__lint_timing_constructs__count,0
design__lint_warnings__count,8
design__latch__count,0
design__instance__count,13015
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,7
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0469294898211956
power__switching__total,0.0667572021484375
power__leakage__total,1.1267879074239318e-07
power__total,0.11368680745363235
clock__skew__worst_hold__corner:nom_tt_025C_1v80,0.062673
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.062673
timing__hold__ws__corner:nom_tt_025C_1v80,0.342026
timing__setup__ws__corner:nom_tt_025C_1v80,-9.101011
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,-333.545166
timing__hold__wns__corner:nom_tt_025C_1v80,0.0
timing__setup__wns__corner:nom_tt_025C_1v80,-9.101011
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,57
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count,267
design__max_fanout_violation__count,63
design__max_cap_violation__count,0
clock__skew__worst_hold,0.108111
clock__skew__worst_setup,0.108111
timing__hold__ws,0.115248
timing__setup__ws,-25.505159
timing__hold__tns,0.0
timing__setup__tns,-4401.697956
timing__hold__wns,0.0
timing__setup__wns,-25.505159
timing__hold_vio__count,0
timing__hold_r2r_vio__count,0
timing__setup_vio__count,469
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 442.7 453.42
design__core__bbox,5.52 10.88 437.0 440.64
design__io,101
design__die__area,200729
design__core__area,185433
design__instance__area,82071.2
design__instance__count__stdcell,13015
design__instance__area__stdcell,82071.2
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.442593
design__instance__utilization__stdcell,0.442593
floorplan__design__io,99
design__io__hpwl,14169038
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,196.94
design__instance__displacement__mean,0.014
design__instance__displacement__max,8.74
route__wirelength__estimated,241084
design__violations,0
design__instance__count__setup_buffer,4
design__instance__count__hold_buffer,0
antenna__violating__nets,10
antenna__violating__pins,12
antenna__count,21
route__net,10418
route__net__special,2
route__drc_errors__iter:1,6985
route__wirelength__iter:1,268432
route__drc_errors__iter:2,4553
route__wirelength__iter:2,266491
route__drc_errors__iter:3,4312
route__wirelength__iter:3,265923
route__drc_errors__iter:4,525
route__wirelength__iter:4,265473
route__drc_errors__iter:5,25
route__wirelength__iter:5,265484
route__drc_errors__iter:6,4
route__wirelength__iter:6,265486
route__drc_errors__iter:7,0
route__wirelength__iter:7,265488
route__drc_errors,0
route__wirelength,265488
route__vias,71999
route__vias__singlecut,71999
route__vias__multicut,0
design__disconnected_pins__count,0
route__wirelength__max,791.52
design__max_slew_violation__count__corner:nom_ss_100C_1v60,85
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,7
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,0.096023
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.096023
timing__hold__ws__corner:nom_ss_100C_1v60,0.941788
timing__setup__ws__corner:nom_ss_100C_1v60,-25.210257
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-1076.241089
timing__hold__wns__corner:nom_ss_100C_1v60,0.0
timing__setup__wns__corner:nom_ss_100C_1v60,-25.210257
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,57
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,7
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,0.048214
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.048214
timing__hold__ws__corner:nom_ff_n40C_1v95,0.118234
timing__setup__ws__corner:nom_ff_n40C_1v95,-2.68716
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,-57.399212
timing__hold__wns__corner:nom_ff_n40C_1v95,0.0
timing__setup__wns__corner:nom_ff_n40C_1v95,-2.68716
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,43
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,7
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,0.056035
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.056035
timing__hold__ws__corner:min_tt_025C_1v80,0.338489
timing__setup__ws__corner:min_tt_025C_1v80,-8.982956
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,-326.995972
timing__hold__wns__corner:min_tt_025C_1v80,0.0
timing__setup__wns__corner:min_tt_025C_1v80,-8.982956
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,57
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,54
design__max_fanout_violation__count__corner:min_ss_100C_1v60,7
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,0.086831
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.086831
timing__hold__ws__corner:min_ss_100C_1v60,0.936754
timing__setup__ws__corner:min_ss_100C_1v60,-24.904236
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-1061.634033
timing__hold__wns__corner:min_ss_100C_1v60,0.0
timing__setup__wns__corner:min_ss_100C_1v60,-24.904236
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,57
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,7
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,0.042766
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.042766
timing__hold__ws__corner:min_ff_n40C_1v95,0.115248
timing__setup__ws__corner:min_ff_n40C_1v95,-2.613186
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,-54.398842
timing__hold__wns__corner:min_ff_n40C_1v95,0.0
timing__setup__wns__corner:min_ff_n40C_1v95,-2.613186
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,41
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,2
design__max_fanout_violation__count__corner:max_tt_025C_1v80,7
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,0.072123
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.072123
timing__hold__ws__corner:max_tt_025C_1v80,0.345425
timing__setup__ws__corner:max_tt_025C_1v80,-9.221089
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,-340.049835
timing__hold__wns__corner:max_tt_025C_1v80,0.0
timing__setup__wns__corner:max_tt_025C_1v80,-9.221089
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,57
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,126
design__max_fanout_violation__count__corner:max_ss_100C_1v60,7
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,0.108111
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.108111
timing__hold__ws__corner:max_ss_100C_1v60,0.947067
timing__setup__ws__corner:max_ss_100C_1v60,-25.505159
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-1090.873047
timing__hold__wns__corner:max_ss_100C_1v60,0.0
timing__setup__wns__corner:max_ss_100C_1v60,-25.505159
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,57
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,7
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,0.056339
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.056339
timing__hold__ws__corner:max_ff_n40C_1v95,0.121671
timing__setup__ws__corner:max_ff_n40C_1v95,-2.764637
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,-60.56076
timing__hold__wns__corner:max_ff_n40C_1v95,0.0
timing__setup__wns__corner:max_ff_n40C_1v95,-2.764637
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,43
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.71315
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,0.00219222
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.086846
ir__voltage__worst,1.70999999999999996447286321199499070644378662109375
ir__drop__avg,0.002190000000000000106303854607858738745562732219696044921875
ir__drop__worst,0.08680000000000000215383266777280368842184543609619140625
design__xor_difference__count,0
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_differences__count,0
design__lvs_property_fails__count,0
design__lvs_errors__count,0
design__lvs_unmatched_devices__count,0
design__lvs_unmatched_nets__count,0
design__lvs_unmatched_pins__count,0
