<html><body><samp><pre>
<!@TC:1685093903>
#Build: Synplify Pro I-2014.03LC , Build 063R, May 27 2014
#install: D:\ispLEVER_Classic2_1\synpbase
#OS: Windows 7 6.2
#Hostname: LAPTOP-SCOTTCHE

#Implementation: isp_lab11

<a name=compilerReport1>$ Start of Compile</a>
#Fri May 26 17:38:23 2023

Synopsys Verilog Compiler, version comp201403rcp1, Build 060R, built May 27 2014
@N: : <!@TM:1685093903> | Running in 64-bit mode 
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@I::"D:\ispLEVER_Classic2_1\synpbase\lib\vlog\umr_capim.v"
@I::"D:\ispLEVER_Classic2_1\synpbase\lib\vlog\scemi_objects.v"
@I::"D:\ispLEVER_Classic2_1\synpbase\lib\vlog\scemi_pipes.svh"
@I::"D:\ispLEVER_Classic2_1\synpbase\lib\vlog\hypermods.v"
@I::"D:\ispLEVER_Classic2_1\ispcpld\..\cae_library\synthesis\verilog\mach.v"
@I::"D:\myducuments\_junior_1\electricsystemdesign\isp_lab11\isp_lab11.h"
@I::"D:\myducuments\_junior_1\electricsystemdesign\isp_lab11\ledscan_n.v"
@I::"D:\myducuments\_junior_1\electricsystemdesign\isp_lab11\scanButtons.v"
@I::"D:\myducuments\_junior_1\electricsystemdesign\isp_lab11\lab11.v"
@I::"D:\myducuments\_junior_1\electricsystemdesign\isp_lab11\counter_n.v"
@I::"D:\myducuments\_junior_1\electricsystemdesign\isp_lab11\clk_gen.v"
@I::"D:\myducuments\_junior_1\electricsystemdesign\isp_lab11\toplevel.v"
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module toplevel
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab11\counter_n.v:18:7:18:16:@N:CG364:@XP_MSG">counter_n.v(18)</a><!@TM:1685093903> | Synthesizing module counter_n

	n=32'b00000000000000000001011101110000
	counter_bits=32'b00000000000000000000000000001101
   Generated name = counter_n_6000s_13s

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab11\counter_n.v:34:22:34:23:@N:CG179:@XP_MSG">counter_n.v(34)</a><!@TM:1685093903> | Removing redundant assignment
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab11\counter_n.v:18:7:18:16:@N:CG364:@XP_MSG">counter_n.v(18)</a><!@TM:1685093903> | Synthesizing module counter_n

	n=32'b00000000000000000000000000001010
	counter_bits=32'b00000000000000000000000000000100
   Generated name = counter_n_10s_4s

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab11\clk_gen.v:1:7:1:14:@N:CG364:@XP_MSG">clk_gen.v(1)</a><!@TM:1685093903> | Synthesizing module clk_gen

	LEDnum=32'b00000000000000000000000000000100
   Generated name = clk_gen_4s

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab11\lab11.v:11:7:11:10:@N:CG364:@XP_MSG">lab11.v(11)</a><!@TM:1685093903> | Synthesizing module I2C

<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab11\lab11.v:72:0:72:6:@W:CL271:@XP_MSG">lab11.v(72)</a><!@TM:1685093903> | Pruning bits 7 to 4 of RdData[7:0] -- not in use ...</font>

@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab11\lab11.v:72:0:72:6:@A:CL282:@XP_MSG">lab11.v(72)</a><!@TM:1685093903> | Feedback mux created for signal RdData[3:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab11\lab11.v:72:0:72:6:@A:CL282:@XP_MSG">lab11.v(72)</a><!@TM:1685093903> | Feedback mux created for signal sda_tem -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab11\lab11.v:72:0:72:6:@A:CL282:@XP_MSG">lab11.v(72)</a><!@TM:1685093903> | Feedback mux created for signal sda_buf -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab11\lab11.v:72:0:72:6:@A:CL282:@XP_MSG">lab11.v(72)</a><!@TM:1685093903> | Feedback mux created for signal scl_buf -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab11\lab11.v:72:0:72:6:@A:CL282:@XP_MSG">lab11.v(72)</a><!@TM:1685093903> | Feedback mux created for signal bit_state[5:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab11\lab11.v:72:0:72:6:@A:CL282:@XP_MSG">lab11.v(72)</a><!@TM:1685093903> | Feedback mux created for signal WrData[7:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab11\lab11.v:72:0:72:6:@A:CL282:@XP_MSG">lab11.v(72)</a><!@TM:1685093903> | Feedback mux created for signal Flag_RW -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab11\lab11.v:72:0:72:6:@A:CL282:@XP_MSG">lab11.v(72)</a><!@TM:1685093903> | Feedback mux created for signal DataLED[3:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab11\lab11.v:72:0:72:6:@W:CL189:@XP_MSG">lab11.v(72)</a><!@TM:1685093903> | Register bit WrData[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab11\lab11.v:72:0:72:6:@W:CL189:@XP_MSG">lab11.v(72)</a><!@TM:1685093903> | Register bit WrData[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab11\lab11.v:72:0:72:6:@W:CL189:@XP_MSG">lab11.v(72)</a><!@TM:1685093903> | Register bit WrData[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab11\lab11.v:72:0:72:6:@W:CL189:@XP_MSG">lab11.v(72)</a><!@TM:1685093903> | Register bit WrData[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab11\lab11.v:72:0:72:6:@W:CL279:@XP_MSG">lab11.v(72)</a><!@TM:1685093903> | Pruning register bits 7 to 4 of WrData[7:0] </font>

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab11\scanButtons.v:1:7:1:19:@N:CG364:@XP_MSG">scanButtons.v(1)</a><!@TM:1685093903> | Synthesizing module scan_buttons

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab11\ledscan_n.v:5:7:5:14:@N:CG364:@XP_MSG">ledscan_n.v(5)</a><!@TM:1685093903> | Synthesizing module LEDscan

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab11\toplevel.v:1:7:1:15:@N:CG364:@XP_MSG">toplevel.v(1)</a><!@TM:1685093903> | Synthesizing module toplevel

@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab11\scanButtons.v:12:4:12:10:@N:CL201:@XP_MSG">scanButtons.v(12)</a><!@TM:1685093903> | Trying to extract state machine for register scanvalue
Extracted state machine for register scanvalue
State machine has 4 reachable states with original encodings of:
   0001
   0010
   0100
   1000
<font color=#A52A2A>@W:<a href="@W:CL249:@XP_HELP">CL249</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab11\scanButtons.v:12:4:12:10:@W:CL249:@XP_MSG">scanButtons.v(12)</a><!@TM:1685093903> | Initial value is not supported on state machine scanvalue</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab11\lab11.v:72:0:72:6:@N:CL201:@XP_MSG">lab11.v(72)</a><!@TM:1685093903> | Trying to extract state machine for register eeprom_state
Extracted state machine for register eeprom_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab11\lab11.v:72:0:72:6:@N:CL201:@XP_MSG">lab11.v(72)</a><!@TM:1685093903> | Trying to extract state machine for register bit_state
Extracted state machine for register bit_state
State machine has 39 reachable states with original encodings of:
   000000
   000001
   000010
   000011
   000100
   000101
   000110
   000111
   001000
   001001
   001010
   001011
   001100
   001101
   001110
   001111
   010000
   010001
   010010
   010011
   010100
   010101
   010110
   010111
   011000
   011001
   011010
   011011
   011100
   011101
   011110
   011111
   100000
   100001
   100010
   100011
   100100
   100101
   100110
@END

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 26 17:38:23 2023

###########################################################]
Synopsys Netlist Linker, version comp201403rcp1, Build 060R, built May 27 2014
@N: : <!@TM:1685093904> | Running in 64-bit mode 

Linker output is up to date. No re-linking necessary


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 26 17:38:24 2023

###########################################################]
Map & Optimize Report

<a name=mapperReport2>Synopsys CPLD Technology Mapper, Version maplat, Build 923R, Built May  6 2014</a>
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2014.03LC 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1685093905> | Running in 64-bit mode. 
@N: : <a href="d:\myducuments\_junior_1\electricsystemdesign\isp_lab11\counter_n.v:27:4:27:10:@N::@XP_MSG">counter_n.v(27)</a><!@TM:1685093905> | Found counter in view:work.counter_n_6000s_13s(verilog) inst q[13:1]
@N: : <a href="d:\myducuments\_junior_1\electricsystemdesign\isp_lab11\counter_n.v:27:4:27:10:@N::@XP_MSG">counter_n.v(27)</a><!@TM:1685093905> | Found counter in view:work.counter_n_10s_4s(verilog) inst q[4:1]
@N: : <a href="d:\myducuments\_junior_1\electricsystemdesign\isp_lab11\lab11.v:34:0:34:6:@N::@XP_MSG">lab11.v(34)</a><!@TM:1685093905> | Found counter in view:work.I2C(verilog) inst clk_div[3:0]
Encoding state machine bit_state[38:0] (view:work.I2C(verilog))
original code -> new code
   000000 -> 000000
   000001 -> 000001
   000010 -> 000011
   000011 -> 000010
   000100 -> 000110
   000101 -> 000111
   000110 -> 000101
   000111 -> 000100
   001000 -> 001100
   001001 -> 001101
   001010 -> 001111
   001011 -> 001110
   001100 -> 001010
   001101 -> 001011
   001110 -> 001001
   001111 -> 001000
   010000 -> 011000
   010001 -> 011001
   010010 -> 011011
   010011 -> 011010
   010100 -> 011110
   010101 -> 011111
   010110 -> 011101
   010111 -> 011100
   011000 -> 010100
   011001 -> 010101
   011010 -> 010111
   011011 -> 010110
   011100 -> 010010
   011101 -> 010011
   011110 -> 010001
   011111 -> 010000
   100000 -> 110000
   100001 -> 110001
   100010 -> 110011
   100011 -> 110010
   100100 -> 110110
   100101 -> 110111
   100110 -> 110101
Encoding state machine eeprom_state[2:0] (view:work.I2C(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine scanvalue[3:0] (view:work.scan_buttons(verilog))
original code -> new code
   0001 -> 00
   0010 -> 01
   0100 -> 10
   1000 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="d:\myducuments\_junior_1\electricsystemdesign\isp_lab11\scanbuttons.v:12:4:12:10:@N:MO225:@XP_MSG">scanbuttons.v(12)</a><!@TM:1685093905> | No possible illegal states for state machine scanvalue[3:0],safe FSM implementation is disabled
---------------------------------------
<a name=resourceUsage3>Resource Usage Report</a>

Simple gate primitives:
DFFC            39 uses
DFF             19 uses
DFFRH           20 uses
DFFCRH          5 uses
IBUF            8 uses
OBUF            16 uses
BI_DIR          1 use
AND2            534 uses
INV             269 uses
XOR2            31 uses
OR2             8 uses


@N:<a href="@N:FC100:@XP_HELP">FC100</a> : <!@TM:1685093905> | Timing Report not generated for this device, please use place and route tools for timing analysis. 
I-2014.03LC 
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 42MB peak: 110MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 26 17:38:25 2023

###########################################################]

</pre></samp></body></html>
