{"Source Block": ["oh/src/common/hdl/oh_par2ser.v@50:66@HdlStmProcess", "      \n   //wait until valid data is finished\n   assign wait_out  = wait_in | busy;\n   \n   // shift register\n   always @ (posedge clk)\n     if(start_transfer)\n       shiftreg[PW-1:0] = din[PW-1:0];\n     else if(shift & lsbfirst)\t\t \n       shiftreg[PW-1:0] = {{(SW){fill}}, shiftreg[PW-1:SW]};\n     else if(shift)\n       shiftreg[PW-1:0] = {shiftreg[PW-SW-1:0],{(SW){fill}}};\n   \n\n   assign dout[SW-1:0] = lsbfirst ? shiftreg[SW-1:0] : \n\t\t\t            shiftreg[PW-1:PW-SW];\t\n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[55, "   always @ (posedge clk)\n"], [56, "     if(start_transfer)\n"]], "Add": [[56, "   always @ (posedge clk or negedge nreset)\n"], [56, "     if(!nreset)\n"], [56, "       shiftreg[PW-1:0] = 'b0;   \n"], [56, "     else if(start_transfer)\n"]]}}