Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ff0218e918e74593b40b14a3f0df4d19 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_number_7seg_behav xil_defaultlib.tb_number_7seg -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.number_7seg [number_7seg_default]
Compiling architecture testbench of entity xil_defaultlib.tb_number_7seg
Built simulation snapshot tb_number_7seg_behav
