Simulator report for problem5_18101707
Tue Mar 23 11:33:33 2021
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 109 nodes    ;
; Simulation Coverage         ;      73.91 % ;
; Total Number of Transitions ; 13041        ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; FLEX10KE     ;
+-----------------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                 ;
+--------------------------------------------------------------------------------------------+-----------------------+---------------+
; Option                                                                                     ; Setting               ; Default Value ;
+--------------------------------------------------------------------------------------------+-----------------------+---------------+
; Simulation mode                                                                            ; Functional            ; Timing        ;
; Start time                                                                                 ; 0 ns                  ; 0 ns          ;
; Simulation results format                                                                  ; CVWF                  ;               ;
; Vector input source                                                                        ; problem5_18101707.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                    ; On            ;
; Check outputs                                                                              ; Off                   ; Off           ;
; Report simulation coverage                                                                 ; On                    ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                    ; On            ;
; Display missing 1-value coverage report                                                    ; On                    ; On            ;
; Display missing 0-value coverage report                                                    ; On                    ; On            ;
; Detect setup and hold time violations                                                      ; Off                   ; Off           ;
; Detect glitches                                                                            ; Off                   ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                   ; Off           ;
; Generate Signal Activity File                                                              ; Off                   ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                   ; Off           ;
; Group bus channels in simulation results                                                   ; Off                   ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                    ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE            ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                   ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                   ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                  ; Auto          ;
+--------------------------------------------------------------------------------------------+-----------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      73.91 % ;
; Total nodes checked                                 ; 109          ;
; Total output ports checked                          ; 115          ;
; Total output ports with complete 1/0-value coverage ; 85           ;
; Total output ports with no 1/0-value coverage       ; 29           ;
; Total output ports with no 1-value coverage         ; 30           ;
; Total output ports with no 0-value coverage         ; 29           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+
; Node Name                                                                              ; Output Port Name                                                                       ; Output Port Type ;
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+
; |problem5_18101707|Count~0                                                             ; |problem5_18101707|Count~0                                                             ; out              ;
; |problem5_18101707|Count~1                                                             ; |problem5_18101707|Count~1                                                             ; out              ;
; |problem5_18101707|Count~2                                                             ; |problem5_18101707|Count~2                                                             ; out              ;
; |problem5_18101707|Count~3                                                             ; |problem5_18101707|Count~3                                                             ; out              ;
; |problem5_18101707|Count[0]~reg0                                                       ; |problem5_18101707|Count[0]~reg0                                                       ; regout           ;
; |problem5_18101707|Count~4                                                             ; |problem5_18101707|Count~4                                                             ; out              ;
; |problem5_18101707|Count~5                                                             ; |problem5_18101707|Count~5                                                             ; out              ;
; |problem5_18101707|Count~6                                                             ; |problem5_18101707|Count~6                                                             ; out              ;
; |problem5_18101707|Count~7                                                             ; |problem5_18101707|Count~7                                                             ; out              ;
; |problem5_18101707|Count~8                                                             ; |problem5_18101707|Count~8                                                             ; out              ;
; |problem5_18101707|Count~9                                                             ; |problem5_18101707|Count~9                                                             ; out              ;
; |problem5_18101707|Count~10                                                            ; |problem5_18101707|Count~10                                                            ; out              ;
; |problem5_18101707|Count~11                                                            ; |problem5_18101707|Count~11                                                            ; out              ;
; |problem5_18101707|Count[3]~reg0                                                       ; |problem5_18101707|Count[3]~reg0                                                       ; regout           ;
; |problem5_18101707|Count[2]~reg0                                                       ; |problem5_18101707|Count[2]~reg0                                                       ; regout           ;
; |problem5_18101707|Count[1]~reg0                                                       ; |problem5_18101707|Count[1]~reg0                                                       ; regout           ;
; |problem5_18101707|Clk                                                                 ; |problem5_18101707|Clk                                                                 ; out              ;
; |problem5_18101707|reset                                                               ; |problem5_18101707|reset                                                               ; out              ;
; |problem5_18101707|Count[0]                                                            ; |problem5_18101707|Count[0]                                                            ; pin_out          ;
; |problem5_18101707|Count[1]                                                            ; |problem5_18101707|Count[1]                                                            ; pin_out          ;
; |problem5_18101707|Count[2]                                                            ; |problem5_18101707|Count[2]                                                            ; pin_out          ;
; |problem5_18101707|Count[3]                                                            ; |problem5_18101707|Count[3]                                                            ; pin_out          ;
; |problem5_18101707|Equal0~33                                                           ; |problem5_18101707|Equal0~33                                                           ; out0             ;
; |problem5_18101707|Equal1~33                                                           ; |problem5_18101707|Equal1~33                                                           ; out0             ;
; |problem5_18101707|lpm_add_sub:Add1|result_node[1]                                     ; |problem5_18101707|lpm_add_sub:Add1|result_node[1]                                     ; out0             ;
; |problem5_18101707|lpm_add_sub:Add1|result_node[2]                                     ; |problem5_18101707|lpm_add_sub:Add1|result_node[2]                                     ; out0             ;
; |problem5_18101707|lpm_add_sub:Add1|result_node[3]                                     ; |problem5_18101707|lpm_add_sub:Add1|result_node[3]                                     ; out0             ;
; |problem5_18101707|lpm_add_sub:Add1|result_node[4]                                     ; |problem5_18101707|lpm_add_sub:Add1|result_node[4]                                     ; out0             ;
; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|unreg_res_node[4]~1                  ; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|unreg_res_node[4]~1                  ; out0             ;
; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|unreg_res_node[3]~2                  ; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|unreg_res_node[3]~2                  ; out0             ;
; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|unreg_res_node[2]~3                  ; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|unreg_res_node[2]~3                  ; out0             ;
; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|unreg_res_node[1]~4                  ; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|unreg_res_node[1]~4                  ; out0             ;
; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|unreg_res_node[4]                    ; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|unreg_res_node[4]                    ; out0             ;
; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|unreg_res_node[3]                    ; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|unreg_res_node[3]                    ; out0             ;
; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|unreg_res_node[2]                    ; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|unreg_res_node[2]                    ; out0             ;
; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|unreg_res_node[1]                    ; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|unreg_res_node[1]                    ; out0             ;
; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|_~4                                  ; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|_~4                                  ; out0             ;
; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|_~5                                  ; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|_~5                                  ; out0             ;
; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|_~6                                  ; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|_~6                                  ; out0             ;
; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|_~11                                 ; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|_~11                                 ; out0             ;
; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|_~12                                 ; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|_~12                                 ; out0             ;
; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|_~13                                 ; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|_~13                                 ; out0             ;
; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|_~14                                 ; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|_~14                                 ; out0             ;
; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|_~15                                 ; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|_~15                                 ; out0             ;
; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|_~16                                 ; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|_~16                                 ; out0             ;
; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|_~17                                 ; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|_~17                                 ; out0             ;
; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|_~18                                 ; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|_~18                                 ; out0             ;
; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|_~19                                 ; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|_~19                                 ; out0             ;
; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4] ; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4] ; sout             ;
; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] ; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cout[3]      ; cout             ;
; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] ; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] ; sout             ;
; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cout[2]      ; cout             ;
; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; sout             ;
; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cout[1]      ; cout             ;
; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; sout             ;
; |problem5_18101707|lpm_add_sub:Add0|result_node[0]                                     ; |problem5_18101707|lpm_add_sub:Add0|result_node[0]                                     ; out0             ;
; |problem5_18101707|lpm_add_sub:Add0|result_node[1]                                     ; |problem5_18101707|lpm_add_sub:Add0|result_node[1]                                     ; out0             ;
; |problem5_18101707|lpm_add_sub:Add0|result_node[2]                                     ; |problem5_18101707|lpm_add_sub:Add0|result_node[2]                                     ; out0             ;
; |problem5_18101707|lpm_add_sub:Add0|result_node[3]                                     ; |problem5_18101707|lpm_add_sub:Add0|result_node[3]                                     ; out0             ;
; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                  ; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                  ; out0             ;
; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]                    ; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]                    ; out0             ;
; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|_~0                                  ; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|_~0                                  ; out0             ;
; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|_~3                                  ; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|_~3                                  ; out0             ;
; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]~1                  ; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]~1                  ; out0             ;
; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~2                  ; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~2                  ; out0             ;
; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~3                  ; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~3                  ; out0             ;
; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]                    ; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]                    ; out0             ;
; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                    ; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                    ; out0             ;
; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                    ; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                    ; out0             ;
; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|_~7                                  ; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|_~7                                  ; out0             ;
; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|_~8                                  ; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|_~8                                  ; out0             ;
; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|_~9                                  ; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|_~9                                  ; out0             ;
; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|_~10                                 ; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|_~10                                 ; out0             ;
; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|_~11                                 ; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|_~11                                 ; out0             ;
; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|_~12                                 ; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|_~12                                 ; out0             ;
; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|_~13                                 ; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|_~13                                 ; out0             ;
; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|_~14                                 ; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|_~14                                 ; out0             ;
; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|_~15                                 ; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|_~15                                 ; out0             ;
; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] ; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] ; sout             ;
; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[2]      ; cout             ;
; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; sout             ;
; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[1]      ; cout             ;
; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; sout             ;
; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[0]      ; cout             ;
; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; sout             ;
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+
; Node Name                                                                              ; Output Port Name                                                                  ; Output Port Type ;
+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+
; |problem5_18101707|UpOrDown                                                            ; |problem5_18101707|UpOrDown                                                       ; out              ;
; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|datab_node[0]~0                      ; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|datab_node[0]~0                 ; out0             ;
; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|datab_node[0]                        ; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|datab_node[0]                   ; out0             ;
; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|unreg_res_node[0]~0                  ; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|unreg_res_node[0]~0             ; out0             ;
; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|unreg_res_node[0]                    ; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|unreg_res_node[0]               ; out0             ;
; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|_~0                                  ; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|_~0                             ; out0             ;
; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|_~1                                  ; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|_~1                             ; out0             ;
; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|_~2                                  ; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|_~2                             ; out0             ;
; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|_~3                                  ; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|_~3                             ; out0             ;
; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|datab_node[4]~1                      ; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|datab_node[4]~1                 ; out0             ;
; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|datab_node[4]                        ; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|datab_node[4]                   ; out0             ;
; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|datab_node[3]                        ; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|datab_node[3]                   ; out0             ;
; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|datab_node[2]                        ; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|datab_node[2]                   ; out0             ;
; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|datab_node[1]                        ; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|datab_node[1]                   ; out0             ;
; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|_~7                                  ; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|_~7                             ; out0             ;
; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|_~8                                  ; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|_~8                             ; out0             ;
; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|_~9                                  ; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|_~9                             ; out0             ;
; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|_~10                                 ; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|_~10                            ; out0             ;
; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cout[0] ; cout             ;
; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                      ; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                 ; out0             ;
; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|datab_node[0]                        ; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|datab_node[0]                   ; out0             ;
; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|_~1                                  ; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|_~1                             ; out0             ;
; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|_~2                                  ; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|_~2                             ; out0             ;
; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|datab_node[3]~1                      ; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|datab_node[3]~1                 ; out0             ;
; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|datab_node[3]                        ; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|datab_node[3]                   ; out0             ;
; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|datab_node[2]                        ; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|datab_node[2]                   ; out0             ;
; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|datab_node[1]                        ; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|datab_node[1]                   ; out0             ;
; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|_~4                                  ; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|_~4                             ; out0             ;
; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|_~5                                  ; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|_~5                             ; out0             ;
; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|_~6                                  ; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|_~6                             ; out0             ;
+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+
; Node Name                                                                              ; Output Port Name                                                                  ; Output Port Type ;
+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+
; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|datab_node[0]~0                      ; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|datab_node[0]~0                 ; out0             ;
; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|datab_node[0]                        ; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|datab_node[0]                   ; out0             ;
; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|unreg_res_node[0]~0                  ; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|unreg_res_node[0]~0             ; out0             ;
; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|unreg_res_node[0]                    ; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|unreg_res_node[0]               ; out0             ;
; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|_~0                                  ; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|_~0                             ; out0             ;
; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|_~1                                  ; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|_~1                             ; out0             ;
; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|_~2                                  ; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|_~2                             ; out0             ;
; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|_~3                                  ; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|_~3                             ; out0             ;
; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|datab_node[4]~1                      ; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|datab_node[4]~1                 ; out0             ;
; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|datab_node[4]                        ; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|datab_node[4]                   ; out0             ;
; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|datab_node[3]                        ; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|datab_node[3]                   ; out0             ;
; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|datab_node[2]                        ; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|datab_node[2]                   ; out0             ;
; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|datab_node[1]                        ; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|datab_node[1]                   ; out0             ;
; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|_~7                                  ; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|_~7                             ; out0             ;
; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|_~8                                  ; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|_~8                             ; out0             ;
; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|_~9                                  ; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|_~9                             ; out0             ;
; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|_~10                                 ; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|_~10                            ; out0             ;
; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; |problem5_18101707|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cout[0] ; cout             ;
; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                      ; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                 ; out0             ;
; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|datab_node[0]                        ; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|datab_node[0]                   ; out0             ;
; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|_~1                                  ; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|_~1                             ; out0             ;
; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|_~2                                  ; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|_~2                             ; out0             ;
; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|datab_node[3]~1                      ; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|datab_node[3]~1                 ; out0             ;
; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|datab_node[3]                        ; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|datab_node[3]                   ; out0             ;
; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|datab_node[2]                        ; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|datab_node[2]                   ; out0             ;
; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|datab_node[1]                        ; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|datab_node[1]                   ; out0             ;
; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|_~4                                  ; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|_~4                             ; out0             ;
; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|_~5                                  ; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|_~5                             ; out0             ;
; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|_~6                                  ; |problem5_18101707|lpm_add_sub:Add0|addcore:adder|_~6                             ; out0             ;
+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Tue Mar 23 11:33:33 2021
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off problem5_18101707 -c problem5_18101707
Info: Using vector source file "D:/COURSE/CSE460 LAB FILES/LAB 2/problem5_18101707/problem5_18101707.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      73.91 %
Info: Number of transitions in simulation is 13041
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 164 megabytes
    Info: Processing ended: Tue Mar 23 11:33:33 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


