Simulator report for mic1
Sun Dec 08 23:58:13 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|ALTSYNCRAM
  6. Coverage Summary
  7. Complete 1/0-Value Coverage
  8. Missing 1-Value Coverage
  9. Missing 0-Value Coverage
 10. Simulator INI Usage
 11. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 1177 nodes   ;
; Simulation Coverage         ;      47.64 % ;
; Total Number of Transitions ; 4071         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
; Device                      ; EP2C35F672C6 ;
+-----------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+---------------+
; Option                                                                                     ; Setting                                                                                    ; Default Value ;
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+---------------+
; Simulation mode                                                                            ; Timing                                                                                     ; Timing        ;
; Start time                                                                                 ; 0 ns                                                                                       ; 0 ns          ;
; Simulation results format                                                                  ; VWF                                                                                        ;               ;
; Vector input source                                                                        ; C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU VALIDATION/CPU_bipush.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                                                                         ; On            ;
; Check outputs                                                                              ; Off                                                                                        ; Off           ;
; Report simulation coverage                                                                 ; On                                                                                         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                                                                         ; On            ;
; Display missing 1-value coverage report                                                    ; On                                                                                         ; On            ;
; Display missing 0-value coverage report                                                    ; On                                                                                         ; On            ;
; Detect setup and hold time violations                                                      ; Off                                                                                        ; Off           ;
; Detect glitches                                                                            ; Off                                                                                        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                                                                        ; Off           ;
; Generate Signal Activity File                                                              ; Off                                                                                        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                                                                        ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                                                                        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                                                                         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                                                                                 ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                                                                        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                                                                        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                                                                       ; Auto          ;
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+-----------------------------------------------------------------------------------------------------------------------+
; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|ALTSYNCRAM ;
+-----------------------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      47.64 % ;
; Total nodes checked                                 ; 1177         ;
; Total output ports checked                          ; 1209         ;
; Total output ports with complete 1/0-value coverage ; 576          ;
; Total output ports with no 1/0-value coverage       ; 597          ;
; Total output ports with no 1-value coverage         ; 606          ;
; Total output ports with no 0-value coverage         ; 624          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                               ; Output Port Name                                                                                                    ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------+
; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|ram_block1a0 ; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|q_a[0]   ; portadataout0    ;
; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|ram_block1a0 ; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|q_a[1]   ; portadataout1    ;
; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|ram_block1a0 ; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|q_a[18]  ; portadataout4    ;
; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|ram_block1a0 ; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|q_a[20]  ; portadataout6    ;
; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|ram_block1a2 ; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|q_a[2]   ; portadataout0    ;
; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|ram_block1a2 ; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|q_a[16]  ; portadataout1    ;
; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|ram_block1a2 ; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|q_a[21]  ; portadataout2    ;
; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|ram_block1a2 ; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|q_a[32]  ; portadataout5    ;
; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|ram_block1a7 ; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|q_a[7]   ; portadataout0    ;
; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|ram_block1a7 ; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|q_a[8]   ; portadataout1    ;
; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|ram_block1a7 ; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|q_a[9]   ; portadataout2    ;
; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|ram_block1a7 ; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|q_a[10]  ; portadataout3    ;
; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|ram_block1a7 ; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|q_a[13]  ; portadataout6    ;
; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|ram_block1a4 ; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|q_a[4]   ; portadataout0    ;
; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|ram_block1a4 ; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|q_a[6]   ; portadataout2    ;
; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|ram_block1a4 ; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|q_a[26]  ; portadataout5    ;
; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|ram_block1a4 ; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|q_a[27]  ; portadataout6    ;
; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|ram_block1a4 ; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|q_a[28]  ; portadataout7    ;
; |CPU|CONTROL_UNIT:inst1|inst3                                                                                           ; |CPU|CONTROL_UNIT:inst1|inst3                                                                                       ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|inst12                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|inst12                                                                  ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|inst10~0                                                                    ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|inst10~0                                                                ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[24]~0                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[24]~0                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|inst15                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|inst15                                                                  ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|inst10                                                                       ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|inst10                                                                   ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[24]~1                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[24]~1                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|inst10                                                                       ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|inst10                                                                   ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[24]~2                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[24]~2                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[24]~4                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[24]~4                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[24]~5                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[24]~5                                         ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst8|inst43~0                               ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst8|inst43~0                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst8|inst14~0                               ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst8|inst14~0                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst2|decoder2to4:inst2|inst~0               ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst2|decoder2to4:inst2|inst~0           ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[26]~7                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[26]~7                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[26]~8                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[26]~8                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[26]~10                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[26]~10                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[26]~11                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[26]~11                                        ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst6|inst43~0                               ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst6|inst43~0                           ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[27]~12                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[27]~12                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[27]~13                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[27]~13                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[27]~15                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[27]~15                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[27]~16                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[27]~16                                        ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst5|inst43~0                               ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst5|inst43~0                           ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[28]~17                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[28]~17                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[28]~18                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[28]~18                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[28]~20                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[28]~20                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[28]~21                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[28]~21                                        ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst4|inst43~0                               ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst4|inst43~0                           ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[29]~22                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[29]~22                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[29]~23                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[29]~23                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[30]~27                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[30]~27                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[30]~28                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[30]~28                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[30]~30                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[30]~30                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[30]~31                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[30]~31                                        ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst2|inst43~0                               ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst2|inst43~0                           ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[31]~32                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[31]~32                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[31]~33                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[31]~33                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[31]~35                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[31]~35                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[31]~36                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[31]~36                                        ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst|inst43~0                                ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst|inst43~0                            ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[17]~37                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[17]~37                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[17]~38                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[17]~38                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[18]~42                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[18]~42                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[18]~43                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[18]~43                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[18]~45                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[18]~45                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[18]~46                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[18]~46                                        ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst6|inst43~0                               ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst6|inst43~0                           ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[19]~47                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[19]~47                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[19]~48                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[19]~48                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[19]~50                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[19]~50                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[19]~51                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[19]~51                                        ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst5|inst43~0                               ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst5|inst43~0                           ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[20]~52                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[20]~52                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[20]~53                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[20]~53                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[20]~55                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[20]~55                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[20]~56                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[20]~56                                        ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst4|inst43~0                               ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst4|inst43~0                           ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[21]~57                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[21]~57                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[21]~58                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[21]~58                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[21]~60                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[21]~60                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[21]~61                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[21]~61                                        ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3|inst43~0                               ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3|inst43~0                           ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[22]~62                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[22]~62                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[22]~63                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[22]~63                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[22]~65                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[22]~65                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[22]~66                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[22]~66                                        ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst2|inst43~0                               ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst2|inst43~0                           ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[23]~67                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[23]~67                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[23]~68                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[23]~68                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[23]~70                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[23]~70                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[23]~71                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[23]~71                                        ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|inst43~0                                ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|inst43~0                            ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[8]~72                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[8]~72                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[8]~73                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[8]~73                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[8]~75                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[8]~75                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[8]~76                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[8]~76                                         ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst8|inst43~0                                ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst8|inst43~0                            ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[9]~77                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[9]~77                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[9]~78                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[9]~78                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[9]~80                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[9]~80                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[9]~81                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[9]~81                                         ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|inst43~0                                ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|inst43~0                            ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[10]~82                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[10]~82                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[10]~83                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[10]~83                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[10]~85                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[10]~85                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[10]~86                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[10]~86                                        ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6|inst43~0                                ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6|inst43~0                            ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[11]~87                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[11]~87                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[11]~88                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[11]~88                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[11]~90                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[11]~90                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[11]~91                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[11]~91                                        ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst5|inst43~0                                ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst5|inst43~0                            ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[12]~92                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[12]~92                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[12]~93                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[12]~93                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[12]~95                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[12]~95                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[12]~96                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[12]~96                                        ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst4|inst43~0                                ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst4|inst43~0                            ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[13]~97                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[13]~97                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[13]~98                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[13]~98                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[13]~100                                           ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[13]~100                                       ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[13]~101                                           ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[13]~101                                       ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst3|inst43~0                                ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst3|inst43~0                            ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[14]~102                                           ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[14]~102                                       ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[14]~103                                           ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[14]~103                                       ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[14]~105                                           ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[14]~105                                       ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[14]~106                                           ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[14]~106                                       ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst2|inst43~0                                ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst2|inst43~0                            ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[15]~107                                           ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[15]~107                                       ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[15]~108                                           ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[15]~108                                       ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[15]~110                                           ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[15]~110                                       ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[15]~111                                           ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[15]~111                                       ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|inst43~0                                 ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|inst43~0                             ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[7]~2                                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[7]~2                                          ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[7]~3                                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[7]~3                                          ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[7]~6                                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[7]~6                                          ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst28                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst28                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[7]~7                                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[7]~7                                          ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst8|inst43~0                               ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst8|inst43~0                           ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[6]~8                                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[6]~8                                          ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[6]~9                                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[6]~9                                          ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[6]~11                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[6]~11                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[6]~12                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[6]~12                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[6]~13                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[6]~13                                         ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst7|inst43~0                               ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst7|inst43~0                           ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[5]~14                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[5]~14                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[5]~15                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[5]~15                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst20                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst20                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[5]~17                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[5]~17                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[5]~18                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[5]~18                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst20                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst20                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[5]~19                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[5]~19                                         ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst6|inst43~0                               ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst6|inst43~0                           ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[4]~20                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[4]~20                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[4]~21                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[4]~21                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst16                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst16                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[4]~23                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[4]~23                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[4]~24                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[4]~24                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst16                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst16                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[4]~25                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[4]~25                                         ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst5|inst43~0                               ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst5|inst43~0                           ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[3]~26                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[3]~26                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[3]~27                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[3]~27                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[3]~29                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[3]~29                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[3]~30                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[3]~30                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[3]~31                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[3]~31                                         ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst4|inst43~0                               ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst4|inst43~0                           ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[2]~32                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[2]~32                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[2]~33                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[2]~33                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst8                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst8                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[2]~35                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[2]~35                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[2]~36                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[2]~36                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst8                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst8                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[2]~37                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[2]~37                                         ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst3|inst43~0                               ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst3|inst43~0                           ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst5                                   ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst5                               ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[1]~38                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[1]~38                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[1]~39                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[1]~39                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[1]~41                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[1]~41                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[1]~42                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[1]~42                                         ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst2|inst43~0                               ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst2|inst43~0                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst2|inst43~1                               ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst2|inst43~1                           ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[0]~112                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[0]~112                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst                                    ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst                                ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[0]~43                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[0]~43                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[0]~44                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[0]~44                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst                                   ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst                               ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[0]~46                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[0]~46                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[0]~47                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[0]~47                                         ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst|FullAdder_1bit:inst|xor3:inst9|1~0      ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst|FullAdder_1bit:inst|xor3:inst9|1~0  ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst|FullAdder_1bit:inst|xor3:inst9|1~1      ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst|FullAdder_1bit:inst|xor3:inst9|1~1  ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst2|FullAdder_1bit:inst|xor3:inst9|1~0     ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst2|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst3|FullAdder_1bit:inst|xor3:inst9|1~0     ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst3|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[16]~113                                           ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[16]~113                                       ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[16]~114                                           ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[16]~114                                       ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[16]~116                                           ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[16]~116                                       ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[16]~117                                           ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[16]~117                                       ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst8|inst43~0                               ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst8|inst43~0                           ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[25]~118                                           ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[25]~118                                       ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[25]~119                                           ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[25]~119                                       ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[25]~121                                           ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[25]~121                                       ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[25]~122                                           ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[25]~122                                       ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst7|inst43~0                               ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst7|inst43~0                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst8|FullAdder_1bit:inst|inst~0             ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst8|FullAdder_1bit:inst|inst~0         ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst8|FullAdder_1bit:inst|inst~1             ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst8|FullAdder_1bit:inst|inst~1         ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[31]~45                                                                        ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[31]~45                                                                    ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst8|inst14~0                               ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst8|inst14~0                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst8|FullAdder_1bit:inst|xor4:inst8|3~0     ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst8|FullAdder_1bit:inst|xor4:inst8|3~0 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst8|inst14~1                               ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst8|inst14~1                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[31]~46                                                                        ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[31]~46                                                                    ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst7|inst14~0                               ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst7|inst14~0                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst7|FullAdder_1bit:inst|xor4:inst8|3~0     ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst7|FullAdder_1bit:inst|xor4:inst8|3~0 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst7|inst14~1                               ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst7|inst14~1                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst7|inst14~0                               ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst7|inst14~0                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst7|inst14~1                               ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst7|inst14~1                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[30]~47                                                                        ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[30]~47                                                                    ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[30]                                                                           ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[30]                                                                       ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst6|FullAdder_1bit:inst|xor4:inst8|3~0     ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst6|FullAdder_1bit:inst|xor4:inst8|3~0 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst6|inst14~1                               ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst6|inst14~1                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst6|inst14~0                               ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst6|inst14~0                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst6|FullAdder_1bit:inst|xor4:inst8|3~0     ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst6|FullAdder_1bit:inst|xor4:inst8|3~0 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst6|inst14~1                               ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst6|inst14~1                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[29]~48                                                                        ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[29]~48                                                                    ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst5|FullAdder_1bit:inst|xor4:inst8|3~0     ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst5|FullAdder_1bit:inst|xor4:inst8|3~0 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst5|inst14~1                               ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst5|inst14~1                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst5|inst14~0                               ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst5|inst14~0                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst5|FullAdder_1bit:inst|xor4:inst8|3~0     ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst5|FullAdder_1bit:inst|xor4:inst8|3~0 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst5|inst14~1                               ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst5|inst14~1                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[28]~49                                                                        ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[28]~49                                                                    ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst4|inst14~0                               ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst4|inst14~0                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst4|FullAdder_1bit:inst|xor4:inst8|3~0     ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst4|FullAdder_1bit:inst|xor4:inst8|3~0 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst4|inst14~1                               ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst4|inst14~1                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst4|inst14~0                               ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst4|inst14~0                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst4|FullAdder_1bit:inst|xor4:inst8|3~0     ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst4|FullAdder_1bit:inst|xor4:inst8|3~0 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst4|inst14~1                               ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst4|inst14~1                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[27]~50                                                                        ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[27]~50                                                                    ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst3|inst14~0                               ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst3|inst14~0                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst3|inst14~1                               ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst3|inst14~1                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3|FullAdder_1bit:inst|xor4:inst8|3~0     ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3|FullAdder_1bit:inst|xor4:inst8|3~0 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3|inst14~1                               ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3|inst14~1                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[26]~51                                                                        ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[26]~51                                                                    ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst2|inst14~0                               ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst2|inst14~0                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst2|FullAdder_1bit:inst|xor4:inst8|3~0     ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst2|FullAdder_1bit:inst|xor4:inst8|3~0 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst2|inst14~1                               ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst2|inst14~1                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst2|inst14~0                               ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst2|inst14~0                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst2|FullAdder_1bit:inst|xor4:inst8|3~0     ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst2|FullAdder_1bit:inst|xor4:inst8|3~0 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst2|inst14~1                               ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst2|inst14~1                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[25]~52                                                                        ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[25]~52                                                                    ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst|inst14~0                                ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst|inst14~0                            ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst|FullAdder_1bit:inst|xor4:inst8|3~0      ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst|FullAdder_1bit:inst|xor4:inst8|3~0  ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst|inst14~1                                ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst|inst14~1                            ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|inst14~0                                ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|inst14~0                            ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|FullAdder_1bit:inst|xor4:inst8|3~0      ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|FullAdder_1bit:inst|xor4:inst8|3~0  ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|inst14~1                                ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|inst14~1                            ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[24]~53                                                                        ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[24]~53                                                                    ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst8|inst14~0                                ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst8|inst14~0                            ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst8|FullAdder_1bit:inst|xor4:inst8|3~0      ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst8|FullAdder_1bit:inst|xor4:inst8|3~0  ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst8|inst14~1                                ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst8|inst14~1                            ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[23]~54                                                                        ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[23]~54                                                                    ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|inst14~0                                ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|inst14~0                            ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|FullAdder_1bit:inst|xor4:inst8|3~0      ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|FullAdder_1bit:inst|xor4:inst8|3~0  ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|inst14~1                                ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|inst14~1                            ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[22]~55                                                                        ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[22]~55                                                                    ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6|inst14~0                                ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6|inst14~0                            ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6|FullAdder_1bit:inst|xor4:inst8|3~0      ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6|FullAdder_1bit:inst|xor4:inst8|3~0  ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6|inst14~1                                ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6|inst14~1                            ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[21]~56                                                                        ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[21]~56                                                                    ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst5|inst14~0                                ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst5|inst14~0                            ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst5|FullAdder_1bit:inst|xor4:inst8|3~0      ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst5|FullAdder_1bit:inst|xor4:inst8|3~0  ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst5|inst14~1                                ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst5|inst14~1                            ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[20]~57                                                                        ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[20]~57                                                                    ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst4|inst14~0                                ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst4|inst14~0                            ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst4|FullAdder_1bit:inst|xor4:inst8|3~0      ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst4|FullAdder_1bit:inst|xor4:inst8|3~0  ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst4|inst14~1                                ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst4|inst14~1                            ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[19]~58                                                                        ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[19]~58                                                                    ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst3|inst14~0                                ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst3|inst14~0                            ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst3|FullAdder_1bit:inst|xor4:inst8|3~0      ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst3|FullAdder_1bit:inst|xor4:inst8|3~0  ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst3|inst14~1                                ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst3|inst14~1                            ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[18]~59                                                                        ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[18]~59                                                                    ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst2|inst14~0                                ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst2|inst14~0                            ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst2|FullAdder_1bit:inst|xor4:inst8|3~0      ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst2|FullAdder_1bit:inst|xor4:inst8|3~0  ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst2|inst14~1                                ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst2|inst14~1                            ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[17]~60                                                                        ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[17]~60                                                                    ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|inst14~0                                 ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|inst14~0                             ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|FullAdder_1bit:inst|xor4:inst8|3~0       ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|FullAdder_1bit:inst|xor4:inst8|3~0   ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|inst14~1                                 ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|inst14~1                             ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[16]~61                                                                        ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[16]~61                                                                    ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst8|inst14~0                               ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst8|inst14~0                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst8|FullAdder_1bit:inst|xor4:inst8|3~0     ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst8|FullAdder_1bit:inst|xor4:inst8|3~0 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst8|inst14~1                               ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst8|inst14~1                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[15]~62                                                                        ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[15]~62                                                                    ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst7|inst14~0                               ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst7|inst14~0                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst7|FullAdder_1bit:inst|xor4:inst8|3~0     ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst7|FullAdder_1bit:inst|xor4:inst8|3~0 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst7|inst14~1                               ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst7|inst14~1                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[14]~63                                                                        ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[14]~63                                                                    ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst6|inst14~0                               ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst6|inst14~0                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst6|FullAdder_1bit:inst|xor4:inst8|3~0     ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst6|FullAdder_1bit:inst|xor4:inst8|3~0 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst6|inst14~1                               ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst6|inst14~1                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[13]~64                                                                        ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[13]~64                                                                    ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst5|inst14~0                               ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst5|inst14~0                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst5|FullAdder_1bit:inst|xor4:inst8|3~0     ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst5|FullAdder_1bit:inst|xor4:inst8|3~0 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst5|inst14~1                               ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst5|inst14~1                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[12]~65                                                                        ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[12]~65                                                                    ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst4|inst14~0                               ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst4|inst14~0                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst4|FullAdder_1bit:inst|xor4:inst8|3~0     ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst4|FullAdder_1bit:inst|xor4:inst8|3~0 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst4|inst14~1                               ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst4|inst14~1                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[11]~66                                                                        ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[11]~66                                                                    ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst3|inst14~0                               ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst3|inst14~0                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst3|FullAdder_1bit:inst|xor4:inst8|3~0     ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst3|FullAdder_1bit:inst|xor4:inst8|3~0 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst3|inst14~1                               ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst3|inst14~1                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[10]~67                                                                        ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[10]~67                                                                    ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst2|inst14~0                               ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst2|inst14~0                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst2|inst14~1                               ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst2|inst14~1                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst2|inst14~2                               ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst2|inst14~2                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[9]~68                                                                         ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[9]~68                                                                     ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst|inst43~0                                ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst|inst43~0                            ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst|FullAdder_1bit:inst|xor4:inst8|3~0      ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst|FullAdder_1bit:inst|xor4:inst8|3~0  ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst|inst14~0                                ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst|inst14~0                            ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst|inst14~1                                ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst|inst14~1                            ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[8]~69                                                                         ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[8]~69                                                                     ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[7]                                                                            ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[7]                                                                        ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[6]                                                                            ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[6]                                                                        ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[5]                                                                            ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[5]                                                                        ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[4]                                                                            ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[4]                                                                        ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[3]                                                                            ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[3]                                                                        ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[2]                                                                            ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[2]                                                                        ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[1]                                                                            ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[1]                                                                        ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[0]                                                                            ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[0]                                                                        ; combout          ;
; |CPU|CONTROL_UNIT:inst1|MPC_GENERATOR:inst|inst4                                                                        ; |CPU|CONTROL_UNIT:inst1|MPC_GENERATOR:inst|inst4                                                                    ; regout           ;
; |CPU|CONTROL_UNIT:inst1|MPC_GENERATOR:inst|inst5                                                                        ; |CPU|CONTROL_UNIT:inst1|MPC_GENERATOR:inst|inst5                                                                    ; regout           ;
; |CPU|CONTROL_UNIT:inst1|MPC_GENERATOR:inst|inst3[5]                                                                     ; |CPU|CONTROL_UNIT:inst1|MPC_GENERATOR:inst|inst3[5]                                                                 ; combout          ;
; |CPU|CONTROL_UNIT:inst1|MPC_GENERATOR:inst|inst3[4]                                                                     ; |CPU|CONTROL_UNIT:inst1|MPC_GENERATOR:inst|inst3[4]                                                                 ; combout          ;
; |CPU|CONTROL_UNIT:inst1|MPC_GENERATOR:inst|inst3[1]                                                                     ; |CPU|CONTROL_UNIT:inst1|MPC_GENERATOR:inst|inst3[1]                                                                 ; combout          ;
; |CPU|CONTROL_UNIT:inst1|MPC_GENERATOR:inst|inst3[0]                                                                     ; |CPU|CONTROL_UNIT:inst1|MPC_GENERATOR:inst|inst3[0]                                                                 ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[24]~0                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[24]~0                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[26]~1                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[26]~1                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[27]~2                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[27]~2                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[28]~3                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[28]~3                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[29]~4                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[29]~4                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[30]~5                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[30]~5                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[31]~6                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[31]~6                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[17]~7                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[17]~7                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[18]~8                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[18]~8                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[19]~9                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[19]~9                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[20]~10                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[20]~10                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[21]~11                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[21]~11                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[22]~12                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[22]~12                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[23]~13                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[23]~13                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[8]~14                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[8]~14                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[9]~15                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[9]~15                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[10]~16                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[10]~16                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[11]~17                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[11]~17                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[12]~18                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[12]~18                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[13]~19                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[13]~19                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[14]~20                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[14]~20                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[15]~21                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[15]~21                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[7]~22                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[7]~22                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[6]~23                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[6]~23                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[5]~24                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[5]~24                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[4]~25                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[4]~25                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[3]~26                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[3]~26                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[2]~27                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[2]~27                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[1]~28                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[1]~28                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[0]~29                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[0]~29                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[16]~30                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[16]~30                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[25]~31                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[25]~31                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[1]~56                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[1]~56                                         ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst10~0                                                                            ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst10~0                                                                        ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst10~1                                                                            ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst10~1                                                                        ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst10~2                                                                            ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst10~2                                                                        ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst10~3                                                                            ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst10~3                                                                        ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst10~4                                                                            ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst10~4                                                                        ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst10~5                                                                            ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst10~5                                                                        ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst10~6                                                                            ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst10~6                                                                        ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst10~7                                                                            ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst10~7                                                                        ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst10~8                                                                            ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst10~8                                                                        ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst10~9                                                                            ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst10~9                                                                        ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst10                                                                              ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst10                                                                          ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|inst14                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|inst14                                                                  ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst12                                                   ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst12                                               ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|inst12                                                    ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|inst12                                                ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst12                                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst12                                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|inst12                                                    ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|inst12                                                ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|inst12                                                   ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|inst12                                               ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|inst12                                                    ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|inst12                                                ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[29]                                                                           ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[29]                                                                       ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[28]                                                                           ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[28]                                                                       ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[27]                                                                           ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[27]                                                                       ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[26]                                                                           ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[26]                                                                       ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[25]                                                                           ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[25]                                                                       ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[24]                                                                           ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[24]                                                                       ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[23]                                                                           ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[23]                                                                       ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[22]                                                                           ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[22]                                                                       ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[21]                                                                           ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[21]                                                                       ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[20]                                                                           ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[20]                                                                       ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[19]                                                                           ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[19]                                                                       ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[18]                                                                           ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[18]                                                                       ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[17]                                                                           ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[17]                                                                       ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[16]                                                                           ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[16]                                                                       ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[15]                                                                           ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[15]                                                                       ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[14]                                                                           ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[14]                                                                       ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[13]                                                                           ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[13]                                                                       ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[12]                                                                           ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[12]                                                                       ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[11]                                                                           ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[11]                                                                       ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[10]                                                                           ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[10]                                                                       ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[9]                                                                            ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[9]                                                                        ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[8]                                                                            ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[8]                                                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[0]~57                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[0]~57                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst28~0                               ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst28~0                           ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst16~0                               ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst16~0                           ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst28~0                               ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst28~0                           ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst28~0                               ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst28~0                           ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst16~0                               ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst16~0                           ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst12                                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst12                                              ; combout          ;
; |CPU|B_BUS[31]                                                                                                          ; |CPU|B_BUS[31]                                                                                                      ; padio            ;
; |CPU|B_BUS[30]                                                                                                          ; |CPU|B_BUS[30]                                                                                                      ; padio            ;
; |CPU|B_BUS[28]                                                                                                          ; |CPU|B_BUS[28]                                                                                                      ; padio            ;
; |CPU|B_BUS[27]                                                                                                          ; |CPU|B_BUS[27]                                                                                                      ; padio            ;
; |CPU|B_BUS[26]                                                                                                          ; |CPU|B_BUS[26]                                                                                                      ; padio            ;
; |CPU|B_BUS[25]                                                                                                          ; |CPU|B_BUS[25]                                                                                                      ; padio            ;
; |CPU|B_BUS[24]                                                                                                          ; |CPU|B_BUS[24]                                                                                                      ; padio            ;
; |CPU|B_BUS[23]                                                                                                          ; |CPU|B_BUS[23]                                                                                                      ; padio            ;
; |CPU|B_BUS[22]                                                                                                          ; |CPU|B_BUS[22]                                                                                                      ; padio            ;
; |CPU|B_BUS[21]                                                                                                          ; |CPU|B_BUS[21]                                                                                                      ; padio            ;
; |CPU|B_BUS[20]                                                                                                          ; |CPU|B_BUS[20]                                                                                                      ; padio            ;
; |CPU|B_BUS[19]                                                                                                          ; |CPU|B_BUS[19]                                                                                                      ; padio            ;
; |CPU|B_BUS[18]                                                                                                          ; |CPU|B_BUS[18]                                                                                                      ; padio            ;
; |CPU|B_BUS[16]                                                                                                          ; |CPU|B_BUS[16]                                                                                                      ; padio            ;
; |CPU|B_BUS[15]                                                                                                          ; |CPU|B_BUS[15]                                                                                                      ; padio            ;
; |CPU|B_BUS[14]                                                                                                          ; |CPU|B_BUS[14]                                                                                                      ; padio            ;
; |CPU|B_BUS[13]                                                                                                          ; |CPU|B_BUS[13]                                                                                                      ; padio            ;
; |CPU|B_BUS[12]                                                                                                          ; |CPU|B_BUS[12]                                                                                                      ; padio            ;
; |CPU|B_BUS[11]                                                                                                          ; |CPU|B_BUS[11]                                                                                                      ; padio            ;
; |CPU|B_BUS[10]                                                                                                          ; |CPU|B_BUS[10]                                                                                                      ; padio            ;
; |CPU|B_BUS[9]                                                                                                           ; |CPU|B_BUS[9]                                                                                                       ; padio            ;
; |CPU|B_BUS[8]                                                                                                           ; |CPU|B_BUS[8]                                                                                                       ; padio            ;
; |CPU|B_BUS[7]                                                                                                           ; |CPU|B_BUS[7]                                                                                                       ; padio            ;
; |CPU|B_BUS[6]                                                                                                           ; |CPU|B_BUS[6]                                                                                                       ; padio            ;
; |CPU|B_BUS[5]                                                                                                           ; |CPU|B_BUS[5]                                                                                                       ; padio            ;
; |CPU|B_BUS[4]                                                                                                           ; |CPU|B_BUS[4]                                                                                                       ; padio            ;
; |CPU|B_BUS[3]                                                                                                           ; |CPU|B_BUS[3]                                                                                                       ; padio            ;
; |CPU|B_BUS[2]                                                                                                           ; |CPU|B_BUS[2]                                                                                                       ; padio            ;
; |CPU|B_BUS[1]                                                                                                           ; |CPU|B_BUS[1]                                                                                                       ; padio            ;
; |CPU|B_BUS[0]                                                                                                           ; |CPU|B_BUS[0]                                                                                                       ; padio            ;
; |CPU|write_enable                                                                                                       ; |CPU|write_enable                                                                                                   ; padio            ;
; |CPU|A_BUS[31]                                                                                                          ; |CPU|A_BUS[31]                                                                                                      ; padio            ;
; |CPU|A_BUS[30]                                                                                                          ; |CPU|A_BUS[30]                                                                                                      ; padio            ;
; |CPU|A_BUS[29]                                                                                                          ; |CPU|A_BUS[29]                                                                                                      ; padio            ;
; |CPU|A_BUS[28]                                                                                                          ; |CPU|A_BUS[28]                                                                                                      ; padio            ;
; |CPU|A_BUS[27]                                                                                                          ; |CPU|A_BUS[27]                                                                                                      ; padio            ;
; |CPU|A_BUS[26]                                                                                                          ; |CPU|A_BUS[26]                                                                                                      ; padio            ;
; |CPU|A_BUS[25]                                                                                                          ; |CPU|A_BUS[25]                                                                                                      ; padio            ;
; |CPU|A_BUS[24]                                                                                                          ; |CPU|A_BUS[24]                                                                                                      ; padio            ;
; |CPU|A_BUS[23]                                                                                                          ; |CPU|A_BUS[23]                                                                                                      ; padio            ;
; |CPU|A_BUS[22]                                                                                                          ; |CPU|A_BUS[22]                                                                                                      ; padio            ;
; |CPU|A_BUS[21]                                                                                                          ; |CPU|A_BUS[21]                                                                                                      ; padio            ;
; |CPU|A_BUS[20]                                                                                                          ; |CPU|A_BUS[20]                                                                                                      ; padio            ;
; |CPU|A_BUS[19]                                                                                                          ; |CPU|A_BUS[19]                                                                                                      ; padio            ;
; |CPU|A_BUS[18]                                                                                                          ; |CPU|A_BUS[18]                                                                                                      ; padio            ;
; |CPU|A_BUS[17]                                                                                                          ; |CPU|A_BUS[17]                                                                                                      ; padio            ;
; |CPU|A_BUS[16]                                                                                                          ; |CPU|A_BUS[16]                                                                                                      ; padio            ;
; |CPU|A_BUS[15]                                                                                                          ; |CPU|A_BUS[15]                                                                                                      ; padio            ;
; |CPU|A_BUS[14]                                                                                                          ; |CPU|A_BUS[14]                                                                                                      ; padio            ;
; |CPU|A_BUS[13]                                                                                                          ; |CPU|A_BUS[13]                                                                                                      ; padio            ;
; |CPU|A_BUS[12]                                                                                                          ; |CPU|A_BUS[12]                                                                                                      ; padio            ;
; |CPU|A_BUS[11]                                                                                                          ; |CPU|A_BUS[11]                                                                                                      ; padio            ;
; |CPU|A_BUS[10]                                                                                                          ; |CPU|A_BUS[10]                                                                                                      ; padio            ;
; |CPU|A_BUS[9]                                                                                                           ; |CPU|A_BUS[9]                                                                                                       ; padio            ;
; |CPU|A_BUS[8]                                                                                                           ; |CPU|A_BUS[8]                                                                                                       ; padio            ;
; |CPU|A_BUS[7]                                                                                                           ; |CPU|A_BUS[7]                                                                                                       ; padio            ;
; |CPU|A_BUS[6]                                                                                                           ; |CPU|A_BUS[6]                                                                                                       ; padio            ;
; |CPU|A_BUS[5]                                                                                                           ; |CPU|A_BUS[5]                                                                                                       ; padio            ;
; |CPU|A_BUS[4]                                                                                                           ; |CPU|A_BUS[4]                                                                                                       ; padio            ;
; |CPU|A_BUS[3]                                                                                                           ; |CPU|A_BUS[3]                                                                                                       ; padio            ;
; |CPU|A_BUS[2]                                                                                                           ; |CPU|A_BUS[2]                                                                                                       ; padio            ;
; |CPU|A_BUS[1]                                                                                                           ; |CPU|A_BUS[1]                                                                                                       ; padio            ;
; |CPU|A_BUS[0]                                                                                                           ; |CPU|A_BUS[0]                                                                                                       ; padio            ;
; |CPU|MIR_PROG[32]                                                                                                       ; |CPU|MIR_PROG[32]                                                                                                   ; padio            ;
; |CPU|MIR_PROG[28]                                                                                                       ; |CPU|MIR_PROG[28]                                                                                                   ; padio            ;
; |CPU|MIR_PROG[27]                                                                                                       ; |CPU|MIR_PROG[27]                                                                                                   ; padio            ;
; |CPU|MIR_PROG[26]                                                                                                       ; |CPU|MIR_PROG[26]                                                                                                   ; padio            ;
; |CPU|MIR_PROG[21]                                                                                                       ; |CPU|MIR_PROG[21]                                                                                                   ; padio            ;
; |CPU|MIR_PROG[20]                                                                                                       ; |CPU|MIR_PROG[20]                                                                                                   ; padio            ;
; |CPU|MIR_PROG[18]                                                                                                       ; |CPU|MIR_PROG[18]                                                                                                   ; padio            ;
; |CPU|MIR_PROG[16]                                                                                                       ; |CPU|MIR_PROG[16]                                                                                                   ; padio            ;
; |CPU|MIR_PROG[13]                                                                                                       ; |CPU|MIR_PROG[13]                                                                                                   ; padio            ;
; |CPU|MIR_PROG[10]                                                                                                       ; |CPU|MIR_PROG[10]                                                                                                   ; padio            ;
; |CPU|MIR_PROG[9]                                                                                                        ; |CPU|MIR_PROG[9]                                                                                                    ; padio            ;
; |CPU|MIR_PROG[8]                                                                                                        ; |CPU|MIR_PROG[8]                                                                                                    ; padio            ;
; |CPU|MIR_PROG[7]                                                                                                        ; |CPU|MIR_PROG[7]                                                                                                    ; padio            ;
; |CPU|MIR_PROG[6]                                                                                                        ; |CPU|MIR_PROG[6]                                                                                                    ; padio            ;
; |CPU|MIR_PROG[4]                                                                                                        ; |CPU|MIR_PROG[4]                                                                                                    ; padio            ;
; |CPU|MIR_PROG[2]                                                                                                        ; |CPU|MIR_PROG[2]                                                                                                    ; padio            ;
; |CPU|MIR_PROG[1]                                                                                                        ; |CPU|MIR_PROG[1]                                                                                                    ; padio            ;
; |CPU|MIR_PROG[0]                                                                                                        ; |CPU|MIR_PROG[0]                                                                                                    ; padio            ;
; |CPU|MPC_PROG[5]                                                                                                        ; |CPU|MPC_PROG[5]                                                                                                    ; padio            ;
; |CPU|MPC_PROG[4]                                                                                                        ; |CPU|MPC_PROG[4]                                                                                                    ; padio            ;
; |CPU|MPC_PROG[1]                                                                                                        ; |CPU|MPC_PROG[1]                                                                                                    ; padio            ;
; |CPU|MPC_PROG[0]                                                                                                        ; |CPU|MPC_PROG[0]                                                                                                    ; padio            ;
; |CPU|OUT_MBR[7]                                                                                                         ; |CPU|OUT_MBR[7]                                                                                                     ; padio            ;
; |CPU|OUT_MBR[5]                                                                                                         ; |CPU|OUT_MBR[5]                                                                                                     ; padio            ;
; |CPU|OUT_MBR[4]                                                                                                         ; |CPU|OUT_MBR[4]                                                                                                     ; padio            ;
; |CPU|OUT_MBR[2]                                                                                                         ; |CPU|OUT_MBR[2]                                                                                                     ; padio            ;
; |CPU|OUT_MBR[0]                                                                                                         ; |CPU|OUT_MBR[0]                                                                                                     ; padio            ;
; |CPU|PC_PROG[1]                                                                                                         ; |CPU|PC_PROG[1]                                                                                                     ; padio            ;
; |CPU|PC_PROG[0]                                                                                                         ; |CPU|PC_PROG[0]                                                                                                     ; padio            ;
; |CPU|CLOCK                                                                                                              ; |CPU|CLOCK~corein                                                                                                   ; combout          ;
; |CPU|PROG_MEM_IN[7]                                                                                                     ; |CPU|PROG_MEM_IN[7]~corein                                                                                          ; combout          ;
; |CPU|PROG_MEM_IN[5]                                                                                                     ; |CPU|PROG_MEM_IN[5]~corein                                                                                          ; combout          ;
; |CPU|PROG_MEM_IN[2]                                                                                                     ; |CPU|PROG_MEM_IN[2]~corein                                                                                          ; combout          ;
; |CPU|PROG_MEM_IN[0]                                                                                                     ; |CPU|PROG_MEM_IN[0]~corein                                                                                          ; combout          ;
; |CPU|CLOCK~clkctrl                                                                                                      ; |CPU|CLOCK~clkctrl                                                                                                  ; outclk           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|inst12~clkctrl                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|inst12~clkctrl                                        ; outclk           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|inst12~clkctrl                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|inst12~clkctrl                                        ; outclk           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst12~clkctrl                                          ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst12~clkctrl                                      ; outclk           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|inst12~clkctrl                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|inst12~clkctrl                                        ; outclk           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst12~clkctrl                                          ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst12~clkctrl                                      ; outclk           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst12~clkctrl                                           ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst12~clkctrl                                       ; outclk           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|inst12~clkctrl                                           ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|inst12~clkctrl                                       ; outclk           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|inst14~feeder                                                               ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|inst14~feeder                                                           ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst~feeder                           ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst~feeder                       ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst5~feeder                           ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst5~feeder                       ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst28~feeder                           ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst28~feeder                       ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst28~feeder                           ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst28~feeder                       ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst28~feeder                          ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst28~feeder                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst20~feeder                           ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst20~feeder                       ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst20~feeder                           ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst20~feeder                       ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst20~feeder                           ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst20~feeder                       ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst16~feeder                           ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst16~feeder                       ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst12~feeder                           ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst12~feeder                       ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst12~feeder                           ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst12~feeder                       ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst8~feeder                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst8~feeder                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst5~feeder                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst5~feeder                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst5~feeder                           ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst5~feeder                       ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst~feeder                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst~feeder                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst~feeder                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst~feeder                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst~feeder                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst~feeder                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst8~feeder                           ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst8~feeder                       ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst8~feeder                          ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst8~feeder                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst12~feeder                          ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst12~feeder                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst16~feeder                          ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst16~feeder                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst16~feeder                          ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst16~feeder                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst20~feeder                          ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst20~feeder                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst24~feeder                          ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst24~feeder                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst24~feeder                          ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst24~feeder                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst28~feeder                          ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst28~feeder                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst28~feeder                         ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst28~feeder                     ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst~feeder                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst~feeder                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst5~feeder                           ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst5~feeder                       ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst5~feeder                           ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst5~feeder                       ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst8~feeder                           ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst8~feeder                       ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst12~feeder                          ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst12~feeder                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst12~feeder                          ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst12~feeder                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst12~feeder                          ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst12~feeder                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst20~feeder                         ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst20~feeder                     ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst20~feeder                          ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst20~feeder                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst20~feeder                         ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst20~feeder                     ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst24~feeder                          ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst24~feeder                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst24~feeder                         ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst24~feeder                     ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst28~feeder                          ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst28~feeder                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst28~feeder                          ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst28~feeder                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst~feeder                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst~feeder                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst~feeder                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst~feeder                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst5~feeder                           ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst5~feeder                       ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst8~feeder                           ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst8~feeder                       ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst12~feeder                          ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst12~feeder                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst16~feeder                          ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst16~feeder                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst16~feeder                          ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst16~feeder                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst24~feeder                          ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst24~feeder                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst28~feeder                          ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst28~feeder                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst16~feeder                          ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst16~feeder                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst28~feeder                         ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst28~feeder                     ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst3|inst28~feeder                         ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst3|inst28~feeder                     ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst20~feeder                          ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst20~feeder                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst8~feeder                           ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst8~feeder                       ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst~feeder                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst~feeder                        ; combout          ;
+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                               ; Output Port Name                                                                                                    ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------+
; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|ram_block1a0 ; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|q_a[3]   ; portadataout2    ;
; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|ram_block1a0 ; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|q_a[17]  ; portadataout3    ;
; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|ram_block1a0 ; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|q_a[19]  ; portadataout5    ;
; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|ram_block1a0 ; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|q_a[22]  ; portadataout7    ;
; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|ram_block1a0 ; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|q_a[23]  ; portadataout8    ;
; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|ram_block1a2 ; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|q_a[30]  ; portadataout3    ;
; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|ram_block1a2 ; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|q_a[31]  ; portadataout4    ;
; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|ram_block1a2 ; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|q_a[33]  ; portadataout6    ;
; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|ram_block1a2 ; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|q_a[34]  ; portadataout7    ;
; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|ram_block1a2 ; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|q_a[35]  ; portadataout8    ;
; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|ram_block1a7 ; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|q_a[11]  ; portadataout4    ;
; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|ram_block1a7 ; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|q_a[12]  ; portadataout5    ;
; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|ram_block1a7 ; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|q_a[14]  ; portadataout7    ;
; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|ram_block1a7 ; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|q_a[15]  ; portadataout8    ;
; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|ram_block1a4 ; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|q_a[5]   ; portadataout1    ;
; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|ram_block1a4 ; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|q_a[24]  ; portadataout3    ;
; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|ram_block1a4 ; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|q_a[25]  ; portadataout4    ;
; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|ram_block1a4 ; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|q_a[29]  ; portadataout8    ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[31]~44                                                                        ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[31]~44                                                                    ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                             ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst8|inst8                                  ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst8|inst8                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst28                               ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst28                           ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst28                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst28                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|inst5                                                                        ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|inst5                                                                    ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|inst6                                                                       ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|inst6                                                                   ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|inst6                                                                       ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|inst6                                                                   ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[24]~3                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[24]~3                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|inst8                                                                       ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|inst8                                                                   ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[24]~6                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[24]~6                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                             ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst7|inst8                                  ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst7|inst8                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                             ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst6|inst8                                  ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst6|inst8                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst20                               ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst20                           ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst20                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst20                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[26]~9                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[26]~9                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                             ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst5|inst8                                  ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst5|inst8                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16                               ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16                           ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[27]~14                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[27]~14                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                             ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst4|inst8                                  ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst4|inst8                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst12                               ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst12                           ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst12                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst12                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[28]~19                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[28]~19                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                              ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst3|inst8                                  ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst3|inst8                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst8                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst8                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst8                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst8                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[29]~24                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[29]~24                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[29]~25                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[29]~25                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[29]~26                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[29]~26                                        ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst3|inst43~0                               ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst3|inst43~0                           ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                              ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst2|inst8                                  ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst2|inst8                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst5                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst5                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst5                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst5                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[30]~29                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[30]~29                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst                                   ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst                               ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst|inst8                                   ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst|inst8                               ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst                                   ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst                               ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[31]~34                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[31]~34                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                             ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst7|inst8                                  ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst7|inst8                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst24                               ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst24                           ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst24                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst24                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[17]~39                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[17]~39                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[17]~40                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[17]~40                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[17]~41                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[17]~41                                        ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst7|inst43~0                               ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst7|inst43~0                           ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                             ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst6|inst8                                  ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst6|inst8                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst20                               ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst20                           ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst20                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst20                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[18]~44                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[18]~44                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                             ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst5|inst8                                  ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst5|inst8                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst16                               ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst16                           ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst16                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst16                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[19]~49                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[19]~49                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                             ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst4|inst8                                  ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst4|inst8                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12                               ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12                           ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[20]~54                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[20]~54                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                              ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3|inst8                                  ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3|inst8                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst8                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst8                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst8                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst8                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[21]~59                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[21]~59                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                              ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst2|inst8                                  ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst2|inst8                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst5                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst5                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst5                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst5                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[22]~64                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[22]~64                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst                                   ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst                               ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|inst8                                   ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|inst8                               ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst                                   ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst                               ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst                                   ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst                               ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[23]~69                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[23]~69                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                             ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst8|inst8                                   ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst8|inst8                               ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst28                               ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst28                           ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst28                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst28                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[8]~74                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[8]~74                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                             ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|inst8                                   ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|inst8                               ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24                               ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24                           ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[9]~79                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[9]~79                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                             ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6|inst8                                   ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6|inst8                               ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20                               ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20                           ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[10]~84                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[10]~84                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                             ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst5|inst8                                   ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst5|inst8                               ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16                               ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16                           ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[11]~89                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[11]~89                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                             ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst4|inst8                                   ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst4|inst8                               ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst12                               ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst12                           ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst12                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst12                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[12]~94                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[12]~94                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                              ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst3|inst8                                   ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst3|inst8                               ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst8                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst8                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst8                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst8                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[13]~99                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[13]~99                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                              ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst2|inst8                                   ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst2|inst8                               ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst5                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst5                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst5                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst5                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[14]~104                                           ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[14]~104                                       ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst                                   ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst                               ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|inst8                                    ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|inst8                                ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst                                   ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst                               ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst                                   ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst                               ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[15]~109                                           ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[15]~109                                       ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst28                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst28                              ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst8|inst8                                  ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst8|inst8                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst28                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst28                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst28                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst28                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst28                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst28                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst28                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst28                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[7]~4                                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[7]~4                                          ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst28                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst28                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[7]~5                                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[7]~5                                          ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst24                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst24                              ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst7|inst8                                  ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst7|inst8                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst24                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst24                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst24                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst24                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst24                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst24                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst24                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst24                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst24                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst24                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst24                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst24                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[6]~10                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[6]~10                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst24                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst24                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst24                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst24                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst24                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst24                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst20                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst20                              ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst6|inst8                                  ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst6|inst8                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst20                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst20                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst20                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst20                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst20                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst20                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst20                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst20                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[5]~16                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[5]~16                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst20                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst20                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst16                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst16                              ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst5|inst8                                  ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst5|inst8                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst16                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst16                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst16                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst16                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst16                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst16                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst16                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst16                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst16                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst16                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst16                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst16                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[4]~22                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[4]~22                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst16                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst16                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst12                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst12                              ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst4|inst8                                  ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst4|inst8                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst12                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst12                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst12                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst12                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst12                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst12                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst12                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst12                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst12                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst12                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst12                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst12                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[3]~28                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[3]~28                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst12                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst12                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst12                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst12                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst12                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst12                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst8                                   ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst8                               ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst3|inst8                                  ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst3|inst8                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst8                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst8                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst8                                   ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst8                               ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst8                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst8                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[2]~34                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[2]~34                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst8                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst8                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst5                                   ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst5                               ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst2|inst8                                  ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst2|inst8                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst5                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst5                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst5                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst5                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst5                                   ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst5                               ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst5                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst5                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst5                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst5                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[1]~40                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[1]~40                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst5                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst5                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst5                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst5                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst5                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst5                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst                                    ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst                                ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst|inst8                                   ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst|inst8                               ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst                                   ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst                               ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst                                   ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst                               ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[0]~45                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[0]~45                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst                                   ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst                               ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst4|FullAdder_1bit:inst|xor3:inst9|1~0     ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst4|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst5|FullAdder_1bit:inst|xor3:inst9|1~0     ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst5|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst6|FullAdder_1bit:inst|xor3:inst9|1~0     ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst6|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst7|FullAdder_1bit:inst|xor3:inst9|1~0     ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst7|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst8|FullAdder_1bit:inst|xor3:inst9|1~0     ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst8|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|FullAdder_1bit:inst|xor3:inst9|1~0       ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|FullAdder_1bit:inst|xor3:inst9|1~0   ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst2|FullAdder_1bit:inst|xor3:inst9|1~0      ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst2|FullAdder_1bit:inst|xor3:inst9|1~0  ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst3|FullAdder_1bit:inst|xor3:inst9|1~0      ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst3|FullAdder_1bit:inst|xor3:inst9|1~0  ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst4|FullAdder_1bit:inst|xor3:inst9|1~0      ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst4|FullAdder_1bit:inst|xor3:inst9|1~0  ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst5|FullAdder_1bit:inst|xor3:inst9|1~0      ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst5|FullAdder_1bit:inst|xor3:inst9|1~0  ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6|FullAdder_1bit:inst|xor3:inst9|1~0      ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6|FullAdder_1bit:inst|xor3:inst9|1~0  ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|FullAdder_1bit:inst|xor3:inst9|1~0      ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|FullAdder_1bit:inst|xor3:inst9|1~0  ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst8|FullAdder_1bit:inst|xor3:inst9|1~0      ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst8|FullAdder_1bit:inst|xor3:inst9|1~0  ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|FullAdder_1bit:inst|xor3:inst9|1~0      ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|FullAdder_1bit:inst|xor3:inst9|1~0  ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst2|FullAdder_1bit:inst|xor3:inst9|1~0     ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst2|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3|FullAdder_1bit:inst|xor3:inst9|1~0     ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst4|FullAdder_1bit:inst|xor3:inst9|1~0     ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst4|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst5|FullAdder_1bit:inst|xor3:inst9|1~0     ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst5|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst6|FullAdder_1bit:inst|xor3:inst9|1~0     ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst6|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst7|FullAdder_1bit:inst|xor3:inst9|1~0     ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst7|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                             ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst8|inst8                                  ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst8|inst8                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28                               ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28                           ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[16]~115                                           ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[16]~115                                       ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                            ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst8|FullAdder_1bit:inst|xor3:inst9|1~0     ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst8|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst|FullAdder_1bit:inst|xor3:inst9|1~0      ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst|FullAdder_1bit:inst|xor3:inst9|1~0  ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst2|FullAdder_1bit:inst|xor3:inst9|1~0     ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst2|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst3|FullAdder_1bit:inst|xor3:inst9|1~0     ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst3|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst4|FullAdder_1bit:inst|xor3:inst9|1~0     ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst4|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst5|FullAdder_1bit:inst|xor3:inst9|1~0     ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst5|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst6|FullAdder_1bit:inst|xor3:inst9|1~0     ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst6|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst24                               ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst24                           ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst24                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst24                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[25]~120                                           ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[25]~120                                       ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                            ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|decoder2to4:inst13|inst2~0                                                          ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|decoder2to4:inst13|inst2~0                                                      ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst3[31]~0                                                                         ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst3[31]~0                                                                     ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst7|FullAdder_1bit:inst|xor4:inst8|3~0     ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst7|FullAdder_1bit:inst|xor4:inst8|3~0 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst6|inst14~0                               ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst6|inst14~0                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst5|inst14~0                               ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst5|inst14~0                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst3|FullAdder_1bit:inst|xor4:inst8|3~0     ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst3|FullAdder_1bit:inst|xor4:inst8|3~0 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3|inst14~0                               ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3|inst14~0                           ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst                                   ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst                               ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst                                   ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst                               ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst28                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst28                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst24                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst24                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst20                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst20                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst16                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst16                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst12                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst12                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst8                                   ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst8                               ; regout           ;
; |CPU|CONTROL_UNIT:inst1|MPC_GENERATOR:inst|inst~0                                                                       ; |CPU|CONTROL_UNIT:inst1|MPC_GENERATOR:inst|inst~0                                                                   ; combout          ;
; |CPU|CONTROL_UNIT:inst1|MPC_GENERATOR:inst|inst                                                                         ; |CPU|CONTROL_UNIT:inst1|MPC_GENERATOR:inst|inst                                                                     ; combout          ;
; |CPU|CONTROL_UNIT:inst1|MPC_GENERATOR:inst|inst3[7]                                                                     ; |CPU|CONTROL_UNIT:inst1|MPC_GENERATOR:inst|inst3[7]                                                                 ; combout          ;
; |CPU|CONTROL_UNIT:inst1|MPC_GENERATOR:inst|inst3[6]                                                                     ; |CPU|CONTROL_UNIT:inst1|MPC_GENERATOR:inst|inst3[6]                                                                 ; combout          ;
; |CPU|CONTROL_UNIT:inst1|MPC_GENERATOR:inst|inst3[3]                                                                     ; |CPU|CONTROL_UNIT:inst1|MPC_GENERATOR:inst|inst3[3]                                                                 ; combout          ;
; |CPU|CONTROL_UNIT:inst1|MPC_GENERATOR:inst|inst3[2]                                                                     ; |CPU|CONTROL_UNIT:inst1|MPC_GENERATOR:inst|inst3[2]                                                                 ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|inst13                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|inst13                                                                  ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst2[31]                                                                           ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst2[31]                                                                       ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|inst12                                                    ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|inst12                                                ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|inst12                                                   ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|inst12                                               ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|inst12                                                   ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|inst12                                               ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|inst12                                                   ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|inst12                                               ; combout          ;
; |CPU|B_BUS[29]                                                                                                          ; |CPU|B_BUS[29]                                                                                                      ; padio            ;
; |CPU|B_BUS[17]                                                                                                          ; |CPU|B_BUS[17]                                                                                                      ; padio            ;
; |CPU|ADDRESS[30]                                                                                                        ; |CPU|ADDRESS[30]                                                                                                    ; padio            ;
; |CPU|ADDRESS[29]                                                                                                        ; |CPU|ADDRESS[29]                                                                                                    ; padio            ;
; |CPU|ADDRESS[27]                                                                                                        ; |CPU|ADDRESS[27]                                                                                                    ; padio            ;
; |CPU|ADDRESS[26]                                                                                                        ; |CPU|ADDRESS[26]                                                                                                    ; padio            ;
; |CPU|ADDRESS[25]                                                                                                        ; |CPU|ADDRESS[25]                                                                                                    ; padio            ;
; |CPU|ADDRESS[24]                                                                                                        ; |CPU|ADDRESS[24]                                                                                                    ; padio            ;
; |CPU|ADDRESS[23]                                                                                                        ; |CPU|ADDRESS[23]                                                                                                    ; padio            ;
; |CPU|ADDRESS[22]                                                                                                        ; |CPU|ADDRESS[22]                                                                                                    ; padio            ;
; |CPU|ADDRESS[21]                                                                                                        ; |CPU|ADDRESS[21]                                                                                                    ; padio            ;
; |CPU|ADDRESS[20]                                                                                                        ; |CPU|ADDRESS[20]                                                                                                    ; padio            ;
; |CPU|ADDRESS[19]                                                                                                        ; |CPU|ADDRESS[19]                                                                                                    ; padio            ;
; |CPU|ADDRESS[18]                                                                                                        ; |CPU|ADDRESS[18]                                                                                                    ; padio            ;
; |CPU|ADDRESS[17]                                                                                                        ; |CPU|ADDRESS[17]                                                                                                    ; padio            ;
; |CPU|ADDRESS[16]                                                                                                        ; |CPU|ADDRESS[16]                                                                                                    ; padio            ;
; |CPU|ADDRESS[15]                                                                                                        ; |CPU|ADDRESS[15]                                                                                                    ; padio            ;
; |CPU|ADDRESS[14]                                                                                                        ; |CPU|ADDRESS[14]                                                                                                    ; padio            ;
; |CPU|ADDRESS[13]                                                                                                        ; |CPU|ADDRESS[13]                                                                                                    ; padio            ;
; |CPU|ADDRESS[12]                                                                                                        ; |CPU|ADDRESS[12]                                                                                                    ; padio            ;
; |CPU|ADDRESS[11]                                                                                                        ; |CPU|ADDRESS[11]                                                                                                    ; padio            ;
; |CPU|ADDRESS[10]                                                                                                        ; |CPU|ADDRESS[10]                                                                                                    ; padio            ;
; |CPU|ADDRESS[9]                                                                                                         ; |CPU|ADDRESS[9]                                                                                                     ; padio            ;
; |CPU|ADDRESS[8]                                                                                                         ; |CPU|ADDRESS[8]                                                                                                     ; padio            ;
; |CPU|ADDRESS[7]                                                                                                         ; |CPU|ADDRESS[7]                                                                                                     ; padio            ;
; |CPU|ADDRESS[6]                                                                                                         ; |CPU|ADDRESS[6]                                                                                                     ; padio            ;
; |CPU|ADDRESS[5]                                                                                                         ; |CPU|ADDRESS[5]                                                                                                     ; padio            ;
; |CPU|ADDRESS[4]                                                                                                         ; |CPU|ADDRESS[4]                                                                                                     ; padio            ;
; |CPU|ADDRESS[3]                                                                                                         ; |CPU|ADDRESS[3]                                                                                                     ; padio            ;
; |CPU|ADDRESS[2]                                                                                                         ; |CPU|ADDRESS[2]                                                                                                     ; padio            ;
; |CPU|C_BUS[31]                                                                                                          ; |CPU|C_BUS[31]                                                                                                      ; padio            ;
; |CPU|C_BUS[30]                                                                                                          ; |CPU|C_BUS[30]                                                                                                      ; padio            ;
; |CPU|C_BUS[29]                                                                                                          ; |CPU|C_BUS[29]                                                                                                      ; padio            ;
; |CPU|C_BUS[28]                                                                                                          ; |CPU|C_BUS[28]                                                                                                      ; padio            ;
; |CPU|C_BUS[27]                                                                                                          ; |CPU|C_BUS[27]                                                                                                      ; padio            ;
; |CPU|C_BUS[26]                                                                                                          ; |CPU|C_BUS[26]                                                                                                      ; padio            ;
; |CPU|C_BUS[25]                                                                                                          ; |CPU|C_BUS[25]                                                                                                      ; padio            ;
; |CPU|C_BUS[24]                                                                                                          ; |CPU|C_BUS[24]                                                                                                      ; padio            ;
; |CPU|C_BUS[23]                                                                                                          ; |CPU|C_BUS[23]                                                                                                      ; padio            ;
; |CPU|C_BUS[22]                                                                                                          ; |CPU|C_BUS[22]                                                                                                      ; padio            ;
; |CPU|C_BUS[21]                                                                                                          ; |CPU|C_BUS[21]                                                                                                      ; padio            ;
; |CPU|C_BUS[20]                                                                                                          ; |CPU|C_BUS[20]                                                                                                      ; padio            ;
; |CPU|C_BUS[19]                                                                                                          ; |CPU|C_BUS[19]                                                                                                      ; padio            ;
; |CPU|C_BUS[18]                                                                                                          ; |CPU|C_BUS[18]                                                                                                      ; padio            ;
; |CPU|C_BUS[17]                                                                                                          ; |CPU|C_BUS[17]                                                                                                      ; padio            ;
; |CPU|C_BUS[16]                                                                                                          ; |CPU|C_BUS[16]                                                                                                      ; padio            ;
; |CPU|C_BUS[15]                                                                                                          ; |CPU|C_BUS[15]                                                                                                      ; padio            ;
; |CPU|C_BUS[14]                                                                                                          ; |CPU|C_BUS[14]                                                                                                      ; padio            ;
; |CPU|C_BUS[13]                                                                                                          ; |CPU|C_BUS[13]                                                                                                      ; padio            ;
; |CPU|C_BUS[12]                                                                                                          ; |CPU|C_BUS[12]                                                                                                      ; padio            ;
; |CPU|C_BUS[11]                                                                                                          ; |CPU|C_BUS[11]                                                                                                      ; padio            ;
; |CPU|C_BUS[10]                                                                                                          ; |CPU|C_BUS[10]                                                                                                      ; padio            ;
; |CPU|C_BUS[9]                                                                                                           ; |CPU|C_BUS[9]                                                                                                       ; padio            ;
; |CPU|C_BUS[8]                                                                                                           ; |CPU|C_BUS[8]                                                                                                       ; padio            ;
; |CPU|C_BUS[7]                                                                                                           ; |CPU|C_BUS[7]                                                                                                       ; padio            ;
; |CPU|C_BUS[6]                                                                                                           ; |CPU|C_BUS[6]                                                                                                       ; padio            ;
; |CPU|C_BUS[5]                                                                                                           ; |CPU|C_BUS[5]                                                                                                       ; padio            ;
; |CPU|C_BUS[4]                                                                                                           ; |CPU|C_BUS[4]                                                                                                       ; padio            ;
; |CPU|C_BUS[3]                                                                                                           ; |CPU|C_BUS[3]                                                                                                       ; padio            ;
; |CPU|C_BUS[2]                                                                                                           ; |CPU|C_BUS[2]                                                                                                       ; padio            ;
; |CPU|C_BUS[1]                                                                                                           ; |CPU|C_BUS[1]                                                                                                       ; padio            ;
; |CPU|C_BUS[0]                                                                                                           ; |CPU|C_BUS[0]                                                                                                       ; padio            ;
; |CPU|MIR_PROG[35]                                                                                                       ; |CPU|MIR_PROG[35]                                                                                                   ; padio            ;
; |CPU|MIR_PROG[34]                                                                                                       ; |CPU|MIR_PROG[34]                                                                                                   ; padio            ;
; |CPU|MIR_PROG[33]                                                                                                       ; |CPU|MIR_PROG[33]                                                                                                   ; padio            ;
; |CPU|MIR_PROG[31]                                                                                                       ; |CPU|MIR_PROG[31]                                                                                                   ; padio            ;
; |CPU|MIR_PROG[30]                                                                                                       ; |CPU|MIR_PROG[30]                                                                                                   ; padio            ;
; |CPU|MIR_PROG[29]                                                                                                       ; |CPU|MIR_PROG[29]                                                                                                   ; padio            ;
; |CPU|MIR_PROG[25]                                                                                                       ; |CPU|MIR_PROG[25]                                                                                                   ; padio            ;
; |CPU|MIR_PROG[24]                                                                                                       ; |CPU|MIR_PROG[24]                                                                                                   ; padio            ;
; |CPU|MIR_PROG[23]                                                                                                       ; |CPU|MIR_PROG[23]                                                                                                   ; padio            ;
; |CPU|MIR_PROG[22]                                                                                                       ; |CPU|MIR_PROG[22]                                                                                                   ; padio            ;
; |CPU|MIR_PROG[19]                                                                                                       ; |CPU|MIR_PROG[19]                                                                                                   ; padio            ;
; |CPU|MIR_PROG[17]                                                                                                       ; |CPU|MIR_PROG[17]                                                                                                   ; padio            ;
; |CPU|MIR_PROG[15]                                                                                                       ; |CPU|MIR_PROG[15]                                                                                                   ; padio            ;
; |CPU|MIR_PROG[14]                                                                                                       ; |CPU|MIR_PROG[14]                                                                                                   ; padio            ;
; |CPU|MIR_PROG[12]                                                                                                       ; |CPU|MIR_PROG[12]                                                                                                   ; padio            ;
; |CPU|MIR_PROG[11]                                                                                                       ; |CPU|MIR_PROG[11]                                                                                                   ; padio            ;
; |CPU|MIR_PROG[5]                                                                                                        ; |CPU|MIR_PROG[5]                                                                                                    ; padio            ;
; |CPU|MIR_PROG[3]                                                                                                        ; |CPU|MIR_PROG[3]                                                                                                    ; padio            ;
; |CPU|MPC_PROG[8]                                                                                                        ; |CPU|MPC_PROG[8]                                                                                                    ; padio            ;
; |CPU|MPC_PROG[7]                                                                                                        ; |CPU|MPC_PROG[7]                                                                                                    ; padio            ;
; |CPU|MPC_PROG[6]                                                                                                        ; |CPU|MPC_PROG[6]                                                                                                    ; padio            ;
; |CPU|MPC_PROG[3]                                                                                                        ; |CPU|MPC_PROG[3]                                                                                                    ; padio            ;
; |CPU|MPC_PROG[2]                                                                                                        ; |CPU|MPC_PROG[2]                                                                                                    ; padio            ;
; |CPU|OUT_MBR[6]                                                                                                         ; |CPU|OUT_MBR[6]                                                                                                     ; padio            ;
; |CPU|OUT_MBR[3]                                                                                                         ; |CPU|OUT_MBR[3]                                                                                                     ; padio            ;
; |CPU|OUT_MBR[1]                                                                                                         ; |CPU|OUT_MBR[1]                                                                                                     ; padio            ;
; |CPU|OUT_MEM[31]                                                                                                        ; |CPU|OUT_MEM[31]                                                                                                    ; padio            ;
; |CPU|OUT_MEM[30]                                                                                                        ; |CPU|OUT_MEM[30]                                                                                                    ; padio            ;
; |CPU|OUT_MEM[29]                                                                                                        ; |CPU|OUT_MEM[29]                                                                                                    ; padio            ;
; |CPU|OUT_MEM[28]                                                                                                        ; |CPU|OUT_MEM[28]                                                                                                    ; padio            ;
; |CPU|OUT_MEM[27]                                                                                                        ; |CPU|OUT_MEM[27]                                                                                                    ; padio            ;
; |CPU|OUT_MEM[26]                                                                                                        ; |CPU|OUT_MEM[26]                                                                                                    ; padio            ;
; |CPU|OUT_MEM[25]                                                                                                        ; |CPU|OUT_MEM[25]                                                                                                    ; padio            ;
; |CPU|OUT_MEM[24]                                                                                                        ; |CPU|OUT_MEM[24]                                                                                                    ; padio            ;
; |CPU|OUT_MEM[23]                                                                                                        ; |CPU|OUT_MEM[23]                                                                                                    ; padio            ;
; |CPU|OUT_MEM[22]                                                                                                        ; |CPU|OUT_MEM[22]                                                                                                    ; padio            ;
; |CPU|OUT_MEM[21]                                                                                                        ; |CPU|OUT_MEM[21]                                                                                                    ; padio            ;
; |CPU|OUT_MEM[20]                                                                                                        ; |CPU|OUT_MEM[20]                                                                                                    ; padio            ;
; |CPU|OUT_MEM[19]                                                                                                        ; |CPU|OUT_MEM[19]                                                                                                    ; padio            ;
; |CPU|OUT_MEM[18]                                                                                                        ; |CPU|OUT_MEM[18]                                                                                                    ; padio            ;
; |CPU|OUT_MEM[17]                                                                                                        ; |CPU|OUT_MEM[17]                                                                                                    ; padio            ;
; |CPU|OUT_MEM[16]                                                                                                        ; |CPU|OUT_MEM[16]                                                                                                    ; padio            ;
; |CPU|OUT_MEM[15]                                                                                                        ; |CPU|OUT_MEM[15]                                                                                                    ; padio            ;
; |CPU|OUT_MEM[14]                                                                                                        ; |CPU|OUT_MEM[14]                                                                                                    ; padio            ;
; |CPU|OUT_MEM[13]                                                                                                        ; |CPU|OUT_MEM[13]                                                                                                    ; padio            ;
; |CPU|OUT_MEM[12]                                                                                                        ; |CPU|OUT_MEM[12]                                                                                                    ; padio            ;
; |CPU|OUT_MEM[11]                                                                                                        ; |CPU|OUT_MEM[11]                                                                                                    ; padio            ;
; |CPU|OUT_MEM[10]                                                                                                        ; |CPU|OUT_MEM[10]                                                                                                    ; padio            ;
; |CPU|OUT_MEM[9]                                                                                                         ; |CPU|OUT_MEM[9]                                                                                                     ; padio            ;
; |CPU|OUT_MEM[8]                                                                                                         ; |CPU|OUT_MEM[8]                                                                                                     ; padio            ;
; |CPU|OUT_MEM[6]                                                                                                         ; |CPU|OUT_MEM[6]                                                                                                     ; padio            ;
; |CPU|OUT_MEM[4]                                                                                                         ; |CPU|OUT_MEM[4]                                                                                                     ; padio            ;
; |CPU|OUT_MEM[3]                                                                                                         ; |CPU|OUT_MEM[3]                                                                                                     ; padio            ;
; |CPU|OUT_MEM[1]                                                                                                         ; |CPU|OUT_MEM[1]                                                                                                     ; padio            ;
; |CPU|PC_PROG[31]                                                                                                        ; |CPU|PC_PROG[31]                                                                                                    ; padio            ;
; |CPU|PC_PROG[30]                                                                                                        ; |CPU|PC_PROG[30]                                                                                                    ; padio            ;
; |CPU|PC_PROG[29]                                                                                                        ; |CPU|PC_PROG[29]                                                                                                    ; padio            ;
; |CPU|PC_PROG[28]                                                                                                        ; |CPU|PC_PROG[28]                                                                                                    ; padio            ;
; |CPU|PC_PROG[27]                                                                                                        ; |CPU|PC_PROG[27]                                                                                                    ; padio            ;
; |CPU|PC_PROG[26]                                                                                                        ; |CPU|PC_PROG[26]                                                                                                    ; padio            ;
; |CPU|PC_PROG[25]                                                                                                        ; |CPU|PC_PROG[25]                                                                                                    ; padio            ;
; |CPU|PC_PROG[24]                                                                                                        ; |CPU|PC_PROG[24]                                                                                                    ; padio            ;
; |CPU|PC_PROG[23]                                                                                                        ; |CPU|PC_PROG[23]                                                                                                    ; padio            ;
; |CPU|PC_PROG[22]                                                                                                        ; |CPU|PC_PROG[22]                                                                                                    ; padio            ;
; |CPU|PC_PROG[21]                                                                                                        ; |CPU|PC_PROG[21]                                                                                                    ; padio            ;
; |CPU|PC_PROG[20]                                                                                                        ; |CPU|PC_PROG[20]                                                                                                    ; padio            ;
; |CPU|PC_PROG[19]                                                                                                        ; |CPU|PC_PROG[19]                                                                                                    ; padio            ;
; |CPU|PC_PROG[18]                                                                                                        ; |CPU|PC_PROG[18]                                                                                                    ; padio            ;
; |CPU|PC_PROG[17]                                                                                                        ; |CPU|PC_PROG[17]                                                                                                    ; padio            ;
; |CPU|PC_PROG[16]                                                                                                        ; |CPU|PC_PROG[16]                                                                                                    ; padio            ;
; |CPU|PC_PROG[15]                                                                                                        ; |CPU|PC_PROG[15]                                                                                                    ; padio            ;
; |CPU|PC_PROG[14]                                                                                                        ; |CPU|PC_PROG[14]                                                                                                    ; padio            ;
; |CPU|PC_PROG[13]                                                                                                        ; |CPU|PC_PROG[13]                                                                                                    ; padio            ;
; |CPU|PC_PROG[12]                                                                                                        ; |CPU|PC_PROG[12]                                                                                                    ; padio            ;
; |CPU|PC_PROG[11]                                                                                                        ; |CPU|PC_PROG[11]                                                                                                    ; padio            ;
; |CPU|PC_PROG[10]                                                                                                        ; |CPU|PC_PROG[10]                                                                                                    ; padio            ;
; |CPU|PC_PROG[9]                                                                                                         ; |CPU|PC_PROG[9]                                                                                                     ; padio            ;
; |CPU|PC_PROG[8]                                                                                                         ; |CPU|PC_PROG[8]                                                                                                     ; padio            ;
; |CPU|PC_PROG[7]                                                                                                         ; |CPU|PC_PROG[7]                                                                                                     ; padio            ;
; |CPU|PC_PROG[6]                                                                                                         ; |CPU|PC_PROG[6]                                                                                                     ; padio            ;
; |CPU|PC_PROG[5]                                                                                                         ; |CPU|PC_PROG[5]                                                                                                     ; padio            ;
; |CPU|PC_PROG[4]                                                                                                         ; |CPU|PC_PROG[4]                                                                                                     ; padio            ;
; |CPU|PC_PROG[3]                                                                                                         ; |CPU|PC_PROG[3]                                                                                                     ; padio            ;
; |CPU|LOADN                                                                                                              ; |CPU|LOADN~corein                                                                                                   ; combout          ;
; |CPU|DATA_MEM_IN[24]                                                                                                    ; |CPU|DATA_MEM_IN[24]~corein                                                                                         ; combout          ;
; |CPU|DATA_MEM_IN[26]                                                                                                    ; |CPU|DATA_MEM_IN[26]~corein                                                                                         ; combout          ;
; |CPU|DATA_MEM_IN[27]                                                                                                    ; |CPU|DATA_MEM_IN[27]~corein                                                                                         ; combout          ;
; |CPU|DATA_MEM_IN[28]                                                                                                    ; |CPU|DATA_MEM_IN[28]~corein                                                                                         ; combout          ;
; |CPU|DATA_MEM_IN[29]                                                                                                    ; |CPU|DATA_MEM_IN[29]~corein                                                                                         ; combout          ;
; |CPU|DATA_MEM_IN[30]                                                                                                    ; |CPU|DATA_MEM_IN[30]~corein                                                                                         ; combout          ;
; |CPU|DATA_MEM_IN[31]                                                                                                    ; |CPU|DATA_MEM_IN[31]~corein                                                                                         ; combout          ;
; |CPU|DATA_MEM_IN[17]                                                                                                    ; |CPU|DATA_MEM_IN[17]~corein                                                                                         ; combout          ;
; |CPU|DATA_MEM_IN[18]                                                                                                    ; |CPU|DATA_MEM_IN[18]~corein                                                                                         ; combout          ;
; |CPU|DATA_MEM_IN[19]                                                                                                    ; |CPU|DATA_MEM_IN[19]~corein                                                                                         ; combout          ;
; |CPU|DATA_MEM_IN[20]                                                                                                    ; |CPU|DATA_MEM_IN[20]~corein                                                                                         ; combout          ;
; |CPU|DATA_MEM_IN[21]                                                                                                    ; |CPU|DATA_MEM_IN[21]~corein                                                                                         ; combout          ;
; |CPU|DATA_MEM_IN[22]                                                                                                    ; |CPU|DATA_MEM_IN[22]~corein                                                                                         ; combout          ;
; |CPU|DATA_MEM_IN[23]                                                                                                    ; |CPU|DATA_MEM_IN[23]~corein                                                                                         ; combout          ;
; |CPU|DATA_MEM_IN[8]                                                                                                     ; |CPU|DATA_MEM_IN[8]~corein                                                                                          ; combout          ;
; |CPU|DATA_MEM_IN[9]                                                                                                     ; |CPU|DATA_MEM_IN[9]~corein                                                                                          ; combout          ;
; |CPU|DATA_MEM_IN[10]                                                                                                    ; |CPU|DATA_MEM_IN[10]~corein                                                                                         ; combout          ;
; |CPU|DATA_MEM_IN[11]                                                                                                    ; |CPU|DATA_MEM_IN[11]~corein                                                                                         ; combout          ;
; |CPU|DATA_MEM_IN[12]                                                                                                    ; |CPU|DATA_MEM_IN[12]~corein                                                                                         ; combout          ;
; |CPU|DATA_MEM_IN[13]                                                                                                    ; |CPU|DATA_MEM_IN[13]~corein                                                                                         ; combout          ;
; |CPU|DATA_MEM_IN[14]                                                                                                    ; |CPU|DATA_MEM_IN[14]~corein                                                                                         ; combout          ;
; |CPU|DATA_MEM_IN[15]                                                                                                    ; |CPU|DATA_MEM_IN[15]~corein                                                                                         ; combout          ;
; |CPU|DATA_MEM_IN[7]                                                                                                     ; |CPU|DATA_MEM_IN[7]~corein                                                                                          ; combout          ;
; |CPU|DATA_MEM_IN[6]                                                                                                     ; |CPU|DATA_MEM_IN[6]~corein                                                                                          ; combout          ;
; |CPU|PROG_MEM_IN[6]                                                                                                     ; |CPU|PROG_MEM_IN[6]~corein                                                                                          ; combout          ;
; |CPU|DATA_MEM_IN[5]                                                                                                     ; |CPU|DATA_MEM_IN[5]~corein                                                                                          ; combout          ;
; |CPU|DATA_MEM_IN[4]                                                                                                     ; |CPU|DATA_MEM_IN[4]~corein                                                                                          ; combout          ;
; |CPU|PROG_MEM_IN[4]                                                                                                     ; |CPU|PROG_MEM_IN[4]~corein                                                                                          ; combout          ;
; |CPU|DATA_MEM_IN[3]                                                                                                     ; |CPU|DATA_MEM_IN[3]~corein                                                                                          ; combout          ;
; |CPU|PROG_MEM_IN[3]                                                                                                     ; |CPU|PROG_MEM_IN[3]~corein                                                                                          ; combout          ;
; |CPU|DATA_MEM_IN[2]                                                                                                     ; |CPU|DATA_MEM_IN[2]~corein                                                                                          ; combout          ;
; |CPU|DATA_MEM_IN[1]                                                                                                     ; |CPU|DATA_MEM_IN[1]~corein                                                                                          ; combout          ;
; |CPU|PROG_MEM_IN[1]                                                                                                     ; |CPU|PROG_MEM_IN[1]~corein                                                                                          ; combout          ;
; |CPU|DATA_MEM_IN[0]                                                                                                     ; |CPU|DATA_MEM_IN[0]~corein                                                                                          ; combout          ;
; |CPU|DATA_MEM_IN[16]                                                                                                    ; |CPU|DATA_MEM_IN[16]~corein                                                                                         ; combout          ;
; |CPU|DATA_MEM_IN[25]                                                                                                    ; |CPU|DATA_MEM_IN[25]~corein                                                                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|inst12~clkctrl                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|inst12~clkctrl                                        ; outclk           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|inst12~clkctrl                                           ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|inst12~clkctrl                                       ; outclk           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|inst12~clkctrl                                           ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|inst12~clkctrl                                       ; outclk           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|inst12~clkctrl                                           ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|inst12~clkctrl                                       ; outclk           ;
; |CPU|LOADN~clkctrl                                                                                                      ; |CPU|LOADN~clkctrl                                                                                                  ; outclk           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|inst13~feeder                                                               ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|inst13~feeder                                                           ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst24~feeder                          ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst24~feeder                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst24~feeder                         ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst24~feeder                     ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst12~feeder                          ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst12~feeder                      ; combout          ;
+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                               ; Output Port Name                                                                                                    ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------+
; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|ram_block1a0 ; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|q_a[3]   ; portadataout2    ;
; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|ram_block1a0 ; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|q_a[17]  ; portadataout3    ;
; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|ram_block1a0 ; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|q_a[19]  ; portadataout5    ;
; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|ram_block1a0 ; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|q_a[22]  ; portadataout7    ;
; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|ram_block1a0 ; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|q_a[23]  ; portadataout8    ;
; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|ram_block1a2 ; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|q_a[30]  ; portadataout3    ;
; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|ram_block1a2 ; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|q_a[31]  ; portadataout4    ;
; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|ram_block1a2 ; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|q_a[33]  ; portadataout6    ;
; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|ram_block1a2 ; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|q_a[34]  ; portadataout7    ;
; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|ram_block1a2 ; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|q_a[35]  ; portadataout8    ;
; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|ram_block1a7 ; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|q_a[11]  ; portadataout4    ;
; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|ram_block1a7 ; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|q_a[12]  ; portadataout5    ;
; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|ram_block1a7 ; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|q_a[14]  ; portadataout7    ;
; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|ram_block1a7 ; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|q_a[15]  ; portadataout8    ;
; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|ram_block1a4 ; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|q_a[5]   ; portadataout1    ;
; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|ram_block1a4 ; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|q_a[24]  ; portadataout3    ;
; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|ram_block1a4 ; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|q_a[25]  ; portadataout4    ;
; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|ram_block1a4 ; |CPU|CONTROL_UNIT:inst1|control_store:inst1|altsyncram:altsyncram_component|altsyncram_55a1:auto_generated|q_a[29]  ; portadataout8    ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[31]~44                                                                        ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[31]~44                                                                    ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                             ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst8|inst8                                  ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst8|inst8                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst28                               ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst28                           ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst28                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst28                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|inst5                                                                        ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|inst5                                                                    ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|inst6                                                                       ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|inst6                                                                   ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|inst6                                                                       ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|inst6                                                                   ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[24]~3                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[24]~3                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|inst8                                                                       ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|inst8                                                                   ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[24]~6                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[24]~6                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                             ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst7|inst8                                  ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst7|inst8                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                             ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst6|inst8                                  ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst6|inst8                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst20                               ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst20                           ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst20                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst20                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[26]~9                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[26]~9                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                             ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst5|inst8                                  ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst5|inst8                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16                               ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16                           ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[27]~14                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[27]~14                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                             ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst4|inst8                                  ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst4|inst8                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst12                               ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst12                           ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst12                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst12                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[28]~19                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[28]~19                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                              ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst3|inst8                                  ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst3|inst8                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst8                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst8                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst8                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst8                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[29]~24                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[29]~24                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[29]~25                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[29]~25                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[29]~26                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[29]~26                                        ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst3|inst43~0                               ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst3|inst43~0                           ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                              ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst2|inst8                                  ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst2|inst8                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst5                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst5                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst5                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst5                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[30]~29                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[30]~29                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst                                   ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst                               ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst|inst8                                   ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst|inst8                               ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst                                   ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst                               ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst                                   ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst                               ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[31]~34                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[31]~34                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                             ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst7|inst8                                  ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst7|inst8                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst24                               ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst24                           ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst24                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst24                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[17]~39                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[17]~39                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[17]~40                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[17]~40                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[17]~41                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[17]~41                                        ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst7|inst43~0                               ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst7|inst43~0                           ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                             ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst6|inst8                                  ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst6|inst8                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst20                               ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst20                           ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst20                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst20                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[18]~44                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[18]~44                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                             ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst5|inst8                                  ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst5|inst8                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst16                               ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst16                           ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst16                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst16                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[19]~49                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[19]~49                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                             ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst4|inst8                                  ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst4|inst8                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12                               ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12                           ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[20]~54                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[20]~54                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                              ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3|inst8                                  ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3|inst8                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst8                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst8                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst8                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst8                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[21]~59                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[21]~59                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                              ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst2|inst8                                  ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst2|inst8                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst5                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst5                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst5                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst5                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[22]~64                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[22]~64                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst                                   ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst                               ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|inst8                                   ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|inst8                               ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst                                   ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst                               ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst                                   ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst                               ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[23]~69                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[23]~69                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                             ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst8|inst8                                   ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst8|inst8                               ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst28                               ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst28                           ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst28                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst28                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[8]~74                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[8]~74                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                             ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|inst8                                   ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|inst8                               ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24                               ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24                           ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[9]~79                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[9]~79                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                             ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6|inst8                                   ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6|inst8                               ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20                               ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20                           ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[10]~84                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[10]~84                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                             ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst5|inst8                                   ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst5|inst8                               ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16                               ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16                           ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[11]~89                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[11]~89                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                             ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst4|inst8                                   ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst4|inst8                               ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst12                               ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst12                           ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst12                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst12                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[12]~94                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[12]~94                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                              ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst3|inst8                                   ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst3|inst8                               ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst8                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst8                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst8                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst8                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[13]~99                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[13]~99                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                              ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst2|inst8                                   ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst2|inst8                               ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst5                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst5                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst5                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst5                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[14]~104                                           ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[14]~104                                       ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst                                   ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst                               ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|inst8                                    ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|inst8                                ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst                                   ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst                               ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst                                   ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst                               ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[15]~109                                           ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[15]~109                                       ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst28                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst28                              ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst8|inst8                                  ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst8|inst8                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst28                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst28                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst28                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst28                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst28                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst28                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst28                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst28                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst28                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst28                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[7]~4                                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[7]~4                                          ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst28                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst28                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst28                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst28                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[7]~5                                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[7]~5                                          ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst24                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst24                              ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst7|inst8                                  ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst7|inst8                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst24                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst24                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst24                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst24                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst24                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst24                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst24                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst24                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst24                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst24                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst24                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst24                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[6]~10                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[6]~10                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst24                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst24                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst24                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst24                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst24                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst24                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst20                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst20                              ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst6|inst8                                  ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst6|inst8                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst20                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst20                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst20                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst20                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst20                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst20                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst20                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst20                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst20                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst20                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst20                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst20                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[5]~16                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[5]~16                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst20                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst20                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst16                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst16                              ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst5|inst8                                  ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst5|inst8                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst16                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst16                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst16                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst16                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst16                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst16                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst16                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst16                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst16                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst16                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst16                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst16                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[4]~22                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[4]~22                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst16                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst16                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst12                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst12                              ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst4|inst8                                  ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst4|inst8                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst12                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst12                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst12                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst12                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst12                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst12                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst12                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst12                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst12                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst12                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst12                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst12                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[3]~28                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[3]~28                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst12                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst12                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst12                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst12                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst12                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst12                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst8                                   ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst8                               ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst3|inst8                                  ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst3|inst8                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst8                                   ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst8                               ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst8                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst8                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst8                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst8                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst8                                   ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst8                               ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst8                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst8                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst8                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst8                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[2]~34                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[2]~34                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst8                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst8                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst5                                   ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst5                               ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst2|inst8                                  ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst2|inst8                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst5                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst5                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst5                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst5                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst5                                   ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst5                               ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst5                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst5                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst5                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst5                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[1]~40                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[1]~40                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst5                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst5                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst5                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst5                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst5                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst5                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst                                    ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst                                ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst|inst8                                   ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst|inst8                               ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst                                   ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst                               ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst                                    ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst                                ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst                                   ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst                               ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst                                   ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst                               ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[0]~45                                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[0]~45                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst                                   ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst                               ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst4|FullAdder_1bit:inst|xor3:inst9|1~0     ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst4|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst5|FullAdder_1bit:inst|xor3:inst9|1~0     ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst5|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst6|FullAdder_1bit:inst|xor3:inst9|1~0     ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst6|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst7|FullAdder_1bit:inst|xor3:inst9|1~0     ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst7|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst8|FullAdder_1bit:inst|xor3:inst9|1~0     ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst8|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|FullAdder_1bit:inst|xor3:inst9|1~0       ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|FullAdder_1bit:inst|xor3:inst9|1~0   ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst2|FullAdder_1bit:inst|xor3:inst9|1~0      ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst2|FullAdder_1bit:inst|xor3:inst9|1~0  ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst3|FullAdder_1bit:inst|xor3:inst9|1~0      ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst3|FullAdder_1bit:inst|xor3:inst9|1~0  ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst4|FullAdder_1bit:inst|xor3:inst9|1~0      ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst4|FullAdder_1bit:inst|xor3:inst9|1~0  ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst5|FullAdder_1bit:inst|xor3:inst9|1~0      ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst5|FullAdder_1bit:inst|xor3:inst9|1~0  ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6|FullAdder_1bit:inst|xor3:inst9|1~0      ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6|FullAdder_1bit:inst|xor3:inst9|1~0  ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|FullAdder_1bit:inst|xor3:inst9|1~0      ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|FullAdder_1bit:inst|xor3:inst9|1~0  ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst8|FullAdder_1bit:inst|xor3:inst9|1~0      ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst8|FullAdder_1bit:inst|xor3:inst9|1~0  ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|FullAdder_1bit:inst|xor3:inst9|1~0      ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|FullAdder_1bit:inst|xor3:inst9|1~0  ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst2|FullAdder_1bit:inst|xor3:inst9|1~0     ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst2|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3|FullAdder_1bit:inst|xor3:inst9|1~0     ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst4|FullAdder_1bit:inst|xor3:inst9|1~0     ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst4|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst5|FullAdder_1bit:inst|xor3:inst9|1~0     ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst5|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst6|FullAdder_1bit:inst|xor3:inst9|1~0     ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst6|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst7|FullAdder_1bit:inst|xor3:inst9|1~0     ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst7|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                             ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst8|inst8                                  ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst8|inst8                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28                               ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28                           ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[16]~115                                           ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[16]~115                                       ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                            ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst8|FullAdder_1bit:inst|xor3:inst9|1~0     ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst8|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst|FullAdder_1bit:inst|xor3:inst9|1~0      ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst|FullAdder_1bit:inst|xor3:inst9|1~0  ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst2|FullAdder_1bit:inst|xor3:inst9|1~0     ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst2|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst3|FullAdder_1bit:inst|xor3:inst9|1~0     ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst3|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst4|FullAdder_1bit:inst|xor3:inst9|1~0     ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst4|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst5|FullAdder_1bit:inst|xor3:inst9|1~0     ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst5|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst6|FullAdder_1bit:inst|xor3:inst9|1~0     ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst6|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst24                               ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst24                           ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst24                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst24                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[25]~120                                           ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[25]~120                                       ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                            ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|decoder2to4:inst13|inst2~0                                                          ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|decoder2to4:inst13|inst2~0                                                      ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst3[31]~0                                                                         ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst3[31]~0                                                                     ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst7|FullAdder_1bit:inst|xor4:inst8|3~0     ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst7|FullAdder_1bit:inst|xor4:inst8|3~0 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst6|inst14~0                               ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst6|inst14~0                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst5|inst14~0                               ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst5|inst14~0                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst3|FullAdder_1bit:inst|xor4:inst8|3~0     ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst3|FullAdder_1bit:inst|xor4:inst8|3~0 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3|inst14~0                               ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3|inst14~0                           ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst                                   ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst                               ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst                                   ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst                               ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst                                   ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst                               ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                                 ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst28                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst28                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst24                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst24                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst20                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst20                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst16                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst16                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst12                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst12                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst8                                   ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst8                               ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst5                                   ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst5                               ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst                                    ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst                                ; regout           ;
; |CPU|CONTROL_UNIT:inst1|MPC_GENERATOR:inst|inst~0                                                                       ; |CPU|CONTROL_UNIT:inst1|MPC_GENERATOR:inst|inst~0                                                                   ; combout          ;
; |CPU|CONTROL_UNIT:inst1|MPC_GENERATOR:inst|inst                                                                         ; |CPU|CONTROL_UNIT:inst1|MPC_GENERATOR:inst|inst                                                                     ; combout          ;
; |CPU|CONTROL_UNIT:inst1|MPC_GENERATOR:inst|inst3[7]                                                                     ; |CPU|CONTROL_UNIT:inst1|MPC_GENERATOR:inst|inst3[7]                                                                 ; combout          ;
; |CPU|CONTROL_UNIT:inst1|MPC_GENERATOR:inst|inst3[6]                                                                     ; |CPU|CONTROL_UNIT:inst1|MPC_GENERATOR:inst|inst3[6]                                                                 ; combout          ;
; |CPU|CONTROL_UNIT:inst1|MPC_GENERATOR:inst|inst3[3]                                                                     ; |CPU|CONTROL_UNIT:inst1|MPC_GENERATOR:inst|inst3[3]                                                                 ; combout          ;
; |CPU|CONTROL_UNIT:inst1|MPC_GENERATOR:inst|inst3[2]                                                                     ; |CPU|CONTROL_UNIT:inst1|MPC_GENERATOR:inst|inst3[2]                                                                 ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|inst13                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|inst13                                                                  ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst2[31]                                                                           ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst2[31]                                                                       ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|inst12                                                    ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|inst12                                                ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|inst12                                                   ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|inst12                                               ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|inst12                                                   ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|inst12                                               ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|inst12                                                   ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|inst12                                               ; combout          ;
; |CPU|B_BUS[29]                                                                                                          ; |CPU|B_BUS[29]                                                                                                      ; padio            ;
; |CPU|B_BUS[17]                                                                                                          ; |CPU|B_BUS[17]                                                                                                      ; padio            ;
; |CPU|ADDRESS[31]                                                                                                        ; |CPU|ADDRESS[31]                                                                                                    ; padio            ;
; |CPU|ADDRESS[30]                                                                                                        ; |CPU|ADDRESS[30]                                                                                                    ; padio            ;
; |CPU|ADDRESS[29]                                                                                                        ; |CPU|ADDRESS[29]                                                                                                    ; padio            ;
; |CPU|ADDRESS[28]                                                                                                        ; |CPU|ADDRESS[28]                                                                                                    ; padio            ;
; |CPU|ADDRESS[27]                                                                                                        ; |CPU|ADDRESS[27]                                                                                                    ; padio            ;
; |CPU|ADDRESS[26]                                                                                                        ; |CPU|ADDRESS[26]                                                                                                    ; padio            ;
; |CPU|ADDRESS[25]                                                                                                        ; |CPU|ADDRESS[25]                                                                                                    ; padio            ;
; |CPU|ADDRESS[24]                                                                                                        ; |CPU|ADDRESS[24]                                                                                                    ; padio            ;
; |CPU|ADDRESS[23]                                                                                                        ; |CPU|ADDRESS[23]                                                                                                    ; padio            ;
; |CPU|ADDRESS[22]                                                                                                        ; |CPU|ADDRESS[22]                                                                                                    ; padio            ;
; |CPU|ADDRESS[21]                                                                                                        ; |CPU|ADDRESS[21]                                                                                                    ; padio            ;
; |CPU|ADDRESS[20]                                                                                                        ; |CPU|ADDRESS[20]                                                                                                    ; padio            ;
; |CPU|ADDRESS[19]                                                                                                        ; |CPU|ADDRESS[19]                                                                                                    ; padio            ;
; |CPU|ADDRESS[18]                                                                                                        ; |CPU|ADDRESS[18]                                                                                                    ; padio            ;
; |CPU|ADDRESS[17]                                                                                                        ; |CPU|ADDRESS[17]                                                                                                    ; padio            ;
; |CPU|ADDRESS[16]                                                                                                        ; |CPU|ADDRESS[16]                                                                                                    ; padio            ;
; |CPU|ADDRESS[15]                                                                                                        ; |CPU|ADDRESS[15]                                                                                                    ; padio            ;
; |CPU|ADDRESS[14]                                                                                                        ; |CPU|ADDRESS[14]                                                                                                    ; padio            ;
; |CPU|ADDRESS[13]                                                                                                        ; |CPU|ADDRESS[13]                                                                                                    ; padio            ;
; |CPU|ADDRESS[12]                                                                                                        ; |CPU|ADDRESS[12]                                                                                                    ; padio            ;
; |CPU|ADDRESS[11]                                                                                                        ; |CPU|ADDRESS[11]                                                                                                    ; padio            ;
; |CPU|ADDRESS[10]                                                                                                        ; |CPU|ADDRESS[10]                                                                                                    ; padio            ;
; |CPU|ADDRESS[9]                                                                                                         ; |CPU|ADDRESS[9]                                                                                                     ; padio            ;
; |CPU|ADDRESS[8]                                                                                                         ; |CPU|ADDRESS[8]                                                                                                     ; padio            ;
; |CPU|ADDRESS[7]                                                                                                         ; |CPU|ADDRESS[7]                                                                                                     ; padio            ;
; |CPU|ADDRESS[6]                                                                                                         ; |CPU|ADDRESS[6]                                                                                                     ; padio            ;
; |CPU|ADDRESS[5]                                                                                                         ; |CPU|ADDRESS[5]                                                                                                     ; padio            ;
; |CPU|ADDRESS[4]                                                                                                         ; |CPU|ADDRESS[4]                                                                                                     ; padio            ;
; |CPU|ADDRESS[3]                                                                                                         ; |CPU|ADDRESS[3]                                                                                                     ; padio            ;
; |CPU|ADDRESS[2]                                                                                                         ; |CPU|ADDRESS[2]                                                                                                     ; padio            ;
; |CPU|ADDRESS[1]                                                                                                         ; |CPU|ADDRESS[1]                                                                                                     ; padio            ;
; |CPU|ADDRESS[0]                                                                                                         ; |CPU|ADDRESS[0]                                                                                                     ; padio            ;
; |CPU|C_BUS[31]                                                                                                          ; |CPU|C_BUS[31]                                                                                                      ; padio            ;
; |CPU|C_BUS[30]                                                                                                          ; |CPU|C_BUS[30]                                                                                                      ; padio            ;
; |CPU|C_BUS[29]                                                                                                          ; |CPU|C_BUS[29]                                                                                                      ; padio            ;
; |CPU|C_BUS[28]                                                                                                          ; |CPU|C_BUS[28]                                                                                                      ; padio            ;
; |CPU|C_BUS[27]                                                                                                          ; |CPU|C_BUS[27]                                                                                                      ; padio            ;
; |CPU|C_BUS[26]                                                                                                          ; |CPU|C_BUS[26]                                                                                                      ; padio            ;
; |CPU|C_BUS[25]                                                                                                          ; |CPU|C_BUS[25]                                                                                                      ; padio            ;
; |CPU|C_BUS[24]                                                                                                          ; |CPU|C_BUS[24]                                                                                                      ; padio            ;
; |CPU|C_BUS[23]                                                                                                          ; |CPU|C_BUS[23]                                                                                                      ; padio            ;
; |CPU|C_BUS[22]                                                                                                          ; |CPU|C_BUS[22]                                                                                                      ; padio            ;
; |CPU|C_BUS[21]                                                                                                          ; |CPU|C_BUS[21]                                                                                                      ; padio            ;
; |CPU|C_BUS[20]                                                                                                          ; |CPU|C_BUS[20]                                                                                                      ; padio            ;
; |CPU|C_BUS[19]                                                                                                          ; |CPU|C_BUS[19]                                                                                                      ; padio            ;
; |CPU|C_BUS[18]                                                                                                          ; |CPU|C_BUS[18]                                                                                                      ; padio            ;
; |CPU|C_BUS[17]                                                                                                          ; |CPU|C_BUS[17]                                                                                                      ; padio            ;
; |CPU|C_BUS[16]                                                                                                          ; |CPU|C_BUS[16]                                                                                                      ; padio            ;
; |CPU|C_BUS[15]                                                                                                          ; |CPU|C_BUS[15]                                                                                                      ; padio            ;
; |CPU|C_BUS[14]                                                                                                          ; |CPU|C_BUS[14]                                                                                                      ; padio            ;
; |CPU|C_BUS[13]                                                                                                          ; |CPU|C_BUS[13]                                                                                                      ; padio            ;
; |CPU|C_BUS[12]                                                                                                          ; |CPU|C_BUS[12]                                                                                                      ; padio            ;
; |CPU|C_BUS[11]                                                                                                          ; |CPU|C_BUS[11]                                                                                                      ; padio            ;
; |CPU|C_BUS[10]                                                                                                          ; |CPU|C_BUS[10]                                                                                                      ; padio            ;
; |CPU|C_BUS[9]                                                                                                           ; |CPU|C_BUS[9]                                                                                                       ; padio            ;
; |CPU|C_BUS[8]                                                                                                           ; |CPU|C_BUS[8]                                                                                                       ; padio            ;
; |CPU|C_BUS[7]                                                                                                           ; |CPU|C_BUS[7]                                                                                                       ; padio            ;
; |CPU|C_BUS[6]                                                                                                           ; |CPU|C_BUS[6]                                                                                                       ; padio            ;
; |CPU|C_BUS[5]                                                                                                           ; |CPU|C_BUS[5]                                                                                                       ; padio            ;
; |CPU|C_BUS[4]                                                                                                           ; |CPU|C_BUS[4]                                                                                                       ; padio            ;
; |CPU|C_BUS[3]                                                                                                           ; |CPU|C_BUS[3]                                                                                                       ; padio            ;
; |CPU|C_BUS[2]                                                                                                           ; |CPU|C_BUS[2]                                                                                                       ; padio            ;
; |CPU|C_BUS[1]                                                                                                           ; |CPU|C_BUS[1]                                                                                                       ; padio            ;
; |CPU|C_BUS[0]                                                                                                           ; |CPU|C_BUS[0]                                                                                                       ; padio            ;
; |CPU|MIR_PROG[35]                                                                                                       ; |CPU|MIR_PROG[35]                                                                                                   ; padio            ;
; |CPU|MIR_PROG[34]                                                                                                       ; |CPU|MIR_PROG[34]                                                                                                   ; padio            ;
; |CPU|MIR_PROG[33]                                                                                                       ; |CPU|MIR_PROG[33]                                                                                                   ; padio            ;
; |CPU|MIR_PROG[31]                                                                                                       ; |CPU|MIR_PROG[31]                                                                                                   ; padio            ;
; |CPU|MIR_PROG[30]                                                                                                       ; |CPU|MIR_PROG[30]                                                                                                   ; padio            ;
; |CPU|MIR_PROG[29]                                                                                                       ; |CPU|MIR_PROG[29]                                                                                                   ; padio            ;
; |CPU|MIR_PROG[25]                                                                                                       ; |CPU|MIR_PROG[25]                                                                                                   ; padio            ;
; |CPU|MIR_PROG[24]                                                                                                       ; |CPU|MIR_PROG[24]                                                                                                   ; padio            ;
; |CPU|MIR_PROG[23]                                                                                                       ; |CPU|MIR_PROG[23]                                                                                                   ; padio            ;
; |CPU|MIR_PROG[22]                                                                                                       ; |CPU|MIR_PROG[22]                                                                                                   ; padio            ;
; |CPU|MIR_PROG[19]                                                                                                       ; |CPU|MIR_PROG[19]                                                                                                   ; padio            ;
; |CPU|MIR_PROG[17]                                                                                                       ; |CPU|MIR_PROG[17]                                                                                                   ; padio            ;
; |CPU|MIR_PROG[15]                                                                                                       ; |CPU|MIR_PROG[15]                                                                                                   ; padio            ;
; |CPU|MIR_PROG[14]                                                                                                       ; |CPU|MIR_PROG[14]                                                                                                   ; padio            ;
; |CPU|MIR_PROG[12]                                                                                                       ; |CPU|MIR_PROG[12]                                                                                                   ; padio            ;
; |CPU|MIR_PROG[11]                                                                                                       ; |CPU|MIR_PROG[11]                                                                                                   ; padio            ;
; |CPU|MIR_PROG[5]                                                                                                        ; |CPU|MIR_PROG[5]                                                                                                    ; padio            ;
; |CPU|MIR_PROG[3]                                                                                                        ; |CPU|MIR_PROG[3]                                                                                                    ; padio            ;
; |CPU|MPC_PROG[8]                                                                                                        ; |CPU|MPC_PROG[8]                                                                                                    ; padio            ;
; |CPU|MPC_PROG[7]                                                                                                        ; |CPU|MPC_PROG[7]                                                                                                    ; padio            ;
; |CPU|MPC_PROG[6]                                                                                                        ; |CPU|MPC_PROG[6]                                                                                                    ; padio            ;
; |CPU|MPC_PROG[3]                                                                                                        ; |CPU|MPC_PROG[3]                                                                                                    ; padio            ;
; |CPU|MPC_PROG[2]                                                                                                        ; |CPU|MPC_PROG[2]                                                                                                    ; padio            ;
; |CPU|OUT_MBR[6]                                                                                                         ; |CPU|OUT_MBR[6]                                                                                                     ; padio            ;
; |CPU|OUT_MBR[3]                                                                                                         ; |CPU|OUT_MBR[3]                                                                                                     ; padio            ;
; |CPU|OUT_MBR[1]                                                                                                         ; |CPU|OUT_MBR[1]                                                                                                     ; padio            ;
; |CPU|OUT_MEM[31]                                                                                                        ; |CPU|OUT_MEM[31]                                                                                                    ; padio            ;
; |CPU|OUT_MEM[30]                                                                                                        ; |CPU|OUT_MEM[30]                                                                                                    ; padio            ;
; |CPU|OUT_MEM[29]                                                                                                        ; |CPU|OUT_MEM[29]                                                                                                    ; padio            ;
; |CPU|OUT_MEM[28]                                                                                                        ; |CPU|OUT_MEM[28]                                                                                                    ; padio            ;
; |CPU|OUT_MEM[27]                                                                                                        ; |CPU|OUT_MEM[27]                                                                                                    ; padio            ;
; |CPU|OUT_MEM[26]                                                                                                        ; |CPU|OUT_MEM[26]                                                                                                    ; padio            ;
; |CPU|OUT_MEM[25]                                                                                                        ; |CPU|OUT_MEM[25]                                                                                                    ; padio            ;
; |CPU|OUT_MEM[24]                                                                                                        ; |CPU|OUT_MEM[24]                                                                                                    ; padio            ;
; |CPU|OUT_MEM[23]                                                                                                        ; |CPU|OUT_MEM[23]                                                                                                    ; padio            ;
; |CPU|OUT_MEM[22]                                                                                                        ; |CPU|OUT_MEM[22]                                                                                                    ; padio            ;
; |CPU|OUT_MEM[21]                                                                                                        ; |CPU|OUT_MEM[21]                                                                                                    ; padio            ;
; |CPU|OUT_MEM[20]                                                                                                        ; |CPU|OUT_MEM[20]                                                                                                    ; padio            ;
; |CPU|OUT_MEM[19]                                                                                                        ; |CPU|OUT_MEM[19]                                                                                                    ; padio            ;
; |CPU|OUT_MEM[18]                                                                                                        ; |CPU|OUT_MEM[18]                                                                                                    ; padio            ;
; |CPU|OUT_MEM[17]                                                                                                        ; |CPU|OUT_MEM[17]                                                                                                    ; padio            ;
; |CPU|OUT_MEM[16]                                                                                                        ; |CPU|OUT_MEM[16]                                                                                                    ; padio            ;
; |CPU|OUT_MEM[15]                                                                                                        ; |CPU|OUT_MEM[15]                                                                                                    ; padio            ;
; |CPU|OUT_MEM[14]                                                                                                        ; |CPU|OUT_MEM[14]                                                                                                    ; padio            ;
; |CPU|OUT_MEM[13]                                                                                                        ; |CPU|OUT_MEM[13]                                                                                                    ; padio            ;
; |CPU|OUT_MEM[12]                                                                                                        ; |CPU|OUT_MEM[12]                                                                                                    ; padio            ;
; |CPU|OUT_MEM[11]                                                                                                        ; |CPU|OUT_MEM[11]                                                                                                    ; padio            ;
; |CPU|OUT_MEM[10]                                                                                                        ; |CPU|OUT_MEM[10]                                                                                                    ; padio            ;
; |CPU|OUT_MEM[9]                                                                                                         ; |CPU|OUT_MEM[9]                                                                                                     ; padio            ;
; |CPU|OUT_MEM[8]                                                                                                         ; |CPU|OUT_MEM[8]                                                                                                     ; padio            ;
; |CPU|OUT_MEM[7]                                                                                                         ; |CPU|OUT_MEM[7]                                                                                                     ; padio            ;
; |CPU|OUT_MEM[6]                                                                                                         ; |CPU|OUT_MEM[6]                                                                                                     ; padio            ;
; |CPU|OUT_MEM[5]                                                                                                         ; |CPU|OUT_MEM[5]                                                                                                     ; padio            ;
; |CPU|OUT_MEM[4]                                                                                                         ; |CPU|OUT_MEM[4]                                                                                                     ; padio            ;
; |CPU|OUT_MEM[3]                                                                                                         ; |CPU|OUT_MEM[3]                                                                                                     ; padio            ;
; |CPU|OUT_MEM[2]                                                                                                         ; |CPU|OUT_MEM[2]                                                                                                     ; padio            ;
; |CPU|OUT_MEM[1]                                                                                                         ; |CPU|OUT_MEM[1]                                                                                                     ; padio            ;
; |CPU|OUT_MEM[0]                                                                                                         ; |CPU|OUT_MEM[0]                                                                                                     ; padio            ;
; |CPU|PC_PROG[31]                                                                                                        ; |CPU|PC_PROG[31]                                                                                                    ; padio            ;
; |CPU|PC_PROG[30]                                                                                                        ; |CPU|PC_PROG[30]                                                                                                    ; padio            ;
; |CPU|PC_PROG[29]                                                                                                        ; |CPU|PC_PROG[29]                                                                                                    ; padio            ;
; |CPU|PC_PROG[28]                                                                                                        ; |CPU|PC_PROG[28]                                                                                                    ; padio            ;
; |CPU|PC_PROG[27]                                                                                                        ; |CPU|PC_PROG[27]                                                                                                    ; padio            ;
; |CPU|PC_PROG[26]                                                                                                        ; |CPU|PC_PROG[26]                                                                                                    ; padio            ;
; |CPU|PC_PROG[25]                                                                                                        ; |CPU|PC_PROG[25]                                                                                                    ; padio            ;
; |CPU|PC_PROG[24]                                                                                                        ; |CPU|PC_PROG[24]                                                                                                    ; padio            ;
; |CPU|PC_PROG[23]                                                                                                        ; |CPU|PC_PROG[23]                                                                                                    ; padio            ;
; |CPU|PC_PROG[22]                                                                                                        ; |CPU|PC_PROG[22]                                                                                                    ; padio            ;
; |CPU|PC_PROG[21]                                                                                                        ; |CPU|PC_PROG[21]                                                                                                    ; padio            ;
; |CPU|PC_PROG[20]                                                                                                        ; |CPU|PC_PROG[20]                                                                                                    ; padio            ;
; |CPU|PC_PROG[19]                                                                                                        ; |CPU|PC_PROG[19]                                                                                                    ; padio            ;
; |CPU|PC_PROG[18]                                                                                                        ; |CPU|PC_PROG[18]                                                                                                    ; padio            ;
; |CPU|PC_PROG[17]                                                                                                        ; |CPU|PC_PROG[17]                                                                                                    ; padio            ;
; |CPU|PC_PROG[16]                                                                                                        ; |CPU|PC_PROG[16]                                                                                                    ; padio            ;
; |CPU|PC_PROG[15]                                                                                                        ; |CPU|PC_PROG[15]                                                                                                    ; padio            ;
; |CPU|PC_PROG[14]                                                                                                        ; |CPU|PC_PROG[14]                                                                                                    ; padio            ;
; |CPU|PC_PROG[13]                                                                                                        ; |CPU|PC_PROG[13]                                                                                                    ; padio            ;
; |CPU|PC_PROG[12]                                                                                                        ; |CPU|PC_PROG[12]                                                                                                    ; padio            ;
; |CPU|PC_PROG[11]                                                                                                        ; |CPU|PC_PROG[11]                                                                                                    ; padio            ;
; |CPU|PC_PROG[10]                                                                                                        ; |CPU|PC_PROG[10]                                                                                                    ; padio            ;
; |CPU|PC_PROG[9]                                                                                                         ; |CPU|PC_PROG[9]                                                                                                     ; padio            ;
; |CPU|PC_PROG[8]                                                                                                         ; |CPU|PC_PROG[8]                                                                                                     ; padio            ;
; |CPU|PC_PROG[7]                                                                                                         ; |CPU|PC_PROG[7]                                                                                                     ; padio            ;
; |CPU|PC_PROG[6]                                                                                                         ; |CPU|PC_PROG[6]                                                                                                     ; padio            ;
; |CPU|PC_PROG[5]                                                                                                         ; |CPU|PC_PROG[5]                                                                                                     ; padio            ;
; |CPU|PC_PROG[4]                                                                                                         ; |CPU|PC_PROG[4]                                                                                                     ; padio            ;
; |CPU|PC_PROG[3]                                                                                                         ; |CPU|PC_PROG[3]                                                                                                     ; padio            ;
; |CPU|PC_PROG[2]                                                                                                         ; |CPU|PC_PROG[2]                                                                                                     ; padio            ;
; |CPU|DATA_MEM_IN[24]                                                                                                    ; |CPU|DATA_MEM_IN[24]~corein                                                                                         ; combout          ;
; |CPU|DATA_MEM_IN[26]                                                                                                    ; |CPU|DATA_MEM_IN[26]~corein                                                                                         ; combout          ;
; |CPU|DATA_MEM_IN[27]                                                                                                    ; |CPU|DATA_MEM_IN[27]~corein                                                                                         ; combout          ;
; |CPU|DATA_MEM_IN[28]                                                                                                    ; |CPU|DATA_MEM_IN[28]~corein                                                                                         ; combout          ;
; |CPU|DATA_MEM_IN[29]                                                                                                    ; |CPU|DATA_MEM_IN[29]~corein                                                                                         ; combout          ;
; |CPU|DATA_MEM_IN[30]                                                                                                    ; |CPU|DATA_MEM_IN[30]~corein                                                                                         ; combout          ;
; |CPU|DATA_MEM_IN[31]                                                                                                    ; |CPU|DATA_MEM_IN[31]~corein                                                                                         ; combout          ;
; |CPU|DATA_MEM_IN[17]                                                                                                    ; |CPU|DATA_MEM_IN[17]~corein                                                                                         ; combout          ;
; |CPU|DATA_MEM_IN[18]                                                                                                    ; |CPU|DATA_MEM_IN[18]~corein                                                                                         ; combout          ;
; |CPU|DATA_MEM_IN[19]                                                                                                    ; |CPU|DATA_MEM_IN[19]~corein                                                                                         ; combout          ;
; |CPU|DATA_MEM_IN[20]                                                                                                    ; |CPU|DATA_MEM_IN[20]~corein                                                                                         ; combout          ;
; |CPU|DATA_MEM_IN[21]                                                                                                    ; |CPU|DATA_MEM_IN[21]~corein                                                                                         ; combout          ;
; |CPU|DATA_MEM_IN[22]                                                                                                    ; |CPU|DATA_MEM_IN[22]~corein                                                                                         ; combout          ;
; |CPU|DATA_MEM_IN[23]                                                                                                    ; |CPU|DATA_MEM_IN[23]~corein                                                                                         ; combout          ;
; |CPU|DATA_MEM_IN[8]                                                                                                     ; |CPU|DATA_MEM_IN[8]~corein                                                                                          ; combout          ;
; |CPU|DATA_MEM_IN[9]                                                                                                     ; |CPU|DATA_MEM_IN[9]~corein                                                                                          ; combout          ;
; |CPU|DATA_MEM_IN[10]                                                                                                    ; |CPU|DATA_MEM_IN[10]~corein                                                                                         ; combout          ;
; |CPU|DATA_MEM_IN[11]                                                                                                    ; |CPU|DATA_MEM_IN[11]~corein                                                                                         ; combout          ;
; |CPU|DATA_MEM_IN[12]                                                                                                    ; |CPU|DATA_MEM_IN[12]~corein                                                                                         ; combout          ;
; |CPU|DATA_MEM_IN[13]                                                                                                    ; |CPU|DATA_MEM_IN[13]~corein                                                                                         ; combout          ;
; |CPU|DATA_MEM_IN[14]                                                                                                    ; |CPU|DATA_MEM_IN[14]~corein                                                                                         ; combout          ;
; |CPU|DATA_MEM_IN[15]                                                                                                    ; |CPU|DATA_MEM_IN[15]~corein                                                                                         ; combout          ;
; |CPU|DATA_MEM_IN[7]                                                                                                     ; |CPU|DATA_MEM_IN[7]~corein                                                                                          ; combout          ;
; |CPU|DATA_MEM_IN[6]                                                                                                     ; |CPU|DATA_MEM_IN[6]~corein                                                                                          ; combout          ;
; |CPU|DATA_MEM_IN[5]                                                                                                     ; |CPU|DATA_MEM_IN[5]~corein                                                                                          ; combout          ;
; |CPU|DATA_MEM_IN[4]                                                                                                     ; |CPU|DATA_MEM_IN[4]~corein                                                                                          ; combout          ;
; |CPU|DATA_MEM_IN[3]                                                                                                     ; |CPU|DATA_MEM_IN[3]~corein                                                                                          ; combout          ;
; |CPU|DATA_MEM_IN[2]                                                                                                     ; |CPU|DATA_MEM_IN[2]~corein                                                                                          ; combout          ;
; |CPU|DATA_MEM_IN[1]                                                                                                     ; |CPU|DATA_MEM_IN[1]~corein                                                                                          ; combout          ;
; |CPU|DATA_MEM_IN[0]                                                                                                     ; |CPU|DATA_MEM_IN[0]~corein                                                                                          ; combout          ;
; |CPU|DATA_MEM_IN[16]                                                                                                    ; |CPU|DATA_MEM_IN[16]~corein                                                                                         ; combout          ;
; |CPU|DATA_MEM_IN[25]                                                                                                    ; |CPU|DATA_MEM_IN[25]~corein                                                                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|inst12~clkctrl                                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|inst12~clkctrl                                        ; outclk           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|inst12~clkctrl                                           ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|inst12~clkctrl                                       ; outclk           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|inst12~clkctrl                                           ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|inst12~clkctrl                                       ; outclk           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|inst12~clkctrl                                           ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|inst12~clkctrl                                       ; outclk           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|inst13~feeder                                                               ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|inst13~feeder                                                           ; combout          ;
+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Dec 08 23:58:12 2024
Info: Command: quartus_sim --simulation_results_format=VWF mic1 -c mic1
Info (324025): Using vector source file "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU VALIDATION/CPU_bipush.vwf"
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "MBR_OUT[7]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "MBR_OUT[6]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "MBR_OUT[5]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "MBR_OUT[4]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "MBR_OUT[3]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "MBR_OUT[2]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "MBR_OUT[1]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "MBR_OUT[0]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "PC[31]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "PC[30]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "PC[29]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "PC[28]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "PC[27]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "PC[26]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "PC[25]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "PC[24]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "PC[23]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "PC[22]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "PC[21]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "PC[20]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "PC[19]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "PC[18]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "PC[17]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "PC[16]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "PC[15]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "PC[14]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "PC[13]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "PC[12]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "PC[11]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "PC[10]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "PC[9]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "PC[8]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "PC[7]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "PC[6]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "PC[5]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "PC[4]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "PC[3]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "PC[2]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "PC[1]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "PC[0]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_ADDR[31]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_ADDR[30]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_ADDR[29]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_ADDR[28]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_ADDR[27]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_ADDR[26]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_ADDR[25]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_ADDR[24]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_ADDR[23]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_ADDR[22]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_ADDR[21]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_ADDR[20]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_ADDR[19]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_ADDR[18]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_ADDR[17]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_ADDR[16]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_ADDR[15]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_ADDR[14]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_ADDR[13]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_ADDR[12]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_ADDR[11]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_ADDR[10]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_ADDR[9]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_ADDR[8]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_ADDR[7]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_ADDR[6]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_ADDR[5]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_ADDR[4]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_ADDR[3]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_ADDR[2]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_ADDR[1]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_ADDR[0]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_OUT[31]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_OUT[30]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_OUT[29]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_OUT[28]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_OUT[27]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_OUT[26]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_OUT[25]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_OUT[24]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_OUT[23]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_OUT[22]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_OUT[21]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_OUT[20]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_OUT[19]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_OUT[18]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_OUT[17]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_OUT[16]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_OUT[15]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_OUT[14]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_OUT[13]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_OUT[12]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_OUT[11]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_OUT[10]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_OUT[9]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_OUT[8]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_OUT[7]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_OUT[6]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_OUT[5]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_OUT[4]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_OUT[3]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_OUT[2]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_OUT[1]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_OUT[0]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "MIR[35]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "MIR[34]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "MIR[33]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "MIR[32]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "MIR[31]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "MIR[30]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "MIR[29]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "MIR[28]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "MIR[27]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "MIR[26]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "MIR[25]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "MIR[24]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "MIR[23]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "MIR[22]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "MIR[21]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "MIR[20]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "MIR[19]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "MIR[18]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "MIR[17]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "MIR[16]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "MIR[15]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "MIR[14]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "MIR[13]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "MIR[12]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "MIR[11]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "MIR[10]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "MIR[9]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "MIR[8]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "MIR[7]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "MIR[6]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "MIR[5]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "MIR[4]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "MIR[3]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "MIR[2]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "MIR[1]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "MIR[0]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "MPC[8]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "MPC[7]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "MPC[6]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "MPC[5]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "MPC[4]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "MPC[3]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "MPC[2]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "MPC[1]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "MPC[0]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_write_enable" in design.
Info (328054): Inverted registers were found during simulation
    Info (328055): Register: |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst28
    Info (328055): Register: |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst16
    Info (328055): Register: |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst28
    Info (328055): Register: |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst28
    Info (328055): Register: |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst16
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is      47.64 %
Info (328052): Number of transitions in simulation is 4071
Info (324045): Vector file mic1.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 150 warnings
    Info: Peak virtual memory: 4501 megabytes
    Info: Processing ended: Sun Dec 08 23:58:13 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


