{"Source Block": ["verilog-ethernet/rtl/axis_eth_fcs_insert_64.v@91:101@HdlIdDef", "reg [63:0] last_cycle_tdata_reg = 0, last_cycle_tdata_next;\nreg [7:0] last_cycle_tkeep_reg = 0, last_cycle_tkeep_next;\n\nreg busy_reg = 0;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\n\nwire [31:0] crc_next0;\nwire [31:0] crc_next1;\n"], "Clone Blocks": [["verilog-ethernet/rtl/axis_eth_fcs_insert_64.v@89:99", "reg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [63:0] last_cycle_tdata_reg = 0, last_cycle_tdata_next;\nreg [7:0] last_cycle_tkeep_reg = 0, last_cycle_tkeep_next;\n\nreg busy_reg = 0;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\n\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check_64.v@85:95", "reg busy_reg = 0;\nreg error_bad_fcs_reg = 0, error_bad_fcs_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\nreg [31:0] crc_state3 = 32'hFFFFFFFF;\n\nwire [31:0] crc_next0;\nwire [31:0] crc_next1;\nwire [31:0] crc_next2;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_insert_64.v@87:97", "reg [7:0] fcs_output_tkeep_1;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [63:0] last_cycle_tdata_reg = 0, last_cycle_tdata_next;\nreg [7:0] last_cycle_tkeep_reg = 0, last_cycle_tkeep_next;\n\nreg busy_reg = 0;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\n"], ["verilog-ethernet/rtl/axis_eth_fcs_insert_64.v@86:96", "reg [7:0] fcs_output_tkeep_0;\nreg [7:0] fcs_output_tkeep_1;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [63:0] last_cycle_tdata_reg = 0, last_cycle_tdata_next;\nreg [7:0] last_cycle_tkeep_reg = 0, last_cycle_tkeep_next;\n\nreg busy_reg = 0;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_insert_64.v@86:96", "reg [7:0] fcs_output_tkeep_0;\nreg [7:0] fcs_output_tkeep_1;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [63:0] last_cycle_tdata_reg = 0, last_cycle_tdata_next;\nreg [7:0] last_cycle_tkeep_reg = 0, last_cycle_tkeep_next;\n\nreg busy_reg = 0;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_insert_64.v@91:101", "reg [63:0] last_cycle_tdata_reg = 0, last_cycle_tdata_next;\nreg [7:0] last_cycle_tkeep_reg = 0, last_cycle_tkeep_next;\n\nreg busy_reg = 0;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\n\nwire [31:0] crc_next0;\nwire [31:0] crc_next1;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_insert_64.v@87:97", "reg [7:0] fcs_output_tkeep_1;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [63:0] last_cycle_tdata_reg = 0, last_cycle_tdata_next;\nreg [7:0] last_cycle_tkeep_reg = 0, last_cycle_tkeep_next;\n\nreg busy_reg = 0;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\n"]], "Diff Content": {"Delete": [[96, "reg input_axis_tready_reg = 0, input_axis_tready_next;\n"]], "Add": [[96, "reg input_axis_tready_reg = 1'b0, input_axis_tready_next;\n"]]}}