[
  {
    "author": [
      {
        "family": "Clark",
        "given": "L."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "2001-11"
    ],
    "pages": [
      "1599–1608,"
    ],
    "title": [
      "An Embedded 32b Microprocessor Core for Low-Power and High-Performance Applications"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "Meijer",
        "given": "M."
      },
      {
        "family": "Pessolano",
        "given": "F."
      },
      {
        "family": "Gyvez",
        "given": "J.P.",
        "particle": "de"
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "International Symposium on Circuits and Systems"
    ],
    "date": [
      "2005-05"
    ],
    "pages": [
      "5–8,"
    ],
    "title": [
      "Limits to Performance Spread Tuning Using Adaptive Voltage and Body Biasing"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Kao",
        "given": "J.T."
      },
      {
        "family": "Miyazaki",
        "given": "M."
      },
      {
        "family": "Chandrakasan",
        "given": "A.P."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "2002-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1545–1554,"
    ],
    "title": [
      "A 175-mV Multiply-Accumulate Unit Using an Adaptive Supply Voltage and Body Bias Architecture"
    ],
    "type": "article-journal",
    "volume": [
      "37"
    ]
  },
  {
    "author": [
      {
        "family": "McPherson",
        "given": "T."
      },
      {
        "family": "Averill",
        "given": "R."
      },
      {
        "family": "Balazich",
        "given": "D."
      },
      {
        "family": "Barkley",
        "given": "K."
      },
      {
        "family": "Carey",
        "given": "S."
      },
      {
        "family": "Chan",
        "given": "Y."
      },
      {
        "family": "Chan",
        "given": "Y.H."
      },
      {
        "family": "Crea",
        "given": "R."
      },
      {
        "family": "Dansky",
        "given": "A."
      },
      {
        "family": "Dwyer",
        "given": "R."
      },
      {
        "family": "Haen",
        "given": "A."
      },
      {
        "family": "Hoffman",
        "given": "D."
      },
      {
        "family": "Jatkowski",
        "given": "A."
      },
      {
        "family": "Mayo",
        "given": "M."
      },
      {
        "family": "Merrill",
        "given": "D."
      },
      {
        "family": "McNamara",
        "given": "T."
      },
      {
        "family": "Northrop",
        "given": "G."
      },
      {
        "family": "Rawlins",
        "given": "J."
      },
      {
        "family": "Sigal",
        "given": "L."
      },
      {
        "family": "Slegel",
        "given": "T."
      },
      {
        "family": "Webber",
        "given": "D."
      },
      {
        "family": "Williams",
        "given": "P."
      },
      {
        "family": "Yee",
        "given": "F."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "IEEE International Solid-State Circuits Conference"
    ],
    "date": [
      "2000-02"
    ],
    "pages": [
      "96–97,"
    ],
    "title": [
      "760MHz G6 S/390 Microprocessor Exploiting Multiple Vt and Copper Interconnects"
    ],
    "type": "paper-conference",
    "volume": [
      "XLIII"
    ]
  },
  {
    "author": [
      {
        "family": "Rusu",
        "given": "S."
      },
      {
        "family": "Tam",
        "given": "S."
      },
      {
        "family": "Muljono",
        "given": "H."
      },
      {
        "family": "Ayers",
        "given": "D."
      },
      {
        "family": "Chang",
        "given": "J."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "IEEE International Solid-State Circuits Conference"
    ],
    "date": [
      "2006-02"
    ],
    "pages": [
      "102–103,"
    ],
    "title": [
      "A Dual-Core Multi-Threaded Xeon® Processor with 16MB L3 Cache"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Scott",
        "given": "D."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "Microprocessor Forum, IEEE International Solid-State Circuits Conference"
    ],
    "date": [
      "2007-02"
    ],
    "title": [
      "Technology Challenges of Adaptive Techniques”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Su",
        "given": "H."
      },
      {
        "family": "Liu",
        "given": "F."
      },
      {
        "family": "Devgan",
        "given": "A."
      },
      {
        "family": "Acar",
        "given": "E."
      },
      {
        "family": "Nassif",
        "given": "S."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "International 22 David Scott, Alice Wang Symposium on Low Power Electronics and Design"
    ],
    "date": [
      "August 25–27, 2003"
    ],
    "pages": [
      "78–83,"
    ],
    "title": [
      "Full Chip Leakage Estimation Considering Power Supply and Temperature Variations",
      "Seoul, Korea"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Shakeri",
        "given": "K."
      },
      {
        "family": "Meindl",
        "given": "J.D."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "IEEE Transactions on Electron Devices"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "1087–1096"
    ],
    "title": [
      "Compact Physical IR-Drop Models for Chip/Package Co-Design of Gigascale Integration (GSI"
    ],
    "type": "article-journal",
    "volume": [
      "52"
    ]
  },
  {
    "author": [
      {
        "family": "Ong",
        "given": "T.-C."
      },
      {
        "family": "Levi",
        "given": "M."
      },
      {
        "family": "Ko",
        "given": "P.-K."
      },
      {
        "family": "Hu",
        "given": "C."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "IEEE Transactions on Electron Devices"
    ],
    "date": [
      "1988-07"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "978–984,"
    ],
    "title": [
      "Recovery of Threshold Voltage After Hot-Carrier Stressing"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "Krishnan",
        "given": "A.T."
      },
      {
        "family": "Reddy",
        "given": "V."
      },
      {
        "family": "Chakravarthi",
        "given": "S."
      },
      {
        "family": "Rodriguez",
        "given": "J."
      },
      {
        "family": "John",
        "given": "S."
      },
      {
        "family": "Krishnan",
        "given": "S."
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "IEEE IEDM Technical Digest"
    ],
    "date": [
      "2003-12"
    ],
    "pages": [
      "349–352,"
    ],
    "title": [
      "NBTI Impact on Transistor and Circuit: Models, Mechanisms and Scaling Effects [MOSFETs"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Mizuno",
        "given": "H."
      },
      {
        "family": "Ishibashi",
        "given": "K."
      },
      {
        "family": "Shimura",
        "given": "T."
      },
      {
        "family": "Hattori",
        "given": "T."
      },
      {
        "family": "Narita",
        "given": "S."
      },
      {
        "family": "Shiozawa",
        "given": "K."
      },
      {
        "family": "Ikeda",
        "given": "S."
      },
      {
        "family": "Uchiyama",
        "given": "K."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1999-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1492–1500,"
    ],
    "title": [
      "An 18- A Standby Current 1.8-V 200-MHz Microprocessor with Self-Substrate-Biased Data-Retention Mode"
    ],
    "type": "article-journal",
    "volume": [
      "34"
    ]
  },
  {
    "author": [
      {
        "family": "Yasuda",
        "given": "Y."
      },
      {
        "family": "Kimizuka",
        "given": "N."
      },
      {
        "family": "Akiyama",
        "given": "Y."
      },
      {
        "family": "Yamagata",
        "given": "Y."
      },
      {
        "family": "Goto",
        "given": "Y."
      },
      {
        "given": "K."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "IEDM Technical Digest"
    ],
    "date": [
      "2005-12"
    ],
    "pages": [
      "66–71,"
    ],
    "title": [
      "Imai “System LSI Multi-Vth Transistors Design Methodology for Maximizing Efficiency of Body-Biasing Control to Reduce Vth Variation and Power Consumption"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Hobbs",
        "given": "C.C."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "IEEE Transactions on Electron Devices"
    ],
    "date": [
      "2004-06"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "971–977,"
    ],
    "title": [
      "Fermi Level Pinning at the Polysilicon/Metal Oxide Interface-Part 1"
    ],
    "type": "article-journal",
    "volume": [
      "51"
    ]
  },
  {
    "author": [
      {
        "family": "Jan",
        "given": "C.-H."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "IEEE IEDM Technical Digest"
    ],
    "date": [
      "2005-12"
    ],
    "pages": [
      "60–63,"
    ],
    "title": [
      "A 65nm Ultra Low Power Logic Platform Technology Using Uni-Axial Strained Silicon Transistors"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "T."
      },
      {
        "family": "Naffziger",
        "given": "S."
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "IEEE Transactions on VLSI Systems"
    ],
    "date": [
      "2003-10"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "888–899,"
    ],
    "title": [
      "Comparison of Adaptive Body Bias (ABB) and Adaptive Supply Voltage (ASV) for Improving Delay and Leakage Under the Presence of Process Variation"
    ],
    "type": "article-journal",
    "volume": [
      "11"
    ]
  },
  {
    "author": [
      {
        "family": "Ishibashi",
        "given": "K."
      }
    ],
    "citation-number": [
      "16"
    ],
    "container-title": [
      "Short Course on Physical Design for Low Power, High Performance Microprocessor Circuits, 2001 Symposium on VLSI Circuits"
    ],
    "date": [
      "2001"
    ],
    "title": [
      "Substrate Bias Techniques for SH4"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Scott",
        "given": "D."
      },
      {
        "family": "Tang",
        "given": "S."
      },
      {
        "family": "Zhao",
        "given": "S."
      },
      {
        "family": "Nandakumar",
        "given": "M."
      }
    ],
    "citation-number": [
      "17"
    ],
    "container-title": [
      "Proceedings. International Symposium on Quality Electronic Design"
    ],
    "pages": [
      "349–354"
    ],
    "title": [
      "Device Physics Impact on Low Leakage, High Speed DSP Design Techniques"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Troutman",
        "given": "R.R."
      }
    ],
    "citation-number": [
      "18"
    ],
    "container-title": [
      "IEEE Transactions on Electron Devices"
    ],
    "date": [
      "1979-04"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "461–469,"
    ],
    "title": [
      "VLSI Limitations from Drain-Induced Barrier Lowering"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Zhao",
        "given": "S."
      },
      {
        "family": "Tang",
        "given": "S."
      },
      {
        "family": "Nandakumar",
        "given": "M."
      },
      {
        "family": "Scott",
        "given": "D.B."
      },
      {
        "family": "Sridhar",
        "given": "S."
      },
      {
        "family": "Chatterjee",
        "given": "A."
      },
      {
        "family": "Kim",
        "given": "Y."
      },
      {
        "family": "Yang",
        "given": "S.-H."
      },
      {
        "family": "Ai",
        "given": "S.-C."
      },
      {
        "family": "Ashburn",
        "given": "S.P."
      }
    ],
    "citation-number": [
      "19"
    ],
    "container-title": [
      "International Conference on Simulation of Semiconductor Processes and Devices"
    ],
    "date": [
      "2002"
    ],
    "note": [
      "Chapter 1 Technology Challenges Motivating Adaptive Techniques 23"
    ],
    "pages": [
      "43–46,"
    ],
    "title": [
      "GIDL Simulation and Optimization for 0.13um, 1.5 V Low Power CMOS Transistor Design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kimizuka",
        "given": "N."
      },
      {
        "family": "Yasuda",
        "given": "Y."
      },
      {
        "family": "Iwamoto",
        "given": "T."
      },
      {
        "family": "Yamamoto",
        "given": "I."
      },
      {
        "family": "Takano",
        "given": "K."
      },
      {
        "family": "Akiyama",
        "given": "Y."
      },
      {
        "family": "Imai",
        "given": "K."
      }
    ],
    "citation-number": [
      "20"
    ],
    "container-title": [
      "Symposium on VLSI Technology, Digest of Tech. Papers"
    ],
    "date": [
      "2005-06"
    ],
    "pages": [
      "218–219,"
    ],
    "title": [
      "Ultra-Low Standby Power (U-LSTP) 65-nm Node CMOS Technology Utilizing HfSiON Dielectric and Body-Biasing Scheme"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Haensch",
        "given": "W."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "IBM Journal of Research and Development"
    ],
    "date": [
      "July/September 2006"
    ],
    "issue": [
      "4/5"
    ],
    "pages": [
      "339–361"
    ],
    "title": [
      "Silicon CMOS devices beyond Scaling”"
    ],
    "type": "article-journal",
    "volume": [
      "50"
    ]
  },
  {
    "author": [
      {
        "family": "Frank",
        "given": "D.J."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "IBM Journal of Research and Development"
    ],
    "date": [
      "March/May 2002"
    ],
    "issue": [
      "23"
    ],
    "pages": [
      "235–244"
    ],
    "title": [
      "Power constrained CMOS scaling limits”"
    ],
    "type": "article-journal",
    "volume": [
      "46"
    ]
  },
  {
    "author": [
      {
        "family": "Technology",
        "given": "A.M.D.PowerNOW!"
      }
    ],
    "citation-number": [
      "3"
    ],
    "date": [
      "2000-11"
    ],
    "genre": [
      "AMD white paper,"
    ],
    "type": null,
    "url": [
      "http://www.amd.com"
    ]
  },
  {
    "author": [
      {
        "family": "Fleishman",
        "given": "M."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "Transmeta white paper"
    ],
    "date": [
      "2001-01"
    ],
    "title": [
      "Longrun power management; Dynamic power management for crusoe processor”"
    ],
    "type": "article-journal",
    "url": [
      "http://www.transmeta.com"
    ]
  },
  {
    "author": [
      {
        "family": "Gochman",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "Intel Technology Journal"
    ],
    "date": [
      "2003-05"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "22–36"
    ],
    "title": [
      "The Intel Pentium M processors: Microarchitecture and performance”"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Kuroda",
        "given": "T."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1998-03"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "454–462"
    ],
    "title": [
      "Variable supply-voltage scheme for low-power highspeed CMOS digital design”"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Nowka",
        "given": "K."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "2002-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1441–1447"
    ],
    "title": [
      "A 32-bit PowerPC system-on-a-chip with support for dynamic voltage scaling and dynamic frequency scaling”"
    ],
    "type": "article-journal",
    "volume": [
      "37"
    ]
  },
  {
    "author": [
      {
        "family": "Gutnik",
        "given": "V."
      },
      {
        "family": "Chandrakasan",
        "given": "A."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "IEEE Transactions on Very Large Scale Integration (VLSI) Systems"
    ],
    "date": [
      "1997-12"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "425–435"
    ],
    "title": [
      "Embedded power supply for low-power DSP”"
    ],
    "type": "article-journal",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "Miyake",
        "given": "T."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "Proceedings of IEEE Custom Integrated Circuits Conference"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "275–278"
    ],
    "title": [
      "Design methodology of high performance microprocessor using ultra-low threshold voltage CMOS”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Tschanz",
        "given": "J."
      },
      {
        "family": "Kao",
        "given": "J."
      },
      {
        "family": "Narendra",
        "given": "S."
      },
      {
        "family": "Nair",
        "given": "R."
      },
      {
        "family": "Antoniadis",
        "given": "D."
      },
      {
        "family": "Chandrakasan",
        "given": "A."
      },
      {
        "family": "De",
        "given": "Vivek"
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "IEEE Solid-State Circuits Conference"
    ],
    "date": [
      "2002-02"
    ],
    "pages": [
      "422–478"
    ],
    "title": [
      "Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage”"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "T."
      },
      {
        "family": "Naffziger",
        "given": "S."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "IEEE Transactions on VLSI Systems"
    ],
    "date": [
      "2003-10"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "888–899"
    ],
    "title": [
      "Comparison of Adaptive Body Bias (ABB) and Adaptive Supply Voltage (ASV) for improving delay and leakage under the presence of process variation”"
    ],
    "type": "article-journal",
    "volume": [
      "11"
    ]
  },
  {
    "author": [
      {
        "family": "Sakurai",
        "given": "T."
      },
      {
        "family": "Newton",
        "given": "R."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1990-04"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "584–593"
    ],
    "title": [
      "Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas”"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "K.Roy",
        "given": "S.Mukhopadhyay"
      },
      {
        "family": "Mahmoodi-Meimand",
        "given": "H."
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "Proceedings of the IEEE"
    ],
    "date": [
      "2003-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "305–327"
    ],
    "title": [
      "Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits ”"
    ],
    "type": "article-journal",
    "volume": [
      "91"
    ]
  },
  {
    "author": [
      {
        "family": "Meijer",
        "given": "M."
      },
      {
        "family": "Pessolano",
        "given": "F."
      },
      {
        "family": "Gyvez",
        "given": "J.Pineda",
        "particle": "de"
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "Proceedings of International Symposium on Low Power Electronic Design"
    ],
    "date": [
      "2004-08"
    ],
    "pages": [
      "14–19"
    ],
    "title": [
      "Technology exploration for adaptive power and frequency scaling in 90nm CMOS”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Meijer",
        "given": "M."
      },
      {
        "family": "Pessolano",
        "given": "F."
      },
      {
        "family": "Gyvez",
        "given": "J.Pineda",
        "particle": "de"
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "Proceedings of International Symposium on Circuits and Systems"
    ],
    "date": [
      "2005-05"
    ],
    "pages": [
      "23–26"
    ],
    "title": [
      "Limits to performance spread tuning using adaptive voltage and body biasing”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kuroda",
        "given": "T."
      },
      {
        "family": "Suzuki",
        "given": "K."
      },
      {
        "family": "Mita",
        "given": "S."
      },
      {
        "family": "Fujita",
        "given": "T."
      },
      {
        "family": "Yamane",
        "given": "F."
      },
      {
        "family": "Sano",
        "given": "F."
      },
      {
        "family": "Chiba",
        "given": "A."
      },
      {
        "family": "Watanabe",
        "given": "Y."
      },
      {
        "family": "Matsuda",
        "given": "K."
      },
      {
        "family": "Maeda",
        "given": "T."
      },
      {
        "family": "Sakurai",
        "given": "T."
      },
      {
        "family": "Furuyama",
        "given": "T."
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1998-03"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "454–462,"
    ],
    "title": [
      "Variable supply-voltage scheme for low-power high-speed CMOS digital design"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Sakurai",
        "given": "T."
      },
      {
        "family": "Sakurai",
        "given": "T."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "ESSCIRC'04",
      "IEICE Transactions on Electronics"
    ],
    "date": [
      "2004-09",
      "2004-04"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "11–18,",
      "429–437,"
    ],
    "title": [
      "Low power digital circuit design (keynote",
      "Perspectives of low-power VLSI's"
    ],
    "type": "article-journal",
    "volume": [
      "C"
    ]
  },
  {
    "citation-number": [
      "72"
    ],
    "location": [
      "Takayasu Sakurai"
    ],
    "title": [
      "Tadahiro Kuroda"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Chandrakasan",
        "given": "A."
      },
      {
        "family": "Gutnik",
        "given": "V."
      },
      {
        "family": "Xanthopoulos",
        "given": "T."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "Proc"
    ],
    "date": [
      "1996-08"
    ],
    "issue": [
      "LPED’96"
    ],
    "pages": [
      "347–352,"
    ],
    "title": [
      "Data driven signal processing: an approach for energy efficient computing"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "family": "Aisaka",
        "given": "K."
      },
      {
        "family": "Aritsuka",
        "given": "T."
      },
      {
        "family": "Misaka",
        "given": "S."
      },
      {
        "family": "Toyama",
        "given": "K."
      },
      {
        "family": "Uchiyam",
        "given": "K."
      },
      {
        "family": "Ishibashi",
        "given": "K."
      },
      {
        "family": "Kawaguchi",
        "given": "H."
      },
      {
        "family": "Sakurai",
        "given": "T."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "Symp. on VLSI Circuits Digest of Technical Papers"
    ],
    "date": [
      "2002-06"
    ],
    "pages": [
      "216–217,"
    ],
    "title": [
      "Design rule for frequency-voltage cooperative power control and its application to an MPEG-4 decoder"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Kuroda",
        "given": "T."
      },
      {
        "family": "Fujita",
        "given": "T."
      },
      {
        "family": "Mita",
        "given": "S."
      },
      {
        "family": "Nagamatu",
        "given": "T."
      },
      {
        "family": "Yoshioka",
        "given": "S."
      },
      {
        "family": "Suzuki",
        "given": "K."
      },
      {
        "family": "Sano",
        "given": "F."
      },
      {
        "family": "Norishima",
        "given": "M."
      },
      {
        "family": "Murota",
        "given": "M."
      },
      {
        "family": "Kako",
        "given": "M."
      },
      {
        "family": "Kinugawa",
        "given": "M."
      },
      {
        "family": "Kakumu",
        "given": "M."
      },
      {
        "family": "Sakurai",
        "given": "T."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1996-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1770–1779,"
    ],
    "title": [
      "A 0.9V 150MHz 10mW 4mm2 2-D discrete cosine transform core processor with variable-threshold-voltage scheme"
    ],
    "type": "article-journal",
    "volume": [
      "31"
    ]
  },
  {
    "author": [
      {
        "family": "Sakurai",
        "given": "T."
      },
      {
        "family": "Newton",
        "given": "A.R."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1990-04"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "584–594,"
    ],
    "title": [
      "Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Kobayashi",
        "given": "T."
      },
      {
        "family": "Sakurai",
        "given": "T."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "Proc"
    ],
    "date": [
      "1994-05"
    ],
    "pages": [
      "271–274,"
    ],
    "title": [
      "Self-adjusting threshold-voltage scheme (SATS) for low-voltage high-speed operation"
    ],
    "type": "article-journal",
    "volume": [
      "CICC’94"
    ]
  },
  {
    "author": [
      {
        "family": "Seta",
        "given": "K."
      },
      {
        "family": "Hara",
        "given": "H."
      },
      {
        "family": "Kuroda",
        "given": "T."
      },
      {
        "family": "Kakumu",
        "given": "M."
      },
      {
        "family": "Sakurai",
        "given": "T."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "ISSCC Dig. Tech. Papers"
    ],
    "date": [
      "1995-02"
    ],
    "pages": [
      "318–319,"
    ],
    "title": [
      "50% activepower saving without speed degradation using standby power reduction (SPR) circuit"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Kuroda",
        "given": "T."
      },
      {
        "family": "Fujita",
        "given": "T."
      },
      {
        "family": "Nagamatu",
        "given": "T."
      },
      {
        "family": "Yoshioka",
        "given": "S."
      },
      {
        "family": "Sei",
        "given": "T."
      },
      {
        "family": "Matsuo",
        "given": "K."
      },
      {
        "family": "Hamura",
        "given": "Y."
      },
      {
        "family": "Mori",
        "given": "T."
      },
      {
        "family": "Murota",
        "given": "M."
      },
      {
        "family": "Kakumu",
        "given": "M."
      },
      {
        "family": "Sakurai",
        "given": "T."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "Proc"
    ],
    "date": [
      "1996-05"
    ],
    "pages": [
      "53–56,"
    ],
    "title": [
      "A high-speed low-power 0.3μm CMOS gate array with variable threshold voltage (VT) scheme"
    ],
    "type": "article-journal",
    "volume": [
      "CICC’96"
    ]
  },
  {
    "author": [
      {
        "family": "Kuroda",
        "given": "T."
      },
      {
        "family": "Fujita",
        "given": "T."
      },
      {
        "family": "Mita",
        "given": "S."
      },
      {
        "family": "Mori",
        "given": "T."
      },
      {
        "family": "Matsuo",
        "given": "K."
      },
      {
        "family": "Kakumu",
        "given": "M."
      },
      {
        "family": "Sakurai",
        "given": "T."
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "Proc"
    ],
    "date": [
      "1996-08"
    ],
    "issue": [
      "LPED’96"
    ],
    "pages": [
      "309–312,"
    ],
    "title": [
      "Substrate noise influence on circuit performance in variable threshold-voltage scheme"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "family": "Kuroda",
        "given": "T."
      },
      {
        "family": "Sakurai",
        "given": "T."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "J. VLSI Signal Processing Systems, Kluwer Academic Publishers"
    ],
    "date": [
      "Aug./Sep. 1996"
    ],
    "issue": [
      "2/3"
    ],
    "pages": [
      "191–201,"
    ],
    "title": [
      "Threshold-voltage control schemes through substrate-bias for low-power high-speed CMOS LSI design"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Pashley",
        "given": "R.D."
      },
      {
        "family": "McCormick",
        "given": "G.A."
      }
    ],
    "citation-number": [
      "12"
    ],
    "date": [
      "1976-02"
    ],
    "genre": [
      "ISSCC Dig. Tech. Papers,"
    ],
    "pages": [
      "138–139,"
    ],
    "title": [
      "A 70-ns 1K MOS RAM"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Takahashi",
        "given": "M."
      },
      {
        "family": "Hamada",
        "given": "M."
      },
      {
        "family": "Nishikawa",
        "given": "T."
      },
      {
        "family": "Arakida",
        "given": "H."
      },
      {
        "family": "Tsuboi",
        "given": "Y."
      },
      {
        "family": "Fujita",
        "given": "T."
      },
      {
        "family": "Hatori",
        "given": "F."
      },
      {
        "family": "Mita",
        "given": "S."
      },
      {
        "family": "Suzuki",
        "given": "K."
      },
      {
        "family": "Chiba",
        "given": "A."
      },
      {
        "family": "Terasawa",
        "given": "T."
      },
      {
        "family": "Sano",
        "given": "F."
      },
      {
        "family": "Watanabe",
        "given": "Y."
      },
      {
        "family": "Momose",
        "given": "H."
      },
      {
        "family": "Usami",
        "given": "K."
      },
      {
        "family": "Igarashi",
        "given": "M."
      },
      {
        "family": "Ishikawa",
        "given": "T."
      },
      {
        "family": "Kanazawa",
        "given": "M."
      },
      {
        "family": "Kuroda",
        "given": "T."
      },
      {
        "family": "Furuyama",
        "given": "T."
      }
    ],
    "citation-number": [
      "13"
    ],
    "date": [
      "1998-02"
    ],
    "genre": [
      "ISSCC Dig. Tech. Papers,"
    ],
    "pages": [
      "34–35,"
    ],
    "title": [
      "A 60mW MPEG4 video codec using clustered voltage scaling with variable supply-voltage scheme"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Kanda",
        "given": "K."
      },
      {
        "family": "Nose",
        "given": "K."
      },
      {
        "family": "Kawaguchi",
        "given": "H."
      },
      {
        "family": "Sakurai",
        "given": "T."
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "Proc"
    ],
    "date": [
      "1999-05"
    ],
    "pages": [
      "563–566,"
    ],
    "title": [
      "Design impact of positive temperature dependence of drain current in sub 1V CMOS VLSI’s"
    ],
    "type": "article-journal",
    "volume": [
      "CICC’99"
    ]
  },
  {
    "author": [
      {
        "family": "Keshavarzi",
        "given": "A."
      },
      {
        "family": "Ma",
        "given": "S."
      },
      {
        "family": "Narendra",
        "given": "S."
      },
      {
        "family": "Bloechel",
        "given": "B."
      },
      {
        "family": "Mistry",
        "given": "K."
      },
      {
        "family": "Ghani",
        "given": "T."
      },
      {
        "family": "Borkar",
        "given": "S."
      },
      {
        "family": "De",
        "given": "V."
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "Proc"
    ],
    "date": [
      "2001-08"
    ],
    "pages": [
      "207–212,"
    ],
    "title": [
      "Effectiveness of reverse body bias for leakage control in scaled dual Vt CMOS ICs"
    ],
    "type": "article-journal",
    "volume": [
      "LPED’01"
    ]
  },
  {
    "author": [
      {
        "family": "Togo",
        "given": "M."
      },
      {
        "family": "Fukai",
        "given": "T."
      },
      {
        "family": "Nakahara",
        "given": "Y."
      },
      {
        "family": "Koyama",
        "given": "S."
      },
      {
        "family": "Makabe",
        "given": "M."
      },
      {
        "family": "Hasegawa",
        "given": "E."
      },
      {
        "family": "Nagase",
        "given": "M."
      },
      {
        "family": "Matsuda",
        "given": "T."
      },
      {
        "family": "Sakamoto",
        "given": "K."
      },
      {
        "family": "Fujiwara",
        "given": "S."
      },
      {
        "family": "Goto",
        "given": "Y."
      },
      {
        "family": "Yamamoto",
        "given": "T."
      },
      {
        "family": "Mogami",
        "given": "T."
      },
      {
        "family": "Ikeda",
        "given": "M."
      },
      {
        "family": "Yamagata",
        "given": "Y."
      },
      {
        "family": "Imai",
        "given": "K."
      }
    ],
    "citation-number": [
      "16"
    ],
    "date": [
      "2004-06"
    ],
    "genre": [
      "Symp. on VLSI Technology Dig. Tech. Papers,"
    ],
    "pages": [
      "88–89,"
    ],
    "title": [
      "Power-aware 65nm node CMOS technology using variable VDD and back-bias control with reliability consideration for back-bias mode"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Narendra",
        "given": "S."
      },
      {
        "family": "Haycock",
        "given": "M."
      },
      {
        "family": "Govindarajulu",
        "given": "V."
      },
      {
        "family": "Erraguntla",
        "given": "V."
      },
      {
        "family": "Wilson",
        "given": "H."
      },
      {
        "family": "Vangal",
        "given": "S."
      },
      {
        "family": "Pangal",
        "given": "A."
      },
      {
        "family": "Seligman",
        "given": "E."
      },
      {
        "family": "Nair",
        "given": "R."
      },
      {
        "family": "Keshavarzi",
        "given": "A."
      },
      {
        "family": "Bloechel",
        "given": "B."
      },
      {
        "family": "Dermer",
        "given": "G."
      },
      {
        "family": "Mooney",
        "given": "R."
      },
      {
        "family": "Borkar",
        "given": "N."
      },
      {
        "family": "Borkar",
        "given": "S."
      },
      {
        "family": "De",
        "given": "V."
      }
    ],
    "citation-number": [
      "17"
    ],
    "date": [
      "2002-02"
    ],
    "genre": [
      "ISSCC Dig. Tech. Papers,"
    ],
    "pages": [
      "270–271,"
    ],
    "title": [
      "1.1 V 1 GHz communications router with on-chip body bias in 150 nm CMOS"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Vangal",
        "given": "S."
      },
      {
        "family": "Anders",
        "given": "M.A."
      },
      {
        "family": "Borkar",
        "given": "N."
      },
      {
        "family": "Seligman",
        "given": "E."
      },
      {
        "family": "Govindarajulu",
        "given": "V."
      },
      {
        "family": "Erraguntla",
        "given": "V."
      },
      {
        "family": "Wilson",
        "given": "H."
      },
      {
        "family": "Pangal",
        "given": "A."
      },
      {
        "family": "Veeramachaneni",
        "given": "V."
      },
      {
        "family": "Tschanz",
        "given": "J."
      },
      {
        "family": "Ye",
        "given": "Y."
      },
      {
        "family": "Somasekhar",
        "given": "D."
      },
      {
        "family": "Bloechel",
        "given": "B."
      },
      {
        "family": "Dermer",
        "given": "G."
      },
      {
        "family": "Krishnamurthy",
        "given": "R.K."
      },
      {
        "family": "Soumyanath",
        "given": "K."
      },
      {
        "family": "Mathew",
        "given": "S."
      },
      {
        "family": "Narendra",
        "given": "S."
      },
      {
        "family": "Stan",
        "given": "M."
      },
      {
        "family": "Thompson",
        "given": "S."
      },
      {
        "family": "De",
        "given": "V."
      },
      {
        "family": "Borkar",
        "given": "S."
      }
    ],
    "citation-number": [
      "18"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "2002-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1421–1432,"
    ],
    "title": [
      "5-GHz 32-bit integer execution core in 130-nm dual-V/sub T/ CMOS"
    ],
    "type": "article-journal",
    "volume": [
      "37"
    ]
  },
  {
    "author": [
      {
        "family": "Narendra",
        "given": "S."
      },
      {
        "family": "Keshavarzi",
        "given": "A."
      },
      {
        "family": "Bloechel",
        "given": "B.A."
      },
      {
        "family": "Borkar",
        "given": "S."
      },
      {
        "family": "De",
        "given": "V."
      }
    ],
    "citation-number": [
      "19"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "2003-05"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "696–701,"
    ],
    "title": [
      "Forward body bias for microprocessors in 130-nm technology generation and beyond"
    ],
    "type": "article-journal",
    "volume": [
      "38"
    ]
  },
  {
    "author": [
      {
        "family": "Miyazaki",
        "given": "M."
      },
      {
        "family": "Ono",
        "given": "G."
      },
      {
        "family": "Hattori",
        "given": "T."
      },
      {
        "family": "Shiozawa",
        "given": "K."
      },
      {
        "family": "Uchiyama",
        "given": "K."
      },
      {
        "family": "Ishibashi",
        "given": "K."
      }
    ],
    "citation-number": [
      "20"
    ],
    "container-title": [
      "ISSCC Dig. Tech. Papers"
    ],
    "date": [
      "2000-02"
    ],
    "pages": [
      "420–421,"
    ],
    "title": [
      "A 1000-MIPS/W microprocessor using speed-adaptive thresholdvoltage CMOS with forward bias"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Ono",
        "given": "G."
      },
      {
        "family": "Miyazaki",
        "given": "M."
      }
    ],
    "citation-number": [
      "21"
    ],
    "container-title": [
      "Symp. VLSI Circuits Dig"
    ],
    "date": [
      "2002-06"
    ],
    "pages": [
      "206–209,"
    ],
    "title": [
      "Threshold-voltage balance for minimum supply operation"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "Tschanz",
        "given": "J."
      },
      {
        "family": "Kao",
        "given": "J."
      },
      {
        "family": "Narendra",
        "given": "S."
      },
      {
        "family": "Nair",
        "given": "R."
      },
      {
        "family": "Antonladls",
        "given": "D."
      },
      {
        "family": "Chandrakasan",
        "given": "A."
      },
      {
        "family": "De",
        "given": "V."
      }
    ],
    "citation-number": [
      "22"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "2002-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1396–1402,"
    ],
    "title": [
      "Adaptive body bias for reducing impacts of doe-to-deiand within-die parameter variations on microprocessor frequency and leakage"
    ],
    "type": "article-journal",
    "volume": [
      "37"
    ]
  },
  {
    "author": [
      {
        "family": "Ishibashi",
        "given": "K."
      },
      {
        "family": "Yamashita",
        "given": "T."
      },
      {
        "family": "Arima",
        "given": "Y."
      },
      {
        "family": "Minematsu",
        "given": "I."
      },
      {
        "family": "Fujimoto",
        "given": "T."
      }
    ],
    "citation-number": [
      "23"
    ],
    "container-title": [
      "ISSCC Dig. Tech. Papers"
    ],
    "date": [
      "2003-02"
    ],
    "pages": [
      "116–117,"
    ],
    "title": [
      "A 9μW 50MHz 32b adder using a self-adjusted forward body bias in SoCs"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Liu",
        "given": "Q."
      },
      {
        "family": "Sakurai",
        "given": "T."
      },
      {
        "family": "Hiramoto",
        "given": "T."
      }
    ],
    "citation-number": [
      "24"
    ],
    "container-title": [
      "Jpn. J. Apply. Phys"
    ],
    "date": [
      "2003-04"
    ],
    "issue": [
      "4B"
    ],
    "pages": [
      "2171–2175,"
    ],
    "title": [
      "Optimum device consideration for standby power reduction scheme using drain-induced barrier lowering"
    ],
    "type": "article-journal",
    "volume": [
      "42"
    ]
  },
  {
    "author": [
      {
        "family": "Kuroda",
        "given": "T."
      }
    ],
    "citation-number": [
      "25"
    ],
    "date": [
      "2002-11"
    ],
    "genre": [
      "Tech. Papers,"
    ],
    "pages": [
      "28–34,"
    ],
    "title": [
      "Optimization and control of VDD and VTH for low-power, high-speed CMOS design (invited),” ICCAD’02 Dig"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "S."
      },
      {
        "family": "Sakurai",
        "given": "T."
      }
    ],
    "citation-number": [
      "26"
    ],
    "container-title": [
      "Proc"
    ],
    "date": [
      "2000-06"
    ],
    "pages": [
      "806–809,"
    ],
    "title": [
      "Run-time voltage hopping for low-power real-time systems"
    ],
    "type": "article-journal",
    "volume": [
      "DAC’00"
    ]
  },
  {
    "author": [
      {
        "family": "Shin",
        "given": "Y."
      },
      {
        "family": "Kawaguchi",
        "given": "H."
      },
      {
        "family": "Sakurai",
        "given": "T."
      }
    ],
    "citation-number": [
      "27"
    ],
    "container-title": [
      "Proc. CICC’01"
    ],
    "date": [
      "2001-05"
    ],
    "pages": [
      "553–556,"
    ],
    "title": [
      "Cooperative Voltage Scaling (CVS) between OS and applications for low-power real-time systems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kawaguchi",
        "given": "H."
      },
      {
        "family": "Shin",
        "given": "Y."
      },
      {
        "family": "Sakurai",
        "given": "T."
      }
    ],
    "citation-number": [
      "28"
    ],
    "container-title": [
      "IEEE Transaction on Multimedia"
    ],
    "date": [
      "2005-02"
    ],
    "issue": [
      "1"
    ],
    "note": [
      "Chapter 4 Dynamic Adaptation Using Body Bias, Supply Voltage, and Frequency"
    ],
    "pages": [
      "67–74,"
    ],
    "title": [
      "μITRON-LP: power-conscious real-time OS based on cooperative voltage scaling for multimedia applications"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Bowman",
        "given": "K.A."
      },
      {
        "family": "Duvall",
        "given": "S.G."
      },
      {
        "family": "Meindl",
        "given": "J.D."
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "2002-02"
    ],
    "pages": [
      "183–190,"
    ],
    "title": [
      "Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution for gigascale integration”"
    ],
    "type": "article-journal",
    "volume": [
      "37"
    ]
  },
  {
    "author": [
      {
        "family": "Kurd",
        "given": "N.A."
      },
      {
        "family": "Barkatullah",
        "given": "J.S."
      },
      {
        "family": "Dizon",
        "given": "R.O."
      },
      {
        "family": "Fletcher",
        "given": "T.D."
      },
      {
        "family": "Madland",
        "given": "P.D."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "2001-11"
    ],
    "pages": [
      "1647–1653,"
    ],
    "title": [
      "A multigigahertz clocking scheme for Pentium® 4 micro-processor”"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "Keshavarzi",
        "given": "A."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "Proc. ISLPED"
    ],
    "date": [
      "1999-08"
    ],
    "pages": [
      "252–254,"
    ],
    "title": [
      "Technology scaling behavior of optimum reverse body bias for standby leakage power reduction in CMOS IC’s”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Keshavarzi",
        "given": "A."
      },
      {
        "family": "Ma",
        "given": "S."
      },
      {
        "family": "Narendra",
        "given": "S."
      },
      {
        "family": "Bloechel",
        "given": "B."
      },
      {
        "family": "Mistry",
        "given": "K."
      },
      {
        "family": "Ghani",
        "given": "T."
      },
      {
        "family": "Borkar",
        "given": "S."
      },
      {
        "family": "De",
        "given": "V."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "Proc. ISLPED"
    ],
    "date": [
      "2001-08"
    ],
    "pages": [
      "207–212,"
    ],
    "title": [
      "Effectiveness of reverse body bias for leakage control in scaled dual VT CMOS ICs”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Narendra",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "2003-05"
    ],
    "issue": [
      "5"
    ],
    "title": [
      "Forward body bias for microprocessors in 130nm technology generation and beyond”"
    ],
    "type": "article-journal",
    "volume": [
      "38"
    ]
  },
  {
    "author": [
      {
        "family": "Narendra",
        "given": "S."
      },
      {
        "family": "Haycock",
        "given": "M."
      },
      {
        "family": "Govindarajulu",
        "given": "V."
      },
      {
        "family": "Erraguntla",
        "given": "V."
      },
      {
        "family": "Wilson",
        "given": "H."
      },
      {
        "family": "Vangal",
        "given": "S."
      },
      {
        "family": "Pangal",
        "given": "A."
      },
      {
        "family": "Seligman",
        "given": "E."
      },
      {
        "family": "Nair",
        "given": "R."
      },
      {
        "family": "Keshavarzi",
        "given": "A."
      },
      {
        "family": "Bloechel",
        "given": "B."
      },
      {
        "family": "Dermer",
        "given": "G."
      },
      {
        "family": "Mooney",
        "given": "R."
      },
      {
        "family": "Borkar",
        "given": "N."
      },
      {
        "family": "Borkar",
        "given": "S."
      },
      {
        "family": "De",
        "given": "V."
      }
    ],
    "citation-number": [
      "6"
    ],
    "date": [
      "2002-02"
    ],
    "genre": [
      "IEEE ISSCC Dig. Tech. Papers,"
    ],
    "pages": [
      "270–271,"
    ],
    "title": [
      "1.1V 1GHz communications router with on-chip body bias in 150nm CMOS”"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Tschanz",
        "given": "J."
      },
      {
        "family": "Kao",
        "given": "J."
      },
      {
        "family": "Narendra",
        "given": "S."
      },
      {
        "family": "Nair",
        "given": "R."
      },
      {
        "family": "Antoniadis",
        "given": "D."
      },
      {
        "family": "Chandrakasan",
        "given": "A."
      },
      {
        "family": "De",
        "given": "V."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "2002-11"
    ],
    "issue": [
      "ue 11"
    ],
    "pages": [
      "1396–1402,"
    ],
    "title": [
      "Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage”"
    ],
    "type": "article-journal",
    "volume": [
      "37"
    ]
  },
  {
    "author": [
      {
        "family": "Tschanz",
        "given": "J."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "IEEE J. Solid State Circuits"
    ],
    "date": [
      "2003-05"
    ],
    "issue": [
      "5"
    ],
    "title": [
      "Effectiveness of adaptive supply voltage and body bias for reducing impact of parameter variations in low-power and high-performance microprocessors”"
    ],
    "type": "article-journal",
    "volume": [
      "38"
    ]
  },
  {
    "author": [
      {
        "family": "Tschanz",
        "given": "J."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "IEEE J. Solid State Circuits"
    ],
    "date": [
      "2003-11"
    ],
    "issue": [
      "11"
    ],
    "title": [
      "Dynamic sleep transistor and body bias for active leakage power control of microprocessors”"
    ],
    "type": "article-journal",
    "volume": [
      "38"
    ]
  },
  {
    "author": [
      {
        "family": "Tschanz",
        "given": "J."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "IEEE ISSCC Dig. Tech. Papers"
    ],
    "date": [
      "2007-02"
    ],
    "title": [
      "Adaptive frequency and biasing techniques for tolerance to dynamic temperature-voltage variations and aging”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Schroder",
        "given": "D."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "J. Appl. Phys"
    ],
    "date": [
      "2003-07"
    ],
    "issue": [
      "1"
    ],
    "title": [
      "Chapter 5 Adaptive Supply Voltage Delivery for Ultra-dynamic Voltage Scaled Systems"
    ],
    "type": "article-journal",
    "volume": [
      "94"
    ]
  },
  {
    "author": [
      {
        "family": "Gutnik",
        "given": "V."
      },
      {
        "family": "Chandrakasan",
        "given": "A."
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "IEEE Trans. VLSI Syst"
    ],
    "date": [
      "1997-12"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "425–435,"
    ],
    "title": [
      "Embedded power supply for low-power DSP"
    ],
    "type": "article-journal",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "Sinha",
        "given": "A."
      },
      {
        "family": "Chandrakasan",
        "given": "A."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "IEEE Design and Test of Computers"
    ],
    "date": [
      "2001-03"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "62–74,"
    ],
    "title": [
      "Dynamic power management in wireless sensor networks"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Zhai",
        "given": "B."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "Symp. VLSI Circuits Tech. Dig"
    ],
    "date": [
      "2006-06"
    ],
    "pages": [
      "192–193,"
    ],
    "title": [
      "A 2.6pJ/Inst subthreshold sensor processor for optimal energy efficiency"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Soykan",
        "given": "O."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "Medical Device Manufacturing and Technology"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "Power sources for implantable medical devices"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Roundy",
        "given": "S."
      },
      {
        "family": "Wright",
        "given": "P.K."
      },
      {
        "family": "Rabaey",
        "given": "J."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "Computer Communications"
    ],
    "date": [
      "2003-07"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1131–1144,"
    ],
    "title": [
      "A study of low level vibrations as a power source for wireless sensor nodes"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "A."
      },
      {
        "family": "Chandrakasan",
        "given": "A."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "2005-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "310–319,"
    ],
    "title": [
      "A 180-mV Sub-threshold FFT processor using a minimum energy design methodology"
    ],
    "type": "article-journal",
    "volume": [
      "40"
    ]
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "A."
      },
      {
        "family": "Calhoun",
        "given": "B.H."
      },
      {
        "family": "Chandrakasan",
        "given": "A.P."
      }
    ],
    "citation-number": [
      "7"
    ],
    "date": [
      "2006"
    ],
    "location": [
      "New York"
    ],
    "pages": [
      "75–102,"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Sub-Threshold Design for Ultra Low-Power Systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Pelgrom",
        "given": "M.J.M."
      },
      {
        "family": "Duinmaijer",
        "given": "A.C.J."
      },
      {
        "family": "Welbers",
        "given": "A.P.G."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1989-10"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "1433–1439,"
    ],
    "title": [
      "Matching properties of MOS transistors"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Kwong",
        "given": "J."
      },
      {
        "family": "Chandrakasan",
        "given": "A.P."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "IEEE Intl. Symp. on Low Power Electronics and Design"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "8–13"
    ],
    "title": [
      "Variation-driven device sizing for minimum energy sub-threshold circuits"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Srivastava",
        "given": "A."
      },
      {
        "family": "Sylvester",
        "given": "D."
      },
      {
        "family": "Blaauw",
        "given": "D."
      }
    ],
    "citation-number": [
      "10"
    ],
    "date": [
      "2005"
    ],
    "location": [
      "New York"
    ],
    "pages": [
      "79–132,"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Statistical analysis and optimization for VLSI: timing and power"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Zhai",
        "given": "B."
      },
      {
        "family": "Hanson",
        "given": "S."
      },
      {
        "family": "Blaauw",
        "given": "D."
      },
      {
        "family": "Sylvester",
        "given": "D."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "IEEE Intl. Symp. on Low Power Electronics and Design"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "20–25,"
    ],
    "title": [
      "Analysis and mitigation of variability in subthreshold design"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Pille",
        "given": "J."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "IEEE ISSCC Dig. Tech. Papers"
    ],
    "date": [
      "2007-02"
    ],
    "pages": [
      "322–323,"
    ],
    "title": [
      "Implementation of the CELL broadband engine in a 65nm SOI technology featuring dual-supply SRAM arrays supporting 6GHz at 1.3V"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Verma",
        "given": "N."
      },
      {
        "family": "Chandrakasan",
        "given": "A."
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "IEEE ISSCC Dig. Tech. Papers"
    ],
    "date": [
      "2007-02"
    ],
    "pages": [
      "328–329,"
    ],
    "title": [
      "A 65nm 8T sub-Vt SRAM employing sense-amplifier redundancy"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Seevinck",
        "given": "E."
      },
      {
        "family": "List",
        "given": "F."
      },
      {
        "family": "Lohstroh",
        "given": "J."
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1987-10"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "748–754,"
    ],
    "title": [
      "Static noise margin analysis of MOS SRAM cells"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Agostinelli",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "IEDM Dig. Tech. Papers"
    ],
    "date": [
      "2005-12"
    ],
    "pages": [
      "671–674,"
    ],
    "title": [
      "Erratic fluctuations of SRAM cache Vmin at the 90nm process technology node"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Rodriguez",
        "given": "R."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "16"
    ],
    "container-title": [
      "IEEE Electron Device Letters"
    ],
    "date": [
      "2002-09"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "559–561,"
    ],
    "title": [
      "The impact of gate-oxide breakdown on SRAM stability"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "L."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "17"
    ],
    "container-title": [
      "Symp. VLSI Circuits"
    ],
    "date": [
      "2007-06"
    ],
    "pages": [
      "252–253,"
    ],
    "title": [
      "A 5.3GHz 8T-SRAM with operation down to 0.41V in 65nm CMOS"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Calhoun",
        "given": "B."
      },
      {
        "family": "Chandrakasan",
        "given": "A."
      }
    ],
    "citation-number": [
      "18"
    ],
    "container-title": [
      "IEEE ISSCC Dig. Tech. Papers"
    ],
    "date": [
      "2006-02"
    ],
    "pages": [
      "628–629,"
    ],
    "title": [
      "A 256kb sub-threshold SRAM in 65nm CMOS"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Pering",
        "given": "T."
      },
      {
        "family": "Burd",
        "given": "T."
      },
      {
        "family": "Brodersen",
        "given": "R."
      }
    ],
    "citation-number": [
      "19"
    ],
    "container-title": [
      "IEEE Intl. Symp. Low Power Electronics and Design"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "76–81,"
    ],
    "title": [
      "The simulation and evaluation of dynamic voltage scaling algorithms"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Calhoun",
        "given": "B.H."
      },
      {
        "family": "Chandrakasan",
        "given": "A.P."
      }
    ],
    "citation-number": [
      "20"
    ],
    "container-title": [
      "IEEE ISSCC Dig. Tech. Papers"
    ],
    "date": [
      "2005-02"
    ],
    "pages": [
      "300–301,"
    ],
    "title": [
      "Ultra-dynamic voltage scaling using sub-threshold operation and local voltage dithering in 90nm CMOS"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "given": "G.-YWei"
      },
      {
        "family": "Horowitz",
        "given": "M."
      }
    ],
    "citation-number": [
      "21"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1999-04"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "520–528,"
    ],
    "title": [
      "A fully digital, energy-efficient, adaptive power-supply regulator"
    ],
    "type": "article-journal",
    "volume": [
      "34"
    ]
  },
  {
    "author": [
      {
        "family": "Hazucha",
        "given": "P."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "22"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "2005-04"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "933–940,"
    ],
    "title": [
      "Area efficient linear regulator with ultra-fast load regulation"
    ],
    "type": "article-journal",
    "volume": [
      "40"
    ]
  },
  {
    "author": [
      {
        "family": "Xiao",
        "given": "J."
      },
      {
        "family": "Peterchev",
        "given": "A."
      },
      {
        "family": "Zhang",
        "given": "J."
      },
      {
        "family": "Sanders",
        "given": "S."
      }
    ],
    "citation-number": [
      "23"
    ],
    "container-title": [
      "IEEE ISSCC Dig. Tech. Papers"
    ],
    "date": [
      "2004-02"
    ],
    "pages": [
      "280–281,"
    ],
    "title": [
      "A 4μA-quiescent-current dual-mode buck converter IC for cellular phone applications"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Rao",
        "given": "A."
      },
      {
        "family": "McIntyre",
        "given": "W."
      },
      {
        "family": "Moon",
        "given": "U."
      },
      {
        "family": "Temes",
        "given": "G.C."
      }
    ],
    "citation-number": [
      "24"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "2005-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "422–429,"
    ],
    "title": [
      "Noise-shaping techniques applied to switched capacitor voltage regulators"
    ],
    "type": "article-journal",
    "volume": [
      "40"
    ]
  },
  {
    "author": [
      {
        "family": "Patounakis",
        "given": "G."
      },
      {
        "family": "Li",
        "given": "Y."
      },
      {
        "family": "Shepard",
        "given": "K.L."
      }
    ],
    "citation-number": [
      "25"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "2004-03"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "443–451,"
    ],
    "title": [
      "A fully integrated on-chip DC–DC conversion and power management system"
    ],
    "type": "article-journal",
    "volume": [
      "39"
    ]
  },
  {
    "author": [
      {
        "family": "Ramadass",
        "given": "Y.K."
      },
      {
        "family": "Chandrakasan",
        "given": "A."
      }
    ],
    "citation-number": [
      "26"
    ],
    "container-title": [
      "IEEE Power Electronics Specialists Conference"
    ],
    "date": [
      "2007-06"
    ],
    "pages": [
      "2353–2359,"
    ],
    "title": [
      "Voltage scalable switched capacitor DC–DC converter for ultra-low-power on-chip applications"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ramadass",
        "given": "Yogesh K."
      },
      {
        "family": "Kwong",
        "given": "Joyce"
      },
      {
        "family": "Verma",
        "given": "Naveen"
      },
      {
        "family": "Chandrakasan",
        "given": "Anantha"
      }
    ],
    "citation-number": [
      "122"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Ramadass",
        "given": "Y.K."
      },
      {
        "family": "Chandrakasan",
        "given": "A.P."
      }
    ],
    "citation-number": [
      "27"
    ],
    "container-title": [
      "IEEE ISSCC Dig. Tech. Papers"
    ],
    "date": [
      "2007-02"
    ],
    "pages": [
      "64–65,"
    ],
    "title": [
      "Minimum energy tracking loop with embedded DC–DC converter delivering voltages down to 250mV in 65nm CMOS"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Forghani-zadeh",
        "given": "H.P."
      },
      {
        "family": "Rincón-Mora",
        "given": "G.A."
      }
    ],
    "citation-number": [
      "28"
    ],
    "container-title": [
      "Proc. 2002 Midwest Symp. Circuits and Systems (MWSCAS"
    ],
    "date": [
      "2002-08"
    ],
    "pages": [
      "577–580,"
    ],
    "title": [
      "Current-sensing techniques for DC–DC converters"
    ],
    "type": "paper-conference",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Bonfini",
        "given": "G."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "29"
    ],
    "container-title": [
      "IEEE Trans. Circuits Syst. I, Reg. Papers"
    ],
    "date": [
      "2004-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "174–177,"
    ],
    "title": [
      "An ultralow-power switched opamp-based 10-B integrated ADC for implantable biomedical applications"
    ],
    "type": "article-journal",
    "volume": [
      "51"
    ]
  },
  {
    "author": [
      {
        "family": "Ramadass",
        "given": "Y.K."
      },
      {
        "family": "Chandrakasan",
        "given": "A.P."
      }
    ],
    "citation-number": [
      "30"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "2008-01"
    ],
    "issue": [
      "ue 1"
    ],
    "pages": [
      "256–265,"
    ],
    "title": [
      "Minimum energy tracking loop with embedded DC–DC converter enabling ultra-low-voltage operation down to 250mV in 65nm CMOS,” to be published"
    ],
    "type": "article-journal",
    "volume": [
      "43"
    ]
  },
  {
    "author": [
      {
        "family": "Stratakos",
        "given": "A.J."
      }
    ],
    "citation-number": [
      "31"
    ],
    "date": [
      "1998"
    ],
    "genre": [
      "Ph.D. Thesis,"
    ],
    "location": [
      "Berkeley"
    ],
    "publisher": [
      "University of California"
    ],
    "title": [
      "High-efficiency low-voltage DC–DC conversion for portable applications"
    ],
    "type": "thesis"
  },
  {
    "title": [
      "Chapter 6 Dynamic Voltage Scaling with the XScale Embedded Microprocessor"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Clark",
        "given": "L."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "2001-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "498–506,"
    ],
    "title": [
      "An embedded microprocessor core for high performance and low power applications"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "Montonarro",
        "given": "J."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "IEEE Journal of Solid-state Circuits"
    ],
    "date": [
      "1996-11"
    ],
    "pages": [
      "1703–1714,"
    ],
    "title": [
      "A 160 MHz, 32b 0.5W CMOS RISC microprocessor"
    ],
    "type": "article-journal",
    "volume": [
      "31"
    ]
  },
  {
    "author": [
      {
        "family": "Weiser",
        "given": "M."
      },
      {
        "family": "Welch",
        "given": "B."
      },
      {
        "family": "Demers",
        "given": "A."
      },
      {
        "family": "Shenker",
        "given": "S."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "Proceedings of the Fisrt Symposium on Operating Systems Design and Implementation"
    ],
    "date": [
      "1994-11"
    ],
    "note": [
      "Chapter 6 Dynamic Voltage Scaling with the XScale Embedded Microprocessor 143"
    ],
    "title": [
      "Scheduling for reduced CPU energy"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Pering",
        "given": "T."
      },
      {
        "family": "Burd",
        "given": "T."
      },
      {
        "family": "Broderson",
        "given": "R."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "Proceedings of International Symposium on Low Power Electronics"
    ],
    "date": [
      "1998-08"
    ],
    "pages": [
      "76–81,"
    ],
    "title": [
      "The simulation and evaluation of dynamic voltage scaling algorithms"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ricci",
        "given": "F."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "VLSI Circuits Symposium on Technology Design"
    ],
    "date": [
      "2005-06"
    ],
    "pages": [
      "12–15,"
    ],
    "title": [
      "A 1.5 GHz 90-nm embedded microprocessor core"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sakurai",
        "given": "T."
      },
      {
        "family": "Newton",
        "given": "A."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1990-04"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "584–594,"
    ],
    "title": [
      "Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Mudge",
        "given": "T."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "Computer"
    ],
    "date": [
      "2001-04"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "52–58,"
    ],
    "title": [
      "Power: A first-class architectural design constraint"
    ],
    "type": "article-journal",
    "volume": [
      "34"
    ]
  },
  {
    "citation-number": [
      "8"
    ],
    "date": [
      "2000-11"
    ],
    "title": [
      "Intel 80200 Processor based on Intel XScale Microarchitecture Developers Manual"
    ],
    "type": null
  },
  {
    "citation-number": [
      "9"
    ],
    "date": [
      "2000-12"
    ],
    "title": [
      "Intel XScale Core Developers Manual"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Clark",
        "given": "L."
      },
      {
        "family": "Deutscher",
        "given": "N."
      },
      {
        "family": "Ricci",
        "given": "F."
      },
      {
        "family": "Demmons",
        "given": "S."
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "Proceedings of International Symposiums on Low Power Electronics"
    ],
    "date": [
      "2002-08"
    ],
    "pages": [
      "7–12,"
    ],
    "title": [
      "Standby power management for a 0.18-μm microprocessor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Clark",
        "given": "L."
      },
      {
        "family": "Morrow",
        "given": "M."
      },
      {
        "family": "Brown",
        "given": "W."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "IEEE Transactions on VLSI Systems"
    ],
    "date": [
      "2004-09"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "947–956,"
    ],
    "title": [
      "Reverse body bias for low effective standby power"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Morrow",
        "given": "M."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "Computer"
    ],
    "date": [
      "2001-04"
    ],
    "pages": [
      "55,"
    ],
    "title": [
      "Micro-architecture uses a low power core"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "roadmap",
        "given": "I.T.R.S."
      }
    ],
    "citation-number": [
      "13"
    ],
    "title": [
      "Online at www.itrs.org"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Seevinck",
        "given": "E."
      },
      {
        "family": "List",
        "given": "F."
      },
      {
        "family": "Lohstroh",
        "given": "J."
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1987-10"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "748–754,"
    ],
    "title": [
      "Static noise margin analysis of MOS SRAM cells"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Bhavnagarwala",
        "given": "A."
      },
      {
        "family": "Tang",
        "given": "X."
      },
      {
        "family": "Meindl",
        "given": "J."
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "2001-04"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "658–665,"
    ],
    "title": [
      "The impact of intrinsic device fluctuations on CMOS SRAM cell stability"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "J."
      },
      {
        "family": "Clark",
        "given": "L."
      },
      {
        "family": "Chen",
        "given": "T."
      }
    ],
    "citation-number": [
      "16"
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "2006-10"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "2344–2353,"
    ],
    "title": [
      "An ultra-low-power memory with a subthreshold power supply voltage"
    ],
    "type": "article-journal",
    "volume": [
      "41"
    ]
  },
  {
    "author": [
      {
        "family": "Calhoun",
        "given": "B."
      },
      {
        "family": "Chandrakasan",
        "given": "A."
      }
    ],
    "citation-number": [
      "17"
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "2007-03"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "680–688,"
    ],
    "title": [
      "A 256-kb 65-nm Sub-threshold SRAM design for ultra-low-voltage operation"
    ],
    "type": "article-journal",
    "volume": [
      "42"
    ]
  },
  {
    "citation-number": [
      "18"
    ],
    "title": [
      "Intel PXA27× Processor Family Developers Manual"
    ],
    "type": null
  },
  {
    "citation-number": [
      "19"
    ],
    "date": [
      "2003-11-18"
    ],
    "title": [
      "US patent 6,650,589: “Low Voltage Operation of Static Random Access Memory"
    ],
    "type": null
  },
  {
    "citation-number": [
      "20"
    ],
    "title": [
      "Intel PXA27× Processor Family Power Requirements"
    ],
    "type": null
  },
  {
    "citation-number": [
      "21"
    ],
    "container-title": [
      "February"
    ],
    "date": [
      "2003"
    ],
    "title": [
      "US patent 6,519,707: “Method and Apparatus for Dynamic Power Control of a Low Power Processor"
    ],
    "type": "article-journal",
    "volume": [
      "11"
    ]
  },
  {
    "citation-number": [
      "22"
    ],
    "container-title": [
      "December"
    ],
    "date": [
      "2003"
    ],
    "title": [
      "US patent 6,664,775: “Apparatus Having Adjustable Operational Modes and Method Therefore"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "Maneatis",
        "given": "J."
      }
    ],
    "citation-number": [
      "23"
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1996-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1723–1732,"
    ],
    "title": [
      "Low-jitter process-independent DLL and PLL based on selfbiased techniques"
    ],
    "type": "article-journal",
    "volume": [
      "31"
    ]
  },
  {
    "author": [
      {
        "family": "Agarwal",
        "given": "K."
      },
      {
        "family": "Nassif",
        "given": "S."
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "DAC"
    ],
    "date": [
      "2007-06-04"
    ],
    "pages": [
      "396–399"
    ],
    "title": [
      "Characterizing Process Variation in Nanometer CMOS"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Austin",
        "given": "T."
      },
      {
        "family": "Blaauw",
        "given": "D."
      },
      {
        "family": "Mudge",
        "given": "T."
      },
      {
        "family": "Flautner",
        "given": "K."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "Computer"
    ],
    "date": [
      "2004-03"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "57–65"
    ],
    "title": [
      "Making Typical Silicon Matter with Razor"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "Blome",
        "given": "J."
      },
      {
        "family": "Feng",
        "given": "S."
      },
      {
        "family": "Gupta",
        "given": "S."
      },
      {
        "family": "Mahlke",
        "given": "S."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "MICRO"
    ],
    "date": [
      "2007-12-01"
    ],
    "title": [
      "Self-Calibrating Online Wearout Detection"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Borkar",
        "given": "S."
      },
      {
        "family": "Karnik",
        "given": "T."
      },
      {
        "family": "Narendra",
        "given": "S."
      },
      {
        "family": "Tschanz",
        "given": "J."
      },
      {
        "family": "Keshavarzi",
        "given": "A."
      },
      {
        "family": "De",
        "given": "V."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "DAC"
    ],
    "date": [
      "2003-06-02"
    ],
    "note": [
      "172 Alan Drake"
    ],
    "pages": [
      "338–342"
    ],
    "title": [
      "Parameter Variations and Impact on Circuits and Microarchitecture"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Bowman",
        "given": "K."
      },
      {
        "family": "Duvall",
        "given": "S."
      },
      {
        "family": "Meindl",
        "given": "J."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "2002-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "183–190"
    ],
    "title": [
      "Impact of Die-to-Die and Within-Die Parameter Fluctuations on the Maximum Clock Frequency Distribution for Gigascale Integration"
    ],
    "type": "article-journal",
    "volume": [
      "37"
    ]
  },
  {
    "author": [
      {
        "family": "Bowman",
        "given": "K."
      },
      {
        "family": "Samaan",
        "given": "S."
      },
      {
        "family": "Hakim",
        "given": "N."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "Integrated Circuit Design and Technology"
    ],
    "date": [
      "2004-05-17"
    ],
    "pages": [
      "183–191"
    ],
    "title": [
      "Maximum Clock Frequency Distribution Model with Practical VLSI Design Considerations"
    ],
    "type": "article-journal"
  },
  {
    "citation-number": [
      "7"
    ],
    "note": [
      "AMD, Corp. CA [Online] 0.04, 2004, June. www.amd.com/us-en/assets/content_type/DownloadableAssets/Cool_N_ Quiet_Installation_Guide3.pdf."
    ],
    "title": [
      "Cool ‘n’ Quiet Technology Installation Guide for AMD Athlon 64 Processor Based Systems"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Drake",
        "given": "A."
      }
    ],
    "citation-number": [
      "8"
    ],
    "date": [
      "2005"
    ],
    "genre": [
      "Ph.D. Dissertation,"
    ],
    "publisher": [
      "University of Michigan"
    ],
    "title": [
      "Power Reduction in Digital Systems Through Local Resonant Clocking and Dynamic Threshold MOS"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Drake",
        "given": "A."
      },
      {
        "family": "Senger",
        "given": "R."
      },
      {
        "family": "Deogun",
        "given": "H."
      },
      {
        "family": "Carpenter",
        "given": "G."
      },
      {
        "family": "Ghiasi",
        "given": "S."
      },
      {
        "family": "Nguyen",
        "given": "T."
      },
      {
        "family": "James",
        "given": "N."
      },
      {
        "family": "Floyd",
        "given": "M."
      },
      {
        "family": "Pokala",
        "given": "V."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "ISSCC"
    ],
    "date": [
      "2007-02-11"
    ],
    "pages": [
      "398–399"
    ],
    "title": [
      "A Distributed Critical-Path Monitor for a 65nm High-Performance Microprocessor"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Elgebaly",
        "given": "M."
      },
      {
        "family": "Sachdev",
        "given": "M."
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "IEEE Transactions on VLSI Systems"
    ],
    "date": [
      "2007-05"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "560–571"
    ],
    "title": [
      "Variation-Aware Adaptive Voltage Scaling System"
    ],
    "type": "article-journal",
    "volume": [
      "15"
    ]
  },
  {
    "citation-number": [
      "11"
    ],
    "container-title": [
      "Order"
    ],
    "date": [
      "2004-03"
    ],
    "director": [
      {
        "family": "Intel",
        "given": "Corp O.R."
      }
    ],
    "genre": [
      "[Online]."
    ],
    "issue": [
      "301170-001"
    ],
    "title": [
      "Enhanced Intel SpeedStep Technology for the Intel Pentium M Processor"
    ],
    "type": "article-journal",
    "url": [
      "www.intel.com/ technology/silicon/power/chipdesign.htm."
    ],
    "volume": []
  },
  {
    "author": [
      {
        "family": "Ershov",
        "given": "M."
      },
      {
        "family": "Saxena",
        "given": "S."
      },
      {
        "family": "Karbasi",
        "given": "H."
      },
      {
        "family": "Winters",
        "given": "S."
      },
      {
        "family": "Minehane",
        "given": "S."
      },
      {
        "family": "Babcock",
        "given": "J."
      },
      {
        "family": "Lindley",
        "given": "R."
      },
      {
        "family": "Clifton",
        "given": "P."
      },
      {
        "family": "Redford",
        "given": "M."
      },
      {
        "family": "Shibkov",
        "given": "A."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "Applied Physics Letters"
    ],
    "date": [
      "2003-08-25"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "1647–1649"
    ],
    "title": [
      "Dynamic Recovery of Negative Bias Temperature Instability in p-type Metal-Oxide-Semiconductor Field-Effect Transistors"
    ],
    "type": "article-journal",
    "volume": [
      "83"
    ]
  },
  {
    "author": [
      {
        "family": "Fetzer",
        "given": "E."
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "IEEE Design and Test of Computers"
    ],
    "date": [
      "Nov/Dec 2006"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "476–483"
    ],
    "title": [
      "Using Adaptive Circuits to Mitigate Process Variations in a Microprocessor Design"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "Fischer",
        "given": "T."
      },
      {
        "family": "Desai",
        "given": "J."
      },
      {
        "family": "Doyle",
        "given": "B."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "2006-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "218–228"
    ],
    "title": [
      "A 90-nm Variable Frequency Clock System for Power-Managed Itanium Architecture Processor"
    ],
    "type": "article-journal",
    "volume": [
      "41"
    ]
  },
  {
    "author": [
      {
        "family": "Garlepp",
        "given": "B."
      },
      {
        "family": "Donnelly",
        "given": "K."
      },
      {
        "family": "Kim",
        "given": "J."
      },
      {
        "family": "Chau",
        "given": "P."
      },
      {
        "family": "Zerbe",
        "given": "J."
      },
      {
        "family": "Huang",
        "given": "C."
      },
      {
        "family": "Tran",
        "given": "C."
      },
      {
        "family": "Portmann",
        "given": "C."
      },
      {
        "family": "Stark",
        "given": "D."
      },
      {
        "family": "Chan",
        "given": "Y.-F."
      },
      {
        "family": "Lee",
        "given": "T."
      },
      {
        "family": "Horowitz",
        "given": "M."
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1999-05"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "632–644"
    ],
    "title": [
      "A Portable Digital DLL for High-Speed CMOS Interface Circuits"
    ],
    "type": "article-journal",
    "volume": [
      "34"
    ]
  },
  {
    "author": [
      {
        "family": "Hamann",
        "given": "H."
      },
      {
        "family": "Weger",
        "given": "A."
      },
      {
        "family": "Lacey",
        "given": "J."
      },
      {
        "family": "Hu",
        "given": "Z."
      },
      {
        "family": "Bose",
        "given": "P."
      },
      {
        "family": "Cohen",
        "given": "E."
      },
      {
        "family": "Wakil",
        "given": "J."
      }
    ],
    "citation-number": [
      "16"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "2007-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "56–65"
    ],
    "title": [
      "Hotspot-Limited Microprocessors: Direct Temperature and Power Distribution Measurements"
    ],
    "type": "article-journal",
    "volume": [
      "42"
    ]
  },
  {
    "author": [
      {
        "family": "Ho",
        "given": "R."
      },
      {
        "family": "Mai",
        "given": "K."
      },
      {
        "family": "Horowitz",
        "given": "M."
      }
    ],
    "citation-number": [
      "17"
    ],
    "container-title": [
      "Proceedings of the IEEE"
    ],
    "date": [
      "2001-04"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "490–504"
    ],
    "title": [
      "The Future of Wires"
    ],
    "type": "article-journal",
    "volume": [
      "89"
    ]
  },
  {
    "author": [
      {
        "family": "Ho",
        "given": "R."
      },
      {
        "family": "Mai",
        "given": "K."
      },
      {
        "family": "Horowitz",
        "given": "M."
      }
    ],
    "citation-number": [
      "18"
    ],
    "container-title": [
      "International Technology Conference"
    ],
    "date": [
      "2003-06-02"
    ],
    "pages": [
      "177–179"
    ],
    "title": [
      "Managing Wire Scaling: A Circuit Perspective"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "James",
        "given": "N."
      },
      {
        "family": "Restle",
        "given": "P."
      },
      {
        "family": "Friedrich",
        "given": "J."
      },
      {
        "family": "Huott",
        "given": "B."
      },
      {
        "family": "McCredie",
        "given": "B."
      }
    ],
    "citation-number": [
      "19"
    ],
    "container-title": [
      "ISSCC"
    ],
    "date": [
      "2007-02-11"
    ],
    "pages": [
      "298–604"
    ],
    "title": [
      "Comparison of Split-Versus Connected-Core Supplies in the POWER6 Microprocessor"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Mahmoodi",
        "given": "H."
      },
      {
        "family": "Mukhopadhayay",
        "given": "S."
      },
      {
        "family": "Roy",
        "given": "K."
      }
    ],
    "citation-number": [
      "20"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "2005-09"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "1787–1796"
    ],
    "title": [
      "Estimation of Delay Variations Due to Random-Dopant Fluctuations in Nanoscale CMOS Circuits"
    ],
    "type": "article-journal",
    "volume": [
      "40"
    ]
  },
  {
    "author": [
      {
        "family": "Mehrotra",
        "given": "V."
      },
      {
        "family": "Sam",
        "given": "S.L."
      },
      {
        "family": "Boning",
        "given": "D."
      },
      {
        "family": "Chandrakasan",
        "given": "A."
      },
      {
        "family": "Vallishayee",
        "given": "R."
      },
      {
        "family": "Nassif",
        "given": "S."
      }
    ],
    "citation-number": [
      "21"
    ],
    "container-title": [
      "DAC"
    ],
    "date": [
      "2000-06-05"
    ],
    "pages": [
      "172–175"
    ],
    "title": [
      "A Methodology for Modeling the Effects of Systematic Within-Die Interconnect and Device Variation on Circuit Performance"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Naffziger",
        "given": "S."
      },
      {
        "family": "Stackhouse",
        "given": "B."
      },
      {
        "family": "Grutkowski",
        "given": "T."
      },
      {
        "family": "Josephson",
        "given": "D."
      },
      {
        "family": "Desai",
        "given": "J."
      },
      {
        "family": "Horowitz",
        "given": "M."
      }
    ],
    "citation-number": [
      "22"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "2006-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "197–209"
    ],
    "title": [
      "The Implementation of a 2-Core, Multi-Threaded Itanium Family Processor"
    ],
    "type": "article-journal",
    "volume": [
      "41"
    ]
  },
  {
    "author": [
      {
        "family": "Nakai",
        "given": "M."
      },
      {
        "family": "Akui",
        "given": "S."
      },
      {
        "family": "Seno",
        "given": "K."
      },
      {
        "family": "Makai",
        "given": "N."
      },
      {
        "family": "Meguro",
        "given": "T."
      },
      {
        "family": "Seki",
        "given": "T."
      },
      {
        "family": "Kondo",
        "given": "T."
      },
      {
        "family": "Hashiguchi",
        "given": "A."
      },
      {
        "family": "Kawahara",
        "given": "H."
      },
      {
        "family": "Kumano",
        "given": "K."
      },
      {
        "family": "Shimura",
        "given": "M."
      }
    ],
    "citation-number": [
      "23"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "2005-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "28–35"
    ],
    "title": [
      "Dynamic Voltage and Frequency Management for a Low-Power Embedded Microprocessor"
    ],
    "type": "article-journal",
    "volume": [
      "40"
    ]
  },
  {
    "author": [
      {
        "family": "Nakai",
        "given": "M."
      },
      {
        "family": "Akui",
        "given": "S."
      },
      {
        "family": "Seno",
        "given": "K."
      },
      {
        "family": "Meguro",
        "given": "T."
      },
      {
        "family": "Seki",
        "given": "T."
      },
      {
        "family": "Kondo",
        "given": "T."
      },
      {
        "family": "Hashiguchi",
        "given": "A."
      },
      {
        "family": "Kawahara",
        "given": "H."
      },
      {
        "family": "Kumano",
        "given": "K."
      },
      {
        "family": "Shimura",
        "given": "M."
      }
    ],
    "citation-number": [
      "24"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "2005-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "28–35"
    ],
    "title": [
      "Dynamic Voltage and Frequency Management for a Low-Power Embedded Microprocessor"
    ],
    "type": "article-journal",
    "volume": [
      "40"
    ]
  },
  {
    "author": [
      {
        "family": "Nassif",
        "given": "S."
      }
    ],
    "citation-number": [
      "25"
    ],
    "container-title": [
      "ISSCC"
    ],
    "date": [
      "2000-02-07"
    ],
    "pages": [
      "368–369"
    ],
    "title": [
      "Delay Variability: Sources, Impacts and Trends"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Nowka",
        "given": "K."
      },
      {
        "family": "Carpenter",
        "given": "G."
      },
      {
        "family": "Brock",
        "given": "B."
      }
    ],
    "citation-number": [
      "26"
    ],
    "container-title": [
      "IBM Journal of Research and Development"
    ],
    "date": [
      "Sept/Nov 2003"
    ],
    "issue": [
      "5/6"
    ],
    "pages": [
      "631–639"
    ],
    "title": [
      "The Design and Application of the PowerPC 405LP Energy-Efficient System-on-a-Chip"
    ],
    "type": "article-journal",
    "volume": [
      "47"
    ]
  },
  {
    "author": [
      {
        "family": "Ochkawa",
        "given": "S.-I."
      },
      {
        "family": "Aoki",
        "given": "M."
      },
      {
        "family": "Masuda",
        "given": "H."
      }
    ],
    "citation-number": [
      "27"
    ],
    "container-title": [
      "IEEE Transactions on Semiconductor Manufacturing"
    ],
    "date": [
      "2004-05"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "155–165"
    ],
    "title": [
      "Analysis and Characterization of Device Variations in an LSI Chip Using an Integrated Device matrix Array"
    ],
    "type": "article-journal",
    "volume": [
      "17"
    ]
  },
  {
    "author": [
      {
        "family": "Rao",
        "given": "R."
      },
      {
        "family": "Srivastava",
        "given": "A."
      },
      {
        "family": "Blaauw",
        "given": "D."
      },
      {
        "family": "Sylvester",
        "given": "D."
      }
    ],
    "citation-number": [
      "28"
    ],
    "container-title": [
      "IEEE Transactions on VLSI Systems"
    ],
    "date": [
      "2004-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "131–139"
    ],
    "title": [
      "Statistical Analysis of Subthreshold Leakage Current for VLSI Circuits"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Razavi",
        "given": "B."
      }
    ],
    "citation-number": [
      "29"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "Boston"
    ],
    "pages": [
      "550–556"
    ],
    "publisher": [
      "McGraw Hill"
    ],
    "title": [
      "Design of Analog CMOS Integrated Circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Restle",
        "given": "P."
      },
      {
        "family": "Frach",
        "given": "R."
      },
      {
        "family": "James",
        "given": "N."
      },
      {
        "family": "Huott",
        "given": "W."
      },
      {
        "family": "Skergan",
        "given": "T."
      },
      {
        "family": "Wilson",
        "given": "S."
      },
      {
        "family": "Schwartz",
        "given": "N."
      },
      {
        "family": "Clabes",
        "given": "J."
      }
    ],
    "citation-number": [
      "30"
    ],
    "container-title": [
      "ISSCC"
    ],
    "date": [
      "2004-02-15"
    ],
    "pages": [
      "354–355"
    ],
    "title": [
      "Timing Uncertainty Measurements on the Power5 Microprocessor"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Saint-Laurent",
        "given": "M."
      },
      {
        "family": "Swaminathan",
        "given": "M."
      }
    ],
    "citation-number": [
      "31"
    ],
    "container-title": [
      "IEEE Transactions on Advanced Packaging"
    ],
    "date": [
      "2004-02"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "135–144"
    ],
    "title": [
      "Impact of Power-Supply Noise on Timing in High-Frequency Microprocessors"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "Ma",
        "given": "S.T."
      },
      {
        "family": "Keshavarzi",
        "given": "A."
      },
      {
        "family": "De",
        "given": "V."
      },
      {
        "family": "Brews",
        "given": "J.R."
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "IEEE Transactions on Electron Devices"
    ],
    "date": [
      "2004-01"
    ],
    "issue": [
      "ue 1"
    ],
    "pages": [
      "36–41,"
    ],
    "title": [
      "A statistical model for extracting geometric sources of transistor performance variation"
    ],
    "type": "article-journal",
    "volume": [
      "51"
    ]
  },
  {
    "author": [
      {
        "family": "Gonzalez",
        "given": "R."
      },
      {
        "family": "Gordon",
        "given": "B."
      },
      {
        "family": "Horowitz",
        "given": "M."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1997-08"
    ],
    "issue": [
      "ue 8"
    ],
    "title": [
      "Supply and threshold voltage scaling for low power CMOS"
    ],
    "type": "article-journal",
    "volume": [
      "32"
    ]
  },
  {
    "author": [
      {
        "family": "Yokogawa",
        "given": "S."
      },
      {
        "family": "Takizawa",
        "given": "H."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "IEEE 2002 International Interconnect Technology Conference"
    ],
    "date": [
      "2002",
      "2002-06-03"
    ],
    "pages": [
      "127–129,"
    ],
    "title": [
      "Electromigration induced incubation, drift and threshold in single-damascene copper interconnects"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Jie",
        "given": "W."
      },
      {
        "family": "Rosenbaum",
        "given": "E."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "IEEE Transactions on Electron Devices"
    ],
    "date": [
      "2004-07"
    ],
    "issue": [
      "ue 7"
    ],
    "title": [
      "Gate oxide reliability under ESD-like pulse stress"
    ],
    "type": "article-journal",
    "volume": [
      "51"
    ]
  },
  {
    "citation-number": [
      "5"
    ],
    "edition": [
      "2005"
    ],
    "title": [
      "International Technology Roadmap for Semiconductors"
    ],
    "type": null,
    "url": [
      "http://www.itrs.net/"
    ]
  },
  {
    "author": [
      {
        "family": "Hashimoto",
        "given": "M."
      },
      {
        "family": "Onodera",
        "given": "H."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "IEEE International Symposium on Circuits and Systems"
    ],
    "date": [
      "2001",
      "2001-05"
    ],
    "pages": [
      "379–382,",
      "6–9"
    ],
    "title": [
      "Increase in delay uncertainty by performance optimization"
    ],
    "type": "article-journal",
    "volume": [
      "5",
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "Rangan",
        "given": "S."
      },
      {
        "family": "Mielke",
        "given": "N."
      },
      {
        "family": "Yeh",
        "given": "E."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "IEEE Intl. Electron Devices Mtg"
    ],
    "date": [
      "2003-12"
    ],
    "pages": [
      "341,"
    ],
    "title": [
      "Universal recovery behavior of negative bias temperature instability"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Wolrich",
        "given": "G."
      },
      {
        "family": "McLellan",
        "given": "E."
      },
      {
        "family": "Harada",
        "given": "L."
      },
      {
        "family": "Montanaro",
        "given": "J."
      },
      {
        "family": "Yodlowski",
        "given": "R."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1984-10"
    ],
    "issue": [
      "ue 5"
    ],
    "title": [
      "A high performance floating point coprocessor"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "Corporation",
        "given": "Trasmeta"
      }
    ],
    "citation-number": [
      "9"
    ],
    "title": [
      "LongRun Power Management"
    ],
    "type": null,
    "url": [
      "http://www.transmeta.com/tech/longrun2.html"
    ]
  },
  {
    "author": [
      {
        "family": "Corporation",
        "given": "Intel"
      }
    ],
    "citation-number": [
      "10"
    ],
    "title": [
      "Intel Speedstep Technology"
    ],
    "type": null,
    "url": [
      "http://www.intel.com/support/processors/mobile/pentiumiii/ss.htm"
    ]
  },
  {
    "author": [
      {
        "family": "Limited",
        "given": "A.R.M."
      }
    ],
    "citation-number": [
      "11"
    ],
    "type": null,
    "url": [
      "http://www.arm.com/products/esd/iem_home.html"
    ]
  },
  {
    "author": [
      {
        "family": "Burd",
        "given": "T."
      },
      {
        "family": "Pering",
        "given": "T."
      },
      {
        "family": "Stratakos",
        "given": "A."
      },
      {
        "family": "Brodersen",
        "given": "R."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "International Solid-State Circuits Conference"
    ],
    "date": [
      "2000-02"
    ],
    "title": [
      "A dynamic voltage scaled microprocessor system"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Uht",
        "given": "A.K."
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "IEEE Micro Top Picks"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "51–56,"
    ],
    "title": [
      "Going beyond worst-case specs with TEATime"
    ],
    "type": "article-journal"
  },
  {
    "citation-number": [
      "204"
    ],
    "editor": [
      {
        "family": "Das",
        "given": "Shidhartha"
      },
      {
        "family": "Roberts",
        "given": "David"
      },
      {
        "family": "Blaauw",
        "given": "David"
      },
      {
        "family": "Bull",
        "given": "David"
      },
      {
        "family": "Mudge",
        "given": "Trevor"
      }
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Nowka",
        "given": "K.J."
      },
      {
        "family": "Carpenter",
        "given": "G.D."
      },
      {
        "family": "MacDonald",
        "given": "E.W."
      },
      {
        "family": "Ngo",
        "given": "H.C."
      },
      {
        "family": "Brock",
        "given": "B.C."
      },
      {
        "family": "Ishii",
        "given": "K.I."
      },
      {
        "family": "Nguyen",
        "given": "T.Y."
      },
      {
        "family": "Burns",
        "given": "J.L."
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "2002-11"
    ],
    "issue": [
      "ue 11"
    ],
    "pages": [
      "1441–1447,"
    ],
    "title": [
      "A 32-bit powerPC system-on-a-chip with support for dynamic voltage scaling and dynamic frequency scaling"
    ],
    "type": "article-journal",
    "volume": [
      "37"
    ]
  },
  {
    "author": [
      {
        "family": "Burd",
        "given": "T.D."
      },
      {
        "family": "Pering",
        "given": "T.A."
      },
      {
        "family": "Stratakos",
        "given": "A.J."
      },
      {
        "family": "Brodersen",
        "given": "R.W."
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "2000-11"
    ],
    "issue": [
      "ue 11"
    ],
    "pages": [
      "1571–1580,"
    ],
    "title": [
      "A dynamic voltage scaled microprocessor system"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "citation-number": [
      "16"
    ],
    "title": [
      "Berkeley Wireless Research Center"
    ],
    "type": null,
    "url": [
      "http://bwrc.eecs.berkeley.edu/"
    ]
  },
  {
    "author": [
      {
        "family": "Nakai",
        "given": "M."
      },
      {
        "family": "Akui",
        "given": "S."
      },
      {
        "family": "Seno",
        "given": "K."
      },
      {
        "family": "Meguro",
        "given": "T."
      },
      {
        "family": "Seki",
        "given": "T."
      },
      {
        "family": "Kondo",
        "given": "T."
      },
      {
        "family": "Hashiguchi",
        "given": "A."
      },
      {
        "family": "Kawahara",
        "given": "H."
      },
      {
        "family": "Kumano",
        "given": "K."
      },
      {
        "family": "Shimura",
        "given": "M."
      }
    ],
    "citation-number": [
      "17"
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "2005-01"
    ],
    "issue": [
      "ue 1"
    ],
    "pages": [
      "28–35,"
    ],
    "title": [
      "Dynamic voltage and frequency management for a low power embedded microprocessor"
    ],
    "type": "article-journal",
    "volume": [
      "40"
    ]
  },
  {
    "author": [
      {
        "family": "Drake",
        "given": "A."
      },
      {
        "family": "Senger",
        "given": "R."
      },
      {
        "family": "Deogun",
        "given": "H."
      },
      {
        "family": "Carpenter",
        "given": "G."
      },
      {
        "family": "Ghiasi",
        "given": "S."
      },
      {
        "family": "Ngyugen",
        "given": "T."
      },
      {
        "family": "James",
        "given": "N."
      },
      {
        "family": "Floyd",
        "given": "M."
      }
    ],
    "citation-number": [
      "18"
    ],
    "container-title": [
      "International Solid-State Circuits Conference"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "398–399,"
    ],
    "title": [
      "A distributed critical-path timing monitor for a 65nm high-performance microprocessor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kehl",
        "given": "T."
      }
    ],
    "citation-number": [
      "19"
    ],
    "container-title": [
      "Int’l Conference on Computer Design (ICCD-93"
    ],
    "date": [
      "1993",
      "1993-10"
    ],
    "title": [
      "Hardware self-tuning and circuit performance monitoring"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lu",
        "given": "S."
      }
    ],
    "citation-number": [
      "20"
    ],
    "container-title": [
      "IEEE Micro Top Picks"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "67–73,"
    ],
    "title": [
      "Speeding up processing with approximation circuits"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Austin",
        "given": "T."
      },
      {
        "family": "Bertacco",
        "given": "V."
      },
      {
        "family": "Blaauw",
        "given": "D."
      },
      {
        "family": "Mudge",
        "given": "T."
      }
    ],
    "citation-number": [
      "21"
    ],
    "container-title": [
      "Proceedings of the ASP-DAC 2005"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "18–21,"
    ],
    "title": [
      "Opportunities and challenges in better than worst-case design"
    ],
    "type": "paper-conference",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "C."
      },
      {
        "family": "Burger",
        "given": "D."
      },
      {
        "family": "Keckler",
        "given": "S.W."
      }
    ],
    "citation-number": [
      "22"
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "2003-11"
    ],
    "issue": [
      "ue 6"
    ],
    "pages": [
      "99–107,"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "Chishti",
        "given": "Z."
      },
      {
        "family": "Powell",
        "given": "M.D."
      },
      {
        "family": "Vijaykumar",
        "given": "T.N."
      }
    ],
    "citation-number": [
      "23"
    ],
    "container-title": [
      "Proceedings of the International Symposium on Microarchitecture"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "–36"
    ],
    "title": [
      "Distance associativity for highperformance energy-efficient non-uniform cache architectures"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Worm",
        "given": "F."
      },
      {
        "family": "Ienne",
        "given": "P."
      },
      {
        "family": "Thiran",
        "given": "P."
      }
    ],
    "citation-number": [
      "24"
    ],
    "container-title": [
      "IEEE Transactions on Very Large Scale Integration"
    ],
    "date": [
      "2005-01"
    ],
    "issue": [
      "ue 1"
    ],
    "title": [
      "A robust self-calibrating transmission scheme for on-chip networks"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Hegde",
        "given": "R."
      },
      {
        "family": "Shanbhag",
        "given": "N.R."
      }
    ],
    "citation-number": [
      "25"
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "2004-02"
    ],
    "issue": [
      "ue 2"
    ],
    "title": [
      "A voltage overscaled low-power digital filter IC"
    ],
    "type": "article-journal",
    "volume": [
      "e39"
    ]
  },
  {
    "author": [
      {
        "family": "Roberts",
        "given": "D."
      },
      {
        "family": "Austin",
        "given": "T."
      },
      {
        "family": "Blaauw",
        "given": "D."
      },
      {
        "family": "Mudge",
        "given": "T."
      },
      {
        "family": "Flautner",
        "given": "K."
      }
    ],
    "citation-number": [
      "26"
    ],
    "container-title": [
      "International Symposium on Quality Electronic Design (ISQED"
    ],
    "date": [
      "2005"
    ],
    "title": [
      "Error analysis for the support of robust voltage scaling"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Anghel",
        "given": "L."
      },
      {
        "family": "Nicolaidis",
        "given": "M."
      }
    ],
    "citation-number": [
      "27"
    ],
    "container-title": [
      "Proceedings of Design, Automation and Test in Europe Conference and Exhibition 2000"
    ],
    "date": [
      "2000-03-27"
    ],
    "pages": [
      "591–598"
    ],
    "title": [
      "Cost reduction and evaluation of a temporary faults detecting technique"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Das",
        "given": "S."
      },
      {
        "family": "Roberts",
        "given": "D."
      },
      {
        "family": "Lee",
        "given": "S."
      },
      {
        "family": "Pant",
        "given": "S."
      },
      {
        "family": "Blaauw",
        "given": "D."
      },
      {
        "family": "Austin",
        "given": "T."
      },
      {
        "family": "Mudge",
        "given": "T."
      },
      {
        "family": "Flautner",
        "given": "K."
      }
    ],
    "citation-number": [
      "28"
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "2006-04"
    ],
    "pages": [
      "792–804,"
    ],
    "title": [
      "A self-tuning DVS processor using delay-error detection and correction"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Sproull",
        "given": "R."
      },
      {
        "family": "Sutherland",
        "given": "I."
      },
      {
        "family": "Molnar",
        "given": "C."
      }
    ],
    "citation-number": [
      "29"
    ],
    "container-title": [
      "Sun Microsystems Laboratories Inc"
    ],
    "date": [
      "1994-04"
    ],
    "genre": [
      "Technical Report SMLI-TR-94-25,"
    ],
    "title": [
      "Counterflow pipeline processor architecture"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Dally",
        "given": "W."
      },
      {
        "family": "Poulton",
        "given": "J."
      }
    ],
    "citation-number": [
      "30"
    ],
    "date": [
      "1998"
    ],
    "note": [
      "31] www.mosis.org [32"
    ],
    "publisher": [
      "Cambridge University Press"
    ],
    "title": [
      "Digital System Engineering"
    ],
    "type": null,
    "url": [
      "www.xilinx.com"
    ]
  },
  {
    "author": [
      {
        "family": "Blaauw",
        "given": "D."
      },
      {
        "family": "S.Kalaiselvam",
        "given": "K.Lai"
      },
      {
        "family": "W.Ma",
        "given": "S.Pant"
      },
      {
        "family": "Tokunaga",
        "given": "C."
      },
      {
        "given": "S."
      }
    ],
    "citation-number": [
      "33"
    ],
    "container-title": [
      "International Solid-State Circuits Conference"
    ],
    "date": [
      "2008"
    ],
    "title": [
      "Das and D.Bull “RazorII: In-situ error detection and correction for PVT and SER tolerance"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ernst",
        "given": "D."
      },
      {
        "family": "Kim",
        "given": "N.S."
      },
      {
        "family": "Das",
        "given": "S."
      },
      {
        "family": "Pant",
        "given": "S."
      },
      {
        "family": "Pham",
        "given": "T."
      },
      {
        "family": "Rao",
        "given": "R."
      },
      {
        "family": "Ziesler",
        "given": "C."
      },
      {
        "family": "Blaauw",
        "given": "D."
      },
      {
        "family": "Austin",
        "given": "T."
      },
      {
        "family": "Mudge",
        "given": "T."
      },
      {
        "family": "Flautner",
        "given": "K."
      }
    ],
    "citation-number": [
      "34"
    ],
    "container-title": [
      "Proceedings of the 36th Annual IEEE/ACM International Symposium on Microarchitecture"
    ],
    "date": [
      "2003-12"
    ],
    "pages": [
      "7–18,"
    ],
    "title": [
      "Razor: A low-power pipeline based on circuit-level timing speculation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Asenov",
        "given": "A."
      },
      {
        "family": "Kaya",
        "given": "S."
      },
      {
        "family": "Brown",
        "given": "A.R."
      }
    ],
    "citation-number": [
      "35"
    ],
    "container-title": [
      "IEEE Transactions on Electron Devices"
    ],
    "date": [
      "2003-05"
    ],
    "issue": [
      "ue 5"
    ],
    "pages": [
      "1254–1260,"
    ],
    "title": [
      "Intrinsic parameter fluctuations in decananometer MOSFETs introduced by gate line edge roughness"
    ],
    "type": "article-journal",
    "volume": [
      "50"
    ]
  },
  {
    "author": [
      {
        "family": "Ogata",
        "given": "K."
      }
    ],
    "citation-number": [
      "36"
    ],
    "date": [
      "2002"
    ],
    "edition": [
      "4th"
    ],
    "location": [
      "New Jersey"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "Modern control engineering"
    ],
    "type": "book"
  },
  {
    "title": [
      "Chapter 9 Variability-Aware Frequency Scaling in Multi-Clock Processors"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Alameldeen",
        "given": "A."
      },
      {
        "family": "Wood",
        "given": "D."
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "HPCA’03: Proceedings of the 9th International Symposium on High-Performance Computer Architecture"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "7–18"
    ],
    "title": [
      "Variability in Architectural Simulations of Multi-threaded Workloads”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bowman",
        "given": "K."
      },
      {
        "family": "Duvall",
        "given": "S."
      },
      {
        "family": "Meindl",
        "given": "J."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "2002-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "183–190"
    ],
    "title": [
      "Impact of Die-to-die and Within-die Parameter Fluctuations on the Maximum Clock Frequency Distribution for Gigascale Integration”"
    ],
    "type": "article-journal",
    "volume": [
      "37"
    ]
  },
  {
    "author": [
      {
        "family": "Bowman",
        "given": "K."
      },
      {
        "family": "Samaan",
        "given": "S."
      },
      {
        "family": "Hakim",
        "given": "N."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "ICICDT’04: Proceedings of the International Conference on Integrated Circuit Design and Technology"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "183–191 226"
    ],
    "publisher": [
      "Sebastian Herbert, Diana Marculescu"
    ],
    "title": [
      "Maximum Clock Frequency Distribution with Practical VLSI Design Considerations”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Brooks",
        "given": "D."
      },
      {
        "family": "Tiwari",
        "given": "V."
      },
      {
        "family": "Martonosi",
        "given": "M."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "ISCA’00: Proceedings of the 27th International Symposium on Computer Architecture"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "83–94"
    ],
    "title": [
      "Wattch: A Framework for Architectural-level Power Analysis and Optimizations”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Butts",
        "given": "J."
      },
      {
        "family": "Sohi",
        "given": "G."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "MICRO 33: Proceedings of the 33rd Annual ACM/IEEE International Symposium on Microarchitecture"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "191–201"
    ],
    "title": [
      "A Static Power Model for Architects”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chelcea",
        "given": "T."
      },
      {
        "family": "Nowick",
        "given": "S."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "DAC’01: Proceedings of the 38th annual Design Automation Conference"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "21–26"
    ],
    "title": [
      "Robust Interfaces for Mixed Systems with Application to Latency-insensitive Protocols”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Herbert",
        "given": "S."
      },
      {
        "family": "Garg",
        "given": "S."
      },
      {
        "family": "Marculescu",
        "given": "D."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "PAC2'06: Proceedings of the 3rd Watson Conference on Interaction Between Architecture, Circuits, and Compilers"
    ],
    "date": [
      "2006"
    ],
    "title": [
      "Reclaiming Performance and Energy Efficiency from Variability”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hua",
        "given": "H."
      },
      {
        "family": "Mineo",
        "given": "C."
      },
      {
        "family": "Schoenfliess",
        "given": "K."
      },
      {
        "family": "Sule",
        "given": "A."
      },
      {
        "family": "Melamed",
        "given": "S."
      },
      {
        "family": "Davis",
        "given": "W."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "IITC'06: Proceedings of the 2006 International Interconnect Technology Conference"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "45–47"
    ],
    "title": [
      "Performance Trend in Three-dimensional Integrated Circuits”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Humenay",
        "given": "E."
      },
      {
        "family": "Tarjan",
        "given": "D."
      },
      {
        "family": "Skadron",
        "given": "K."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "ASGI’06: Proceedings of the 2006 Workshop on Architectural Support for Gigascale Integration"
    ],
    "date": [
      "2006"
    ],
    "title": [
      "Impact of Parameter Variations on Multi-core Chips”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Iyer",
        "given": "A."
      },
      {
        "family": "Marculescu",
        "given": "D."
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "ISCA’02: Proceedings of the 29th International Symposium on Computer Architecture"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "158–168"
    ],
    "title": [
      "Power and Performance Evaluation of Globally Asynchronous Locally Synchronous Processors”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Liang",
        "given": "X."
      },
      {
        "family": "Brooks",
        "given": "D."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "MICRO 39: Proceedings of the 39th Annual ACM/IEEE International Symposium on Microarchitecture"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "504–514"
    ],
    "title": [
      "Mitigating the Impact of Process Variations on Processor Register Files and Execution Units”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Marculescu",
        "given": "D."
      },
      {
        "family": "Talpes",
        "given": "E."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "DAC’05: Proceedings of the 42nd annual Design Automation Conference"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "11–16"
    ],
    "title": [
      "Variability and Energy Awareness: A Microarchitecture-level Perspective”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Orshansky",
        "given": "M."
      },
      {
        "family": "Spanos",
        "given": "C."
      },
      {
        "family": "Hu",
        "given": "C."
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "IWSM’99: Proceedings of the 4th International Workshop on Statistical Metrology"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "10–13"
    ],
    "title": [
      "Circuit Performance Variability Decomposition”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Semeraro",
        "given": "G."
      },
      {
        "family": "Magklis",
        "given": "G."
      },
      {
        "family": "Balasubramonian",
        "given": "R."
      },
      {
        "family": "Albonesi",
        "given": "D."
      },
      {
        "family": "Dwarkadas",
        "given": "S."
      },
      {
        "family": "Scott",
        "given": "M."
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "HPCA’02: Proceedings of the 8th International Symposium on High-Performance Computer Architecture"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "29–42"
    ],
    "title": [
      "Energy-efficient Processor Design Using Multiple Clock Domains with Dynamic Voltage and Frequency Scaling”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Skadron",
        "given": "K."
      },
      {
        "family": "Stan",
        "given": "M."
      },
      {
        "family": "Huang",
        "given": "W."
      },
      {
        "family": "Velusamy",
        "given": "S."
      },
      {
        "family": "Sankaranarayanan",
        "given": "K."
      },
      {
        "family": "Tarjan",
        "given": "D."
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "ISCA’03: Proceedings of the 30th International Symposium on Computer Architecture"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "2–13"
    ],
    "title": [
      "Temperature-aware Microarchitecture”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wu",
        "given": "Q."
      },
      {
        "family": "Juang",
        "given": "P."
      },
      {
        "family": "Martonosi",
        "given": "M."
      },
      {
        "family": "Clark",
        "given": "W."
      }
    ],
    "citation-number": [
      "16"
    ],
    "container-title": [
      "ASPLOS-XI: Proceedings of the 11th International Conference on Architectural Support for Programming Languages and Operating Systems"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "248–259"
    ],
    "title": [
      "Formal Online Methods for Voltage/Frequency Control in Multiple Clock Domain Microprocessors”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Zhao",
        "given": "W."
      },
      {
        "family": "Cao",
        "given": "Y."
      }
    ],
    "citation-number": [
      "17"
    ],
    "container-title": [
      "ISQED’06: Proceedings of the 7th International Symposium on Quality Electronic Design"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "585–590"
    ],
    "title": [
      "New Generation of Predictive Technology Model for Sub-45nm Design Exploration”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Martin",
        "given": "A.J."
      },
      {
        "family": "Burns",
        "given": "S.M."
      },
      {
        "family": "Lee",
        "given": "T.K."
      },
      {
        "family": "Borkovic",
        "given": "D."
      },
      {
        "family": "Hazewindus",
        "given": "P.J."
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "ARVLSI: Decennial Caltech Conference on VLSI"
    ],
    "date": [
      "1989"
    ],
    "editor": [
      {
        "family": "C.L. Seitz",
        "particle": "ed."
      }
    ],
    "pages": [
      "351–373"
    ],
    "publisher": [
      "MIT Press"
    ],
    "title": [
      "The Design of an Asynchronous Microprocessor”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Furber",
        "given": "S.B."
      },
      {
        "family": "Day",
        "given": "P."
      },
      {
        "family": "Garside",
        "given": "J.D."
      },
      {
        "family": "Paver",
        "given": "N.C."
      },
      {
        "family": "Woods",
        "given": "J.V."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "Proceedings of CompCon'94"
    ],
    "date": [
      "1994-03"
    ],
    "location": [
      "San Francisco"
    ],
    "pages": [
      "476–485"
    ],
    "publisher": [
      "IEEE Computer Society Press"
    ],
    "title": [
      "AMULET1: A Micropipelined ARM”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Takamura",
        "given": "A."
      },
      {
        "family": "Kuwako",
        "given": "M."
      },
      {
        "family": "Imai",
        "given": "M."
      },
      {
        "family": "Fujii",
        "given": "T."
      },
      {
        "family": "Ozawa",
        "given": "M."
      },
      {
        "family": "Fukasaku",
        "given": "I."
      },
      {
        "family": "Ueno",
        "given": "Y."
      },
      {
        "family": "Nanya",
        "given": "T."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "Proceedings of ICCD'97"
    ],
    "date": [
      "1997-10"
    ],
    "pages": [
      "288–294"
    ],
    "title": [
      "TITAC-2: A 32-Bit Asynchronous Microprocessor Based on Scalable-Delay-Insensitive Model”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Renaudin",
        "given": "M."
      },
      {
        "family": "Vivet",
        "given": "P."
      },
      {
        "family": "Robin",
        "given": "F."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "16-Bit RISC Asynchronous Microprocessor”, Proceedings of Async'98"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "22–31"
    ],
    "publisher": [
      "IEEE Computer Society"
    ],
    "title": [
      "ASPRO-216: A Standard-Cell Q.D.I"
    ],
    "type": "paper-conference",
    "url": [
      "ISBN:0-8186-8392-9."
    ]
  },
  {
    "author": [
      {
        "family": "Furber",
        "given": "S.B."
      },
      {
        "family": "Garside",
        "given": "J.D."
      },
      {
        "family": "Gilbert",
        "given": "D.A."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "Proceedings of ICCD'98"
    ],
    "date": [
      "1998-10-05"
    ],
    "isbn": [
      "0-8186-9099-2"
    ],
    "location": [
      "Austin, TX"
    ],
    "pages": [
      "247–252"
    ],
    "title": [
      "AMULET3: A High-Performance Self-Timed ARM Microprocessor”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Furber",
        "given": "S.B."
      },
      {
        "family": "Efthymiou",
        "given": "A."
      },
      {
        "family": "Garside",
        "given": "J.D."
      },
      {
        "family": "Lewis",
        "given": "M.J.G."
      },
      {
        "family": "Lloyd",
        "given": "D.W."
      },
      {
        "family": "Temple",
        "given": "S."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "IEEE Design and Test of Computers"
    ],
    "date": [
      "2001-03"
    ],
    "editor": [
      {
        "family": "E. Macii",
        "particle": "ed."
      }
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "42–52",
      "0740–7475"
    ],
    "publisher": [
      "ISSN"
    ],
    "title": [
      "Power Management in the AMULET Microprocessors”"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Gageldonk",
        "given": "H.",
        "particle": "van"
      },
      {
        "family": "Berkel",
        "given": "K.",
        "particle": "van"
      },
      {
        "family": "Peeters",
        "given": "A."
      },
      {
        "family": "Baumann",
        "given": "D."
      },
      {
        "family": "Gloor",
        "given": "D."
      },
      {
        "family": "Stegmann",
        "given": "G."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "Proceedings of Async'98"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "96–107"
    ],
    "publisher": [
      "IEEE Computer Society"
    ],
    "title": [
      "An Asynchronous Low-Power 80C51 Microcontroller”"
    ],
    "type": "paper-conference",
    "url": [
      "ISBN:0-8186-8392-9."
    ]
  },
  {
    "author": [
      {
        "family": "Bink",
        "given": "A."
      },
      {
        "family": "York",
        "given": "R."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "2007-03"
    ],
    "issue": [
      "2"
    ],
    "note": [
      "ISSN: 0272-1732."
    ],
    "pages": [
      "58–68"
    ],
    "title": [
      "ARM996HS: The First Licensable, Clockless 32-Bit Processor Core”"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "Sutherland",
        "given": "I."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "Communications of the ACM"
    ],
    "date": [
      "1989-06"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "720–738",
      "0001–0782"
    ],
    "publisher": [
      "ISSN"
    ],
    "title": [
      "Micropipelines”"
    ],
    "type": "article-journal",
    "volume": [
      "32"
    ]
  },
  {
    "author": [
      {
        "family": "Sparsø",
        "given": "J."
      },
      {
        "family": "Furber",
        "given": "S."
      }
    ],
    "citation-number": [
      "10"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "BN-10",
      "BN-13"
    ],
    "pages": [
      "0792376137",
      "978–0792376132"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Principles of Asynchronous Circuit Design –A Systems Perspective”"
    ],
    "type": "book",
    "volume": []
  },
  {
    "author": [
      {
        "family": "Furber",
        "given": "S.B."
      },
      {
        "family": "Edwards",
        "given": "D.A."
      },
      {
        "family": "Garside",
        "given": "J.D."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "Proceedings of"
    ],
    "date": [
      "2000-09"
    ],
    "pages": [
      "17–20"
    ],
    "title": [
      "AMULET3: A 100 MIPS Asynchronous Embedded Processor”"
    ],
    "type": "article-journal",
    "volume": [
      "ICCD'00"
    ]
  },
  {
    "citation-number": [
      "12"
    ],
    "container-title": [
      "“ARM Architecture Reference Manual"
    ],
    "date": [
      "2000"
    ],
    "edition": [
      "Second Edition)”"
    ],
    "editor": [
      {
        "family": "Seal",
        "given": "D."
      }
    ],
    "issue": [
      "BN-10",
      "BN-13"
    ],
    "pages": [
      "0201737191",
      "978–0201737196"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "family": "Garside",
        "given": "J.D."
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "Elsevier 1993, IFIP Trans. A-28"
    ],
    "editor": [
      {
        "family": "S.B. Furber",
        "particle": "eds."
      },
      {
        "family": "Edwards",
        "given": "M."
      }
    ],
    "pages": [
      "181–207"
    ],
    "title": [
      "A CMOS VLSI Implementation of an Asynchronous ALU”,“Asynchronous Design Methodologies”"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Hormdee",
        "given": "D."
      },
      {
        "family": "Garside",
        "given": "J.D."
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "Proceedings of Async’01",
      "ISSN 1522-8681"
    ],
    "date": [
      "2001-03"
    ],
    "isbn": [
      "0-7695-1034-4"
    ],
    "pages": [
      "152–161"
    ],
    "publisher": [
      "IEEE Computer Society Press"
    ],
    "title": [
      "AMULET3i Cache Architecture”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Clark",
        "given": "W.A."
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "Proceedings of the Spring Joint Conference, AFIPS"
    ],
    "date": [
      "1967-04"
    ],
    "title": [
      "Macromodular Computer Systems”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chapiro",
        "given": "D.M."
      }
    ],
    "citation-number": [
      "16"
    ],
    "date": [
      "1984-10"
    ],
    "genre": [
      "Ph.D. thesis,"
    ],
    "location": [
      "USA"
    ],
    "publisher": [
      "Stanford University"
    ],
    "title": [
      "Globally-Asynchronous Locally-Synchronous Systems”"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Lewis",
        "given": "M."
      },
      {
        "family": "Garside",
        "given": "J.D."
      },
      {
        "family": "Brackenbury",
        "given": "L.E.M."
      }
    ],
    "citation-number": [
      "17"
    ],
    "container-title": [
      "Proceedings of Async'99"
    ],
    "date": [
      "1999-04"
    ],
    "pages": [
      "27–35"
    ],
    "publisher": [
      "IEEE Computer Society Press"
    ],
    "title": [
      "Reconfigurable Latch Controllers for Low Power Asynchronous Circuits”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Efthymiou",
        "given": "A."
      }
    ],
    "citation-number": [
      "18"
    ],
    "date": [
      "2002"
    ],
    "genre": [
      "Ph.D. thesis,"
    ],
    "publisher": [
      "Department of Computer Science, University of Manchester, UK"
    ],
    "title": [
      "Asynchronous Techniques for Power-Adaptive Processing”"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Efthymiou",
        "given": "A."
      },
      {
        "family": "Garside",
        "given": "J.D."
      }
    ],
    "citation-number": [
      "19"
    ],
    "container-title": [
      "Proceedings of ICCD'02",
      "1700-5 ISSN 1063-6404"
    ],
    "date": [
      "2002-09"
    ],
    "isbn": [
      "0-7695"
    ],
    "location": [
      "Freiburg"
    ],
    "pages": [
      "454–457"
    ],
    "title": [
      "Adaptive Pipeline Depth Control for Processor Power-Management”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Efthymiou",
        "given": "A."
      },
      {
        "family": "Garside",
        "given": "J.D."
      }
    ],
    "citation-number": [
      "20"
    ],
    "container-title": [
      "Proceedings of Async'03"
    ],
    "date": [
      "2003-05"
    ],
    "isbn": [
      "0-7695-1898-2"
    ],
    "location": [
      "Vancouver"
    ],
    "pages": [
      "46–55"
    ],
    "title": [
      "Adaptive Pipeline Structures for Speculation Control”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Coates",
        "given": "W.S."
      },
      {
        "family": "Lexau",
        "given": "J.K."
      },
      {
        "family": "Jones",
        "given": "I.W."
      },
      {
        "family": "Fairbanks",
        "given": "S.M."
      },
      {
        "family": "Sutherland",
        "given": "I.E."
      }
    ],
    "citation-number": [
      "21"
    ],
    "container-title": [
      "Proceedings of Async'01"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "173–182"
    ],
    "publisher": [
      "IEEE Computer Society"
    ],
    "title": [
      "FLEETzero: An Asynchronous Switching Experiment”"
    ],
    "type": "paper-conference",
    "url": [
      "ISBN:0-7695-1034-5."
    ]
  },
  {
    "author": [
      {
        "family": "Agarwal",
        "given": "A."
      },
      {
        "family": "Roy",
        "given": "K."
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "Proc. ISLPED"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "18–21"
    ],
    "title": [
      "A Noise Tolerant Cache Design to Reduce Gate and Sub-threshold Leakage in the Nanometer Regime"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Agarwal",
        "given": "A."
      },
      {
        "family": "Paul",
        "given": "B."
      },
      {
        "family": "Roy",
        "given": "K."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "Proc. IOLTS"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "149–154"
    ],
    "title": [
      "A Novel Fault Tolerant Cache to Improve Yield in Nanometer Technologies"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bhavnagarwala",
        "given": "A."
      },
      {
        "family": "Kosonocky",
        "given": "S."
      },
      {
        "family": "Kowalczyk",
        "given": "S."
      },
      {
        "family": "Joshi",
        "given": "R."
      },
      {
        "family": "Chan",
        "given": "Y."
      },
      {
        "family": "Srinivasan",
        "given": "U."
      },
      {
        "family": "Wadhwa",
        "given": "J."
      }
    ],
    "citation-number": [
      "3"
    ],
    "date": [
      "2004"
    ],
    "genre": [
      "Symp. VLSI Circuits Dig. Tech. Papers,"
    ],
    "pages": [
      "292–293"
    ],
    "title": [
      "A Transregional CMOS SRAM with Single, Logic VDD and Dynamic Power Rails"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "J."
      },
      {
        "family": "Huang",
        "given": "M."
      },
      {
        "family": "Shoemaker",
        "given": "J."
      },
      {
        "family": "Benoit",
        "given": "J."
      },
      {
        "family": "Chen",
        "given": "S.L."
      },
      {
        "family": "Chen",
        "given": "W."
      },
      {
        "family": "Chiu",
        "given": "S."
      },
      {
        "family": "Ganesan",
        "given": "R."
      },
      {
        "family": "Leong",
        "given": "G."
      },
      {
        "family": "Lukka",
        "given": "V."
      },
      {
        "family": "Rusu",
        "given": "S."
      },
      {
        "family": "Srivastava",
        "given": "D."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "2007"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "846–852"
    ],
    "title": [
      "The 65-nm 16-MB Shared On-Die L3 Cache for the Dual-Core Intel Xeon Processor 7100 Series"
    ],
    "type": "article-journal",
    "volume": [
      "42"
    ]
  },
  {
    "author": [
      {
        "family": "Cheng",
        "given": "W."
      },
      {
        "family": "Pedram",
        "given": "M."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "Proc. ISQED"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "26–28"
    ],
    "title": [
      "Memory Bus Encoding for Low Power: A Tutorial"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Dorsey",
        "given": "J."
      },
      {
        "family": "Searles",
        "given": "S."
      },
      {
        "family": "Ciraula",
        "given": "M."
      },
      {
        "family": "Johnson",
        "given": "S."
      },
      {
        "family": "Bujanos",
        "given": "N."
      },
      {
        "family": "Wu",
        "given": "D."
      },
      {
        "family": "Braganza",
        "given": "M."
      },
      {
        "family": "Meyers",
        "given": "S."
      },
      {
        "family": "Fang",
        "given": "E."
      },
      {
        "family": "Kumar",
        "given": "R."
      }
    ],
    "citation-number": [
      "6"
    ],
    "date": [
      "2007"
    ],
    "genre": [
      "ISSCC Dig. Tech. Papers,"
    ],
    "pages": [
      "102–103"
    ],
    "title": [
      "An Integrated Quad-Core Opteron Processor"
    ],
    "type": null
  },
  {
    "citation-number": [
      "7"
    ],
    "date": [
      "2001"
    ],
    "publisher": [
      "International Technology Roadmap for Semiconductors"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Jumel",
        "given": "F."
      },
      {
        "family": "Royannez",
        "given": "P."
      },
      {
        "family": "Mair",
        "given": "H."
      },
      {
        "family": "Scott",
        "given": "D."
      },
      {
        "family": "Er Rachidi",
        "given": "A."
      },
      {
        "family": "Lagerquist",
        "given": "R."
      },
      {
        "family": "Chau",
        "given": "M."
      },
      {
        "family": "Gururajarao",
        "given": "S."
      },
      {
        "family": "Thiruvengadam",
        "given": "S."
      },
      {
        "family": "Clinton",
        "given": "M."
      },
      {
        "family": "Menezes",
        "given": "V."
      },
      {
        "family": "Hollingsworth",
        "given": "R."
      },
      {
        "family": "Vaccani",
        "given": "J."
      },
      {
        "family": "Piacibello",
        "given": "F."
      },
      {
        "family": "Culp",
        "given": "N."
      },
      {
        "family": "Rosal",
        "given": "J."
      },
      {
        "family": "Ball",
        "given": "M."
      },
      {
        "family": "Ben-Amar",
        "given": "F."
      },
      {
        "family": "Bouetel",
        "given": "L."
      },
      {
        "family": "Domerego",
        "given": "O."
      },
      {
        "family": "Lachese",
        "given": "J.L."
      },
      {
        "family": "Fournet-Fayard",
        "given": "C."
      },
      {
        "family": "Ciroux",
        "given": "J."
      },
      {
        "family": "Raibaut",
        "given": "C."
      },
      {
        "family": "Ko",
        "given": "U."
      }
    ],
    "citation-number": [
      "8"
    ],
    "date": [
      "2006"
    ],
    "genre": [
      "Symp. VLSI Circuits Dig. Tech. Papers,"
    ],
    "pages": [
      "214–215"
    ],
    "title": [
      "A Leakage Management System Based on Clock Gating Infrastructure for a 65-nm Digital Base-Band Modem Chip"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Kaxiras",
        "given": "S."
      },
      {
        "family": "Hu",
        "given": "Z."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "Int. Symp. Comput. Architect"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "240–25"
    ],
    "title": [
      "Cache Decay: Exploiting Generational Behavior to Reduce Cache Leakage Power"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Khellah",
        "given": "M."
      },
      {
        "family": "Kim",
        "given": "S.N."
      },
      {
        "family": "Howard",
        "given": "J."
      },
      {
        "family": "Ruhl",
        "given": "G."
      },
      {
        "family": "Sunna",
        "given": "M."
      },
      {
        "family": "Ye",
        "given": "Y."
      },
      {
        "family": "Tschanz",
        "given": "J."
      },
      {
        "family": "Somasekhar",
        "given": "D."
      },
      {
        "family": "Borkar",
        "given": "N."
      },
      {
        "family": "Hamzaoglu",
        "given": "F."
      },
      {
        "family": "Pandya",
        "given": "G."
      },
      {
        "family": "Farhang",
        "given": "A."
      },
      {
        "family": "Zhang",
        "given": "K."
      },
      {
        "family": "De",
        "given": "V."
      }
    ],
    "citation-number": [
      "10"
    ],
    "date": [
      "2006"
    ],
    "genre": [
      "ISSCC Dig. Tech. Papers,"
    ],
    "pages": [
      "2572–2573"
    ],
    "title": [
      "A 4.2GHz 0.3mm2 256kb Dual-Vcc SRAM Building Block in 65nm CMOS"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Khellah",
        "given": "M."
      },
      {
        "family": "Ye",
        "given": "Y."
      },
      {
        "family": "Kim",
        "given": "N.S."
      },
      {
        "family": "Somasekhar",
        "given": "D."
      },
      {
        "family": "Pandya",
        "given": "G."
      },
      {
        "family": "Farhang",
        "given": "A."
      },
      {
        "family": "Zhang",
        "given": "K."
      },
      {
        "family": "Webb",
        "given": "C."
      },
      {
        "family": "De",
        "given": "V."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "Wordline & Bitline Pulsing Schemes for Improving SRAM Cell Stability in Low-Vcc 65nm CMOS Designs. Symp. VLSI Circuits Dig. Tech. Papers"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "9–10"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "C."
      },
      {
        "family": "Kim",
        "given": "J.J."
      },
      {
        "family": "Chang",
        "given": "I.J."
      },
      {
        "family": "Roy",
        "given": "K."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "2006"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "170–178"
    ],
    "title": [
      "PVT-Aware Leakage Reduction for On-Die Caches With Improved Read Stability"
    ],
    "type": "article-journal",
    "volume": [
      "41"
    ]
  },
  {
    "author": [
      {
        "family": "Mizuno",
        "given": "H."
      },
      {
        "given": "NaganoT"
      }
    ],
    "citation-number": [
      "13"
    ],
    "date": [
      "1995"
    ],
    "genre": [
      "Tech. Papers,"
    ],
    "pages": [
      "25–26"
    ],
    "title": [
      "Driving Source-Line (DSL) Cell Architecture for Sub-1-V High-Speed Low-Power Application. Symp. VLSI Circuits Dig"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Ohbayashi",
        "given": "S."
      },
      {
        "family": "Yabuuchi",
        "given": "M."
      },
      {
        "family": "Nii",
        "given": "K."
      },
      {
        "family": "Tsukamoto",
        "given": "Y."
      },
      {
        "family": "Imaoka",
        "given": "S."
      },
      {
        "family": "Oda",
        "given": "Y."
      },
      {
        "family": "Yoshihara",
        "given": "T."
      },
      {
        "family": "Igarashi",
        "given": "M."
      },
      {
        "family": "Takeuchi",
        "given": "M."
      },
      {
        "family": "Kawashima",
        "given": "H."
      },
      {
        "family": "Yamaguchi",
        "given": "Y."
      },
      {
        "family": "Tsukamoto",
        "given": "K."
      },
      {
        "family": "Inuishi",
        "given": "M."
      },
      {
        "family": "Makino",
        "given": "H."
      },
      {
        "family": "Ishibashi",
        "given": "K."
      },
      {
        "family": "Shinohara",
        "given": "H."
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "2007"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "820–829"
    ],
    "title": [
      "A 65-nm SoC Embedded 6T-SRAM Designed for Manufacturability With Read and Write Operation Stabilizing Circuits"
    ],
    "type": "article-journal",
    "volume": [
      "42"
    ]
  },
  {
    "author": [
      {
        "family": "Osada",
        "given": "K."
      },
      {
        "family": "Shin",
        "given": "J.L."
      },
      {
        "family": "Khan",
        "given": "M."
      },
      {
        "family": "Liou",
        "given": "Y."
      },
      {
        "family": "Wang",
        "given": "K."
      },
      {
        "family": "Shoji",
        "given": "K."
      },
      {
        "family": "Kuroda",
        "given": "K."
      },
      {
        "family": "Ikeda",
        "given": "S."
      },
      {
        "family": "Ishibashi",
        "given": "K."
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "2001"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1738–1744"
    ],
    "title": [
      "Universal-Vdd 0.65-2.0-V 32-kB Cache Using a Voltage-Adapted Timing-Generation Scheme and a Lithographically Symmetrical Cell"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "Sakran",
        "given": "N."
      },
      {
        "family": "Yuffe",
        "given": "M."
      },
      {
        "family": "Mehalel",
        "given": "M."
      },
      {
        "family": "Doweck",
        "given": "J."
      },
      {
        "family": "Knoll",
        "given": "E."
      },
      {
        "family": "Kovacs",
        "given": "A."
      }
    ],
    "citation-number": [
      "16"
    ],
    "date": [
      "2007"
    ],
    "genre": [
      "ISSCC Dig. Tech. Papers,"
    ],
    "pages": [
      "106–107"
    ],
    "title": [
      "The Implementation of the 65nm Dual-Core 64b Merom Processor"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Seevinck",
        "given": "E."
      },
      {
        "family": "List",
        "given": "F.J."
      },
      {
        "family": "Lohstroh",
        "given": "J."
      }
    ],
    "citation-number": [
      "17"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1987"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "748–754"
    ],
    "title": [
      "Static-Noise Margin Analysis of MOS SRAM Cells"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Takeyama",
        "given": "Y."
      },
      {
        "family": "Otake",
        "given": "H."
      },
      {
        "family": "Hirabayashi",
        "given": "O."
      },
      {
        "family": "Kushida",
        "given": "K."
      },
      {
        "family": "Otsuka",
        "given": "N."
      }
    ],
    "citation-number": [
      "18"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "2006"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "815–822"
    ],
    "title": [
      "A Low Leakage SRAM Macro With Replica Cell Biasing Scheme"
    ],
    "type": "article-journal",
    "volume": [
      "41"
    ]
  },
  {
    "author": [
      {
        "family": "Wuu",
        "given": "J."
      },
      {
        "family": "Weiss",
        "given": "D."
      },
      {
        "family": "Morganti",
        "given": "C."
      },
      {
        "family": "Dreesen",
        "given": "M."
      }
    ],
    "citation-number": [
      "19"
    ],
    "date": [
      "2005"
    ],
    "genre": [
      "ISSCC Dig. Tech. Papers,"
    ],
    "pages": [
      "488–489"
    ],
    "title": [
      "The Asynchronous 24MB On-chip Level-3 Cache for a Dual-core Itanium Family Processor"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Yamaoka",
        "given": "M."
      },
      {
        "family": "Shinozaki",
        "given": "Y."
      },
      {
        "family": "Maeda",
        "given": "N."
      },
      {
        "family": "Shimazaki",
        "given": "Y."
      },
      {
        "family": "Kato",
        "given": "K."
      },
      {
        "family": "Shimada",
        "given": "S."
      },
      {
        "family": "Yanagisawa",
        "given": "K."
      },
      {
        "family": "Osada",
        "given": "K."
      }
    ],
    "citation-number": [
      "20"
    ],
    "date": [
      "2004"
    ],
    "genre": [
      "ISSCC Dig. Tech. Papers,"
    ],
    "pages": [
      "494–495"
    ],
    "title": [
      "A 300MHz 25uA/Mb Leakage On-Chip SRAM Module Featuring Process-Variation Immunity and Low-Leakage-Active Mode for Mobile-Phone-Application Processor"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Yamaoka",
        "given": "M."
      },
      {
        "family": "Maeda",
        "given": "N."
      },
      {
        "family": "Shinozaki",
        "given": "Y."
      },
      {
        "family": "Shimazaki",
        "given": "Y."
      },
      {
        "family": "Nii",
        "given": "K."
      },
      {
        "family": "Shimada",
        "given": "S."
      },
      {
        "family": "Yanagisawa",
        "given": "K."
      },
      {
        "family": "Kawahara",
        "given": "T."
      }
    ],
    "citation-number": [
      "21"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "2006"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "705–711"
    ],
    "title": [
      "90-nm Process-Variation Adaptive Embedded SRAM Modules With Power-Line-Floating Write Technique"
    ],
    "type": "article-journal",
    "volume": [
      "41"
    ]
  },
  {
    "author": [
      {
        "family": "Zhang",
        "given": "K."
      },
      {
        "family": "Bhattacharya",
        "given": "U."
      },
      {
        "family": "Chen",
        "given": "Z."
      },
      {
        "family": "Hamzaoglu",
        "given": "F."
      },
      {
        "family": "Murray",
        "given": "D."
      },
      {
        "family": "Vallepalli",
        "given": "N."
      },
      {
        "family": "Wang",
        "given": "Y."
      },
      {
        "family": "Zheng",
        "given": "B."
      },
      {
        "family": "Bohr",
        "given": "M."
      }
    ],
    "citation-number": [
      "22"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "2006"
    ],
    "issue": [
      "1"
    ],
    "note": [
      "Chapter 12 The Challenges of Testing Adaptive Designs"
    ],
    "pages": [
      "146–151"
    ],
    "title": [
      "A 3-GHz 70-Mb SRAM in 65-nm CMOS Technology With Integrated Column-Based Dynamic Power Supply"
    ],
    "type": "article-journal",
    "volume": [
      "41"
    ]
  },
  {
    "author": [
      {
        "family": "Naffziger",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "2006-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "197–209,"
    ],
    "title": [
      "The Implementation of a 2-core Multi-Threaded Itanium-Family Processor"
    ],
    "type": "article-journal",
    "volume": [
      "41"
    ]
  },
  {
    "author": [
      {
        "family": "Thompson",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "Electron Devices Meeting, 2002. IEDM '02. Digest. International"
    ],
    "date": [
      "2002-12"
    ],
    "pages": [
      "61–64,"
    ],
    "title": [
      "A 90 nm logic technology featuring 50 nm strained silicon channel transistor, 7 layers of Cu interconnects, low k ILD, and 1 μm2 SRAM cell"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mahoney",
        "given": "P."
      },
      {
        "family": "Fetzer",
        "given": "E."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "Solid-State Circuits Conference, 2005. Digest of Technical Papers. ISSCC. 2005 IEEE International"
    ],
    "date": [
      "2005-02-06"
    ],
    "pages": [
      "292–599,"
    ],
    "title": [
      "Clock distribution on a dual-core, multithreaded Itanium®-family processor"
    ],
    "type": "paper-conference",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Anderson",
        "given": "F.E."
      },
      {
        "family": "Wells",
        "given": "J.S."
      },
      {
        "family": "Berta",
        "given": "E.Z."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "Solid-State Circuits Conference",
      "ISSCC. 2002 IEEE International"
    ],
    "date": [
      "2002",
      "2002-02-03"
    ],
    "pages": [
      "146–453,"
    ],
    "title": [
      "The core clock system on the next generation Itanium microprocessor",
      "Digest of Technical Papers"
    ],
    "type": "paper-conference",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Geannopoulos",
        "given": "G."
      },
      {
        "family": "Dai",
        "given": "X."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "45th ISSCC 1998 IEEE International",
      "Solid-State Circuits Conference"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "400–401, 5–7"
    ],
    "title": [
      "An adaptive digital deskewing circuit for clock distribution networks”",
      "Digest of Technical Papers"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Peterson",
        "given": "W.W."
      },
      {
        "family": "Weldon",
        "given": "E.J.",
        "suffix": "Jr"
      }
    ],
    "citation-number": [
      "6"
    ],
    "date": [
      "1972"
    ],
    "edition": [
      "2nd editions"
    ],
    "publisher": [
      "MIT Press: Cambridge Mass"
    ],
    "title": [
      "Error-Correcting Codes"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Ziegler",
        "given": "J.F."
      },
      {
        "family": "Srinivasan",
        "given": "G.R."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "IBM Journal of R and D"
    ],
    "date": [
      "1996"
    ],
    "title": [
      "Terrestrial cosmic rays and soft errors"
    ],
    "type": "article-journal",
    "volume": [
      "40"
    ]
  },
  {
    "author": [
      {
        "family": "Ershov",
        "given": "M."
      },
      {
        "family": "Saxena",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "Applied Physics Letters"
    ],
    "date": [
      "2003-08-25"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "1647–1649,"
    ],
    "title": [
      "Dynamic recovery of negative bias temperature instability in p-type metal-oxide-semiconductor field-effect transistors"
    ],
    "type": "article-journal",
    "volume": [
      "83"
    ]
  },
  {
    "author": [
      {
        "family": "Agostinelli",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "Electron Devices Meeting",
      "IEEE International"
    ],
    "date": [
      "2005",
      "2005-12-05"
    ],
    "pages": [
      "655–658,"
    ],
    "title": [
      "Erratic fluctuations of SRAM cache Vmin at the 90nm process technology node",
      "IEDM Technical Digest"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "McGowen",
        "given": "R."
      },
      {
        "family": "Poirier",
        "given": "C."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "Solid-State Circuits, IEEE Journal of"
    ],
    "date": [
      "2006-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "229–237,"
    ],
    "title": [
      "Power and Temperature Control on a 90-nm Itanium Microprocessor"
    ],
    "type": "article-journal",
    "volume": [
      "41"
    ]
  },
  {
    "author": [
      {
        "family": "Needham",
        "given": "Wayne"
      },
      {
        "family": "Prunty",
        "given": "Cheryl"
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "IEEE International Test Conference"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "25–34,"
    ],
    "title": [
      "Eng Hong Yeoh, “High Volume Microprocessor Test Escapes, An Analysis Of Defects Our Test Are Missing”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mayberry",
        "given": "Mike"
      },
      {
        "family": "Johnson",
        "given": "John"
      },
      {
        "family": "Shahriari",
        "given": "Navid"
      },
      {
        "family": "Trip",
        "given": "Mike"
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "IEEE International Test Conference"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "456–463,"
    ],
    "title": [
      "Realizing the Benefits of Structural Test For Intel Microprocessors”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bayraktaroglu",
        "given": "Ismet"
      },
      {
        "family": "Hunt",
        "given": "Jim"
      },
      {
        "family": "Watkins",
        "given": "Daniel"
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "IEEE International Test Conference Conference"
    ],
    "date": [
      "2006"
    ],
    "title": [
      "Cache Resident Functional Microprocessor Testing: Avoiding High Speed IO Issues”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Huston",
        "given": "R."
      }
    ],
    "citation-number": [
      "14"
    ],
    "date": [
      "1974"
    ],
    "publisher": [
      "IEEE International Test Conference"
    ],
    "title": [
      "Microprocessor Functional Test Generation on the Sentry 600”"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Parvathala",
        "given": "Praveen"
      },
      {
        "family": "Maneparambil",
        "given": "Kailas"
      },
      {
        "family": "Lindsay",
        "given": "William"
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "IEEE International Test Conference"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "590–598,"
    ],
    "title": [
      " FRITS – A Microprocessor Functional BIST Method”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Krantis",
        "given": "N."
      },
      {
        "family": "Xenoulis",
        "given": "G."
      },
      {
        "family": "Paschalis",
        "given": "A."
      },
      {
        "family": "Gizopoulos",
        "given": "D."
      },
      {
        "family": "Zorian",
        "given": "Y."
      }
    ],
    "citation-number": [
      "16"
    ],
    "publisher": [
      "IEEE Intetrnational Test C440"
    ],
    "title": [
      "Application and Analysis of RT-Level Software-Based Self-testing for Embedded Processor Cores”"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Lai",
        "given": "Wei-Cheng"
      },
      {
        "family": "Cheng",
        "given": "Kwang-Ting"
      }
    ],
    "citation-number": [
      "17"
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      ", 59–64,"
    ],
    "title": [
      "Instruction-Level DFT for Testing Processor and IP Cores in System-on-a-Chip”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Tsang",
        "given": "J."
      },
      {
        "family": "al",
        "particle": "et."
      }
    ],
    "citation-number": [
      "18"
    ],
    "container-title": [
      "IBM Journal of Research and Development"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "583–603,"
    ],
    "title": [
      "Picosecond imaging circuit analysis”"
    ],
    "type": "article-journal",
    "volume": [
      "44"
    ]
  },
  {
    "author": [
      {
        "family": "Leon",
        "given": "A.S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "19"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "2007-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "7–16,"
    ],
    "title": [
      "A Power-Efficient High-Throughput 32-Thread SPARC Processor"
    ],
    "type": "article-journal",
    "volume": [
      "42"
    ]
  },
  {
    "author": [
      {
        "family": "Hsiung",
        "given": "Harry"
      }
    ],
    "citation-number": [
      "20"
    ],
    "date": [
      "2003"
    ],
    "publisher": [
      "Intel Developers Forum"
    ],
    "title": [
      "Manufacturing and test Solutions with EFI”"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Maxwell",
        "given": "Peter"
      },
      {
        "family": "Hartanto",
        "given": "Ismed"
      },
      {
        "family": "Bentz",
        "given": "Lee"
      }
    ],
    "citation-number": [
      "21"
    ],
    "container-title": [
      "IEEE International Test Conference"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "400–407,"
    ],
    "title": [
      "Comparing Functional and Structural Tests”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Thatte",
        "given": "Satish M."
      },
      {
        "family": "Abraham",
        "given": "Jacob A."
      }
    ],
    "citation-number": [
      "22"
    ],
    "container-title": [
      "IEEE Transactions On Computers"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "429–441"
    ],
    "title": [
      "Test Generation For Microprocessors”"
    ],
    "type": "article-journal",
    "volume": [
      "29"
    ]
  },
  {
    "citation-number": [
      "23"
    ],
    "date": [
      "2006-10"
    ],
    "title": [
      "Advanced Configuration and Power Interface Specification, rev 3.0b"
    ],
    "type": null,
    "url": [
      "http://www.acpi.info/spec.htm,"
    ]
  },
  {
    "date": [
      "2005"
    ],
    "editor": [
      {
        "family": "Sylvester",
        "given": "Dennis"
      },
      {
        "family": "Blaauw",
        "given": "David"
      }
    ],
    "isbn": [
      "978-0-387-26049-9"
    ],
    "title": [
      "Statistical Analysis and Optimization for VLSI: Timing and Power Ashish Srivastava"
    ],
    "type": null
  }
]
