# This Makefile creates a binary file for a program called 'calc'
# This Makefile assumes that the source files are named 'calc.c' and 'functions.c'

# Define variables for compiler options
CC = gcc
CFLAGS = -Wall -std=c99

# Define variables for linking options
LDFLAGS = -lm

# Define targets that need to be built
all: calc

# Target for building the 'calc' binary
calc: calc.o functions.o
	$(CC) $(CFLAGS) -o calc calc.o functions.o $(LDFLAGS)

# Target for building the 'calc.o' object file
calc.o: calc.c
	$(CC) $(CFLAGS) -c calc.c

# Target for building the 'functions.o' object file
functions.o: functions.c
	$(CC) $(CFLAGS) -c functions.c

# Target for cleaning the project
clean:
	rm -f calc calc.o functions.o