Analysis & Synthesis report for Robot
Sun Oct 29 00:25:50 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |top_level|uart_tx:uart_tx_u|state
  9. State Machine - |top_level|IR_RECEIVE:u1|state
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: pll1:u0|altpll:altpll_component
 15. Parameter Settings for User Entity Instance: IR_RECEIVE:u1
 16. Parameter Settings for User Entity Instance: uart_tx:uart_tx_u
 17. altpll Parameter Settings by Entity Instance
 18. Port Connectivity Checks: "uart_tx:uart_tx_u"
 19. Port Connectivity Checks: "IR_RECEIVE:u1"
 20. Port Connectivity Checks: "pll1:u0"
 21. Port Connectivity Checks: "Motor_ctrl_redone:motor1"
 22. Post-Synthesis Netlist Statistics for Top Partition
 23. Elapsed Time Per Partition
 24. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Oct 29 00:25:50 2023       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; Robot                                       ;
; Top-level Entity Name              ; top_level                                   ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 341                                         ;
;     Total combinational functions  ; 275                                         ;
;     Dedicated logic registers      ; 207                                         ;
; Total registers                    ; 207                                         ;
; Total pins                         ; 94                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; top_level          ; Robot              ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                    ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------+---------+
; uart_tx.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/uart_tx.sv           ;         ;
; pll1.v                           ; yes             ; User Wizard-Generated File   ; C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/pll1.v               ;         ;
; IR_RECEIVE_Terasic.v             ; yes             ; User Verilog HDL File        ; C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/IR_RECEIVE_Terasic.v ;         ;
; top_level.sv                     ; yes             ; User SystemVerilog HDL File  ; C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv         ;         ;
; Motor_ctrl_redone.sv             ; yes             ; User SystemVerilog HDL File  ; C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/Motor_ctrl_redone.sv ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf                                                           ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                       ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc                                                      ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                    ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                    ;         ;
; db/pll1_altpll.v                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/db/pll1_altpll.v     ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                               ;
+---------------------------------------------+-----------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                       ;
+---------------------------------------------+-----------------------------------------------------------------------------+
; Estimated Total logic elements              ; 341                                                                         ;
;                                             ;                                                                             ;
; Total combinational functions               ; 275                                                                         ;
; Logic element usage by number of LUT inputs ;                                                                             ;
;     -- 4 input functions                    ; 120                                                                         ;
;     -- 3 input functions                    ; 38                                                                          ;
;     -- <=2 input functions                  ; 117                                                                         ;
;                                             ;                                                                             ;
; Logic elements by mode                      ;                                                                             ;
;     -- normal mode                          ; 188                                                                         ;
;     -- arithmetic mode                      ; 87                                                                          ;
;                                             ;                                                                             ;
; Total registers                             ; 207                                                                         ;
;     -- Dedicated logic registers            ; 207                                                                         ;
;     -- I/O registers                        ; 0                                                                           ;
;                                             ;                                                                             ;
; I/O pins                                    ; 94                                                                          ;
;                                             ;                                                                             ;
; Embedded Multiplier 9-bit elements          ; 0                                                                           ;
;                                             ;                                                                             ;
; Total PLLs                                  ; 1                                                                           ;
;     -- PLLs                                 ; 1                                                                           ;
;                                             ;                                                                             ;
; Maximum fan-out node                        ; pll1:u0|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 164                                                                         ;
; Total fan-out                               ; 1727                                                                        ;
; Average fan-out                             ; 2.42                                                                        ;
+---------------------------------------------+-----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                         ;
+---------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node            ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                   ; Entity Name       ; Library Name ;
+---------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------+-------------------+--------------+
; |top_level                            ; 275 (49)            ; 207 (0)                   ; 0           ; 0            ; 0       ; 0         ; 94   ; 0            ; |top_level                                                            ; top_level         ; work         ;
;    |IR_RECEIVE:u1|                    ; 158 (158)           ; 163 (163)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|IR_RECEIVE:u1                                              ; IR_RECEIVE        ; work         ;
;    |Motor_ctrl_redone:motor1|         ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|Motor_ctrl_redone:motor1                                   ; Motor_ctrl_redone ; work         ;
;    |pll1:u0|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|pll1:u0                                                    ; pll1              ; work         ;
;       |altpll:altpll_component|       ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|pll1:u0|altpll:altpll_component                            ; altpll            ; work         ;
;          |pll1_altpll:auto_generated| ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|pll1:u0|altpll:altpll_component|pll1_altpll:auto_generated ; pll1_altpll       ; work         ;
;    |uart_tx:uart_tx_u|                ; 60 (60)             ; 44 (44)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|uart_tx:uart_tx_u                                          ; uart_tx           ; work         ;
+---------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+------------------------------------------------------------------+
; State Machine - |top_level|uart_tx:uart_tx_u|state               ;
+-------------+------------+------------+-------------+------------+
; Name        ; state.STOP ; state.DATA ; state.START ; state.IDLE ;
+-------------+------------+------------+-------------+------------+
; state.IDLE  ; 0          ; 0          ; 0           ; 0          ;
; state.START ; 0          ; 0          ; 1           ; 1          ;
; state.DATA  ; 0          ; 1          ; 0           ; 1          ;
; state.STOP  ; 1          ; 0          ; 0           ; 1          ;
+-------------+------------+------------+-------------+------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------+
; State Machine - |top_level|IR_RECEIVE:u1|state                ;
+----------------+------------+----------------+----------------+
; Name           ; state.IDLE ; state.DATAREAD ; state.GUIDANCE ;
+----------------+------------+----------------+----------------+
; state.IDLE     ; 0          ; 0              ; 0              ;
; state.GUIDANCE ; 1          ; 0              ; 1              ;
; state.DATAREAD ; 1          ; 1              ; 0              ;
+----------------+------------+----------------+----------------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; send[1]                                             ; Equal0              ; yes                    ;
; send[3]                                             ; Equal0              ; yes                    ;
; send[4]                                             ; Equal0              ; yes                    ;
; send[5]                                             ; Equal0              ; yes                    ;
; send[7]                                             ; Equal0              ; yes                    ;
; prev_data[0]                                        ; Equal0              ; yes                    ;
; prev_data[1]                                        ; Equal0              ; yes                    ;
; prev_data[2]                                        ; Equal0              ; yes                    ;
; prev_data[3]                                        ; Equal0              ; yes                    ;
; prev_data[4]                                        ; Equal0              ; yes                    ;
; prev_data[5]                                        ; Equal0              ; yes                    ;
; prev_data[6]                                        ; Equal0              ; yes                    ;
; prev_data[7]                                        ; Equal0              ; yes                    ;
; prev_data[8]                                        ; Equal0              ; yes                    ;
; prev_data[9]                                        ; Equal0              ; yes                    ;
; prev_data[10]                                       ; Equal0              ; yes                    ;
; prev_data[11]                                       ; Equal0              ; yes                    ;
; Number of user-specified and inferred latches = 17  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                 ;
+-------------------------------------------+----------------------------------------+
; Register name                             ; Reason for Removal                     ;
+-------------------------------------------+----------------------------------------+
; uart_tx:uart_tx_u|data_to_send_temp[0..2] ; Stuck at GND due to stuck port data_in ;
; uart_tx:uart_tx_u|state~2                 ; Lost fanout                            ;
; uart_tx:uart_tx_u|state~3                 ; Lost fanout                            ;
; Total Number of Removed Registers = 5     ;                                        ;
+-------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 207   ;
; Number of registers using Synchronous Clear  ; 124   ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 131   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 75    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top_level|uart_tx:uart_tx_u|count[12] ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top_level|IR_RECEIVE:u1|bitcount[3]   ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |top_level|IR_RECEIVE:u1|Selector2     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll1:u0|altpll:altpll_component ;
+-------------------------------+------------------------+---------------------+
; Parameter Name                ; Value                  ; Type                ;
+-------------------------------+------------------------+---------------------+
; OPERATION_MODE                ; NORMAL                 ; Untyped             ;
; PLL_TYPE                      ; AUTO                   ; Untyped             ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll1 ; Untyped             ;
; QUALIFY_CONF_DONE             ; OFF                    ; Untyped             ;
; COMPENSATE_CLOCK              ; CLK0                   ; Untyped             ;
; SCAN_CHAIN                    ; LONG                   ; Untyped             ;
; PRIMARY_CLOCK                 ; INCLK0                 ; Untyped             ;
; INCLK0_INPUT_FREQUENCY        ; 20000                  ; Signed Integer      ;
; INCLK1_INPUT_FREQUENCY        ; 0                      ; Untyped             ;
; GATE_LOCK_SIGNAL              ; NO                     ; Untyped             ;
; GATE_LOCK_COUNTER             ; 0                      ; Untyped             ;
; LOCK_HIGH                     ; 1                      ; Untyped             ;
; LOCK_LOW                      ; 1                      ; Untyped             ;
; VALID_LOCK_MULTIPLIER         ; 1                      ; Untyped             ;
; INVALID_LOCK_MULTIPLIER       ; 5                      ; Untyped             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                    ; Untyped             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                    ; Untyped             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                    ; Untyped             ;
; SKIP_VCO                      ; OFF                    ; Untyped             ;
; SWITCH_OVER_COUNTER           ; 0                      ; Untyped             ;
; SWITCH_OVER_TYPE              ; AUTO                   ; Untyped             ;
; FEEDBACK_SOURCE               ; EXTCLK0                ; Untyped             ;
; BANDWIDTH                     ; 0                      ; Untyped             ;
; BANDWIDTH_TYPE                ; AUTO                   ; Untyped             ;
; SPREAD_FREQUENCY              ; 0                      ; Untyped             ;
; DOWN_SPREAD                   ; 0                      ; Untyped             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                    ; Untyped             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                    ; Untyped             ;
; CLK9_MULTIPLY_BY              ; 0                      ; Untyped             ;
; CLK8_MULTIPLY_BY              ; 0                      ; Untyped             ;
; CLK7_MULTIPLY_BY              ; 0                      ; Untyped             ;
; CLK6_MULTIPLY_BY              ; 0                      ; Untyped             ;
; CLK5_MULTIPLY_BY              ; 1                      ; Untyped             ;
; CLK4_MULTIPLY_BY              ; 1                      ; Untyped             ;
; CLK3_MULTIPLY_BY              ; 1                      ; Untyped             ;
; CLK2_MULTIPLY_BY              ; 1                      ; Untyped             ;
; CLK1_MULTIPLY_BY              ; 1                      ; Signed Integer      ;
; CLK0_MULTIPLY_BY              ; 1                      ; Signed Integer      ;
; CLK9_DIVIDE_BY                ; 0                      ; Untyped             ;
; CLK8_DIVIDE_BY                ; 0                      ; Untyped             ;
; CLK7_DIVIDE_BY                ; 0                      ; Untyped             ;
; CLK6_DIVIDE_BY                ; 0                      ; Untyped             ;
; CLK5_DIVIDE_BY                ; 1                      ; Untyped             ;
; CLK4_DIVIDE_BY                ; 1                      ; Untyped             ;
; CLK3_DIVIDE_BY                ; 1                      ; Untyped             ;
; CLK2_DIVIDE_BY                ; 1                      ; Untyped             ;
; CLK1_DIVIDE_BY                ; 5                      ; Signed Integer      ;
; CLK0_DIVIDE_BY                ; 1                      ; Signed Integer      ;
; CLK9_PHASE_SHIFT              ; 0                      ; Untyped             ;
; CLK8_PHASE_SHIFT              ; 0                      ; Untyped             ;
; CLK7_PHASE_SHIFT              ; 0                      ; Untyped             ;
; CLK6_PHASE_SHIFT              ; 0                      ; Untyped             ;
; CLK5_PHASE_SHIFT              ; 0                      ; Untyped             ;
; CLK4_PHASE_SHIFT              ; 0                      ; Untyped             ;
; CLK3_PHASE_SHIFT              ; 0                      ; Untyped             ;
; CLK2_PHASE_SHIFT              ; 0                      ; Untyped             ;
; CLK1_PHASE_SHIFT              ; 0                      ; Untyped             ;
; CLK0_PHASE_SHIFT              ; 0                      ; Untyped             ;
; CLK5_TIME_DELAY               ; 0                      ; Untyped             ;
; CLK4_TIME_DELAY               ; 0                      ; Untyped             ;
; CLK3_TIME_DELAY               ; 0                      ; Untyped             ;
; CLK2_TIME_DELAY               ; 0                      ; Untyped             ;
; CLK1_TIME_DELAY               ; 0                      ; Untyped             ;
; CLK0_TIME_DELAY               ; 0                      ; Untyped             ;
; CLK9_DUTY_CYCLE               ; 50                     ; Untyped             ;
; CLK8_DUTY_CYCLE               ; 50                     ; Untyped             ;
; CLK7_DUTY_CYCLE               ; 50                     ; Untyped             ;
; CLK6_DUTY_CYCLE               ; 50                     ; Untyped             ;
; CLK5_DUTY_CYCLE               ; 50                     ; Untyped             ;
; CLK4_DUTY_CYCLE               ; 50                     ; Untyped             ;
; CLK3_DUTY_CYCLE               ; 50                     ; Untyped             ;
; CLK2_DUTY_CYCLE               ; 50                     ; Untyped             ;
; CLK1_DUTY_CYCLE               ; 50                     ; Signed Integer      ;
; CLK0_DUTY_CYCLE               ; 50                     ; Signed Integer      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped             ;
; LOCK_WINDOW_UI                ;  0.05                  ; Untyped             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                 ; Untyped             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                 ; Untyped             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                 ; Untyped             ;
; DPA_MULTIPLY_BY               ; 0                      ; Untyped             ;
; DPA_DIVIDE_BY                 ; 1                      ; Untyped             ;
; DPA_DIVIDER                   ; 0                      ; Untyped             ;
; EXTCLK3_MULTIPLY_BY           ; 1                      ; Untyped             ;
; EXTCLK2_MULTIPLY_BY           ; 1                      ; Untyped             ;
; EXTCLK1_MULTIPLY_BY           ; 1                      ; Untyped             ;
; EXTCLK0_MULTIPLY_BY           ; 1                      ; Untyped             ;
; EXTCLK3_DIVIDE_BY             ; 1                      ; Untyped             ;
; EXTCLK2_DIVIDE_BY             ; 1                      ; Untyped             ;
; EXTCLK1_DIVIDE_BY             ; 1                      ; Untyped             ;
; EXTCLK0_DIVIDE_BY             ; 1                      ; Untyped             ;
; EXTCLK3_PHASE_SHIFT           ; 0                      ; Untyped             ;
; EXTCLK2_PHASE_SHIFT           ; 0                      ; Untyped             ;
; EXTCLK1_PHASE_SHIFT           ; 0                      ; Untyped             ;
; EXTCLK0_PHASE_SHIFT           ; 0                      ; Untyped             ;
; EXTCLK3_TIME_DELAY            ; 0                      ; Untyped             ;
; EXTCLK2_TIME_DELAY            ; 0                      ; Untyped             ;
; EXTCLK1_TIME_DELAY            ; 0                      ; Untyped             ;
; EXTCLK0_TIME_DELAY            ; 0                      ; Untyped             ;
; EXTCLK3_DUTY_CYCLE            ; 50                     ; Untyped             ;
; EXTCLK2_DUTY_CYCLE            ; 50                     ; Untyped             ;
; EXTCLK1_DUTY_CYCLE            ; 50                     ; Untyped             ;
; EXTCLK0_DUTY_CYCLE            ; 50                     ; Untyped             ;
; VCO_MULTIPLY_BY               ; 0                      ; Untyped             ;
; VCO_DIVIDE_BY                 ; 0                      ; Untyped             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                      ; Untyped             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                      ; Untyped             ;
; VCO_MIN                       ; 0                      ; Untyped             ;
; VCO_MAX                       ; 0                      ; Untyped             ;
; VCO_CENTER                    ; 0                      ; Untyped             ;
; PFD_MIN                       ; 0                      ; Untyped             ;
; PFD_MAX                       ; 0                      ; Untyped             ;
; M_INITIAL                     ; 0                      ; Untyped             ;
; M                             ; 0                      ; Untyped             ;
; N                             ; 1                      ; Untyped             ;
; M2                            ; 1                      ; Untyped             ;
; N2                            ; 1                      ; Untyped             ;
; SS                            ; 1                      ; Untyped             ;
; C0_HIGH                       ; 0                      ; Untyped             ;
; C1_HIGH                       ; 0                      ; Untyped             ;
; C2_HIGH                       ; 0                      ; Untyped             ;
; C3_HIGH                       ; 0                      ; Untyped             ;
; C4_HIGH                       ; 0                      ; Untyped             ;
; C5_HIGH                       ; 0                      ; Untyped             ;
; C6_HIGH                       ; 0                      ; Untyped             ;
; C7_HIGH                       ; 0                      ; Untyped             ;
; C8_HIGH                       ; 0                      ; Untyped             ;
; C9_HIGH                       ; 0                      ; Untyped             ;
; C0_LOW                        ; 0                      ; Untyped             ;
; C1_LOW                        ; 0                      ; Untyped             ;
; C2_LOW                        ; 0                      ; Untyped             ;
; C3_LOW                        ; 0                      ; Untyped             ;
; C4_LOW                        ; 0                      ; Untyped             ;
; C5_LOW                        ; 0                      ; Untyped             ;
; C6_LOW                        ; 0                      ; Untyped             ;
; C7_LOW                        ; 0                      ; Untyped             ;
; C8_LOW                        ; 0                      ; Untyped             ;
; C9_LOW                        ; 0                      ; Untyped             ;
; C0_INITIAL                    ; 0                      ; Untyped             ;
; C1_INITIAL                    ; 0                      ; Untyped             ;
; C2_INITIAL                    ; 0                      ; Untyped             ;
; C3_INITIAL                    ; 0                      ; Untyped             ;
; C4_INITIAL                    ; 0                      ; Untyped             ;
; C5_INITIAL                    ; 0                      ; Untyped             ;
; C6_INITIAL                    ; 0                      ; Untyped             ;
; C7_INITIAL                    ; 0                      ; Untyped             ;
; C8_INITIAL                    ; 0                      ; Untyped             ;
; C9_INITIAL                    ; 0                      ; Untyped             ;
; C0_MODE                       ; BYPASS                 ; Untyped             ;
; C1_MODE                       ; BYPASS                 ; Untyped             ;
; C2_MODE                       ; BYPASS                 ; Untyped             ;
; C3_MODE                       ; BYPASS                 ; Untyped             ;
; C4_MODE                       ; BYPASS                 ; Untyped             ;
; C5_MODE                       ; BYPASS                 ; Untyped             ;
; C6_MODE                       ; BYPASS                 ; Untyped             ;
; C7_MODE                       ; BYPASS                 ; Untyped             ;
; C8_MODE                       ; BYPASS                 ; Untyped             ;
; C9_MODE                       ; BYPASS                 ; Untyped             ;
; C0_PH                         ; 0                      ; Untyped             ;
; C1_PH                         ; 0                      ; Untyped             ;
; C2_PH                         ; 0                      ; Untyped             ;
; C3_PH                         ; 0                      ; Untyped             ;
; C4_PH                         ; 0                      ; Untyped             ;
; C5_PH                         ; 0                      ; Untyped             ;
; C6_PH                         ; 0                      ; Untyped             ;
; C7_PH                         ; 0                      ; Untyped             ;
; C8_PH                         ; 0                      ; Untyped             ;
; C9_PH                         ; 0                      ; Untyped             ;
; L0_HIGH                       ; 1                      ; Untyped             ;
; L1_HIGH                       ; 1                      ; Untyped             ;
; G0_HIGH                       ; 1                      ; Untyped             ;
; G1_HIGH                       ; 1                      ; Untyped             ;
; G2_HIGH                       ; 1                      ; Untyped             ;
; G3_HIGH                       ; 1                      ; Untyped             ;
; E0_HIGH                       ; 1                      ; Untyped             ;
; E1_HIGH                       ; 1                      ; Untyped             ;
; E2_HIGH                       ; 1                      ; Untyped             ;
; E3_HIGH                       ; 1                      ; Untyped             ;
; L0_LOW                        ; 1                      ; Untyped             ;
; L1_LOW                        ; 1                      ; Untyped             ;
; G0_LOW                        ; 1                      ; Untyped             ;
; G1_LOW                        ; 1                      ; Untyped             ;
; G2_LOW                        ; 1                      ; Untyped             ;
; G3_LOW                        ; 1                      ; Untyped             ;
; E0_LOW                        ; 1                      ; Untyped             ;
; E1_LOW                        ; 1                      ; Untyped             ;
; E2_LOW                        ; 1                      ; Untyped             ;
; E3_LOW                        ; 1                      ; Untyped             ;
; L0_INITIAL                    ; 1                      ; Untyped             ;
; L1_INITIAL                    ; 1                      ; Untyped             ;
; G0_INITIAL                    ; 1                      ; Untyped             ;
; G1_INITIAL                    ; 1                      ; Untyped             ;
; G2_INITIAL                    ; 1                      ; Untyped             ;
; G3_INITIAL                    ; 1                      ; Untyped             ;
; E0_INITIAL                    ; 1                      ; Untyped             ;
; E1_INITIAL                    ; 1                      ; Untyped             ;
; E2_INITIAL                    ; 1                      ; Untyped             ;
; E3_INITIAL                    ; 1                      ; Untyped             ;
; L0_MODE                       ; BYPASS                 ; Untyped             ;
; L1_MODE                       ; BYPASS                 ; Untyped             ;
; G0_MODE                       ; BYPASS                 ; Untyped             ;
; G1_MODE                       ; BYPASS                 ; Untyped             ;
; G2_MODE                       ; BYPASS                 ; Untyped             ;
; G3_MODE                       ; BYPASS                 ; Untyped             ;
; E0_MODE                       ; BYPASS                 ; Untyped             ;
; E1_MODE                       ; BYPASS                 ; Untyped             ;
; E2_MODE                       ; BYPASS                 ; Untyped             ;
; E3_MODE                       ; BYPASS                 ; Untyped             ;
; L0_PH                         ; 0                      ; Untyped             ;
; L1_PH                         ; 0                      ; Untyped             ;
; G0_PH                         ; 0                      ; Untyped             ;
; G1_PH                         ; 0                      ; Untyped             ;
; G2_PH                         ; 0                      ; Untyped             ;
; G3_PH                         ; 0                      ; Untyped             ;
; E0_PH                         ; 0                      ; Untyped             ;
; E1_PH                         ; 0                      ; Untyped             ;
; E2_PH                         ; 0                      ; Untyped             ;
; E3_PH                         ; 0                      ; Untyped             ;
; M_PH                          ; 0                      ; Untyped             ;
; C1_USE_CASC_IN                ; OFF                    ; Untyped             ;
; C2_USE_CASC_IN                ; OFF                    ; Untyped             ;
; C3_USE_CASC_IN                ; OFF                    ; Untyped             ;
; C4_USE_CASC_IN                ; OFF                    ; Untyped             ;
; C5_USE_CASC_IN                ; OFF                    ; Untyped             ;
; C6_USE_CASC_IN                ; OFF                    ; Untyped             ;
; C7_USE_CASC_IN                ; OFF                    ; Untyped             ;
; C8_USE_CASC_IN                ; OFF                    ; Untyped             ;
; C9_USE_CASC_IN                ; OFF                    ; Untyped             ;
; CLK0_COUNTER                  ; G0                     ; Untyped             ;
; CLK1_COUNTER                  ; G0                     ; Untyped             ;
; CLK2_COUNTER                  ; G0                     ; Untyped             ;
; CLK3_COUNTER                  ; G0                     ; Untyped             ;
; CLK4_COUNTER                  ; G0                     ; Untyped             ;
; CLK5_COUNTER                  ; G0                     ; Untyped             ;
; CLK6_COUNTER                  ; E0                     ; Untyped             ;
; CLK7_COUNTER                  ; E1                     ; Untyped             ;
; CLK8_COUNTER                  ; E2                     ; Untyped             ;
; CLK9_COUNTER                  ; E3                     ; Untyped             ;
; L0_TIME_DELAY                 ; 0                      ; Untyped             ;
; L1_TIME_DELAY                 ; 0                      ; Untyped             ;
; G0_TIME_DELAY                 ; 0                      ; Untyped             ;
; G1_TIME_DELAY                 ; 0                      ; Untyped             ;
; G2_TIME_DELAY                 ; 0                      ; Untyped             ;
; G3_TIME_DELAY                 ; 0                      ; Untyped             ;
; E0_TIME_DELAY                 ; 0                      ; Untyped             ;
; E1_TIME_DELAY                 ; 0                      ; Untyped             ;
; E2_TIME_DELAY                 ; 0                      ; Untyped             ;
; E3_TIME_DELAY                 ; 0                      ; Untyped             ;
; M_TIME_DELAY                  ; 0                      ; Untyped             ;
; N_TIME_DELAY                  ; 0                      ; Untyped             ;
; EXTCLK3_COUNTER               ; E3                     ; Untyped             ;
; EXTCLK2_COUNTER               ; E2                     ; Untyped             ;
; EXTCLK1_COUNTER               ; E1                     ; Untyped             ;
; EXTCLK0_COUNTER               ; E0                     ; Untyped             ;
; ENABLE0_COUNTER               ; L0                     ; Untyped             ;
; ENABLE1_COUNTER               ; L0                     ; Untyped             ;
; CHARGE_PUMP_CURRENT           ; 2                      ; Untyped             ;
; LOOP_FILTER_R                 ;  1.000000              ; Untyped             ;
; LOOP_FILTER_C                 ; 5                      ; Untyped             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                   ; Untyped             ;
; LOOP_FILTER_R_BITS            ; 9999                   ; Untyped             ;
; LOOP_FILTER_C_BITS            ; 9999                   ; Untyped             ;
; VCO_POST_SCALE                ; 0                      ; Untyped             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                      ; Untyped             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                      ; Untyped             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                      ; Untyped             ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E           ; Untyped             ;
; PORT_CLKENA0                  ; PORT_UNUSED            ; Untyped             ;
; PORT_CLKENA1                  ; PORT_UNUSED            ; Untyped             ;
; PORT_CLKENA2                  ; PORT_UNUSED            ; Untyped             ;
; PORT_CLKENA3                  ; PORT_UNUSED            ; Untyped             ;
; PORT_CLKENA4                  ; PORT_UNUSED            ; Untyped             ;
; PORT_CLKENA5                  ; PORT_UNUSED            ; Untyped             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY      ; Untyped             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY      ; Untyped             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY      ; Untyped             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY      ; Untyped             ;
; PORT_EXTCLK0                  ; PORT_UNUSED            ; Untyped             ;
; PORT_EXTCLK1                  ; PORT_UNUSED            ; Untyped             ;
; PORT_EXTCLK2                  ; PORT_UNUSED            ; Untyped             ;
; PORT_EXTCLK3                  ; PORT_UNUSED            ; Untyped             ;
; PORT_CLKBAD0                  ; PORT_UNUSED            ; Untyped             ;
; PORT_CLKBAD1                  ; PORT_UNUSED            ; Untyped             ;
; PORT_CLK0                     ; PORT_USED              ; Untyped             ;
; PORT_CLK1                     ; PORT_USED              ; Untyped             ;
; PORT_CLK2                     ; PORT_UNUSED            ; Untyped             ;
; PORT_CLK3                     ; PORT_UNUSED            ; Untyped             ;
; PORT_CLK4                     ; PORT_UNUSED            ; Untyped             ;
; PORT_CLK5                     ; PORT_UNUSED            ; Untyped             ;
; PORT_CLK6                     ; PORT_UNUSED            ; Untyped             ;
; PORT_CLK7                     ; PORT_UNUSED            ; Untyped             ;
; PORT_CLK8                     ; PORT_UNUSED            ; Untyped             ;
; PORT_CLK9                     ; PORT_UNUSED            ; Untyped             ;
; PORT_SCANDATA                 ; PORT_UNUSED            ; Untyped             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED            ; Untyped             ;
; PORT_SCANDONE                 ; PORT_UNUSED            ; Untyped             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY      ; Untyped             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY      ; Untyped             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED            ; Untyped             ;
; PORT_CLKLOSS                  ; PORT_UNUSED            ; Untyped             ;
; PORT_INCLK1                   ; PORT_UNUSED            ; Untyped             ;
; PORT_INCLK0                   ; PORT_USED              ; Untyped             ;
; PORT_FBIN                     ; PORT_UNUSED            ; Untyped             ;
; PORT_PLLENA                   ; PORT_UNUSED            ; Untyped             ;
; PORT_CLKSWITCH                ; PORT_UNUSED            ; Untyped             ;
; PORT_ARESET                   ; PORT_UNUSED            ; Untyped             ;
; PORT_PFDENA                   ; PORT_UNUSED            ; Untyped             ;
; PORT_SCANCLK                  ; PORT_UNUSED            ; Untyped             ;
; PORT_SCANACLR                 ; PORT_UNUSED            ; Untyped             ;
; PORT_SCANREAD                 ; PORT_UNUSED            ; Untyped             ;
; PORT_SCANWRITE                ; PORT_UNUSED            ; Untyped             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY      ; Untyped             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY      ; Untyped             ;
; PORT_LOCKED                   ; PORT_UNUSED            ; Untyped             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED            ; Untyped             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY      ; Untyped             ;
; PORT_PHASEDONE                ; PORT_UNUSED            ; Untyped             ;
; PORT_PHASESTEP                ; PORT_UNUSED            ; Untyped             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED            ; Untyped             ;
; PORT_SCANCLKENA               ; PORT_UNUSED            ; Untyped             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED            ; Untyped             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY      ; Untyped             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY      ; Untyped             ;
; M_TEST_SOURCE                 ; 5                      ; Untyped             ;
; C0_TEST_SOURCE                ; 5                      ; Untyped             ;
; C1_TEST_SOURCE                ; 5                      ; Untyped             ;
; C2_TEST_SOURCE                ; 5                      ; Untyped             ;
; C3_TEST_SOURCE                ; 5                      ; Untyped             ;
; C4_TEST_SOURCE                ; 5                      ; Untyped             ;
; C5_TEST_SOURCE                ; 5                      ; Untyped             ;
; C6_TEST_SOURCE                ; 5                      ; Untyped             ;
; C7_TEST_SOURCE                ; 5                      ; Untyped             ;
; C8_TEST_SOURCE                ; 5                      ; Untyped             ;
; C9_TEST_SOURCE                ; 5                      ; Untyped             ;
; CBXI_PARAMETER                ; pll1_altpll            ; Untyped             ;
; VCO_FREQUENCY_CONTROL         ; AUTO                   ; Untyped             ;
; VCO_PHASE_SHIFT_STEP          ; 0                      ; Untyped             ;
; WIDTH_CLOCK                   ; 5                      ; Signed Integer      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                      ; Untyped             ;
; USING_FBMIMICBIDIR_PORT       ; OFF                    ; Untyped             ;
; DEVICE_FAMILY                 ; Cyclone IV E           ; Untyped             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                 ; Untyped             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                    ; Untyped             ;
; AUTO_CARRY_CHAINS             ; ON                     ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS          ; OFF                    ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS           ; ON                     ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS        ; OFF                    ; IGNORE_CASCADE      ;
+-------------------------------+------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IR_RECEIVE:u1 ;
+-------------------+--------+-------------------------------+
; Parameter Name    ; Value  ; Type                          ;
+-------------------+--------+-------------------------------+
; IDLE              ; 00     ; Unsigned Binary               ;
; GUIDANCE          ; 01     ; Unsigned Binary               ;
; DATAREAD          ; 10     ; Unsigned Binary               ;
; IDLE_HIGH_DUR     ; 262143 ; Signed Integer                ;
; GUIDE_LOW_DUR     ; 230000 ; Signed Integer                ;
; GUIDE_HIGH_DUR    ; 210000 ; Signed Integer                ;
; DATA_HIGH_DUR     ; 41500  ; Signed Integer                ;
; BIT_AVAILABLE_DUR ; 20000  ; Signed Integer                ;
+-------------------+--------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_tx:uart_tx_u ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; CLKS_PER_BIT   ; 5208  ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                    ;
+-------------------------------+---------------------------------+
; Name                          ; Value                           ;
+-------------------------------+---------------------------------+
; Number of entity instances    ; 1                               ;
; Entity Instance               ; pll1:u0|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                          ;
;     -- PLL_TYPE               ; AUTO                            ;
;     -- PRIMARY_CLOCK          ; INCLK0                          ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                           ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                               ;
;     -- VCO_MULTIPLY_BY        ; 0                               ;
;     -- VCO_DIVIDE_BY          ; 0                               ;
+-------------------------------+---------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_tx:uart_tx_u"                                                                                                                                         ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                      ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; valid              ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; ready              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; data_to_send[2..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; rst                ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IR_RECEIVE:u1"                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; oDATA_READY ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll1:u0"                                                                                                 ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; c1   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "Motor_ctrl_redone:motor1" ;
+-------------+-------+----------+---------------------+
; Port        ; Type  ; Severity ; Details             ;
+-------------+-------+----------+---------------------+
; IR_input[6] ; Input ; Info     ; Stuck at GND        ;
; IR_input[2] ; Input ; Info     ; Stuck at GND        ;
; IR_input[0] ; Input ; Info     ; Stuck at GND        ;
+-------------+-------+----------+---------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 94                          ;
; cycloneiii_ff         ; 207                         ;
;     CLR               ; 7                           ;
;     CLR SCLR          ; 86                          ;
;     ENA               ; 37                          ;
;     ENA CLR           ; 32                          ;
;     ENA CLR SCLR      ; 6                           ;
;     SCLR              ; 32                          ;
;     plain             ; 7                           ;
; cycloneiii_io_obuf    ; 43                          ;
; cycloneiii_lcell_comb ; 276                         ;
;     arith             ; 87                          ;
;         2 data inputs ; 87                          ;
;     normal            ; 189                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 24                          ;
;         3 data inputs ; 38                          ;
;         4 data inputs ; 120                         ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 8.00                        ;
; Average LUT depth     ; 2.95                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun Oct 29 00:25:38 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Robot -c Robot
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file pwm.sv
    Info (12023): Found entity 1: pwm File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/pwm.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file uart_tx.sv
    Info (12023): Found entity 1: uart_tx File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/uart_tx.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file uart_rx.sv
    Info (12023): Found entity 1: uart_rx File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/uart_rx.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pll1.v
    Info (12023): Found entity 1: pll1 File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/pll1.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ir_receive_terasic.v
    Info (12023): Found entity 1: IR_RECEIVE File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/IR_RECEIVE_Terasic.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file top_level.sv
    Info (12023): Found entity 1: top_level File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file bram_ip.v
    Info (12023): Found entity 1: BRAM_IP File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/BRAM_IP.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file fsm.sv
    Info (12023): Found entity 1: fsm File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/fsm.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file motor_ctrl.sv
    Info (12023): Found entity 1: Motor_ctrl File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/Motor_ctrl.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file motor_ctrl_redone.sv
    Info (12023): Found entity 1: Motor_ctrl_redone File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/Motor_ctrl_redone.sv Line: 3
Info (12127): Elaborating entity "top_level" for the top level hierarchy
Warning (10235): Verilog HDL Always Construct warning at top_level.sv(87): variable "hex_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 87
Warning (10235): Verilog HDL Always Construct warning at top_level.sv(87): variable "prev_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 87
Warning (10235): Verilog HDL Always Construct warning at top_level.sv(88): variable "hex_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 88
Warning (10235): Verilog HDL Always Construct warning at top_level.sv(115): variable "hex_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 115
Warning (10230): Verilog HDL assignment warning at top_level.sv(115): truncated value with size 32 to match size of target (12) File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 115
Warning (10240): Verilog HDL Always Construct warning at top_level.sv(85): inferring latch(es) for variable "send", which holds its previous value in one or more paths through the always construct File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 85
Warning (10240): Verilog HDL Always Construct warning at top_level.sv(85): inferring latch(es) for variable "prev_data", which holds its previous value in one or more paths through the always construct File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 85
Info (10264): Verilog HDL Case Statement information at top_level.sv(126): all case item expressions in this case statement are onehot File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 126
Warning (10034): Output port "LEDR[17..12]" at top_level.sv(14) has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 14
Info (10041): Inferred latch for "prev_data[0]" at top_level.sv(85) File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 85
Info (10041): Inferred latch for "prev_data[1]" at top_level.sv(85) File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 85
Info (10041): Inferred latch for "prev_data[2]" at top_level.sv(85) File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 85
Info (10041): Inferred latch for "prev_data[3]" at top_level.sv(85) File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 85
Info (10041): Inferred latch for "prev_data[4]" at top_level.sv(85) File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 85
Info (10041): Inferred latch for "prev_data[5]" at top_level.sv(85) File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 85
Info (10041): Inferred latch for "prev_data[6]" at top_level.sv(85) File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 85
Info (10041): Inferred latch for "prev_data[7]" at top_level.sv(85) File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 85
Info (10041): Inferred latch for "prev_data[8]" at top_level.sv(85) File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 85
Info (10041): Inferred latch for "prev_data[9]" at top_level.sv(85) File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 85
Info (10041): Inferred latch for "prev_data[10]" at top_level.sv(85) File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 85
Info (10041): Inferred latch for "prev_data[11]" at top_level.sv(85) File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 85
Info (10041): Inferred latch for "send[0]" at top_level.sv(85) File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 85
Info (10041): Inferred latch for "send[1]" at top_level.sv(85) File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 85
Info (10041): Inferred latch for "send[2]" at top_level.sv(85) File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 85
Info (10041): Inferred latch for "send[3]" at top_level.sv(85) File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 85
Info (10041): Inferred latch for "send[4]" at top_level.sv(85) File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 85
Info (10041): Inferred latch for "send[5]" at top_level.sv(85) File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 85
Info (10041): Inferred latch for "send[6]" at top_level.sv(85) File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 85
Info (10041): Inferred latch for "send[7]" at top_level.sv(85) File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 85
Info (12128): Elaborating entity "Motor_ctrl_redone" for hierarchy "Motor_ctrl_redone:motor1" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 47
Info (10264): Verilog HDL Case Statement information at Motor_ctrl_redone.sv(20): all case item expressions in this case statement are onehot File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/Motor_ctrl_redone.sv Line: 20
Info (12128): Elaborating entity "pll1" for hierarchy "pll1:u0" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 64
Info (12128): Elaborating entity "altpll" for hierarchy "pll1:u0|altpll:altpll_component" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/pll1.v Line: 94
Info (12130): Elaborated megafunction instantiation "pll1:u0|altpll:altpll_component" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/pll1.v Line: 94
Info (12133): Instantiated megafunction "pll1:u0|altpll:altpll_component" with the following parameter: File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/pll1.v Line: 94
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "5"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll1"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll1_altpll.v
    Info (12023): Found entity 1: pll1_altpll File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/db/pll1_altpll.v Line: 29
Info (12128): Elaborating entity "pll1_altpll" for hierarchy "pll1:u0|altpll:altpll_component|pll1_altpll:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "IR_RECEIVE" for hierarchy "IR_RECEIVE:u1" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 79
Info (12128): Elaborating entity "uart_tx" for hierarchy "uart_tx:uart_tx_u" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 174
Warning (10230): Verilog HDL assignment warning at uart_tx.sv(45): truncated value with size 32 to match size of target (3) File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/uart_tx.sv Line: 45
Info (10264): Verilog HDL Case Statement information at uart_tx.sv(38): all case item expressions in this case statement are onehot File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/uart_tx.sv Line: 38
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "EX_IO[2]" and its non-tri-state driver. File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 9
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[4]" and its non-tri-state driver. File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 10
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[5]" and its non-tri-state driver. File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 10
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[6]" and its non-tri-state driver. File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 10
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[7]" and its non-tri-state driver. File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 10
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "EX_IO[0]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 9
    Warning (13040): bidirectional pin "EX_IO[1]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 9
    Warning (13040): bidirectional pin "EX_IO[3]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 9
    Warning (13040): bidirectional pin "EX_IO[4]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 9
    Warning (13040): bidirectional pin "EX_IO[5]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 9
    Warning (13040): bidirectional pin "EX_IO[6]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 9
    Warning (13040): bidirectional pin "GPIO[0]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 10
    Warning (13040): bidirectional pin "GPIO[1]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 10
    Warning (13040): bidirectional pin "GPIO[10]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 10
    Warning (13040): bidirectional pin "GPIO[11]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 10
    Warning (13040): bidirectional pin "GPIO[12]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 10
    Warning (13040): bidirectional pin "GPIO[13]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 10
    Warning (13040): bidirectional pin "GPIO[14]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 10
    Warning (13040): bidirectional pin "GPIO[15]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 10
    Warning (13040): bidirectional pin "GPIO[16]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 10
    Warning (13040): bidirectional pin "GPIO[17]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 10
    Warning (13040): bidirectional pin "GPIO[18]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 10
    Warning (13040): bidirectional pin "GPIO[19]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 10
    Warning (13040): bidirectional pin "GPIO[20]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 10
    Warning (13040): bidirectional pin "GPIO[21]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 10
    Warning (13040): bidirectional pin "GPIO[22]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 10
    Warning (13040): bidirectional pin "GPIO[23]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 10
    Warning (13040): bidirectional pin "GPIO[24]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 10
    Warning (13040): bidirectional pin "GPIO[25]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 10
    Warning (13040): bidirectional pin "GPIO[26]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 10
    Warning (13040): bidirectional pin "GPIO[27]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 10
    Warning (13040): bidirectional pin "GPIO[28]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 10
    Warning (13040): bidirectional pin "GPIO[29]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 10
    Warning (13040): bidirectional pin "GPIO[30]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 10
    Warning (13040): bidirectional pin "GPIO[31]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 10
    Warning (13040): bidirectional pin "GPIO[32]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 10
    Warning (13040): bidirectional pin "GPIO[33]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 10
    Warning (13040): bidirectional pin "GPIO[34]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 10
    Warning (13040): bidirectional pin "GPIO[35]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 10
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "GPIO[2]" is fed by VCC File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 10
    Warning (13033): The pin "GPIO[3]" is fed by VCC File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 10
    Warning (13033): The pin "GPIO[8]" is fed by VCC File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 10
    Warning (13033): The pin "GPIO[9]" is fed by VCC File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 10
Warning (13012): Latch send[1] has unsafe behavior File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 85
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IR_RECEIVE:u1|oDATA[27] File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/IR_RECEIVE_Terasic.v Line: 219
Warning (13012): Latch send[3] has unsafe behavior File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 85
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IR_RECEIVE:u1|oDATA[27] File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/IR_RECEIVE_Terasic.v Line: 219
Warning (13012): Latch send[4] has unsafe behavior File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 85
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IR_RECEIVE:u1|oDATA[27] File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/IR_RECEIVE_Terasic.v Line: 219
Warning (13012): Latch send[5] has unsafe behavior File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 85
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IR_RECEIVE:u1|oDATA[27] File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/IR_RECEIVE_Terasic.v Line: 219
Warning (13012): Latch send[7] has unsafe behavior File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 85
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IR_RECEIVE:u1|oDATA[27] File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/IR_RECEIVE_Terasic.v Line: 219
Warning (13012): Latch prev_data[0] has unsafe behavior File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 85
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IR_RECEIVE:u1|oDATA[0] File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/IR_RECEIVE_Terasic.v Line: 219
Warning (13012): Latch prev_data[1] has unsafe behavior File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 85
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IR_RECEIVE:u1|oDATA[1] File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/IR_RECEIVE_Terasic.v Line: 219
Warning (13012): Latch prev_data[2] has unsafe behavior File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 85
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IR_RECEIVE:u1|oDATA[2] File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/IR_RECEIVE_Terasic.v Line: 219
Warning (13012): Latch prev_data[3] has unsafe behavior File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 85
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IR_RECEIVE:u1|oDATA[3] File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/IR_RECEIVE_Terasic.v Line: 219
Warning (13012): Latch prev_data[4] has unsafe behavior File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 85
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IR_RECEIVE:u1|oDATA[4] File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/IR_RECEIVE_Terasic.v Line: 219
Warning (13012): Latch prev_data[5] has unsafe behavior File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 85
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IR_RECEIVE:u1|oDATA[5] File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/IR_RECEIVE_Terasic.v Line: 219
Warning (13012): Latch prev_data[6] has unsafe behavior File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 85
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IR_RECEIVE:u1|oDATA[6] File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/IR_RECEIVE_Terasic.v Line: 219
Warning (13012): Latch prev_data[7] has unsafe behavior File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 85
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IR_RECEIVE:u1|oDATA[7] File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/IR_RECEIVE_Terasic.v Line: 219
Warning (13012): Latch prev_data[8] has unsafe behavior File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 85
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IR_RECEIVE:u1|oDATA[8] File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/IR_RECEIVE_Terasic.v Line: 219
Warning (13012): Latch prev_data[9] has unsafe behavior File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 85
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IR_RECEIVE:u1|oDATA[9] File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/IR_RECEIVE_Terasic.v Line: 219
Warning (13012): Latch prev_data[10] has unsafe behavior File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 85
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IR_RECEIVE:u1|oDATA[10] File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/IR_RECEIVE_Terasic.v Line: 219
Warning (13012): Latch prev_data[11] has unsafe behavior File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 85
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IR_RECEIVE:u1|oDATA[11] File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/IR_RECEIVE_Terasic.v Line: 219
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "EX_IO[2]~synth" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 9
    Warning (13010): Node "GPIO[2]~synth" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 10
    Warning (13010): Node "GPIO[3]~synth" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 10
    Warning (13010): Node "GPIO[4]~synth" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 10
    Warning (13010): Node "GPIO[5]~synth" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 10
    Warning (13010): Node "GPIO[6]~synth" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 10
    Warning (13010): Node "GPIO[7]~synth" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 10
    Warning (13010): Node "GPIO[8]~synth" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 10
    Warning (13010): Node "GPIO[9]~synth" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 10
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDG[0]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 12
    Warning (13410): Pin "LEDG[2]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 12
    Warning (13410): Pin "LEDG[6]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 12
    Warning (13410): Pin "LEDG[8]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 12
    Warning (13410): Pin "LEDR[12]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 14
    Warning (13410): Pin "LEDR[13]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 14
    Warning (13410): Pin "LEDR[14]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 14
    Warning (13410): Pin "LEDR[15]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 14
    Warning (13410): Pin "LEDR[16]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 14
    Warning (13410): Pin "LEDR[17]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 14
Info (286030): Timing-Driven Synthesis is running
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "pll1:u0|altpll:altpll_component|pll1_altpll:auto_generated|pll1" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK[1] is not connected File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/db/pll1_altpll.v Line: 43
Warning (21074): Design contains 19 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 4
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 4
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 4
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 4
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 4
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 4
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 4
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 4
    Warning (15610): No output dependent on input pin "SW[10]" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 4
    Warning (15610): No output dependent on input pin "SW[11]" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 4
    Warning (15610): No output dependent on input pin "SW[12]" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 4
    Warning (15610): No output dependent on input pin "SW[13]" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 4
    Warning (15610): No output dependent on input pin "SW[14]" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 4
    Warning (15610): No output dependent on input pin "SW[15]" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 4
    Warning (15610): No output dependent on input pin "SW[16]" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 4
    Warning (15610): No output dependent on input pin "SW[17]" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 4
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 5
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 5
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 5
Info (21057): Implemented 437 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 24 input pins
    Info (21059): Implemented 27 output pins
    Info (21060): Implemented 43 bidirectional pins
    Info (21061): Implemented 342 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 133 warnings
    Info: Peak virtual memory: 4780 megabytes
    Info: Processing ended: Sun Oct 29 00:25:50 2023
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:07


