
---------- Begin Simulation Statistics ----------
final_tick                                25403799500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 825703                       # Simulator instruction rate (inst/s)
host_mem_usage                                 721984                       # Number of bytes of host memory used
host_op_rate                                  1177788                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    15.86                       # Real time elapsed on the host
host_tick_rate                             1602224234                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13091706                       # Number of instructions simulated
sim_ops                                      18674198                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.025404                       # Number of seconds simulated
sim_ticks                                 25403799500                       # Number of ticks simulated
system.cpu.Branches                            687758                       # Number of branches fetched
system.cpu.committedInsts                    13091706                       # Number of instructions committed
system.cpu.committedOps                      18674198                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     6238204                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           131                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     1353614                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            57                       # TLB misses on write requests
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    17004884                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           170                       # TLB misses on write requests
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                         50807599                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               50807598.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads              3273952                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             5417079                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts       608040                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                4392313                       # Number of float alu accesses
system.cpu.num_fp_insts                       4392313                       # number of float instructions
system.cpu.num_fp_register_reads              4606449                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             3891692                       # number of times the floating registers were written
system.cpu.num_func_calls                       61150                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses              16149067                       # Number of integer alu accesses
system.cpu.num_int_insts                     16149067                       # number of integer instructions
system.cpu.num_int_register_reads            38035389                       # number of times the integer registers were read
system.cpu.num_int_register_writes           12759455                       # number of times the integer registers were written
system.cpu.num_load_insts                     6226137                       # Number of load instructions
system.cpu.num_mem_refs                       7579747                       # number of memory refs
system.cpu.num_store_insts                    1353610                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                  3866      0.02%      0.02% # Class of executed instruction
system.cpu.op_class::IntAlu                   9223699     49.39%     49.41% # Class of executed instruction
system.cpu.op_class::IntMult                     5232      0.03%     49.44% # Class of executed instruction
system.cpu.op_class::IntDiv                      9909      0.05%     49.49% # Class of executed instruction
system.cpu.op_class::FloatAdd                  901521      4.83%     54.32% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     54.32% # Class of executed instruction
system.cpu.op_class::FloatCvt                      32      0.00%     54.32% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     54.32% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     54.32% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     54.32% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     54.32% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     54.32% # Class of executed instruction
system.cpu.op_class::SimdAdd                     1268      0.01%     54.33% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     54.33% # Class of executed instruction
system.cpu.op_class::SimdAlu                    14680      0.08%     54.41% # Class of executed instruction
system.cpu.op_class::SimdCmp                       44      0.00%     54.41% # Class of executed instruction
system.cpu.op_class::SimdCvt                     2280      0.01%     54.42% # Class of executed instruction
system.cpu.op_class::SimdMisc                   29888      0.16%     54.58% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     54.58% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     54.58% # Class of executed instruction
system.cpu.op_class::SimdShift                    538      0.00%     54.58% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     54.58% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     54.58% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     54.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd              438682      2.35%     56.93% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     56.93% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     56.93% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt               33382      0.18%     57.11% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                 160      0.00%     57.11% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     57.11% # Class of executed instruction
system.cpu.op_class::SimdFloatMult             429270      2.30%     59.41% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     59.41% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     59.41% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     59.41% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     59.41% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     59.41% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     59.41% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     59.41% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     59.41% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     59.41% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     59.41% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     59.41% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     59.41% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     59.41% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     59.41% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     59.41% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     59.41% # Class of executed instruction
system.cpu.op_class::MemRead                  4850423     25.97%     85.38% # Class of executed instruction
system.cpu.op_class::MemWrite                  887737      4.75%     90.14% # Class of executed instruction
system.cpu.op_class::FloatMemRead             1375714      7.37%     97.51% # Class of executed instruction
system.cpu.op_class::FloatMemWrite             465873      2.49%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   18674198                       # Class of executed instruction
system.cpu.workload.numSyscalls                    60                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          6758                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        28979                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        59494                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  25403799500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3615                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3143                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3143                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3615                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        13516                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        13516                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  13516                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       432512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       432512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  432512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6758                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6758    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6758                       # Request fanout histogram
system.membus.reqLayer2.occupancy             6791500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           35840000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  25403799500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             25453                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        25588                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1084                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2307                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             5062                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            5062                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1596                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        23857                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         4276                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        85733                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 90009                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       171520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      3488448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3659968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            30515                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000098                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.009915                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  30512     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      3      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              30515                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           56419000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          43378500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2394000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  25403799500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  146                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                23611                       # number of demand (read+write) hits
system.l2.demand_hits::total                    23757                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 146                       # number of overall hits
system.l2.overall_hits::.cpu.data               23611                       # number of overall hits
system.l2.overall_hits::total                   23757                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1450                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               5308                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6758                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1450                       # number of overall misses
system.l2.overall_misses::.cpu.data              5308                       # number of overall misses
system.l2.overall_misses::total                  6758                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    110417500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    407461000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        517878500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    110417500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    407461000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       517878500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1596                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            28919                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                30515                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1596                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           28919                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               30515                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.908521                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.183547                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.221465                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.908521                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.183547                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.221465                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst        76150                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76763.564431                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76631.917727                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst        76150                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76763.564431                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76631.917727                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          1450                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          5308                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6758                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1450                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         5308                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6758                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     95917500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    354381000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    450298500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     95917500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    354381000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    450298500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.908521                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.183547                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.221465                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.908521                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.183547                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.221465                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst        66150                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66763.564431                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66631.917727                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst        66150                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66763.564431                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66631.917727                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        25588                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            25588                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        25588                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        25588                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1084                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1084                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1084                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1084                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              1919                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1919                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3143                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3143                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    239591500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     239591500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          5062                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              5062                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.620901                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.620901                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76230.194082                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76230.194082                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3143                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3143                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    208161500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    208161500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.620901                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.620901                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66230.194082                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66230.194082                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            146                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                146                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1450                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1450                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    110417500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    110417500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1596                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1596                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.908521                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.908521                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst        76150                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        76150                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1450                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1450                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     95917500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     95917500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.908521                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.908521                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst        66150                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        66150                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         21692                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             21692                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         2165                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2165                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    167869500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    167869500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        23857                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         23857                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.090749                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.090749                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 77537.875289                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77537.875289                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         2165                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2165                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    146219500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    146219500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.090749                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.090749                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 67537.875289                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 67537.875289                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  25403799500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  5885.013347                       # Cycle average of tags in use
system.l2.tags.total_refs                       59491                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      6758                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.803048                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      1260.872852                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4624.140495                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.038479                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.141118                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.179596                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          6758                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6595                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.206238                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    482686                       # Number of tag accesses
system.l2.tags.data_accesses                   482686                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  25403799500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          92800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         339712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             432512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        92800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         92800                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1450                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5308                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                6758                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           3652997                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          13372488                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              17025485                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      3652997                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3652997                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          3652997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         13372488                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             17025485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1450.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5308.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000579000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               20040                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        6758                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6758                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               541                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              470                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              429                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     47803500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   33790000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               174516000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7073.62                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25823.62                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     5464                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.85                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6758                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6758                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1288                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    334.459627                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   218.847981                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   302.684944                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          346     26.86%     26.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          292     22.67%     49.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          124      9.63%     59.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          281     21.82%     80.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           45      3.49%     84.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           26      2.02%     86.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           23      1.79%     88.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           15      1.16%     89.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          136     10.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1288                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 432512                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  432512                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        17.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     17.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   25403725500                       # Total gap between requests
system.mem_ctrls.avgGap                    3759059.71                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        92800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       339712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 3652996.867653596215                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 13372487.843796750531                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1450                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5308                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     36703500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    137812500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25312.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     25963.17                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    80.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              4648140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2459160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            25232760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2004955680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1129987950                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       8803490400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        11970774090                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        471.219830                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  22876725750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    848120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1678953750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              4591020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2428800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            23019360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2004955680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1065803100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       8857540800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        11958338760                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        470.730324                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  23017807250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    848120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1537872250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     25403799500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  25403799500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     17003288                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         17003288                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     17003288                       # number of overall hits
system.cpu.icache.overall_hits::total        17003288                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1596                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1596                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1596                       # number of overall misses
system.cpu.icache.overall_misses::total          1596                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    115957000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    115957000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    115957000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    115957000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     17004884                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     17004884                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     17004884                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     17004884                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000094                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000094                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000094                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000094                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 72654.761905                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72654.761905                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 72654.761905                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72654.761905                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1084                       # number of writebacks
system.cpu.icache.writebacks::total              1084                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1596                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1596                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1596                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1596                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    114361000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    114361000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    114361000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    114361000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000094                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000094                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000094                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000094                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 71654.761905                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 71654.761905                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 71654.761905                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 71654.761905                       # average overall mshr miss latency
system.cpu.icache.replacements                   1084                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     17003288                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        17003288                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1596                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1596                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    115957000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    115957000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     17004884                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     17004884                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000094                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000094                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 72654.761905                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72654.761905                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1596                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1596                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    114361000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    114361000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000094                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000094                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 71654.761905                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71654.761905                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  25403799500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.745330                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            17004884                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1596                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          10654.689223                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.745330                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995596                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995596                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           97                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          125                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          288                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          68021132                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         68021132                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  25403799500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  25403799500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  25403799500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  25403799500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  25403799500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  25403799500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  25403799500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  25403799500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      7562899                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          7562899                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      7562899                       # number of overall hits
system.cpu.dcache.overall_hits::total         7562899                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        28919                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          28919                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        28919                       # number of overall misses
system.cpu.dcache.overall_misses::total         28919                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    727693000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    727693000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    727693000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    727693000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      7591818                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      7591818                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      7591818                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      7591818                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003809                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003809                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003809                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003809                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 25163.145337                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 25163.145337                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 25163.145337                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25163.145337                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        25588                       # number of writebacks
system.cpu.dcache.writebacks::total             25588                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data        28919                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        28919                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        28919                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        28919                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    698774000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    698774000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    698774000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    698774000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003809                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003809                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003809                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003809                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 24163.145337                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24163.145337                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 24163.145337                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24163.145337                       # average overall mshr miss latency
system.cpu.dcache.replacements                  27895                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      6214347                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6214347                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        23857                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         23857                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    455295500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    455295500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      6238204                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      6238204                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003824                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003824                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 19084.356793                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19084.356793                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        23857                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        23857                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    431438500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    431438500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003824                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003824                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18084.356793                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18084.356793                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1348552                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1348552                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         5062                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         5062                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    272397500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    272397500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1353614                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1353614                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003740                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003740                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 53812.228368                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 53812.228368                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         5062                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         5062                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    267335500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    267335500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003740                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003740                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 52812.228368                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 52812.228368                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  25403799500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1019.678173                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7591818                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             28919                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            262.520073                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1019.678173                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995779                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995779                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          214                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          222                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          474                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          30396191                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         30396191                       # Number of data accesses

---------- End Simulation Statistics   ----------
