This was my first attempt at emulating a RISC-V (RV32I) core.

Features:
- Largely untested
- Outdated Zig version (doesn't compile anymore)
