Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date             : Sat Apr  2 19:40:48 2022
| Host             : LAPTOP-50M5PQTT running 64-bit major release  (build 9200)
| Command          : report_power -file compress_result_top_power_routed.rpt -pb compress_result_top_power_summary_routed.pb -rpx compress_result_top_power_routed.rpx
| Design           : compress_result_top
| Device           : xc7k325tfbg676-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+------------------------------------+
| Total On-Chip Power (W)  | 1361.189 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                       |
| Power Budget Margin (W)  | NA                                 |
| Dynamic (W)              | 1357.696                           |
| Device Static (W)        | 3.494                              |
| Effective TJA (C/W)      | 1.9                                |
| Max Ambient (C)          | 0.0                                |
| Junction Temperature (C) | 125.0                              |
| Confidence Level         | Low                                |
| Setting File             | ---                                |
| Simulation Activity File | ---                                |
| Design Nets Matched      | NA                                 |
+--------------------------+------------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Slice Logic             |   155.135 |    61946 |       --- |             --- |
|   LUT as Logic          |   120.652 |    10900 |    203800 |            5.35 |
|   Register              |    20.643 |    39113 |    407600 |            9.60 |
|   CARRY4                |    11.123 |     1410 |     50950 |            2.77 |
|   LUT as Shift Register |     2.711 |      231 |     64000 |            0.36 |
|   BUFG                  |     0.006 |        1 |        32 |            3.13 |
|   Others                |     0.000 |     4972 |       --- |             --- |
| Signals                 |   627.403 |    71481 |       --- |             --- |
| Block RAM               |     0.255 |        1 |       445 |            0.22 |
| DSPs                    |   477.956 |      644 |       840 |           76.67 |
| I/O                     |    96.947 |       42 |       400 |           10.50 |
| Static Power            |     3.494 |          |           |                 |
| Total                   |  1361.189 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |  1263.753 |    1260.734 |      3.019 |
| Vccaux    |       1.800 |     4.176 |       3.982 |      0.194 |
| Vcco33    |       3.300 |    24.751 |      24.750 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     4.501 |       4.500 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.104 |       0.019 |      0.085 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------+-----------+
| Name                      | Power (W) |
+---------------------------+-----------+
| compress_result_top       |  1357.696 |
|   result_out_abs_inst     |   157.636 |
|     cordic_0_inst         |   157.636 |
|       U0                  |   157.636 |
|   rom_fir_connect_inst    |  1100.811 |
|     ROM_Control_inst      |     0.820 |
|       ROM_320x16_S_I_inst |     0.451 |
|       ROM_320x16_S_Q_inst |     0.368 |
|     four_way_out_inst     |  1099.991 |
|       Conv_Si_Hi_inst     |   273.172 |
|       Conv_Si_Hq_inst     |   286.923 |
|       Conv_Sq_Hi_inst     |   276.106 |
|       Conv_Sq_Hq_inst     |   263.465 |
+---------------------------+-----------+


