#! /nix/store/0idgd62j6ia1xxzv7n6b51vg7p5a42hp-iverilog-12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/nix/store/0idgd62j6ia1xxzv7n6b51vg7p5a42hp-iverilog-12.0/lib/ivl/system.vpi";
:vpi_module "/nix/store/0idgd62j6ia1xxzv7n6b51vg7p5a42hp-iverilog-12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/nix/store/0idgd62j6ia1xxzv7n6b51vg7p5a42hp-iverilog-12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/nix/store/0idgd62j6ia1xxzv7n6b51vg7p5a42hp-iverilog-12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/nix/store/0idgd62j6ia1xxzv7n6b51vg7p5a42hp-iverilog-12.0/lib/ivl/va_math.vpi";
S_0x328e6f50 .scope module, "arm" "arm" 2 4;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /INPUT 32 "Instr";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 32 "ALUResult";
    .port_info 6 /OUTPUT 32 "WriteData";
    .port_info 7 /INPUT 32 "ReadData";
v0x329cc4b0_0 .net "ALUControl", 2 0, v0x329bca20_0;  1 drivers
v0x329cc590_0 .net "ALUFlags", 3 0, L_0x329e4630;  1 drivers
v0x329cc650_0 .net "ALUResult", 31 0, v0x329bf0b0_0;  1 drivers
v0x329cc6f0_0 .net "ALUSrc", 0 0, L_0x329ce010;  1 drivers
v0x329cc790_0 .net "ImmSrc", 1 0, L_0x329cdf70;  1 drivers
v0x329cc8e0_0 .net "Instr", 31 0, L_0x329cfd70;  1 drivers
v0x329cc9a0_0 .net "MemWrite", 0 0, L_0x329cf770;  1 drivers
v0x329cca40_0 .net "MemtoReg", 0 0, L_0x329ce0b0;  1 drivers
v0x329ccb70_0 .net "PC", 31 0, v0x329c6880_0;  1 drivers
v0x329ccd50_0 .net "PCSrc", 0 0, L_0x329cf870;  1 drivers
v0x329cce80_0 .net "ReadData", 31 0, L_0x329e4e30;  1 drivers
v0x329ccf40_0 .net "RegSrc", 1 0, L_0x329cde10;  1 drivers
v0x329cd000_0 .net "RegWrite", 0 0, L_0x329cf670;  1 drivers
v0x329cd130_0 .net "WriteData", 31 0, L_0x329e13d0;  1 drivers
o0x7f921cec0258 .functor BUFZ 1, C4<z>; HiZ drive
v0x329cd1f0_0 .net "clk", 0 0, o0x7f921cec0258;  0 drivers
o0x7f921cec0318 .functor BUFZ 1, C4<z>; HiZ drive
v0x329cd290_0 .net "reset", 0 0, o0x7f921cec0318;  0 drivers
L_0x329cfb00 .part L_0x329cfd70, 12, 20;
S_0x32986980 .scope module, "control_unit" "controller" 2 25, 3 4 0, S_0x328e6f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 20 "Instr";
    .port_info 3 /INPUT 4 "ALUFlags";
    .port_info 4 /OUTPUT 2 "RegSrc";
    .port_info 5 /OUTPUT 1 "RegWrite";
    .port_info 6 /OUTPUT 2 "ImmSrc";
    .port_info 7 /OUTPUT 1 "ALUSrc";
    .port_info 8 /OUTPUT 3 "ALUControl";
    .port_info 9 /OUTPUT 1 "MemWrite";
    .port_info 10 /OUTPUT 1 "MemtoReg";
    .port_info 11 /OUTPUT 1 "PCSrc";
v0x329bdac0_0 .net "ALUControl", 2 0, v0x329bca20_0;  alias, 1 drivers
v0x329bdbd0_0 .net "ALUFlags", 3 0, L_0x329e4630;  alias, 1 drivers
v0x329bdca0_0 .net "ALUSrc", 0 0, L_0x329ce010;  alias, 1 drivers
v0x329bdda0_0 .net "BranchSignal", 0 0, L_0x329ce760;  1 drivers
v0x329bde40_0 .net "FlagWrite", 1 0, v0x329bcd40_0;  1 drivers
v0x329bdf80_0 .net "ImmSrc", 1 0, L_0x329cdf70;  alias, 1 drivers
v0x329be020_0 .net "Instr", 31 12, L_0x329cfb00;  1 drivers
v0x329be0c0_0 .net "MemWrite", 0 0, L_0x329cf770;  alias, 1 drivers
v0x329be160_0 .net "MemoryWrite", 0 0, L_0x329ce2b0;  1 drivers
v0x329be200_0 .net "MemtoReg", 0 0, L_0x329ce0b0;  alias, 1 drivers
v0x329be2a0_0 .net "PCSrc", 0 0, L_0x329cf870;  alias, 1 drivers
v0x329be340_0 .net "RegSrc", 1 0, L_0x329cde10;  alias, 1 drivers
v0x329be410_0 .net "RegWrite", 0 0, L_0x329cf670;  alias, 1 drivers
v0x329be4e0_0 .net "RegisterWrite", 0 0, L_0x329ce210;  1 drivers
v0x329be5d0_0 .net "clk", 0 0, o0x7f921cec0258;  alias, 0 drivers
v0x329be670_0 .net "reset", 0 0, o0x7f921cec0318;  alias, 0 drivers
L_0x329ce7d0 .part L_0x329cfb00, 14, 2;
L_0x329ce870 .part L_0x329cfb00, 8, 6;
L_0x329ce960 .part L_0x329cfb00, 0, 4;
L_0x329cf9a0 .part L_0x329cfb00, 16, 4;
S_0x3299c140 .scope module, "condition_logic" "condlogic" 3 41, 4 4 0, S_0x32986980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "Cond";
    .port_info 3 /INPUT 4 "ALUFlags";
    .port_info 4 /INPUT 2 "FlagW";
    .port_info 5 /INPUT 1 "PCS";
    .port_info 6 /INPUT 1 "RegW";
    .port_info 7 /INPUT 1 "MemW";
    .port_info 8 /OUTPUT 1 "PCSrc";
    .port_info 9 /OUTPUT 1 "RegWrite";
    .port_info 10 /OUTPUT 1 "MemWrite";
L_0x329cf5b0 .functor AND 2, v0x329bcd40_0, L_0x329cf480, C4<11>, C4<11>;
L_0x329cf670 .functor AND 1, L_0x329ce210, v0x329a7420_0, C4<1>, C4<1>;
L_0x329cf770 .functor AND 1, L_0x329ce2b0, v0x329a7420_0, C4<1>, C4<1>;
L_0x329cf870 .functor AND 1, L_0x329ce760, v0x329a7420_0, C4<1>, C4<1>;
v0x329bbab0_0 .net "ALUFlags", 3 0, L_0x329e4630;  alias, 1 drivers
v0x329bbbb0_0 .net "Cond", 3 0, L_0x329cf9a0;  1 drivers
v0x329bbc70_0 .net "ConditionMet", 0 0, v0x329a7420_0;  1 drivers
v0x329bbd70_0 .net "CurrentFlags", 3 0, L_0x329cedb0;  1 drivers
v0x329bbe40_0 .net "FlagW", 1 0, v0x329bcd40_0;  alias, 1 drivers
v0x329bbf30_0 .net "FlagWriteEnable", 1 0, L_0x329cf5b0;  1 drivers
v0x329bbff0_0 .net "MemW", 0 0, L_0x329ce2b0;  alias, 1 drivers
v0x329bc0b0_0 .net "MemWrite", 0 0, L_0x329cf770;  alias, 1 drivers
v0x329bc170_0 .net "PCS", 0 0, L_0x329ce760;  alias, 1 drivers
v0x329bc230_0 .net "PCSrc", 0 0, L_0x329cf870;  alias, 1 drivers
v0x329bc2f0_0 .net "RegW", 0 0, L_0x329ce210;  alias, 1 drivers
v0x329bc3b0_0 .net "RegWrite", 0 0, L_0x329cf670;  alias, 1 drivers
v0x329bc470_0 .net *"_ivl_13", 1 0, L_0x329cf480;  1 drivers
v0x329bc550_0 .net "clk", 0 0, o0x7f921cec0258;  alias, 0 drivers
v0x329bc5f0_0 .net "reset", 0 0, o0x7f921cec0318;  alias, 0 drivers
L_0x329cea50 .part L_0x329cf5b0, 1, 1;
L_0x329ceaf0 .part L_0x329e4630, 2, 2;
L_0x329cebc0 .part L_0x329cf5b0, 0, 1;
L_0x329cece0 .part L_0x329e4630, 0, 2;
L_0x329cedb0 .concat8 [ 2 2 0 0], v0x329bb830_0, v0x329bb2b0_0;
L_0x329cf480 .concat [ 1 1 0 0], v0x329a7420_0, v0x329a7420_0;
S_0x3299c4c0 .scope module, "condition_checker" "condcheck" 4 40, 5 4 0, S_0x3299c140;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "Cond";
    .port_info 1 /INPUT 4 "Flags";
    .port_info 2 /OUTPUT 1 "CondEx";
L_0x329cf320 .functor BUFZ 4, L_0x329cedb0, C4<0000>, C4<0000>, C4<0000>;
L_0x329cf390 .functor XNOR 1, L_0x329ceed0, L_0x329cf190, C4<0>, C4<0>;
v0x3298ef20_0 .net "Cond", 3 0, L_0x329cf9a0;  alias, 1 drivers
v0x329a7420_0 .var "CondEx", 0 0;
v0x329a74c0_0 .net "Flags", 3 0, L_0x329cedb0;  alias, 1 drivers
v0x329979f0_0 .net *"_ivl_6", 3 0, L_0x329cf320;  1 drivers
v0x32997af0_0 .net "carry", 0 0, L_0x329cf0f0;  1 drivers
v0x32986440_0 .net "ge", 0 0, L_0x329cf390;  1 drivers
v0x32986510_0 .net "neg", 0 0, L_0x329ceed0;  1 drivers
v0x329bad90_0 .net "overflow", 0 0, L_0x329cf190;  1 drivers
v0x329bae50_0 .net "zero", 0 0, L_0x329cefd0;  1 drivers
E_0x32963f60/0 .event anyedge, v0x3298ef20_0, v0x329bae50_0, v0x32997af0_0, v0x32986510_0;
E_0x32963f60/1 .event anyedge, v0x329bad90_0, v0x32986440_0;
E_0x32963f60 .event/or E_0x32963f60/0, E_0x32963f60/1;
L_0x329ceed0 .part L_0x329cf320, 3, 1;
L_0x329cefd0 .part L_0x329cf320, 2, 1;
L_0x329cf0f0 .part L_0x329cf320, 1, 1;
L_0x329cf190 .part L_0x329cf320, 0, 1;
S_0x3299f810 .scope module, "flag_register_high" "flopenr" 4 23, 6 4 0, S_0x3299c140;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "d";
    .port_info 4 /OUTPUT 2 "q";
P_0x329baf90 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000000010>;
v0x329bb050_0 .net "clk", 0 0, o0x7f921cec0258;  alias, 0 drivers
v0x329bb130_0 .net "d", 1 0, L_0x329ceaf0;  1 drivers
v0x329bb210_0 .net "en", 0 0, L_0x329cea50;  1 drivers
v0x329bb2b0_0 .var "q", 1 0;
v0x329bb390_0 .net "reset", 0 0, o0x7f921cec0318;  alias, 0 drivers
E_0x3298c8d0 .event posedge, v0x329bb390_0, v0x329bb050_0;
S_0x3297b330 .scope module, "flag_register_low" "flopenr" 4 31, 6 4 0, S_0x3299c140;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "d";
    .port_info 4 /OUTPUT 2 "q";
P_0x329bb590 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000000010>;
v0x329bb630_0 .net "clk", 0 0, o0x7f921cec0258;  alias, 0 drivers
v0x329bb6d0_0 .net "d", 1 0, L_0x329cece0;  1 drivers
v0x329bb790_0 .net "en", 0 0, L_0x329cebc0;  1 drivers
v0x329bb830_0 .var "q", 1 0;
v0x329bb910_0 .net "reset", 0 0, o0x7f921cec0318;  alias, 0 drivers
S_0x329a8770 .scope module, "decoder" "decode" 3 25, 7 7 0, S_0x32986980;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "Op";
    .port_info 1 /INPUT 6 "Funct";
    .port_info 2 /INPUT 4 "Rd";
    .port_info 3 /OUTPUT 2 "FlagW";
    .port_info 4 /OUTPUT 1 "PCS";
    .port_info 5 /OUTPUT 1 "RegW";
    .port_info 6 /OUTPUT 1 "MemW";
    .port_info 7 /OUTPUT 1 "MemtoReg";
    .port_info 8 /OUTPUT 1 "ALUSrc";
    .port_info 9 /OUTPUT 2 "ImmSrc";
    .port_info 10 /OUTPUT 2 "RegSrc";
    .port_info 11 /OUTPUT 3 "ALUControl";
L_0x329ce6f0 .functor AND 1, L_0x329ce5f0, L_0x329ce210, C4<1>, C4<1>;
L_0x329ce760 .functor OR 1, L_0x329ce6f0, L_0x329ce390, C4<0>, C4<0>;
v0x329bca20_0 .var "ALUControl", 2 0;
v0x329bcb20_0 .net "ALUOperation", 0 0, L_0x329ce430;  1 drivers
v0x329bcbe0_0 .net "ALUSrc", 0 0, L_0x329ce010;  alias, 1 drivers
v0x329bcc80_0 .net "BranchSignal", 0 0, L_0x329ce390;  1 drivers
v0x329bcd40_0 .var "FlagW", 1 0;
v0x329bce50_0 .net "Funct", 5 0, L_0x329ce870;  1 drivers
v0x329bcf10_0 .net "ImmSrc", 1 0, L_0x329cdf70;  alias, 1 drivers
v0x329bcff0_0 .net "MemW", 0 0, L_0x329ce2b0;  alias, 1 drivers
v0x329bd090_0 .net "MemtoReg", 0 0, L_0x329ce0b0;  alias, 1 drivers
v0x329bd130_0 .net "Op", 1 0, L_0x329ce7d0;  1 drivers
v0x329bd210_0 .net "PCS", 0 0, L_0x329ce760;  alias, 1 drivers
v0x329bd2b0_0 .net "Rd", 3 0, L_0x329ce960;  1 drivers
v0x329bd370_0 .net "RegSrc", 1 0, L_0x329cde10;  alias, 1 drivers
v0x329bd450_0 .net "RegW", 0 0, L_0x329ce210;  alias, 1 drivers
v0x329bd520_0 .net *"_ivl_10", 9 0, v0x329bd860_0;  1 drivers
L_0x7f921ce77018 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x329bd5e0_0 .net/2u *"_ivl_11", 3 0, L_0x7f921ce77018;  1 drivers
v0x329bd6c0_0 .net *"_ivl_13", 0 0, L_0x329ce5f0;  1 drivers
v0x329bd780_0 .net *"_ivl_15", 0 0, L_0x329ce6f0;  1 drivers
v0x329bd860_0 .var "controls", 9 0;
E_0x3298e2a0 .event anyedge, v0x329bcb20_0, v0x329bce50_0, v0x329bca20_0;
E_0x32964450 .event anyedge, v0x329bd130_0, v0x329bce50_0;
L_0x329cde10 .part v0x329bd860_0, 8, 2;
L_0x329cdf70 .part v0x329bd860_0, 6, 2;
L_0x329ce010 .part v0x329bd860_0, 5, 1;
L_0x329ce0b0 .part v0x329bd860_0, 4, 1;
L_0x329ce210 .part v0x329bd860_0, 3, 1;
L_0x329ce2b0 .part v0x329bd860_0, 2, 1;
L_0x329ce390 .part v0x329bd860_0, 1, 1;
L_0x329ce430 .part v0x329bd860_0, 0, 1;
L_0x329ce5f0 .cmp/eq 4, L_0x329ce960, L_0x7f921ce77018;
S_0x329be810 .scope module, "data_path" "datapath" 2 41, 8 4 0, S_0x328e6f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "RegSrc";
    .port_info 3 /INPUT 1 "RegWrite";
    .port_info 4 /INPUT 2 "ImmSrc";
    .port_info 5 /INPUT 1 "ALUSrc";
    .port_info 6 /INPUT 3 "ALUControl";
    .port_info 7 /INPUT 1 "MemtoReg";
    .port_info 8 /INPUT 1 "PCSrc";
    .port_info 9 /OUTPUT 4 "ALUFlags";
    .port_info 10 /OUTPUT 32 "PC";
    .port_info 11 /INOUT 32 "Instr";
    .port_info 12 /OUTPUT 32 "ALUResult";
    .port_info 13 /OUTPUT 32 "WriteData";
    .port_info 14 /INOUT 32 "ReadData";
    .port_info 15 /INPUT 1 "MemWrite";
v0x329ca000_0 .net "ALUControl", 2 0, v0x329bca20_0;  alias, 1 drivers
v0x329ca0e0_0 .net "ALUFlags", 3 0, L_0x329e4630;  alias, 1 drivers
v0x329ca1a0_0 .net "ALUResult", 31 0, v0x329bf0b0_0;  alias, 1 drivers
v0x329ca290_0 .net "ALUResult_memory", 31 0, L_0x329e4bb0;  1 drivers
v0x329ca350_0 .net "ALUSrc", 0 0, L_0x329ce010;  alias, 1 drivers
v0x329ca440_0 .net "DECODE_IN", 95 0, L_0x329e1700;  1 drivers
v0x329ca4e0_0 .net "DECODE_OUT", 95 0, v0x329c2db0_0;  1 drivers
v0x329ca580_0 .net "EXECUTE_IN", 63 0, L_0x329e48f0;  1 drivers
v0x329ca650_0 .net "EXECUTE_OUT", 63 0, v0x329c3480_0;  1 drivers
v0x329ca720_0 .net "ExtendedImm", 31 0, v0x329c4000_0;  1 drivers
v0x329ca7f0_0 .net "ExtendedImm_execute", 31 0, L_0x329e1ad0;  1 drivers
v0x329ca8c0_0 .net "FETCH_IN", 63 0, L_0x329e0050;  1 drivers
v0x329ca990_0 .net "FETCH_OUT", 63 0, v0x329c3b30_0;  1 drivers
v0x329caa60_0 .net "ImmSrc", 1 0, L_0x329cdf70;  alias, 1 drivers
v0x329cab00_0 .net "Instr", 31 0, L_0x329cfd70;  alias, 1 drivers
v0x329cabf0_0 .net "Instr_decode", 31 0, L_0x329e00f0;  1 drivers
v0x329cacb0_0 .net "MEMORY_IN", 63 0, L_0x329e4ea0;  1 drivers
v0x329caeb0_0 .net "MEMORY_OUT", 63 0, v0x329c4e50_0;  1 drivers
o0x7f921cec1c38 .functor BUFZ 1, C4<z>; HiZ drive
v0x329caf80_0 .net "MemWrite", 0 0, o0x7f921cec1c38;  0 drivers
v0x329cb050_0 .net "MemtoReg", 0 0, L_0x329ce0b0;  alias, 1 drivers
v0x329cb0f0_0 .net "PC", 31 0, v0x329c6880_0;  alias, 1 drivers
v0x329cb190_0 .net "PCNext", 31 0, L_0x329cfba0;  1 drivers
v0x329cb230_0 .net "PCPlus4", 31 0, L_0x329cfcd0;  1 drivers
v0x329cb340_0 .net "PCPlus4_decode", 31 0, L_0x329e0190;  1 drivers
v0x329cb400_0 .net "PCPlus8", 31 0, L_0x329e09c0;  1 drivers
v0x329cb4f0_0 .net "PCSrc", 0 0, L_0x329cf870;  alias, 1 drivers
v0x329cb590_0 .net "RA1", 3 0, L_0x329e0230;  1 drivers
v0x329cb6a0_0 .net "RA2", 3 0, L_0x329e0580;  1 drivers
v0x329cb7b0_0 .net "ReadData", 31 0, L_0x329e4e30;  alias, 1 drivers
v0x329cb8c0_0 .net "RegSrc", 1 0, L_0x329cde10;  alias, 1 drivers
v0x329cb9d0_0 .net "RegWrite", 0 0, L_0x329cf670;  alias, 1 drivers
v0x329cba70_0 .net "SrcA", 31 0, L_0x329e0e80;  1 drivers
v0x329cbb30_0 .net "SrcA_execute", 31 0, L_0x329e1880;  1 drivers
v0x329cbde0_0 .net "SrcB", 31 0, L_0x329e1cd0;  1 drivers
v0x329cbed0_0 .net "WriteData", 31 0, L_0x329e13d0;  alias, 1 drivers
v0x329cbf90_0 .net "WriteDataMuxed", 31 0, L_0x329e5030;  1 drivers
v0x329cc030_0 .net "WriteData_execute", 31 0, L_0x329e19e0;  1 drivers
v0x329cc0f0_0 .net "WriteData_memory", 31 0, L_0x329e49e0;  1 drivers
v0x329cc190_0 .net "clk", 0 0, o0x7f921cec0258;  alias, 0 drivers
v0x329cc230_0 .net "reset", 0 0, o0x7f921cec0318;  alias, 0 drivers
L_0x329e0050 .concat [ 32 32 0 0], L_0x329cfcd0, L_0x329cfd70;
L_0x329e00f0 .part v0x329c3b30_0, 32, 32;
L_0x329e0190 .part v0x329c3b30_0, 0, 32;
L_0x329e02d0 .part L_0x329e00f0, 16, 4;
L_0x329e0490 .part L_0x329cde10, 0, 1;
L_0x329e0620 .part L_0x329e00f0, 0, 4;
L_0x329e0750 .part L_0x329e00f0, 12, 4;
L_0x329e08d0 .part L_0x329cde10, 1, 1;
L_0x329e1560 .part L_0x329e00f0, 12, 4;
L_0x329e1600 .part L_0x329e00f0, 0, 24;
L_0x329e1700 .concat [ 32 32 32 0], v0x329c4000_0, L_0x329e13d0, L_0x329e0e80;
L_0x329e1880 .part v0x329c2db0_0, 64, 32;
L_0x329e19e0 .part v0x329c2db0_0, 32, 32;
L_0x329e1ad0 .part v0x329c2db0_0, 0, 32;
L_0x329e48f0 .concat [ 32 32 0 0], v0x329bf0b0_0, L_0x329e13d0;
L_0x329e49e0 .part v0x329c3480_0, 32, 32;
L_0x329e4bb0 .part v0x329c3480_0, 0, 32;
L_0x329e4ea0 .concat [ 32 32 0 0], L_0x329e4e30, v0x329bf0b0_0;
S_0x329bec30 .scope module, "arithmetic_logic_unit" "alu" 8 180, 9 15 0, S_0x329be810;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "ALUControl";
    .port_info 3 /OUTPUT 32 "Result";
    .port_info 4 /OUTPUT 4 "ALUFlags";
L_0x329e1970 .functor NOT 32, L_0x329e1cd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x329e0a60 .functor BUFZ 32, L_0x329e1880, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x329e2730 .functor BUFZ 32, L_0x329e1cd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f921ce77498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x329e2c10 .functor XNOR 1, L_0x329e3300, L_0x7f921ce77498, C4<0>, C4<0>;
L_0x329e36e0 .functor AND 1, L_0x329e2c10, L_0x329e35f0, C4<1>, C4<1>;
L_0x7f921ce774e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x329e3a50 .functor XNOR 1, L_0x329e37f0, L_0x7f921ce774e0, C4<0>, C4<0>;
L_0x329e3d00 .functor XOR 1, L_0x329e33a0, L_0x329e3ba0, C4<0>, C4<0>;
L_0x329e3eb0 .functor XOR 1, L_0x329e3d00, L_0x329e3e10, C4<0>, C4<0>;
L_0x329e3fc0 .functor NOT 1, L_0x329e3eb0, C4<0>, C4<0>, C4<0>;
L_0x329e4080 .functor AND 1, L_0x329e3a50, L_0x329e3fc0, C4<1>, C4<1>;
L_0x329e43a0 .functor XOR 1, L_0x329e4190, L_0x329e4300, C4<0>, C4<0>;
L_0x329e44b0 .functor AND 1, L_0x329e4080, L_0x329e43a0, C4<1>, C4<1>;
v0x329bee70_0 .net "ALUControl", 2 0, v0x329bca20_0;  alias, 1 drivers
v0x329befa0_0 .net "ALUFlags", 3 0, L_0x329e4630;  alias, 1 drivers
v0x329bf0b0_0 .var "Result", 31 0;
v0x329bf170_0 .net *"_ivl_1", 0 0, L_0x329e1d70;  1 drivers
v0x329bf250_0 .net *"_ivl_10", 32 0, L_0x329e20c0;  1 drivers
L_0x7f921ce772a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x329bf380_0 .net *"_ivl_13", 0 0, L_0x7f921ce772a0;  1 drivers
v0x329bf460_0 .net *"_ivl_14", 32 0, L_0x329e21b0;  1 drivers
v0x329bf540_0 .net *"_ivl_17", 0 0, L_0x329e22f0;  1 drivers
v0x329bf620_0 .net *"_ivl_18", 32 0, L_0x329e23d0;  1 drivers
v0x329bf790_0 .net *"_ivl_2", 31 0, L_0x329e1970;  1 drivers
L_0x7f921ce772e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x329bf870_0 .net *"_ivl_21", 31 0, L_0x7f921ce772e8;  1 drivers
L_0x7f921ce77330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x329bf950_0 .net/2s *"_ivl_28", 31 0, L_0x7f921ce77330;  1 drivers
v0x329bfa30_0 .net *"_ivl_30", 0 0, L_0x329e27a0;  1 drivers
v0x329bfaf0_0 .net *"_ivl_32", 31 0, L_0x329e2890;  1 drivers
L_0x7f921ce77378 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x329bfbd0_0 .net/2u *"_ivl_34", 31 0, L_0x7f921ce77378;  1 drivers
L_0x7f921ce773c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x329bfcb0_0 .net/2u *"_ivl_38", 31 0, L_0x7f921ce773c0;  1 drivers
v0x329bfd90_0 .net *"_ivl_40", 0 0, L_0x329e2b20;  1 drivers
v0x329bff60_0 .net *"_ivl_42", 31 0, L_0x329e2c80;  1 drivers
L_0x7f921ce77408 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x329c0040_0 .net/2u *"_ivl_44", 31 0, L_0x7f921ce77408;  1 drivers
v0x329c0120_0 .net *"_ivl_46", 31 0, L_0x329e2e30;  1 drivers
L_0x7f921ce77450 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x329c0200_0 .net/2u *"_ivl_52", 31 0, L_0x7f921ce77450;  1 drivers
v0x329c02e0_0 .net *"_ivl_57", 0 0, L_0x329e3300;  1 drivers
v0x329c03c0_0 .net/2u *"_ivl_58", 0 0, L_0x7f921ce77498;  1 drivers
v0x329c04a0_0 .net *"_ivl_6", 32 0, L_0x329e1f40;  1 drivers
v0x329c0580_0 .net *"_ivl_60", 0 0, L_0x329e2c10;  1 drivers
v0x329c0640_0 .net *"_ivl_63", 0 0, L_0x329e35f0;  1 drivers
v0x329c0720_0 .net *"_ivl_67", 0 0, L_0x329e37f0;  1 drivers
v0x329c0800_0 .net/2u *"_ivl_68", 0 0, L_0x7f921ce774e0;  1 drivers
v0x329c08e0_0 .net *"_ivl_70", 0 0, L_0x329e3a50;  1 drivers
v0x329c09a0_0 .net *"_ivl_73", 0 0, L_0x329e33a0;  1 drivers
v0x329c0a80_0 .net *"_ivl_75", 0 0, L_0x329e3ba0;  1 drivers
v0x329c0b60_0 .net *"_ivl_76", 0 0, L_0x329e3d00;  1 drivers
v0x329c0c40_0 .net *"_ivl_79", 0 0, L_0x329e3e10;  1 drivers
v0x329c0f30_0 .net *"_ivl_80", 0 0, L_0x329e3eb0;  1 drivers
v0x329c1010_0 .net *"_ivl_82", 0 0, L_0x329e3fc0;  1 drivers
v0x329c10f0_0 .net *"_ivl_84", 0 0, L_0x329e4080;  1 drivers
v0x329c11d0_0 .net *"_ivl_87", 0 0, L_0x329e4190;  1 drivers
v0x329c12b0_0 .net *"_ivl_89", 0 0, L_0x329e4300;  1 drivers
L_0x7f921ce77258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x329c1390_0 .net *"_ivl_9", 0 0, L_0x7f921ce77258;  1 drivers
v0x329c1470_0 .net *"_ivl_90", 0 0, L_0x329e43a0;  1 drivers
v0x329c1550_0 .net "a", 31 0, L_0x329e1880;  alias, 1 drivers
v0x329c1630_0 .net/s "a_signed", 31 0, L_0x329e0a60;  1 drivers
v0x329c1710_0 .net "b", 31 0, L_0x329e1cd0;  alias, 1 drivers
v0x329c17f0_0 .net/s "b_signed", 31 0, L_0x329e2730;  1 drivers
v0x329c18d0_0 .net "carry_flag", 0 0, L_0x329e36e0;  1 drivers
v0x329c1990_0 .net "inverted_b", 31 0, L_0x329e1ea0;  1 drivers
v0x329c1a70_0 .net "neg_flag", 0 0, L_0x329e3130;  1 drivers
v0x329c1b30_0 .net "overflow_flag", 0 0, L_0x329e44b0;  1 drivers
v0x329c1bf0_0 .net "sdiv", 31 0, L_0x329e29e0;  1 drivers
v0x329c1cd0_0 .net "sum", 32 0, L_0x329e2510;  1 drivers
v0x329c1db0_0 .net "udiv", 0 0, L_0x329e3040;  1 drivers
v0x329c1e70_0 .net "zero_flag", 0 0, L_0x329e3260;  1 drivers
E_0x329649e0/0 .event anyedge, v0x329bca20_0, v0x329c1cd0_0, v0x329c1550_0, v0x329c1710_0;
E_0x329649e0/1 .event anyedge, v0x329c1bf0_0, v0x329c1db0_0;
E_0x329649e0 .event/or E_0x329649e0/0, E_0x329649e0/1;
L_0x329e1d70 .part v0x329bca20_0, 0, 1;
L_0x329e1ea0 .functor MUXZ 32, L_0x329e1cd0, L_0x329e1970, L_0x329e1d70, C4<>;
L_0x329e1f40 .concat [ 32 1 0 0], L_0x329e1880, L_0x7f921ce77258;
L_0x329e20c0 .concat [ 32 1 0 0], L_0x329e1ea0, L_0x7f921ce772a0;
L_0x329e21b0 .arith/sum 33, L_0x329e1f40, L_0x329e20c0;
L_0x329e22f0 .part v0x329bca20_0, 0, 1;
L_0x329e23d0 .concat [ 1 32 0 0], L_0x329e22f0, L_0x7f921ce772e8;
L_0x329e2510 .arith/sum 33, L_0x329e21b0, L_0x329e23d0;
L_0x329e27a0 .cmp/ne 32, L_0x329e2730, L_0x7f921ce77330;
L_0x329e2890 .arith/div 32, L_0x329e0a60, L_0x329e2730;
L_0x329e29e0 .functor MUXZ 32, L_0x7f921ce77378, L_0x329e2890, L_0x329e27a0, C4<>;
L_0x329e2b20 .cmp/ne 32, L_0x329e1cd0, L_0x7f921ce773c0;
L_0x329e2c80 .arith/div 32, L_0x329e1880, L_0x329e1cd0;
L_0x329e2e30 .functor MUXZ 32, L_0x7f921ce77408, L_0x329e2c80, L_0x329e2b20, C4<>;
L_0x329e3040 .part L_0x329e2e30, 0, 1;
L_0x329e3130 .part v0x329bf0b0_0, 31, 1;
L_0x329e3260 .cmp/eq 32, v0x329bf0b0_0, L_0x7f921ce77450;
L_0x329e3300 .part v0x329bca20_0, 2, 1;
L_0x329e35f0 .part L_0x329e2510, 32, 1;
L_0x329e37f0 .part v0x329bca20_0, 2, 1;
L_0x329e33a0 .part L_0x329e1880, 31, 1;
L_0x329e3ba0 .part L_0x329e1cd0, 31, 1;
L_0x329e3e10 .part v0x329bca20_0, 0, 1;
L_0x329e4190 .part L_0x329e1880, 31, 1;
L_0x329e4300 .part L_0x329e2510, 31, 1;
L_0x329e4630 .concat [ 1 1 1 1], L_0x329e44b0, L_0x329e36e0, L_0x329e3260, L_0x329e3130;
S_0x329c1fd0 .scope module, "data_memory" "dmem" 8 211, 10 4 0, S_0x329be810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "address";
    .port_info 3 /INPUT 32 "write_data";
    .port_info 4 /OUTPUT 32 "read_data";
L_0x329e4e30 .functor BUFZ 32, L_0x329e4ca0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x329c21a0 .array "RAM", 0 63, 31 0;
v0x329c2280_0 .net *"_ivl_0", 31 0, L_0x329e4ca0;  1 drivers
v0x329c2360_0 .net *"_ivl_3", 29 0, L_0x329e4d40;  1 drivers
v0x329c2420_0 .net "address", 31 0, L_0x329e4bb0;  alias, 1 drivers
v0x329c2500_0 .net "clk", 0 0, o0x7f921cec0258;  alias, 0 drivers
v0x329c25f0_0 .net "read_data", 31 0, L_0x329e4e30;  alias, 1 drivers
v0x329c26d0_0 .net "we", 0 0, o0x7f921cec1c38;  alias, 0 drivers
v0x329c2790_0 .net "write_data", 31 0, L_0x329e49e0;  alias, 1 drivers
E_0x32964f30 .event posedge, v0x329bb050_0;
L_0x329e4ca0 .array/port v0x329c21a0, L_0x329e4d40;
L_0x329e4d40 .part L_0x329e4bb0, 2, 30;
S_0x329c2910 .scope module, "decode_register" "flopr" 8 145, 11 4 0, S_0x329be810;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 96 "d";
    .port_info 3 /OUTPUT 96 "q";
P_0x329c2aa0 .param/l "WIDTH" 0 11 5, +C4<00000000000000000000000001100000>;
v0x329c2c30_0 .net "clk", 0 0, o0x7f921cec0258;  alias, 0 drivers
v0x329c2cd0_0 .net "d", 95 0, L_0x329e1700;  alias, 1 drivers
v0x329c2db0_0 .var "q", 95 0;
v0x329c2ea0_0 .net "reset", 0 0, o0x7f921cec0318;  alias, 0 drivers
S_0x329c2ff0 .scope module, "execute_register" "flopr" 8 190, 11 4 0, S_0x329be810;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 64 "d";
    .port_info 3 /OUTPUT 64 "q";
P_0x329c3180 .param/l "WIDTH" 0 11 5, +C4<00000000000000000000000001000000>;
v0x329c32e0_0 .net "clk", 0 0, o0x7f921cec0258;  alias, 0 drivers
v0x329c33a0_0 .net "d", 63 0, L_0x329e48f0;  alias, 1 drivers
v0x329c3480_0 .var "q", 63 0;
v0x329c3570_0 .net "reset", 0 0, o0x7f921cec0318;  alias, 0 drivers
S_0x329c36c0 .scope module, "fetch_register" "flopr" 8 76, 11 4 0, S_0x329be810;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 64 "d";
    .port_info 3 /OUTPUT 64 "q";
P_0x329c38f0 .param/l "WIDTH" 0 11 5, +C4<00000000000000000000000001000000>;
v0x329c3990_0 .net "clk", 0 0, o0x7f921cec0258;  alias, 0 drivers
v0x329c3a50_0 .net "d", 63 0, L_0x329e0050;  alias, 1 drivers
v0x329c3b30_0 .var "q", 63 0;
v0x329c3c20_0 .net "reset", 0 0, o0x7f921cec0318;  alias, 0 drivers
S_0x329c3d70 .scope module, "immediate_extend" "extend" 8 137, 12 4 0, S_0x329be810;
 .timescale -9 -12;
    .port_info 0 /INPUT 24 "Instr";
    .port_info 1 /INPUT 2 "ImmSrc";
    .port_info 2 /OUTPUT 32 "ExtImm";
v0x329c4000_0 .var "ExtImm", 31 0;
v0x329c4100_0 .net "ImmSrc", 1 0, L_0x329cdf70;  alias, 1 drivers
v0x329c4210_0 .net "Instr", 23 0, L_0x329e1600;  1 drivers
E_0x3290ae70 .event anyedge, v0x329bcf10_0, v0x329c4210_0;
S_0x329c4350 .scope module, "instruction_memory" "imem" 8 65, 13 4 0, S_0x329be810;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
L_0x329cfd70 .functor BUFZ 32, L_0x329dfe80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x329c4530 .array "RAM", 63 0, 31 0;
v0x329c4610_0 .net *"_ivl_0", 31 0, L_0x329dfe80;  1 drivers
v0x329c46f0_0 .net *"_ivl_3", 29 0, L_0x329dff20;  1 drivers
v0x329c47b0_0 .net "address", 31 0, v0x329c6880_0;  alias, 1 drivers
v0x329c4890_0 .net "instruction", 31 0, L_0x329cfd70;  alias, 1 drivers
L_0x329dfe80 .array/port v0x329c4530, L_0x329dff20;
L_0x329dff20 .part v0x329c6880_0, 2, 30;
S_0x329c4a20 .scope module, "memory_register" "flopr" 8 222, 11 4 0, S_0x329be810;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 64 "d";
    .port_info 3 /OUTPUT 64 "q";
P_0x329c4c00 .param/l "WIDTH" 0 11 5, +C4<00000000000000000000000001000000>;
v0x329c4cd0_0 .net "clk", 0 0, o0x7f921cec0258;  alias, 0 drivers
v0x329c4d70_0 .net "d", 63 0, L_0x329e4ea0;  alias, 1 drivers
v0x329c4e50_0 .var "q", 63 0;
v0x329c4f40_0 .net "reset", 0 0, o0x7f921cec0318;  alias, 0 drivers
S_0x329c5090 .scope module, "pc_add1" "adder" 8 58, 14 4 0, S_0x329be810;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_0x329c38a0 .param/l "WIDTH" 0 14 5, +C4<00000000000000000000000000100000>;
v0x329c5330_0 .net "a", 31 0, v0x329c6880_0;  alias, 1 drivers
L_0x7f921ce77060 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x329c5440_0 .net "b", 31 0, L_0x7f921ce77060;  1 drivers
v0x329c5500_0 .net "y", 31 0, L_0x329cfcd0;  alias, 1 drivers
L_0x329cfcd0 .arith/sum 32, v0x329c6880_0, L_0x7f921ce77060;
S_0x329c5670 .scope module, "pc_add2" "adder" 8 117, 14 4 0, S_0x329be810;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_0x329c5850 .param/l "WIDTH" 0 14 5, +C4<00000000000000000000000000100000>;
v0x329c5970_0 .net "a", 31 0, L_0x329e0190;  alias, 1 drivers
L_0x7f921ce770f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x329c5a70_0 .net "b", 31 0, L_0x7f921ce770f0;  1 drivers
v0x329c5b50_0 .net "y", 31 0, L_0x329e09c0;  alias, 1 drivers
L_0x329e09c0 .arith/sum 32, L_0x329e0190, L_0x7f921ce770f0;
S_0x329c5cc0 .scope module, "pc_mux" "mux2" 8 42, 15 4 0, S_0x329be810;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x329c5ea0 .param/l "WIDTH" 0 15 5, +C4<00000000000000000000000000100000>;
v0x329c5fa0_0 .net "d0", 31 0, L_0x329cfcd0;  alias, 1 drivers
v0x329c6090_0 .net "d1", 31 0, L_0x329e5030;  alias, 1 drivers
v0x329c6150_0 .net "s", 0 0, L_0x329cf870;  alias, 1 drivers
v0x329c6270_0 .net "y", 31 0, L_0x329cfba0;  alias, 1 drivers
L_0x329cfba0 .functor MUXZ 32, L_0x329cfcd0, L_0x329e5030, L_0x329cf870, C4<>;
S_0x329c63b0 .scope module, "pc_register" "flopr" 8 50, 11 4 0, S_0x329be810;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x329c6590 .param/l "WIDTH" 0 11 5, +C4<00000000000000000000000000100000>;
v0x329c66d0_0 .net "clk", 0 0, o0x7f921cec0258;  alias, 0 drivers
v0x329c6790_0 .net "d", 31 0, L_0x329cfba0;  alias, 1 drivers
v0x329c6880_0 .var "q", 31 0;
v0x329c69a0_0 .net "reset", 0 0, o0x7f921cec0318;  alias, 0 drivers
S_0x329c6bb0 .scope module, "ra1_mux" "mux2" 8 100, 15 4 0, S_0x329be810;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "d0";
    .port_info 1 /INPUT 4 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 4 "y";
P_0x329c6d90 .param/l "WIDTH" 0 15 5, +C4<00000000000000000000000000000100>;
v0x329c6ed0_0 .net "d0", 3 0, L_0x329e02d0;  1 drivers
L_0x7f921ce770a8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x329c6fd0_0 .net "d1", 3 0, L_0x7f921ce770a8;  1 drivers
v0x329c70b0_0 .net "s", 0 0, L_0x329e0490;  1 drivers
v0x329c7180_0 .net "y", 3 0, L_0x329e0230;  alias, 1 drivers
L_0x329e0230 .functor MUXZ 4, L_0x329e02d0, L_0x7f921ce770a8, L_0x329e0490, C4<>;
S_0x329c7310 .scope module, "ra2_mux" "mux2" 8 108, 15 4 0, S_0x329be810;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "d0";
    .port_info 1 /INPUT 4 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 4 "y";
P_0x329c74f0 .param/l "WIDTH" 0 15 5, +C4<00000000000000000000000000000100>;
v0x329c7630_0 .net "d0", 3 0, L_0x329e0620;  1 drivers
v0x329c7730_0 .net "d1", 3 0, L_0x329e0750;  1 drivers
v0x329c7810_0 .net "s", 0 0, L_0x329e08d0;  1 drivers
v0x329c78e0_0 .net "y", 3 0, L_0x329e0580;  alias, 1 drivers
L_0x329e0580 .functor MUXZ 4, L_0x329e0620, L_0x329e0750, L_0x329e08d0, C4<>;
S_0x329c7a70 .scope module, "registers" "regfile" 8 124, 16 4 0, S_0x329be810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 4 "ra1";
    .port_info 3 /INPUT 4 "ra2";
    .port_info 4 /INPUT 4 "wa3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /INPUT 32 "r15";
    .port_info 7 /OUTPUT 32 "rd1";
    .port_info 8 /OUTPUT 32 "rd2";
L_0x7f921ce77138 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x329c7d80_0 .net/2u *"_ivl_0", 3 0, L_0x7f921ce77138;  1 drivers
L_0x7f921ce771c8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x329c7e80_0 .net/2u *"_ivl_12", 3 0, L_0x7f921ce771c8;  1 drivers
v0x329c7f60_0 .net *"_ivl_14", 0 0, L_0x329e10d0;  1 drivers
v0x329c8000_0 .net *"_ivl_16", 31 0, L_0x329e1200;  1 drivers
v0x329c80e0_0 .net *"_ivl_18", 5 0, L_0x329e12e0;  1 drivers
v0x329c8210_0 .net *"_ivl_2", 0 0, L_0x329e0b70;  1 drivers
L_0x7f921ce77210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x329c82d0_0 .net *"_ivl_21", 1 0, L_0x7f921ce77210;  1 drivers
v0x329c83b0_0 .net *"_ivl_4", 31 0, L_0x329e0ca0;  1 drivers
v0x329c8490_0 .net *"_ivl_6", 5 0, L_0x329e0d40;  1 drivers
L_0x7f921ce77180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x329c8570_0 .net *"_ivl_9", 1 0, L_0x7f921ce77180;  1 drivers
v0x329c8650_0 .net "clk", 0 0, o0x7f921cec0258;  alias, 0 drivers
v0x329c86f0_0 .net "r15", 31 0, L_0x329e09c0;  alias, 1 drivers
v0x329c87b0_0 .net "ra1", 3 0, L_0x329e0230;  alias, 1 drivers
v0x329c8880_0 .net "ra2", 3 0, L_0x329e0580;  alias, 1 drivers
v0x329c8950_0 .net "rd1", 31 0, L_0x329e0e80;  alias, 1 drivers
v0x329c8a10_0 .net "rd2", 31 0, L_0x329e13d0;  alias, 1 drivers
v0x329c8af0 .array "rf", 0 14, 31 0;
v0x329c8cc0_0 .net "wa3", 3 0, L_0x329e1560;  1 drivers
v0x329c8da0_0 .net "wd3", 31 0, L_0x329e5030;  alias, 1 drivers
v0x329c8e90_0 .net "we3", 0 0, L_0x329cf670;  alias, 1 drivers
L_0x329e0b70 .cmp/eq 4, L_0x329e0230, L_0x7f921ce77138;
L_0x329e0ca0 .array/port v0x329c8af0, L_0x329e0d40;
L_0x329e0d40 .concat [ 4 2 0 0], L_0x329e0230, L_0x7f921ce77180;
L_0x329e0e80 .functor MUXZ 32, L_0x329e0ca0, L_0x329e09c0, L_0x329e0b70, C4<>;
L_0x329e10d0 .cmp/eq 4, L_0x329e0580, L_0x7f921ce771c8;
L_0x329e1200 .array/port v0x329c8af0, L_0x329e12e0;
L_0x329e12e0 .concat [ 4 2 0 0], L_0x329e0580, L_0x7f921ce77210;
L_0x329e13d0 .functor MUXZ 32, L_0x329e1200, L_0x329e09c0, L_0x329e10d0, C4<>;
S_0x329c9080 .scope module, "srcb_mux" "mux2" 8 172, 15 4 0, S_0x329be810;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x329c9210 .param/l "WIDTH" 0 15 5, +C4<00000000000000000000000000100000>;
v0x329c9350_0 .net "d0", 31 0, L_0x329e19e0;  alias, 1 drivers
v0x329c9450_0 .net "d1", 31 0, L_0x329e1ad0;  alias, 1 drivers
v0x329c9530_0 .net "s", 0 0, L_0x329ce010;  alias, 1 drivers
v0x329c9650_0 .net "y", 31 0, L_0x329e1cd0;  alias, 1 drivers
L_0x329e1cd0 .functor MUXZ 32, L_0x329e19e0, L_0x329e1ad0, L_0x329ce010, C4<>;
S_0x329c9780 .scope module, "write_data_mux" "mux2" 8 233, 15 4 0, S_0x329be810;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x329c9a70 .param/l "WIDTH" 0 15 5, +C4<00000000000000000000000000100000>;
v0x329c9bb0_0 .net "d0", 31 0, v0x329bf0b0_0;  alias, 1 drivers
v0x329c9cc0_0 .net "d1", 31 0, L_0x329e4e30;  alias, 1 drivers
v0x329c9d90_0 .net "s", 0 0, L_0x329ce0b0;  alias, 1 drivers
v0x329c9eb0_0 .net "y", 31 0, L_0x329e5030;  alias, 1 drivers
L_0x329e5030 .functor MUXZ 32, v0x329bf0b0_0, L_0x329e4e30, L_0x329ce0b0, C4<>;
S_0x3298dba0 .scope module, "testbench" "testbench" 17 5;
 .timescale -9 -12;
o0x7f921cec35b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x329cda80_0 .net "DataAdr", 31 0, o0x7f921cec35b8;  0 drivers
o0x7f921cec35e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x329cdb60_0 .net "MemWrite", 0 0, o0x7f921cec35e8;  0 drivers
o0x7f921cec3618 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x329cdc00_0 .net "WriteData", 31 0, o0x7f921cec3618;  0 drivers
v0x329cdca0_0 .var "clk", 0 0;
v0x329cdd70_0 .var "reset", 0 0;
S_0x329cd430 .scope module, "processor" "top" 17 16, 18 4 0, S_0x3298dba0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "WriteData";
    .port_info 3 /OUTPUT 32 "DataAdr";
    .port_info 4 /OUTPUT 1 "MemWrite";
v0x329cd5e0_0 .net "DataAdr", 31 0, o0x7f921cec35b8;  alias, 0 drivers
v0x329cd6e0_0 .net "MemWrite", 0 0, o0x7f921cec35e8;  alias, 0 drivers
v0x329cd7a0_0 .net "WriteData", 31 0, o0x7f921cec3618;  alias, 0 drivers
v0x329cd860_0 .net "clk", 0 0, v0x329cdca0_0;  1 drivers
v0x329cd920_0 .net "reset", 0 0, v0x329cdd70_0;  1 drivers
    .scope S_0x329a8770;
T_0 ;
    %wait E_0x32964450;
    %load/vec4 v0x329bd130_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/x;
    %jmp/1 T_0.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/x;
    %jmp/1 T_0.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/x;
    %jmp/1 T_0.2, 4;
    %pushi/vec4 1023, 1023, 10;
    %store/vec4 v0x329bd860_0, 0, 10;
    %jmp T_0.4;
T_0.0 ;
    %load/vec4 v0x329bce50_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %pushi/vec4 41, 0, 10;
    %store/vec4 v0x329bd860_0, 0, 10;
    %jmp T_0.6;
T_0.5 ;
    %pushi/vec4 9, 0, 10;
    %store/vec4 v0x329bd860_0, 0, 10;
T_0.6 ;
    %jmp T_0.4;
T_0.1 ;
    %load/vec4 v0x329bce50_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.7, 8;
    %pushi/vec4 120, 0, 10;
    %store/vec4 v0x329bd860_0, 0, 10;
    %jmp T_0.8;
T_0.7 ;
    %pushi/vec4 628, 0, 10;
    %store/vec4 v0x329bd860_0, 0, 10;
T_0.8 ;
    %jmp T_0.4;
T_0.2 ;
    %pushi/vec4 418, 0, 10;
    %store/vec4 v0x329bd860_0, 0, 10;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x329a8770;
T_1 ;
    %wait E_0x3298e2a0;
    %load/vec4 v0x329bcb20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x329bce50_0;
    %parti/s 4, 1, 2;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x329bca20_0, 0, 3;
    %jmp T_1.9;
T_1.2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x329bca20_0, 0, 3;
    %jmp T_1.9;
T_1.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x329bca20_0, 0, 3;
    %jmp T_1.9;
T_1.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x329bca20_0, 0, 3;
    %jmp T_1.9;
T_1.5 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x329bca20_0, 0, 3;
    %jmp T_1.9;
T_1.6 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x329bca20_0, 0, 3;
    %jmp T_1.9;
T_1.7 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x329bca20_0, 0, 3;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
    %load/vec4 v0x329bce50_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x329bcd40_0, 4, 1;
    %load/vec4 v0x329bce50_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x329bca20_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x329bca20_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x329bcd40_0, 4, 1;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x329bca20_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x329bcd40_0, 0, 2;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x3299f810;
T_2 ;
    %wait E_0x3298c8d0;
    %load/vec4 v0x329bb390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x329bb2b0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x329bb210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x329bb130_0;
    %assign/vec4 v0x329bb2b0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x3297b330;
T_3 ;
    %wait E_0x3298c8d0;
    %load/vec4 v0x329bb910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x329bb830_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x329bb790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x329bb6d0_0;
    %assign/vec4 v0x329bb830_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x3299c4c0;
T_4 ;
    %wait E_0x32963f60;
    %load/vec4 v0x3298ef20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x329a7420_0, 0, 1;
    %jmp T_4.16;
T_4.0 ;
    %load/vec4 v0x329bae50_0;
    %store/vec4 v0x329a7420_0, 0, 1;
    %jmp T_4.16;
T_4.1 ;
    %load/vec4 v0x329bae50_0;
    %inv;
    %store/vec4 v0x329a7420_0, 0, 1;
    %jmp T_4.16;
T_4.2 ;
    %load/vec4 v0x32997af0_0;
    %store/vec4 v0x329a7420_0, 0, 1;
    %jmp T_4.16;
T_4.3 ;
    %load/vec4 v0x32997af0_0;
    %inv;
    %store/vec4 v0x329a7420_0, 0, 1;
    %jmp T_4.16;
T_4.4 ;
    %load/vec4 v0x32986510_0;
    %store/vec4 v0x329a7420_0, 0, 1;
    %jmp T_4.16;
T_4.5 ;
    %load/vec4 v0x32986510_0;
    %inv;
    %store/vec4 v0x329a7420_0, 0, 1;
    %jmp T_4.16;
T_4.6 ;
    %load/vec4 v0x329bad90_0;
    %store/vec4 v0x329a7420_0, 0, 1;
    %jmp T_4.16;
T_4.7 ;
    %load/vec4 v0x329bad90_0;
    %inv;
    %store/vec4 v0x329a7420_0, 0, 1;
    %jmp T_4.16;
T_4.8 ;
    %load/vec4 v0x32997af0_0;
    %load/vec4 v0x329bae50_0;
    %inv;
    %and;
    %store/vec4 v0x329a7420_0, 0, 1;
    %jmp T_4.16;
T_4.9 ;
    %load/vec4 v0x32997af0_0;
    %load/vec4 v0x329bae50_0;
    %inv;
    %and;
    %inv;
    %store/vec4 v0x329a7420_0, 0, 1;
    %jmp T_4.16;
T_4.10 ;
    %load/vec4 v0x32986440_0;
    %store/vec4 v0x329a7420_0, 0, 1;
    %jmp T_4.16;
T_4.11 ;
    %load/vec4 v0x32986440_0;
    %inv;
    %store/vec4 v0x329a7420_0, 0, 1;
    %jmp T_4.16;
T_4.12 ;
    %load/vec4 v0x329bae50_0;
    %inv;
    %load/vec4 v0x32986440_0;
    %and;
    %store/vec4 v0x329a7420_0, 0, 1;
    %jmp T_4.16;
T_4.13 ;
    %load/vec4 v0x329bae50_0;
    %inv;
    %load/vec4 v0x32986440_0;
    %and;
    %inv;
    %store/vec4 v0x329a7420_0, 0, 1;
    %jmp T_4.16;
T_4.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x329a7420_0, 0, 1;
    %jmp T_4.16;
T_4.16 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x329c63b0;
T_5 ;
    %wait E_0x3298c8d0;
    %load/vec4 v0x329c69a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x329c6880_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x329c6790_0;
    %assign/vec4 v0x329c6880_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x329c4350;
T_6 ;
    %vpi_call 13 13 "$readmemh", "memfile.dat", v0x329c4530 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x329c36c0;
T_7 ;
    %wait E_0x3298c8d0;
    %load/vec4 v0x329c3c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x329c3b30_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x329c3a50_0;
    %assign/vec4 v0x329c3b30_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x329c7a70;
T_8 ;
    %wait E_0x32964f30;
    %load/vec4 v0x329c8e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x329c8da0_0;
    %load/vec4 v0x329c8cc0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x329c8af0, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x329c3d70;
T_9 ;
    %wait E_0x3290ae70;
    %load/vec4 v0x329c4100_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x329c4000_0, 0, 32;
    %jmp T_9.4;
T_9.0 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x329c4210_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x329c4000_0, 0, 32;
    %jmp T_9.4;
T_9.1 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x329c4210_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x329c4000_0, 0, 32;
    %jmp T_9.4;
T_9.2 ;
    %load/vec4 v0x329c4210_0;
    %parti/s 1, 23, 6;
    %replicate 6;
    %load/vec4 v0x329c4210_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x329c4000_0, 0, 32;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x329c2910;
T_10 ;
    %wait E_0x3298c8d0;
    %load/vec4 v0x329c2ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 96;
    %assign/vec4 v0x329c2db0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x329c2cd0_0;
    %assign/vec4 v0x329c2db0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x329bec30;
T_11 ;
    %wait E_0x329649e0;
    %load/vec4 v0x329bee70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %jmp T_11.6;
T_11.0 ;
    %load/vec4 v0x329c1cd0_0;
    %pad/u 32;
    %store/vec4 v0x329bf0b0_0, 0, 32;
    %jmp T_11.6;
T_11.1 ;
    %load/vec4 v0x329c1cd0_0;
    %pad/u 32;
    %store/vec4 v0x329bf0b0_0, 0, 32;
    %jmp T_11.6;
T_11.2 ;
    %load/vec4 v0x329c1550_0;
    %load/vec4 v0x329c1710_0;
    %and;
    %store/vec4 v0x329bf0b0_0, 0, 32;
    %jmp T_11.6;
T_11.3 ;
    %load/vec4 v0x329c1550_0;
    %load/vec4 v0x329c1710_0;
    %or;
    %store/vec4 v0x329bf0b0_0, 0, 32;
    %jmp T_11.6;
T_11.4 ;
    %load/vec4 v0x329c1bf0_0;
    %store/vec4 v0x329bf0b0_0, 0, 32;
    %jmp T_11.6;
T_11.5 ;
    %load/vec4 v0x329c1db0_0;
    %pad/u 32;
    %store/vec4 v0x329bf0b0_0, 0, 32;
    %jmp T_11.6;
T_11.6 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x329c2ff0;
T_12 ;
    %wait E_0x3298c8d0;
    %load/vec4 v0x329c3570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x329c3480_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x329c33a0_0;
    %assign/vec4 v0x329c3480_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x329c1fd0;
T_13 ;
    %wait E_0x32964f30;
    %load/vec4 v0x329c26d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x329c2790_0;
    %load/vec4 v0x329c2420_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x329c21a0, 0, 4;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x329c4a20;
T_14 ;
    %wait E_0x3298c8d0;
    %load/vec4 v0x329c4f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x329c4e50_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x329c4d70_0;
    %assign/vec4 v0x329c4e50_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x3298dba0;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x329cdca0_0, 0, 1;
T_15.0 ;
    %delay 5000, 0;
    %load/vec4 v0x329cdca0_0;
    %inv;
    %store/vec4 v0x329cdca0_0, 0, 1;
    %jmp T_15.0;
    %end;
    .thread T_15;
    .scope S_0x3298dba0;
T_16 ;
    %vpi_call 17 33 "$dumpfile", "processor.vcd" {0 0 0};
    %vpi_call 17 34 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x3298dba0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x329cdd70_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x329cdd70_0, 0, 1;
    %delay 200000, 0;
    %vpi_call 17 45 "$finish" {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "arm/arm_processor.v";
    "arm/controller.v";
    "arm/condlogic.v";
    "arm/condcheck.v";
    "utilities/flopenr.v";
    "arm/decode.v";
    "arm/datapath.v";
    "alu/alu.v";
    "memory/data_memory.v";
    "utilities/flopr.v";
    "utilities/extend.v";
    "memory/instruction_memory.v";
    "utilities/adder.v";
    "utilities/mux2.v";
    "register_file/regfile.v";
    "testbench.v";
    "top.v";
