// Seed: 2551755282
module module_0 (
    input wire id_0,
    input tri1 id_1,
    input supply0 id_2,
    output wire id_3,
    output tri0 id_4,
    input wire id_5,
    input tri0 id_6,
    input tri1 id_7,
    output wor id_8,
    input wand id_9,
    input wand id_10,
    input supply1 id_11,
    input tri0 id_12
);
endmodule
module module_1 (
    output tri0 id_0,
    output tri id_1,
    output wand id_2,
    input supply0 id_3,
    input wand id_4,
    output wand id_5,
    input tri0 id_6,
    input tri0 id_7,
    input tri1 id_8,
    input wire id_9,
    output wand id_10
);
  assign id_2#(
      .id_3((1) != -1),
      .id_4(-1),
      .id_9(1),
      .id_3(-1)
  ) = id_7 * id_4 * id_8;
  wire id_12, id_13;
  logic id_14;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_6,
      id_0,
      id_5,
      id_9,
      id_6,
      id_8,
      id_10,
      id_3,
      id_8,
      id_3,
      id_4
  );
endmodule
