$date
	Sat Nov  7 01:14:06 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 8 ! PRBT [0:7] $end
$var wire 4 " OPRN [0:3] $end
$var wire 4 # INS [0:3] $end
$var reg 1 $ CLK $end
$var reg 1 % ENC $end
$var reg 1 & ENF $end
$var reg 12 ' LOADC [0:11] $end
$var reg 1 ( NBL10 $end
$var reg 1 ) RESET $end
$scope module C10 $end
$var wire 1 $ CLK $end
$var wire 1 % ENC $end
$var wire 1 & ENF $end
$var wire 12 * LOADC [0:11] $end
$var wire 1 ( NBL10 $end
$var wire 1 ) RESET $end
$var wire 8 + PRBT [0:7] $end
$var wire 12 , PC [0:11] $end
$var wire 4 - OPRN [0:3] $end
$var wire 4 . INS [0:3] $end
$scope module C12B $end
$var wire 1 % En $end
$var wire 1 ( NBL $end
$var wire 1 $ clk $end
$var wire 12 / load [11:0] $end
$var wire 1 ) reset $end
$var reg 12 0 s [11:0] $end
$upscope $end
$scope module FETCH_1 $end
$var wire 1 $ CLK $end
$var wire 1 & EN $end
$var wire 1 ) RESET $end
$var wire 4 1 Q6 [0:3] $end
$var wire 4 2 Q5 [0:3] $end
$var wire 8 3 D5 [0:7] $end
$scope module F8_1 $end
$var wire 1 $ CLK $end
$var wire 4 4 D4 [0:3] $end
$var wire 1 & EN $end
$var wire 1 ) RESET $end
$var wire 4 5 Q4 [0:3] $end
$scope module F4_1 $end
$var wire 1 $ CLK $end
$var wire 2 6 D2 [0:1] $end
$var wire 1 & EN $end
$var wire 1 ) RESET $end
$var wire 2 7 Q2 [0:1] $end
$scope module F2_1 $end
$var wire 1 $ CLK $end
$var wire 1 8 D $end
$var wire 1 & EN $end
$var wire 1 ) RESET $end
$var reg 1 9 Q $end
$upscope $end
$scope module F2_2 $end
$var wire 1 $ CLK $end
$var wire 1 : D $end
$var wire 1 & EN $end
$var wire 1 ) RESET $end
$var reg 1 ; Q $end
$upscope $end
$upscope $end
$scope module F4_2 $end
$var wire 1 $ CLK $end
$var wire 2 < D2 [0:1] $end
$var wire 1 & EN $end
$var wire 1 ) RESET $end
$var wire 2 = Q2 [0:1] $end
$scope module F2_1 $end
$var wire 1 $ CLK $end
$var wire 1 > D $end
$var wire 1 & EN $end
$var wire 1 ) RESET $end
$var reg 1 ? Q $end
$upscope $end
$scope module F2_2 $end
$var wire 1 $ CLK $end
$var wire 1 @ D $end
$var wire 1 & EN $end
$var wire 1 ) RESET $end
$var reg 1 A Q $end
$upscope $end
$upscope $end
$upscope $end
$scope module F8_2 $end
$var wire 1 $ CLK $end
$var wire 4 B D4 [0:3] $end
$var wire 1 & EN $end
$var wire 1 ) RESET $end
$var wire 4 C Q4 [0:3] $end
$scope module F4_1 $end
$var wire 1 $ CLK $end
$var wire 2 D D2 [0:1] $end
$var wire 1 & EN $end
$var wire 1 ) RESET $end
$var wire 2 E Q2 [0:1] $end
$scope module F2_1 $end
$var wire 1 $ CLK $end
$var wire 1 F D $end
$var wire 1 & EN $end
$var wire 1 ) RESET $end
$var reg 1 G Q $end
$upscope $end
$scope module F2_2 $end
$var wire 1 $ CLK $end
$var wire 1 H D $end
$var wire 1 & EN $end
$var wire 1 ) RESET $end
$var reg 1 I Q $end
$upscope $end
$upscope $end
$scope module F4_2 $end
$var wire 1 $ CLK $end
$var wire 2 J D2 [0:1] $end
$var wire 1 & EN $end
$var wire 1 ) RESET $end
$var wire 2 K Q2 [0:1] $end
$scope module F2_1 $end
$var wire 1 $ CLK $end
$var wire 1 L D $end
$var wire 1 & EN $end
$var wire 1 ) RESET $end
$var reg 1 M Q $end
$upscope $end
$scope module F2_2 $end
$var wire 1 $ CLK $end
$var wire 1 N D $end
$var wire 1 & EN $end
$var wire 1 ) RESET $end
$var reg 1 O Q $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module PR $end
$var wire 8 P codigo [7:0] $end
$var wire 12 Q dire [11:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx Q
bx P
xO
xN
xM
xL
bx K
bx J
xI
xH
xG
xF
bx E
bx D
bx C
bx B
xA
x@
x?
x>
bx =
bx <
x;
x:
x9
x8
bx 7
bx 6
bx 5
bx 4
bx 3
bx 2
bx 1
bx 0
bx /
bx .
bx -
bx ,
bx +
bx *
x)
x(
bx '
x&
x%
x$
bx #
bx "
bx !
$end
#1
b0 '
b0 *
b0 /
0(
0&
0%
0)
1$
#2
1F
0H
0L
0N
18
1:
1>
0@
b10 D
b0 J
b11 6
b10 <
b1000 B
b1110 4
b11101000 !
b11101000 +
b11101000 3
b11101000 P
b0 ,
b0 0
b0 Q
0O
b0 K
0M
0I
b0 "
b0 -
b0 1
b0 C
b0 E
0G
0A
b0 =
0?
0;
b0 #
b0 .
b0 2
b0 5
b0 7
09
0$
1)
#3
1$
0)
#4
1N
0:
1@
b1 J
b10 6
b11 <
b1001 B
b1011 4
b10111001 !
b10111001 +
b10111001 3
b10111001 P
b1 ,
b1 0
b1 Q
0$
1&
1%
#5
1$
0&
0%
#6
0F
1L
08
0@
b0 D
b11 J
b0 6
b10 <
b11 B
b10 4
b100011 !
b100011 +
b100011 3
b100011 P
b10 ,
b10 0
b10 Q
0$
b10 '
b10 *
b10 /
1(
#7
1H
0L
1:
b1 D
b1 J
b1 6
b101 B
b110 4
b1100101 !
b1100101 +
b1100101 3
b1100101 P
b11 ,
b11 0
b11 Q
1$
b11 '
b11 *
b11 /
#8
0H
1L
0N
18
1@
b0 D
b10 J
b11 6
b11 <
b10 B
b1111 4
b11110010 !
b11110010 +
b11110010 3
b11110010 P
b100 ,
b100 0
b100 Q
0$
b100 '
b100 *
b100 /
#9
b10 "
b10 -
b10 1
b10 C
b10 K
1M
1A
b11 =
1?
1;
b1111 #
b1111 .
b1111 2
b1111 5
b11 7
19
1$
1&
1%
#10
0$
#11
1$
#12
0$
#13
1$
#14
0$
#15
1$
