0.6
2018.2
Jun 14 2018
20:41:02
D:/GitHub/riscv-cpu/riscv-cpu/riscv-cpu.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/GitHub/riscv-cpu/riscv-cpu/riscv-cpu.srcs/sources_1/new/cpu.v,1546666043,verilog,,D:/GitHub/riscv-cpu/riscv-cpu/riscv-cpu.srcs/sources_1/new/defines.v,D:/GitHub/riscv-cpu/riscv-cpu/riscv-cpu.srcs/sources_1/new/defines.v,cpu,,,,,,,,
D:/GitHub/riscv-cpu/riscv-cpu/riscv-cpu.srcs/sources_1/new/defines.v,1546629165,verilog,,D:/GitHub/riscv-cpu/riscv-cpu/riscv-cpu.srcs/sources_1/new/openmips_min_sopc.v,,,,,,,,,,
D:/GitHub/riscv-cpu/riscv-cpu/riscv-cpu.srcs/sources_1/new/ex.v,1546629358,verilog,,D:/GitHub/riscv-cpu/riscv-cpu/riscv-cpu.srcs/sources_1/new/mem.v,D:/GitHub/riscv-cpu/riscv-cpu/riscv-cpu.srcs/sources_1/new/defines.v,ex,,,,,,,,
D:/GitHub/riscv-cpu/riscv-cpu/riscv-cpu.srcs/sources_1/new/ex_mem.v,1546629191,verilog,,D:/GitHub/riscv-cpu/riscv-cpu/riscv-cpu.srcs/sources_1/new/id.v,D:/GitHub/riscv-cpu/riscv-cpu/riscv-cpu.srcs/sources_1/new/defines.v,ex_mem,,,,,,,,
D:/GitHub/riscv-cpu/riscv-cpu/riscv-cpu.srcs/sources_1/new/id.v,1546670595,verilog,,D:/GitHub/riscv-cpu/riscv-cpu/riscv-cpu.srcs/sources_1/new/regfile.v,D:/GitHub/riscv-cpu/riscv-cpu/riscv-cpu.srcs/sources_1/new/defines.v,id,,,,,,,,
D:/GitHub/riscv-cpu/riscv-cpu/riscv-cpu.srcs/sources_1/new/id_ex.v,1546624690,verilog,,D:/GitHub/riscv-cpu/riscv-cpu/riscv-cpu.srcs/sources_1/new/pc_reg.v,D:/GitHub/riscv-cpu/riscv-cpu/riscv-cpu.srcs/sources_1/new/defines.v,id_ex,,,,,,,,
D:/GitHub/riscv-cpu/riscv-cpu/riscv-cpu.srcs/sources_1/new/if_id.v,1546605535,verilog,,D:/GitHub/riscv-cpu/riscv-cpu/riscv-cpu.srcs/sources_1/new/ex.v,,if_id,,,,,,,,
D:/GitHub/riscv-cpu/riscv-cpu/riscv-cpu.srcs/sources_1/new/inst_rom.v,1546664452,verilog,,D:/GitHub/riscv-cpu/riscv-cpu/riscv-cpu.srcs/sources_1/new/ex_mem.v,D:/GitHub/riscv-cpu/riscv-cpu/riscv-cpu.srcs/sources_1/new/defines.v,inst_rom,,,,,,,,
D:/GitHub/riscv-cpu/riscv-cpu/riscv-cpu.srcs/sources_1/new/mem.v,1546630311,verilog,,,D:/GitHub/riscv-cpu/riscv-cpu/riscv-cpu.srcs/sources_1/new/defines.v,mem,,,,,,,,
D:/GitHub/riscv-cpu/riscv-cpu/riscv-cpu.srcs/sources_1/new/mem_wb.v,1546624727,verilog,,D:/GitHub/riscv-cpu/riscv-cpu/riscv-cpu.srcs/sources_1/new/id_ex.v,D:/GitHub/riscv-cpu/riscv-cpu/riscv-cpu.srcs/sources_1/new/defines.v,mem_wb,,,,,,,,
D:/GitHub/riscv-cpu/riscv-cpu/riscv-cpu.srcs/sources_1/new/openmips_min_sopc.v,1546664813,verilog,,D:/GitHub/riscv-cpu/riscv-cpu/riscv-cpu.srcs/sources_1/new/inst_rom.v,D:/GitHub/riscv-cpu/riscv-cpu/riscv-cpu.srcs/sources_1/new/defines.v,openmips_min_sopc,,,,,,,,
D:/GitHub/riscv-cpu/riscv-cpu/riscv-cpu.srcs/sources_1/new/openmips_min_sopc_tb.v,1546628324,verilog,,D:/GitHub/riscv-cpu/riscv-cpu/riscv-cpu.srcs/sources_1/new/mem_wb.v,D:/GitHub/riscv-cpu/riscv-cpu/riscv-cpu.srcs/sources_1/new/defines.v,openmips_min_sopc_tb,,,,,,,,
D:/GitHub/riscv-cpu/riscv-cpu/riscv-cpu.srcs/sources_1/new/pc_reg.v,1546630299,verilog,,D:/GitHub/riscv-cpu/riscv-cpu/riscv-cpu.srcs/sources_1/new/if_id.v,D:/GitHub/riscv-cpu/riscv-cpu/riscv-cpu.srcs/sources_1/new/defines.v,pc_reg,,,,,,,,
D:/GitHub/riscv-cpu/riscv-cpu/riscv-cpu.srcs/sources_1/new/regfile.v,1546629327,verilog,,D:/GitHub/riscv-cpu/riscv-cpu/riscv-cpu.srcs/sources_1/new/openmips_min_sopc_tb.v,D:/GitHub/riscv-cpu/riscv-cpu/riscv-cpu.srcs/sources_1/new/defines.v,regfile,,,,,,,,
