Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Mar 29 14:36:55 2025
| Host         : DESKTOP-GO1M556 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.162        0.000                      0                66419        0.017        0.000                      0                66419        8.750        0.000                       0                 29048  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          5.162        0.000                      0                66419        0.017        0.000                      0                66419        8.750        0.000                       0                 29048  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.162ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.162ns  (required time - arrival time)
  Source:                 design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/ap_CS_fsm_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U115/din0_buf1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.140ns  (logic 0.456ns (3.225%)  route 13.684ns (96.775%))
  Logic Levels:           0  
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 22.754 - 20.000 ) 
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29145, routed)       1.904     3.198    design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/ap_clk
    SLICE_X63Y109        FDRE                                         r  design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/ap_CS_fsm_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y109        FDRE (Prop_fdre_C_Q)         0.456     3.654 r  design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/ap_CS_fsm_reg[10]/Q
                         net (fo=1075, routed)       13.684    17.338    design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U115/din0_buf1_reg[16]_0[0]
    SLICE_X11Y34         FDRE                                         r  design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U115/din0_buf1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29145, routed)       1.575    22.754    design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U115/ap_clk
    SLICE_X11Y34         FDRE                                         r  design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U115/din0_buf1_reg[16]/C
                         clock pessimism              0.115    22.869    
                         clock uncertainty           -0.302    22.567    
    SLICE_X11Y34         FDRE (Setup_fdre_C_D)       -0.067    22.500    design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U115/din0_buf1_reg[16]
  -------------------------------------------------------------------
                         required time                         22.500    
                         arrival time                         -17.338    
  -------------------------------------------------------------------
                         slack                                  5.162    

Slack (MET) :             5.260ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/ap_enable_reg_pp0_iter10_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.948ns  (logic 0.580ns (4.158%)  route 13.368ns (95.842%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 22.890 - 20.000 ) 
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29145, routed)       1.904     3.198    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X56Y106        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y106        FDRE (Prop_fdre_C_Q)         0.456     3.654 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=65, routed)          6.086     9.740    design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/grp_exp_generic_double_s_fu_89/ap_rst_n
    SLICE_X65Y35         LUT1 (Prop_lut1_I0_O)        0.124     9.864 r  design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/grp_exp_generic_double_s_fu_89/in_dest_V_0_state[1]_i_1/O
                         net (fo=368, routed)         7.282    17.146    design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/ap_enable_reg_pp0_iter14_reg_0
    SLICE_X80Y117        FDRE                                         r  design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/ap_enable_reg_pp0_iter10_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29145, routed)       1.711    22.890    design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/ap_clk
    SLICE_X80Y117        FDRE                                         r  design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/ap_enable_reg_pp0_iter10_reg/C
                         clock pessimism              0.247    23.137    
                         clock uncertainty           -0.302    22.835    
    SLICE_X80Y117        FDRE (Setup_fdre_C_R)       -0.429    22.406    design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/ap_enable_reg_pp0_iter10_reg
  -------------------------------------------------------------------
                         required time                         22.406    
                         arrival time                         -17.146    
  -------------------------------------------------------------------
                         slack                                  5.260    

Slack (MET) :             5.260ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/ap_enable_reg_pp0_iter11_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.948ns  (logic 0.580ns (4.158%)  route 13.368ns (95.842%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 22.890 - 20.000 ) 
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29145, routed)       1.904     3.198    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X56Y106        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y106        FDRE (Prop_fdre_C_Q)         0.456     3.654 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=65, routed)          6.086     9.740    design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/grp_exp_generic_double_s_fu_89/ap_rst_n
    SLICE_X65Y35         LUT1 (Prop_lut1_I0_O)        0.124     9.864 r  design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/grp_exp_generic_double_s_fu_89/in_dest_V_0_state[1]_i_1/O
                         net (fo=368, routed)         7.282    17.146    design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/ap_enable_reg_pp0_iter14_reg_0
    SLICE_X80Y117        FDRE                                         r  design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/ap_enable_reg_pp0_iter11_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29145, routed)       1.711    22.890    design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/ap_clk
    SLICE_X80Y117        FDRE                                         r  design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/ap_enable_reg_pp0_iter11_reg/C
                         clock pessimism              0.247    23.137    
                         clock uncertainty           -0.302    22.835    
    SLICE_X80Y117        FDRE (Setup_fdre_C_R)       -0.429    22.406    design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/ap_enable_reg_pp0_iter11_reg
  -------------------------------------------------------------------
                         required time                         22.406    
                         arrival time                         -17.146    
  -------------------------------------------------------------------
                         slack                                  5.260    

Slack (MET) :             5.260ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/ap_enable_reg_pp0_iter7_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.948ns  (logic 0.580ns (4.158%)  route 13.368ns (95.842%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 22.890 - 20.000 ) 
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29145, routed)       1.904     3.198    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X56Y106        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y106        FDRE (Prop_fdre_C_Q)         0.456     3.654 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=65, routed)          6.086     9.740    design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/grp_exp_generic_double_s_fu_89/ap_rst_n
    SLICE_X65Y35         LUT1 (Prop_lut1_I0_O)        0.124     9.864 r  design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/grp_exp_generic_double_s_fu_89/in_dest_V_0_state[1]_i_1/O
                         net (fo=368, routed)         7.282    17.146    design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/ap_enable_reg_pp0_iter14_reg_0
    SLICE_X80Y117        FDRE                                         r  design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/ap_enable_reg_pp0_iter7_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29145, routed)       1.711    22.890    design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/ap_clk
    SLICE_X80Y117        FDRE                                         r  design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/ap_enable_reg_pp0_iter7_reg/C
                         clock pessimism              0.247    23.137    
                         clock uncertainty           -0.302    22.835    
    SLICE_X80Y117        FDRE (Setup_fdre_C_R)       -0.429    22.406    design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/ap_enable_reg_pp0_iter7_reg
  -------------------------------------------------------------------
                         required time                         22.406    
                         arrival time                         -17.146    
  -------------------------------------------------------------------
                         slack                                  5.260    

Slack (MET) :             5.260ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/ap_enable_reg_pp0_iter8_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.948ns  (logic 0.580ns (4.158%)  route 13.368ns (95.842%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 22.890 - 20.000 ) 
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29145, routed)       1.904     3.198    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X56Y106        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y106        FDRE (Prop_fdre_C_Q)         0.456     3.654 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=65, routed)          6.086     9.740    design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/grp_exp_generic_double_s_fu_89/ap_rst_n
    SLICE_X65Y35         LUT1 (Prop_lut1_I0_O)        0.124     9.864 r  design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/grp_exp_generic_double_s_fu_89/in_dest_V_0_state[1]_i_1/O
                         net (fo=368, routed)         7.282    17.146    design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/ap_enable_reg_pp0_iter14_reg_0
    SLICE_X80Y117        FDRE                                         r  design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/ap_enable_reg_pp0_iter8_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29145, routed)       1.711    22.890    design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/ap_clk
    SLICE_X80Y117        FDRE                                         r  design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/ap_enable_reg_pp0_iter8_reg/C
                         clock pessimism              0.247    23.137    
                         clock uncertainty           -0.302    22.835    
    SLICE_X80Y117        FDRE (Setup_fdre_C_R)       -0.429    22.406    design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/ap_enable_reg_pp0_iter8_reg
  -------------------------------------------------------------------
                         required time                         22.406    
                         arrival time                         -17.146    
  -------------------------------------------------------------------
                         slack                                  5.260    

Slack (MET) :             5.260ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/ap_enable_reg_pp0_iter9_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.948ns  (logic 0.580ns (4.158%)  route 13.368ns (95.842%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 22.890 - 20.000 ) 
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29145, routed)       1.904     3.198    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X56Y106        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y106        FDRE (Prop_fdre_C_Q)         0.456     3.654 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=65, routed)          6.086     9.740    design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/grp_exp_generic_double_s_fu_89/ap_rst_n
    SLICE_X65Y35         LUT1 (Prop_lut1_I0_O)        0.124     9.864 r  design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/grp_exp_generic_double_s_fu_89/in_dest_V_0_state[1]_i_1/O
                         net (fo=368, routed)         7.282    17.146    design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/ap_enable_reg_pp0_iter14_reg_0
    SLICE_X80Y117        FDRE                                         r  design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/ap_enable_reg_pp0_iter9_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29145, routed)       1.711    22.890    design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/ap_clk
    SLICE_X80Y117        FDRE                                         r  design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/ap_enable_reg_pp0_iter9_reg/C
                         clock pessimism              0.247    23.137    
                         clock uncertainty           -0.302    22.835    
    SLICE_X80Y117        FDRE (Setup_fdre_C_R)       -0.429    22.406    design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/ap_enable_reg_pp0_iter9_reg
  -------------------------------------------------------------------
                         required time                         22.406    
                         arrival time                         -17.146    
  -------------------------------------------------------------------
                         slack                                  5.260    

Slack (MET) :             5.264ns  (required time - arrival time)
  Source:                 design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/ap_enable_reg_pp0_iter0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/Weight0_c_1_9_U/infer_Weight0_c_1_9_rom_U/q0_reg/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.900ns  (logic 0.774ns (5.568%)  route 13.126ns (94.432%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 22.718 - 20.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29145, routed)       1.644     2.938    design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/ap_clk
    SLICE_X50Y30         FDRE                                         r  design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/ap_enable_reg_pp0_iter0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y30         FDRE (Prop_fdre_C_Q)         0.478     3.416 r  design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/ap_enable_reg_pp0_iter0_reg/Q
                         net (fo=152, routed)        12.381    15.797    design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/ap_enable_reg_pp0_iter0
    SLICE_X33Y2          LUT3 (Prop_lut3_I0_O)        0.296    16.093 r  design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/q0_reg_i_1__11/O
                         net (fo=2, routed)           0.745    16.838    design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/Weight0_c_1_9_U/infer_Weight0_c_1_9_rom_U/q0_reg_32
    RAMB18_X2Y1          RAMB18E1                                     r  design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/Weight0_c_1_9_U/infer_Weight0_c_1_9_rom_U/q0_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29145, routed)       1.539    22.718    design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/Weight0_c_1_9_U/infer_Weight0_c_1_9_rom_U/ap_clk
    RAMB18_X2Y1          RAMB18E1                                     r  design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/Weight0_c_1_9_U/infer_Weight0_c_1_9_rom_U/q0_reg/CLKBWRCLK
                         clock pessimism              0.129    22.847    
                         clock uncertainty           -0.302    22.545    
    RAMB18_X2Y1          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    22.102    design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/Weight0_c_1_9_U/infer_Weight0_c_1_9_rom_U/q0_reg
  -------------------------------------------------------------------
                         required time                         22.102    
                         arrival time                         -16.838    
  -------------------------------------------------------------------
                         slack                                  5.264    

Slack (MET) :             5.290ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/ap_enable_reg_pp0_iter12_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.920ns  (logic 0.580ns (4.167%)  route 13.340ns (95.833%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns = ( 22.892 - 20.000 ) 
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29145, routed)       1.904     3.198    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X56Y106        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y106        FDRE (Prop_fdre_C_Q)         0.456     3.654 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=65, routed)          6.086     9.740    design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/grp_exp_generic_double_s_fu_89/ap_rst_n
    SLICE_X65Y35         LUT1 (Prop_lut1_I0_O)        0.124     9.864 r  design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/grp_exp_generic_double_s_fu_89/in_dest_V_0_state[1]_i_1/O
                         net (fo=368, routed)         7.254    17.118    design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/ap_enable_reg_pp0_iter14_reg_0
    SLICE_X80Y115        FDRE                                         r  design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/ap_enable_reg_pp0_iter12_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29145, routed)       1.713    22.892    design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/ap_clk
    SLICE_X80Y115        FDRE                                         r  design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/ap_enable_reg_pp0_iter12_reg/C
                         clock pessimism              0.247    23.139    
                         clock uncertainty           -0.302    22.837    
    SLICE_X80Y115        FDRE (Setup_fdre_C_R)       -0.429    22.408    design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/ap_enable_reg_pp0_iter12_reg
  -------------------------------------------------------------------
                         required time                         22.408    
                         arrival time                         -17.118    
  -------------------------------------------------------------------
                         slack                                  5.290    

Slack (MET) :             5.290ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/ap_enable_reg_pp0_iter13_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.920ns  (logic 0.580ns (4.167%)  route 13.340ns (95.833%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns = ( 22.892 - 20.000 ) 
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29145, routed)       1.904     3.198    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X56Y106        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y106        FDRE (Prop_fdre_C_Q)         0.456     3.654 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=65, routed)          6.086     9.740    design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/grp_exp_generic_double_s_fu_89/ap_rst_n
    SLICE_X65Y35         LUT1 (Prop_lut1_I0_O)        0.124     9.864 r  design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/grp_exp_generic_double_s_fu_89/in_dest_V_0_state[1]_i_1/O
                         net (fo=368, routed)         7.254    17.118    design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/ap_enable_reg_pp0_iter14_reg_0
    SLICE_X80Y115        FDRE                                         r  design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/ap_enable_reg_pp0_iter13_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29145, routed)       1.713    22.892    design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/ap_clk
    SLICE_X80Y115        FDRE                                         r  design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/ap_enable_reg_pp0_iter13_reg/C
                         clock pessimism              0.247    23.139    
                         clock uncertainty           -0.302    22.837    
    SLICE_X80Y115        FDRE (Setup_fdre_C_R)       -0.429    22.408    design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/ap_enable_reg_pp0_iter13_reg
  -------------------------------------------------------------------
                         required time                         22.408    
                         arrival time                         -17.118    
  -------------------------------------------------------------------
                         slack                                  5.290    

Slack (MET) :             5.303ns  (required time - arrival time)
  Source:                 design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/ap_enable_reg_pp0_iter0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/Weight0_i_1_16_U/infer_Weight0_i_1byn_rom_U/q0_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.943ns  (logic 0.774ns (5.551%)  route 13.169ns (94.449%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.801ns = ( 22.801 - 20.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29145, routed)       1.644     2.938    design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/ap_clk
    SLICE_X50Y30         FDRE                                         r  design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/ap_enable_reg_pp0_iter0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y30         FDRE (Prop_fdre_C_Q)         0.478     3.416 r  design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/ap_enable_reg_pp0_iter0_reg/Q
                         net (fo=152, routed)        12.539    15.955    design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/ap_enable_reg_pp0_iter0
    SLICE_X7Y7           LUT3 (Prop_lut3_I0_O)        0.296    16.251 r  design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_lstm_fu_1604/q0_reg_i_1__44/O
                         net (fo=2, routed)           0.631    16.881    design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/Weight0_i_1_16_U/infer_Weight0_i_1byn_rom_U/q0_reg_0
    RAMB18_X0Y2          RAMB18E1                                     r  design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/Weight0_i_1_16_U/infer_Weight0_i_1byn_rom_U/q0_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29145, routed)       1.622    22.801    design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/Weight0_i_1_16_U/infer_Weight0_i_1byn_rom_U/ap_clk
    RAMB18_X0Y2          RAMB18E1                                     r  design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/Weight0_i_1_16_U/infer_Weight0_i_1byn_rom_U/q0_reg/CLKARDCLK
                         clock pessimism              0.129    22.930    
                         clock uncertainty           -0.302    22.628    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    22.185    design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/Weight0_i_1_16_U/infer_Weight0_i_1byn_rom_U/q0_reg
  -------------------------------------------------------------------
                         required time                         22.185    
                         arrival time                         -16.881    
  -------------------------------------------------------------------
                         slack                                  5.303    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/b_0_load_10_reg_1311_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U116/din1_buf1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.187ns (48.644%)  route 0.197ns (51.356%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29145, routed)       0.555     0.891    design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/ap_clk
    SLICE_X49Y54         FDRE                                         r  design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/b_0_load_10_reg_1311_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y54         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/b_0_load_10_reg_1311_reg[11]/Q
                         net (fo=1, routed)           0.197     1.229    design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U116/Q[11]
    SLICE_X51Y54         LUT3 (Prop_lut3_I0_O)        0.046     1.275 r  design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U116/din1_buf1[11]_i_1__29/O
                         net (fo=1, routed)           0.000     1.275    design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U116/din1_buf1[11]_i_1__29_n_16
    SLICE_X51Y54         FDRE                                         r  design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U116/din1_buf1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29145, routed)       0.820     1.186    design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U116/ap_clk
    SLICE_X51Y54         FDRE                                         r  design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U116/din1_buf1_reg[11]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X51Y54         FDRE (Hold_fdre_C_D)         0.107     1.258    design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_gemvm_out_fu_1519/LSTM_Top_fmul_32ndEe_U116/din1_buf1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/ap_phi_reg_pp0_iter25_expx_reg_58_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/ap_phi_reg_pp0_iter26_expx_reg_58_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.164ns (44.609%)  route 0.204ns (55.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29145, routed)       0.615     0.951    design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/ap_clk
    SLICE_X98Y49         FDRE                                         r  design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/ap_phi_reg_pp0_iter25_expx_reg_58_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y49         FDRE (Prop_fdre_C_Q)         0.164     1.115 r  design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/ap_phi_reg_pp0_iter25_expx_reg_58_reg[14]/Q
                         net (fo=1, routed)           0.204     1.318    design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/ap_phi_reg_pp0_iter25_expx_reg_58[14]
    SLICE_X98Y50         FDRE                                         r  design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/ap_phi_reg_pp0_iter26_expx_reg_58_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29145, routed)       0.879     1.245    design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/ap_clk
    SLICE_X98Y50         FDRE                                         r  design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/ap_phi_reg_pp0_iter26_expx_reg_58_reg[14]/C
                         clock pessimism             -0.030     1.215    
    SLICE_X98Y50         FDRE (Hold_fdre_C_D)         0.076     1.291    design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/ap_phi_reg_pp0_iter26_expx_reg_58_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/ap_phi_reg_pp0_iter26_expx_reg_58_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/ap_phi_reg_pp0_iter27_expx_reg_58_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.957%)  route 0.221ns (61.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29145, routed)       0.615     0.951    design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/ap_clk
    SLICE_X99Y49         FDRE                                         r  design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/ap_phi_reg_pp0_iter26_expx_reg_58_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y49         FDRE (Prop_fdre_C_Q)         0.141     1.092 r  design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/ap_phi_reg_pp0_iter26_expx_reg_58_reg[11]/Q
                         net (fo=1, routed)           0.221     1.312    design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/ap_phi_reg_pp0_iter26_expx_reg_58[11]
    SLICE_X103Y50        FDRE                                         r  design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/ap_phi_reg_pp0_iter27_expx_reg_58_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29145, routed)       0.879     1.245    design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/ap_clk
    SLICE_X103Y50        FDRE                                         r  design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/ap_phi_reg_pp0_iter27_expx_reg_58_reg[11]/C
                         clock pessimism             -0.030     1.215    
    SLICE_X103Y50        FDRE (Hold_fdre_C_D)         0.070     1.285    design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/ap_phi_reg_pp0_iter27_expx_reg_58_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/Bias0_i_0_U/infer_Bias0_i_0_rom_U/q0_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/Bias0_i_0_load_reg_3038_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.509%)  route 0.180ns (58.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29145, routed)       0.577     0.913    design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/Bias0_i_0_U/infer_Bias0_i_0_rom_U/ap_clk
    SLICE_X55Y51         FDRE                                         r  design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/Bias0_i_0_U/infer_Bias0_i_0_rom_U/q0_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y51         FDRE (Prop_fdre_C_Q)         0.128     1.041 r  design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/Bias0_i_0_U/infer_Bias0_i_0_rom_U/q0_reg[23]/Q
                         net (fo=1, routed)           0.180     1.221    design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/Bias0_i_0_U_n_19
    SLICE_X54Y49         FDRE                                         r  design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/Bias0_i_0_load_reg_3038_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29145, routed)       0.851     1.217    design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/ap_clk
    SLICE_X54Y49         FDRE                                         r  design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/Bias0_i_0_load_reg_3038_reg[23]/C
                         clock pessimism             -0.030     1.187    
    SLICE_X54Y49         FDRE (Hold_fdre_C_D)         0.005     1.192    design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/Bias0_i_0_load_reg_3038_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.192    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[last_offset][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.184ns (42.247%)  route 0.252ns (57.753%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29145, routed)       0.557     0.893    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/aclk
    SLICE_X37Y50         FDRE                                         r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_reg[5]/Q
                         net (fo=1, routed)           0.252     1.285    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[5]
    SLICE_X36Y49         LUT2 (Prop_lut2_I0_O)        0.043     1.328 r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/m_axi_wuser[76]_INST_0/O
                         net (fo=1, routed)           0.000     1.328    design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_payld[12]
    SLICE_X36Y49         FDRE                                         r  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[last_offset][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29145, routed)       0.830     1.196    design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X36Y49         FDRE                                         r  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[last_offset][5]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X36Y49         FDRE (Hold_fdre_C_D)         0.131     1.297    design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[last_offset][5]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/ap_phi_reg_pp0_iter24_expx_reg_58_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/ap_phi_reg_pp0_iter25_expx_reg_58_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.148ns (47.776%)  route 0.162ns (52.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29145, routed)       0.608     0.944    design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/ap_clk
    SLICE_X94Y50         FDRE                                         r  design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/ap_phi_reg_pp0_iter24_expx_reg_58_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y50         FDRE (Prop_fdre_C_Q)         0.148     1.092 r  design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/ap_phi_reg_pp0_iter24_expx_reg_58_reg[21]/Q
                         net (fo=1, routed)           0.162     1.253    design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/ap_phi_reg_pp0_iter24_expx_reg_58[21]
    SLICE_X98Y49         FDRE                                         r  design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/ap_phi_reg_pp0_iter25_expx_reg_58_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29145, routed)       0.884     1.250    design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/ap_clk
    SLICE_X98Y49         FDRE                                         r  design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/ap_phi_reg_pp0_iter25_expx_reg_58_reg[21]/C
                         clock pessimism             -0.030     1.220    
    SLICE_X98Y49         FDRE (Hold_fdre_C_D)         0.000     1.220    design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/ap_phi_reg_pp0_iter25_expx_reg_58_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.417%)  route 0.178ns (54.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29145, routed)       0.557     0.893    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X42Y50         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.148     1.041 r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[4]/Q
                         net (fo=1, routed)           0.178     1.218    design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[3]
    SLICE_X45Y49         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29145, routed)       0.830     1.196    design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X45Y49         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][4]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X45Y49         FDRE (Hold_fdre_C_D)         0.017     1.183    design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -1.183    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/tmp_26_i_reg_406_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_dadd_64nrcU_U88/din0_buf1_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.511%)  route 0.245ns (63.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29145, routed)       0.584     0.920    design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/ap_clk
    SLICE_X88Y50         FDRE                                         r  design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/tmp_26_i_reg_406_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y50         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/tmp_26_i_reg_406_reg[36]/Q
                         net (fo=1, routed)           0.245     1.306    design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_dadd_64nrcU_U88/tmp_26_i_reg_406[36]
    SLICE_X88Y46         FDRE                                         r  design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_dadd_64nrcU_U88/din0_buf1_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29145, routed)       0.858     1.224    design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_dadd_64nrcU_U88/ap_clk
    SLICE_X88Y46         FDRE                                         r  design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_dadd_64nrcU_U88/din0_buf1_reg[36]/C
                         clock pessimism             -0.030     1.194    
    SLICE_X88Y46         FDRE (Hold_fdre_C_D)         0.075     1.269    design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_dadd_64nrcU_U88/din0_buf1_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][132]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29145, routed)       0.565     0.901    design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X35Y49         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][132]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][132]/Q
                         net (fo=1, routed)           0.056     1.097    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/DIA0
    SLICE_X34Y49         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29145, routed)       0.831     1.197    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/WCLK
    SLICE_X34Y49         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMA/CLK
                         clock pessimism             -0.283     0.914    
    SLICE_X34Y49         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.061    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMA
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.097    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][78]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29145, routed)       0.556     0.892    design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X43Y53         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][78]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][78]/Q
                         net (fo=1, routed)           0.056     1.088    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/DIA0
    SLICE_X42Y53         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29145, routed)       0.824     1.190    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/WCLK
    SLICE_X42Y53         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/CLK
                         clock pessimism             -0.285     0.905    
    SLICE_X42Y53         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.052    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X4Y28   design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/grp_exp_generic_double_s_fu_89/LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/p_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X4Y22   design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/grp_exp_generic_double_s_fu_89/LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/p_reg__1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X3Y21   design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/grp_exp_generic_double_s_fu_89/LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/p_reg__2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X4Y25   design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/grp_exp_generic_double_s_fu_89/LSTM_Top_mul_44nsjbC_U67/LSTM_Top_mul_44nsjbC_MulnS_2_U/p_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X4Y17   design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/grp_exp_generic_double_s_fu_89/LSTM_Top_mul_44nsjbC_U67/LSTM_Top_mul_44nsjbC_MulnS_2_U/p_reg__1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X4Y12   design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/grp_exp_generic_double_s_fu_89/LSTM_Top_mul_44nsjbC_U67/LSTM_Top_mul_44nsjbC_MulnS_2_U/p_reg__2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X4Y9    design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/grp_exp_generic_double_s_fu_89/LSTM_Top_mul_36nsibs_U66/LSTM_Top_mul_36nsibs_MulnS_1_U/p_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X4Y4    design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/grp_exp_generic_double_s_fu_89/LSTM_Top_mul_36nsibs_U66/LSTM_Top_mul_36nsibs_MulnS_1_U/p_reg__2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X4Y1    design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/grp_exp_generic_double_s_fu_89/LSTM_Top_mul_36nsibs_U66/LSTM_Top_mul_36nsibs_MulnS_1_U/p_reg__4/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         20.000      16.313     DSP48_X2Y8    design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/grp_exp_generic_double_s_fu_89/LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff0_reg/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X38Y57  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X38Y57  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X38Y57  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X38Y57  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X38Y57  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X38Y57  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X38Y57  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X38Y57  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X22Y42  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X22Y42  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X46Y67  design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/h_t_0_U/infer_h_t_0_ram_U/ram_reg_0_15_20_20/DP/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X46Y67  design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/h_t_0_U/infer_h_t_0_ram_U/ram_reg_0_15_20_20/SP/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X46Y67  design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/h_t_0_U/infer_h_t_0_ram_U/ram_reg_0_15_21_21/DP/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X46Y67  design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/h_t_0_U/infer_h_t_0_ram_U/ram_reg_0_15_21_21/SP/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X46Y67  design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/h_t_0_U/infer_h_t_0_ram_U/ram_reg_0_15_22_22/DP/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X46Y67  design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/h_t_0_U/infer_h_t_0_ram_U/ram_reg_0_15_22_22/SP/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X46Y67  design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/h_t_0_U/infer_h_t_0_ram_U/ram_reg_0_15_23_23/DP/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X46Y67  design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/h_t_0_U/infer_h_t_0_ram_U/ram_reg_0_15_23_23/SP/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X50Y65  design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/h_t_0_U/infer_h_t_0_ram_U/ram_reg_0_15_28_28/DP/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X50Y65  design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/h_t_0_U/infer_h_t_0_ram_U/ram_reg_0_15_28_28/SP/CLK



