
clock.elf:     file format elf32-littlearm


Disassembly of section .text:

00000000 <_start>:
   0:	e3a00207 	mov	r0, #1879048192	; 0x70000000
   4:	e3800013 	orr	r0, r0, #19
   8:	ee0f0f92 	mcr	15, 0, r0, cr15, cr2, {4}
   c:	e59f0094 	ldr	r0, [pc, #148]	; a8 <halt+0x4>
  10:	e3a01000 	mov	r1, #0
  14:	e5801000 	str	r1, [r0]
  18:	e3a01000 	mov	r1, #0
  1c:	e5910000 	ldr	r0, [r1]
  20:	e5811000 	str	r1, [r1]
  24:	e5912000 	ldr	r2, [r1]
  28:	e1510002 	cmp	r1, r2
  2c:	e59fd078 	ldr	sp, [pc, #120]	; ac <halt+0x8>
  30:	03a0da01 	moveq	sp, #4096	; 0x1000
  34:	05810000 	streq	r0, [r1]
  38:	e59f0070 	ldr	r0, [pc, #112]	; b0 <halt+0xc>
  3c:	e59f1070 	ldr	r1, [pc, #112]	; b4 <halt+0x10>
  40:	e5801000 	str	r1, [r0]
  44:	e5801004 	str	r1, [r0, #4]
  48:	e5801008 	str	r1, [r0, #8]
  4c:	e59f0064 	ldr	r0, [pc, #100]	; b8 <halt+0x14>
  50:	e5901000 	ldr	r1, [r0]
  54:	e3c110c0 	bic	r1, r1, #192	; 0xc0
  58:	e5801000 	str	r1, [r0]

0000005c <loop>:
  5c:	e59f0054 	ldr	r0, [pc, #84]	; b8 <halt+0x14>
  60:	e5901000 	ldr	r1, [r0]
  64:	e2011c0f 	and	r1, r1, #3840	; 0xf00
  68:	e3510000 	cmp	r1, #0
  6c:	1afffffa 	bne	5c <loop>
  70:	e59f0044 	ldr	r0, [pc, #68]	; bc <halt+0x18>
  74:	e3a01c33 	mov	r1, #13056	; 0x3300
  78:	e5801000 	str	r1, [r0]
  7c:	e59f003c 	ldr	r0, [pc, #60]	; c0 <halt+0x1c>
  80:	e59f103c 	ldr	r1, [pc, #60]	; c4 <halt+0x20>
  84:	e5801000 	str	r1, [r0]
  88:	e59f0038 	ldr	r0, [pc, #56]	; c8 <halt+0x24>
  8c:	e59f1030 	ldr	r1, [pc, #48]	; c4 <halt+0x20>
  90:	e5801000 	str	r1, [r0]
  94:	e59f0030 	ldr	r0, [pc, #48]	; cc <halt+0x28>
  98:	e3a01003 	mov	r1, #3
  9c:	e5801000 	str	r1, [r0]
  a0:	eb00000a 	bl	d0 <main>

000000a4 <halt>:
  a4:	eafffffe 	b	a4 <halt>
  a8:	7e004000 	cdpvc	0, 0, cr4, cr0, cr0, {0}
  ac:	40001000 	andmi	r1, r0, r0
  b0:	7e00f000 	cdpvc	0, 0, cr15, cr0, cr0, {0}
  b4:	0000ffff 	strdeq	pc, [r0], -pc
  b8:	7e00f900 	cdpvc	9, 0, cr15, cr0, cr0, {0}
  bc:	7e00f020 	cdpvc	0, 0, cr15, cr0, cr0, {1}
  c0:	7e00f00c 	cdpvc	0, 0, cr15, cr0, cr12, {0}
  c4:	810a0301 	tsthi	sl, r1, lsl #6
  c8:	7e00f010 	mcrvc	0, 0, pc, cr0, cr0, {0}
  cc:	7e00f01c 	mcrvc	0, 0, pc, cr0, cr12, {0}

000000d0 <main>:
  d0:	e92d4800 	push	{fp, lr}
  d4:	e28db004 	add	fp, sp, #4
  d8:	e24dd008 	sub	sp, sp, #8
  dc:	e3a03000 	mov	r3, #0
  e0:	e50b3008 	str	r3, [fp, #-8]
  e4:	e59f20a4 	ldr	r2, [pc, #164]	; 190 <main+0xc0>
  e8:	e59f30a0 	ldr	r3, [pc, #160]	; 190 <main+0xc0>
  ec:	e5933000 	ldr	r3, [r3]
  f0:	e1a03803 	lsl	r3, r3, #16
  f4:	e1a03823 	lsr	r3, r3, #16
  f8:	e5823000 	str	r3, [r2]
  fc:	e59f208c 	ldr	r2, [pc, #140]	; 190 <main+0xc0>
 100:	e59f3088 	ldr	r3, [pc, #136]	; 190 <main+0xc0>
 104:	e5933000 	ldr	r3, [r3]
 108:	e3833411 	orr	r3, r3, #285212672	; 0x11000000
 10c:	e3833811 	orr	r3, r3, #1114112	; 0x110000
 110:	e5823000 	str	r3, [r2]
 114:	ea000000 	b	11c <main+0x4c>
 118:	e1a00000 	nop			; (mov r0, r0)
 11c:	e51b3008 	ldr	r3, [fp, #-8]
 120:	e1e03003 	mvn	r3, r3
 124:	e50b300c 	str	r3, [fp, #-12]
 128:	e51b300c 	ldr	r3, [fp, #-12]
 12c:	e203300f 	and	r3, r3, #15
 130:	e50b300c 	str	r3, [fp, #-12]
 134:	e59f3058 	ldr	r3, [pc, #88]	; 194 <main+0xc4>
 138:	e59f2054 	ldr	r2, [pc, #84]	; 194 <main+0xc4>
 13c:	e5922000 	ldr	r2, [r2]
 140:	e3c220f0 	bic	r2, r2, #240	; 0xf0
 144:	e5832000 	str	r2, [r3]
 148:	e59f3044 	ldr	r3, [pc, #68]	; 194 <main+0xc4>
 14c:	e59f2040 	ldr	r2, [pc, #64]	; 194 <main+0xc4>
 150:	e5921000 	ldr	r1, [r2]
 154:	e51b200c 	ldr	r2, [fp, #-12]
 158:	e1a02202 	lsl	r2, r2, #4
 15c:	e1812002 	orr	r2, r1, r2
 160:	e5832000 	str	r2, [r3]
 164:	e59f002c 	ldr	r0, [pc, #44]	; 198 <main+0xc8>
 168:	eb00000b 	bl	19c <delay>
 16c:	e51b3008 	ldr	r3, [fp, #-8]
 170:	e2833001 	add	r3, r3, #1
 174:	e50b3008 	str	r3, [fp, #-8]
 178:	e51b3008 	ldr	r3, [fp, #-8]
 17c:	e353000f 	cmp	r3, #15
 180:	9affffe4 	bls	118 <main+0x48>
 184:	e3a03000 	mov	r3, #0
 188:	e50b3008 	str	r3, [fp, #-8]
 18c:	eaffffe2 	b	11c <main+0x4c>
 190:	7f008800 	svcvc	0x00008800
 194:	7f008808 	svcvc	0x00008808
 198:	000f4240 	andeq	r4, pc, r0, asr #4

0000019c <delay>:
 19c:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
 1a0:	e28db000 	add	fp, sp, #0
 1a4:	e24dd00c 	sub	sp, sp, #12
 1a8:	e50b0008 	str	r0, [fp, #-8]
 1ac:	e1a00000 	nop			; (mov r0, r0)
 1b0:	e51b3008 	ldr	r3, [fp, #-8]
 1b4:	e3530000 	cmp	r3, #0
 1b8:	03a02000 	moveq	r2, #0
 1bc:	13a02001 	movne	r2, #1
 1c0:	e6ef2072 	uxtb	r2, r2
 1c4:	e2433001 	sub	r3, r3, #1
 1c8:	e50b3008 	str	r3, [fp, #-8]
 1cc:	e3520000 	cmp	r2, #0
 1d0:	1afffff6 	bne	1b0 <delay+0x14>
 1d4:	e28bd000 	add	sp, fp, #0
 1d8:	e8bd0800 	pop	{fp}
 1dc:	e12fff1e 	bx	lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003341 	andeq	r3, r0, r1, asr #6
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000029 	andeq	r0, r0, r9, lsr #32
  10:	4d524105 	ldfmie	f4, [r2, #-20]	; 0xffffffec
  14:	36373131 	undefined instruction 0x36373131
  18:	2d465a4a 	vstrcs	s11, [r6, #-296]	; 0xfffffed8
  1c:	09060053 	stmdbeq	r6, {r0, r1, r4, r6}
  20:	01090108 	tsteq	r9, r8, lsl #2
  24:	0412020a 	ldreq	r0, [r2], #-522	; 0x20a
  28:	01150114 	tsteq	r5, r4, lsl r1
  2c:	01180317 	tsteq	r8, r7, lsl r3
  30:	031b021a 	tsteq	fp, #-1610612735	; 0xa0000001

Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <__bss_end__+0x10c8b44>
   4:	74632820 	strbtvc	r2, [r3], #-2080	; 0x820
   8:	312d676e 	teqcc	sp, lr, ror #14
   c:	312e382e 	teqcc	lr, lr, lsr #16
  10:	2941462d 	stmdbcs	r1, {r0, r2, r3, r5, r9, sl, lr}^
  14:	352e3420 	strcc	r3, [lr, #-1056]!	; 0x420
  18:	Address 0x00000018 is out of bounds.

