{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1618917304688 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1618917304689 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 20 13:15:04 2021 " "Processing started: Tue Apr 20 13:15:04 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1618917304689 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1618917304689 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off practica5 -c practica5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off practica5 -c practica5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1618917304689 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1618917304982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadcontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadcontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadControl-behavioral " "Found design unit 1: UnidadControl-behavioral" {  } { { "UnidadControl.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/UnidadControl.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618917305321 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadControl " "Found entity 1: UnidadControl" {  } { { "UnidadControl.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/UnidadControl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618917305321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618917305321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behavioral " "Found design unit 1: ALU-behavioral" {  } { { "ALU.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/ALU.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618917305323 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618917305323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618917305323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-Behavioural " "Found design unit 1: ROM-Behavioural" {  } { { "ROM.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/ROM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618917305325 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/ROM.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618917305325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618917305325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_path.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_path-structural " "Found design unit 1: Data_path-structural" {  } { { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618917305327 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_path " "Found entity 1: Data_path" {  } { { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618917305327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618917305327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistros.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistros.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BancoRegistros-behavioral " "Found design unit 1: BancoRegistros-behavioral" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618917305328 ""} { "Info" "ISGN_ENTITY_NAME" "1 BancoRegistros " "Found entity 1: BancoRegistros" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618917305328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618917305328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inmgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inmgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InmGen-behavioral " "Found design unit 1: InmGen-behavioral" {  } { { "InmGen.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/InmGen.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618917305330 ""} { "Info" "ISGN_ENTITY_NAME" "1 InmGen " "Found entity 1: InmGen" {  } { { "InmGen.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/InmGen.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618917305330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618917305330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ram-arch_ram " "Found design unit 1: Ram-arch_ram" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618917305332 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ram " "Found entity 1: Ram" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618917305332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618917305332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_core-behavioral " "Found design unit 1: ram_core-behavioral" {  } { { "ram_core.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/ram_core.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618917305335 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_core " "Found entity 1: ram_core" {  } { { "ram_core.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/ram_core.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618917305335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618917305335 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UnidadControl " "Elaborating entity \"UnidadControl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1618917305377 ""}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "start UnidadControl.vhd(94) " "VHDL warning at UnidadControl.vhd(94): sensitivity list already contains start" {  } { { "UnidadControl.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/UnidadControl.vhd" 94 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Quartus II" 0 -1 1618917305383 "|UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode UnidadControl.vhd(144) " "VHDL Process Statement warning at UnidadControl.vhd(144): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadControl.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/UnidadControl.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1618917305384 "|UnidadControl"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE UnidadControl.vhd(144) " "VHDL warning at UnidadControl.vhd(144): comparison between unequal length operands always returns FALSE" {  } { { "UnidadControl.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/UnidadControl.vhd" 144 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Quartus II" 0 -1 1618917305384 "|UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_out UnidadControl.vhd(153) " "VHDL Process Statement warning at UnidadControl.vhd(153): signal \"ir_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadControl.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/UnidadControl.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1618917305384 "|UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_out UnidadControl.vhd(154) " "VHDL Process Statement warning at UnidadControl.vhd(154): signal \"ir_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadControl.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/UnidadControl.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1618917305384 "|UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_out UnidadControl.vhd(156) " "VHDL Process Statement warning at UnidadControl.vhd(156): signal \"ir_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadControl.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/UnidadControl.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1618917305384 "|UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_out UnidadControl.vhd(168) " "VHDL Process Statement warning at UnidadControl.vhd(168): signal \"ir_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadControl.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/UnidadControl.vhd" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1618917305384 "|UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_out UnidadControl.vhd(182) " "VHDL Process Statement warning at UnidadControl.vhd(182): signal \"ir_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadControl.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/UnidadControl.vhd" 182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1618917305385 "|UnidadControl"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "m_banco\[0\] GND " "Pin \"m_banco\[0\]\" is stuck at GND" {  } { { "UnidadControl.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/UnidadControl.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1618917305695 "|UnidadControl|m_banco[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "in_ram GND " "Pin \"in_ram\" is stuck at GND" {  } { { "UnidadControl.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/UnidadControl.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1618917305695 "|UnidadControl|in_ram"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1618917305695 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1618917305874 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618917305874 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "23 " "Design contains 23 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir_out\[0\] " "No output dependent on input pin \"ir_out\[0\]\"" {  } { { "UnidadControl.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/UnidadControl.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618917305903 "|UnidadControl|ir_out[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir_out\[1\] " "No output dependent on input pin \"ir_out\[1\]\"" {  } { { "UnidadControl.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/UnidadControl.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618917305903 "|UnidadControl|ir_out[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir_out\[7\] " "No output dependent on input pin \"ir_out\[7\]\"" {  } { { "UnidadControl.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/UnidadControl.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618917305903 "|UnidadControl|ir_out[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir_out\[8\] " "No output dependent on input pin \"ir_out\[8\]\"" {  } { { "UnidadControl.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/UnidadControl.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618917305903 "|UnidadControl|ir_out[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir_out\[9\] " "No output dependent on input pin \"ir_out\[9\]\"" {  } { { "UnidadControl.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/UnidadControl.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618917305903 "|UnidadControl|ir_out[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir_out\[10\] " "No output dependent on input pin \"ir_out\[10\]\"" {  } { { "UnidadControl.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/UnidadControl.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618917305903 "|UnidadControl|ir_out[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir_out\[11\] " "No output dependent on input pin \"ir_out\[11\]\"" {  } { { "UnidadControl.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/UnidadControl.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618917305903 "|UnidadControl|ir_out[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir_out\[15\] " "No output dependent on input pin \"ir_out\[15\]\"" {  } { { "UnidadControl.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/UnidadControl.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618917305903 "|UnidadControl|ir_out[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir_out\[16\] " "No output dependent on input pin \"ir_out\[16\]\"" {  } { { "UnidadControl.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/UnidadControl.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618917305903 "|UnidadControl|ir_out[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir_out\[17\] " "No output dependent on input pin \"ir_out\[17\]\"" {  } { { "UnidadControl.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/UnidadControl.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618917305903 "|UnidadControl|ir_out[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir_out\[18\] " "No output dependent on input pin \"ir_out\[18\]\"" {  } { { "UnidadControl.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/UnidadControl.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618917305903 "|UnidadControl|ir_out[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir_out\[19\] " "No output dependent on input pin \"ir_out\[19\]\"" {  } { { "UnidadControl.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/UnidadControl.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618917305903 "|UnidadControl|ir_out[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir_out\[20\] " "No output dependent on input pin \"ir_out\[20\]\"" {  } { { "UnidadControl.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/UnidadControl.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618917305903 "|UnidadControl|ir_out[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir_out\[21\] " "No output dependent on input pin \"ir_out\[21\]\"" {  } { { "UnidadControl.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/UnidadControl.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618917305903 "|UnidadControl|ir_out[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir_out\[22\] " "No output dependent on input pin \"ir_out\[22\]\"" {  } { { "UnidadControl.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/UnidadControl.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618917305903 "|UnidadControl|ir_out[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir_out\[23\] " "No output dependent on input pin \"ir_out\[23\]\"" {  } { { "UnidadControl.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/UnidadControl.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618917305903 "|UnidadControl|ir_out[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir_out\[24\] " "No output dependent on input pin \"ir_out\[24\]\"" {  } { { "UnidadControl.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/UnidadControl.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618917305903 "|UnidadControl|ir_out[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir_out\[25\] " "No output dependent on input pin \"ir_out\[25\]\"" {  } { { "UnidadControl.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/UnidadControl.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618917305903 "|UnidadControl|ir_out[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir_out\[26\] " "No output dependent on input pin \"ir_out\[26\]\"" {  } { { "UnidadControl.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/UnidadControl.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618917305903 "|UnidadControl|ir_out[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir_out\[27\] " "No output dependent on input pin \"ir_out\[27\]\"" {  } { { "UnidadControl.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/UnidadControl.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618917305903 "|UnidadControl|ir_out[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir_out\[28\] " "No output dependent on input pin \"ir_out\[28\]\"" {  } { { "UnidadControl.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/UnidadControl.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618917305903 "|UnidadControl|ir_out[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir_out\[29\] " "No output dependent on input pin \"ir_out\[29\]\"" {  } { { "UnidadControl.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/UnidadControl.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618917305903 "|UnidadControl|ir_out[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir_out\[31\] " "No output dependent on input pin \"ir_out\[31\]\"" {  } { { "UnidadControl.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/UnidadControl.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618917305903 "|UnidadControl|ir_out[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1618917305903 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "96 " "Implemented 96 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1618917305904 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1618917305904 ""} { "Info" "ICUT_CUT_TM_LCELLS" "37 " "Implemented 37 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1618917305904 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1618917305904 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4641 " "Peak virtual memory: 4641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1618917305925 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 20 13:15:05 2021 " "Processing ended: Tue Apr 20 13:15:05 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1618917305925 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1618917305925 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1618917305925 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1618917305925 ""}
