/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [4:0] _00_;
  wire [26:0] _01_;
  wire celloutsig_0_0z;
  wire [18:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  reg [6:0] celloutsig_0_14z;
  wire [6:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [6:0] celloutsig_0_17z;
  wire [13:0] celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [16:0] celloutsig_0_20z;
  wire [6:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [2:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [17:0] celloutsig_0_25z;
  wire [28:0] celloutsig_0_26z;
  wire [2:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [8:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [10:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [2:0] celloutsig_0_33z;
  wire [3:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [4:0] celloutsig_0_3z;
  wire [15:0] celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire [5:0] celloutsig_0_45z;
  wire [30:0] celloutsig_0_46z;
  wire [2:0] celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire [6:0] celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire [9:0] celloutsig_0_54z;
  wire [13:0] celloutsig_0_57z;
  wire [8:0] celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire [6:0] celloutsig_0_64z;
  wire celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire celloutsig_0_76z;
  wire celloutsig_0_77z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_90z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire [4:0] celloutsig_1_11z;
  reg [6:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [9:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  reg [18:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [223:0] clkin_data;
  wire [223:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[34] ? in_data[78] : in_data[85];
  assign celloutsig_0_9z = celloutsig_0_1z ? celloutsig_0_4z[6] : celloutsig_0_8z;
  assign celloutsig_0_28z = celloutsig_0_18z[0] ? celloutsig_0_1z : celloutsig_0_13z;
  assign celloutsig_1_14z = ~celloutsig_1_2z;
  assign celloutsig_0_22z = ~celloutsig_0_7z;
  assign celloutsig_0_30z = ~celloutsig_0_1z;
  assign celloutsig_0_37z = celloutsig_0_28z | ~(celloutsig_0_5z);
  assign celloutsig_0_8z = celloutsig_0_2z[5] | ~(celloutsig_0_4z[6]);
  assign celloutsig_1_19z = celloutsig_1_6z | ~(celloutsig_1_15z);
  assign celloutsig_0_41z = celloutsig_0_25z[14] | celloutsig_0_18z[0];
  assign celloutsig_1_4z = celloutsig_1_3z[0] | celloutsig_1_0z;
  assign celloutsig_1_13z = celloutsig_1_11z[1] | celloutsig_1_10z[3];
  assign celloutsig_1_10z = celloutsig_1_1z[5:0] + in_data[182:177];
  reg [26:0] _15_;
  always_ff @(negedge clkin_data[160], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _15_ <= 27'h0000000;
    else _15_ <= { celloutsig_0_15z[5:4], celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_32z, celloutsig_0_1z, celloutsig_0_57z };
  assign { _01_[26:11], _00_, _01_[5:0] } = _15_;
  reg [11:0] _16_;
  always_ff @(negedge clkin_data[160], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _16_ <= 12'h000;
    else _16_ <= { celloutsig_0_10z[12:2], celloutsig_0_77z };
  assign out_data[11:0] = _16_;
  assign celloutsig_0_38z = { celloutsig_0_25z[13:0], celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_3z } === { celloutsig_0_18z[10:2], celloutsig_0_6z, celloutsig_0_19z, celloutsig_0_21z, celloutsig_0_32z };
  assign celloutsig_0_49z = celloutsig_0_27z === celloutsig_0_19z;
  assign celloutsig_0_60z = { celloutsig_0_25z[9:3], celloutsig_0_29z } === { celloutsig_0_15z[6:2], celloutsig_0_33z };
  assign celloutsig_0_6z = { celloutsig_0_2z[7:1], celloutsig_0_4z, celloutsig_0_5z } === { in_data[93:80], celloutsig_0_0z };
  assign celloutsig_0_69z = celloutsig_0_64z === { _01_[20:16], celloutsig_0_16z, celloutsig_0_49z };
  assign celloutsig_0_12z = celloutsig_0_10z[14:6] === { celloutsig_0_4z[6:3], celloutsig_0_3z };
  assign celloutsig_0_1z = in_data[42:36] === in_data[45:39];
  assign celloutsig_0_77z = { celloutsig_0_39z, celloutsig_0_37z, celloutsig_0_58z, celloutsig_0_76z, celloutsig_0_43z } >= { celloutsig_0_17z[5:0], celloutsig_0_27z, celloutsig_0_52z, celloutsig_0_69z, celloutsig_0_38z, celloutsig_0_51z };
  assign celloutsig_0_36z = { celloutsig_0_2z, celloutsig_0_29z, celloutsig_0_16z } > { in_data[75:68], celloutsig_0_27z };
  assign celloutsig_0_51z = { celloutsig_0_46z[8:5], celloutsig_0_11z } > { celloutsig_0_18z[10:9], celloutsig_0_27z };
  assign celloutsig_1_15z = { celloutsig_1_2z, celloutsig_1_1z } > { celloutsig_1_4z, celloutsig_1_12z };
  assign celloutsig_1_16z = { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_13z, celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_15z, celloutsig_1_5z, celloutsig_1_14z } > { celloutsig_1_5z[12:1], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_15z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_10z };
  assign celloutsig_0_24z = celloutsig_0_15z[4:1] > { celloutsig_0_18z[11:10], celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_1_6z = celloutsig_1_5z[4:1] <= { celloutsig_1_3z[7:6], celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_0_11z = { celloutsig_0_2z[3:1], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_3z } <= celloutsig_0_10z[17:2];
  assign celloutsig_0_76z = celloutsig_0_17z[2] & ~(celloutsig_0_19z[2]);
  assign celloutsig_0_32z = celloutsig_0_13z & ~(celloutsig_0_28z);
  assign celloutsig_0_46z = { celloutsig_0_20z[16:9], celloutsig_0_39z, celloutsig_0_28z, celloutsig_0_37z, celloutsig_0_45z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_41z, celloutsig_0_19z, celloutsig_0_45z, celloutsig_0_16z } % { 1'h1, celloutsig_0_31z[8:0], celloutsig_0_34z, celloutsig_0_35z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_22z, celloutsig_0_37z };
  assign celloutsig_0_57z = { celloutsig_0_54z[6:3], celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_35z, celloutsig_0_29z } % { 1'h1, celloutsig_0_19z, celloutsig_0_15z, celloutsig_0_39z, celloutsig_0_37z, celloutsig_0_16z };
  assign celloutsig_0_64z = { celloutsig_0_45z, celloutsig_0_60z } % { 1'h1, celloutsig_0_20z[7:2] };
  assign celloutsig_0_15z = { celloutsig_0_4z[1], celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_11z } % { 1'h1, celloutsig_0_12z, celloutsig_0_3z };
  assign celloutsig_0_19z = celloutsig_0_14z[5:3] % { 1'h1, celloutsig_0_3z[1:0] };
  assign celloutsig_0_20z = { in_data[82:68], celloutsig_0_8z, celloutsig_0_13z } % { 1'h1, celloutsig_0_15z[4:2], celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_6z };
  assign celloutsig_0_25z = { celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_24z, celloutsig_0_2z, celloutsig_0_6z } % { 1'h1, celloutsig_0_20z[5], celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_18z };
  assign celloutsig_0_45z = { celloutsig_0_19z[2:1], celloutsig_0_33z, celloutsig_0_22z } * celloutsig_0_10z[11:6];
  assign celloutsig_0_54z = in_data[25:16] * { celloutsig_0_2z[5:4], celloutsig_0_3z, celloutsig_0_48z };
  assign celloutsig_0_31z = { celloutsig_0_18z[13:10], celloutsig_0_17z } * { celloutsig_0_2z[4:1], celloutsig_0_1z, celloutsig_0_27z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_1_1z = celloutsig_1_0z ? in_data[124:118] : in_data[181:175];
  assign celloutsig_1_11z = celloutsig_1_3z[7] ? { celloutsig_1_10z[1:0], celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_0z } : celloutsig_1_5z[12:8];
  assign celloutsig_0_35z = celloutsig_0_3z[2:0] != { celloutsig_0_15z[1:0], celloutsig_0_22z };
  assign celloutsig_0_7z = { celloutsig_0_4z[2:0], celloutsig_0_5z, celloutsig_0_3z } != { celloutsig_0_2z[8], celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_1_18z = { celloutsig_1_1z, celloutsig_1_16z } != { celloutsig_1_3z[3:0], celloutsig_1_15z, celloutsig_1_7z };
  assign celloutsig_0_16z = { celloutsig_0_3z[4], celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_2z } != { celloutsig_0_2z[7:3], celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_10z };
  assign celloutsig_0_34z = ~ { celloutsig_0_27z[1], celloutsig_0_19z };
  assign celloutsig_0_4z = ~ in_data[53:47];
  assign celloutsig_0_58z = ~ { celloutsig_0_17z[3:1], celloutsig_0_45z };
  assign celloutsig_0_10z = ~ { in_data[19:2], celloutsig_0_1z };
  assign celloutsig_0_21z = ~ in_data[71:65];
  assign celloutsig_0_23z = ~ celloutsig_0_2z[6:4];
  assign celloutsig_0_3z = celloutsig_0_2z[4:0] | { in_data[90:87], celloutsig_0_0z };
  assign celloutsig_0_40z = celloutsig_0_10z[18:3] | { celloutsig_0_2z[5:2], celloutsig_0_15z, celloutsig_0_19z, celloutsig_0_30z, celloutsig_0_5z };
  assign celloutsig_0_48z = { celloutsig_0_25z[11:10], celloutsig_0_29z } | celloutsig_0_40z[14:12];
  assign celloutsig_0_18z = { celloutsig_0_17z[4], celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_2z } | { celloutsig_0_10z[14], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_14z };
  assign celloutsig_0_2z = in_data[9:1] | in_data[24:16];
  assign celloutsig_0_33z = { celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_12z } | celloutsig_0_20z[2:0];
  assign celloutsig_1_0z = & in_data[118:99];
  assign celloutsig_0_13z = & in_data[31:27];
  assign celloutsig_0_52z = | { celloutsig_0_48z, celloutsig_0_27z, celloutsig_0_44z, celloutsig_0_28z };
  assign celloutsig_0_5z = | { in_data[8:0], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_8z = | { celloutsig_1_3z[6:3], celloutsig_1_2z };
  assign celloutsig_0_39z = ^ celloutsig_0_4z[6:3];
  assign celloutsig_0_43z = ^ { celloutsig_0_36z, celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_44z = ^ celloutsig_0_20z[11:4];
  assign celloutsig_0_90z = ^ { celloutsig_0_18z[6:5], celloutsig_0_36z, celloutsig_0_14z };
  assign celloutsig_1_2z = ^ { in_data[146:144], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_7z = { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z } >>> { celloutsig_1_1z[1], celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_1_3z = { in_data[137:129], celloutsig_1_2z } ~^ { celloutsig_1_1z[3:1], celloutsig_1_1z };
  assign celloutsig_0_27z = celloutsig_0_20z[13:11] ~^ { celloutsig_0_26z[10:9], celloutsig_0_12z };
  assign celloutsig_0_17z = in_data[74:68] ^ { celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_6z };
  always_latch
    if (!clkin_data[128]) celloutsig_1_5z = 19'h00000;
    else if (clkin_data[64]) celloutsig_1_5z = { in_data[185:182], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_4z };
  always_latch
    if (clkin_data[96]) celloutsig_1_12z = 7'h00;
    else if (clkin_data[32]) celloutsig_1_12z = { in_data[174:171], celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_4z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_14z = 7'h00;
    else if (clkin_data[0]) celloutsig_0_14z = { celloutsig_0_4z[6:1], celloutsig_0_1z };
  assign celloutsig_0_29z = ~((celloutsig_0_16z & celloutsig_0_7z) | (celloutsig_0_11z & celloutsig_0_3z[2]));
  assign { celloutsig_0_26z[10], celloutsig_0_26z[14:12], celloutsig_0_26z[2], celloutsig_0_26z[23:17], celloutsig_0_26z[9:3], celloutsig_0_26z[11], celloutsig_0_26z[15], celloutsig_0_26z[1], celloutsig_0_26z[28:24], celloutsig_0_26z[16] } = ~ { celloutsig_0_24z, celloutsig_0_23z, celloutsig_0_22z, celloutsig_0_21z, celloutsig_0_17z, celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_4z[5:1], celloutsig_0_0z };
  assign _01_[10:6] = _00_;
  assign celloutsig_0_26z[0] = celloutsig_0_26z[10];
  assign { out_data[128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_90z };
endmodule
