<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p652" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_652{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_652{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_652{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t4_652{left:69px;bottom:1084px;}
#t5_652{left:95px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t6_652{left:586px;bottom:1088px;letter-spacing:-0.34px;word-spacing:-0.42px;}
#t7_652{left:95px;bottom:1071px;letter-spacing:-0.31px;word-spacing:-0.43px;}
#t8_652{left:69px;bottom:1045px;}
#t9_652{left:95px;bottom:1048px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ta_652{left:563px;bottom:1048px;letter-spacing:-0.33px;word-spacing:-0.44px;}
#tb_652{left:95px;bottom:1031px;letter-spacing:-0.31px;word-spacing:-0.46px;}
#tc_652{left:69px;bottom:1005px;}
#td_652{left:95px;bottom:1008px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#te_652{left:394px;bottom:1008px;letter-spacing:-0.32px;word-spacing:-0.46px;}
#tf_652{left:95px;bottom:991px;letter-spacing:-0.26px;word-spacing:-0.46px;}
#tg_652{left:69px;bottom:965px;}
#th_652{left:95px;bottom:969px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#ti_652{left:430px;bottom:969px;letter-spacing:-0.32px;word-spacing:-0.45px;}
#tj_652{left:95px;bottom:952px;letter-spacing:-0.24px;word-spacing:-0.49px;}
#tk_652{left:69px;bottom:925px;}
#tl_652{left:95px;bottom:929px;letter-spacing:-0.17px;word-spacing:-0.69px;}
#tm_652{left:345px;bottom:929px;letter-spacing:-0.23px;word-spacing:-0.7px;}
#tn_652{left:95px;bottom:912px;letter-spacing:-0.18px;word-spacing:-0.89px;}
#to_652{left:95px;bottom:895px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tp_652{left:95px;bottom:878px;letter-spacing:-0.15px;word-spacing:-0.63px;}
#tq_652{left:95px;bottom:862px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tr_652{left:95px;bottom:845px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#ts_652{left:95px;bottom:822px;letter-spacing:-0.16px;word-spacing:-1.11px;}
#tt_652{left:95px;bottom:805px;letter-spacing:-0.14px;word-spacing:-0.54px;}
#tu_652{left:95px;bottom:788px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#tv_652{left:95px;bottom:765px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tw_652{left:95px;bottom:749px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#tx_652{left:95px;bottom:732px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#ty_652{left:95px;bottom:715px;letter-spacing:-0.17px;word-spacing:-0.5px;}
#tz_652{left:69px;bottom:689px;}
#t10_652{left:95px;bottom:692px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#t11_652{left:196px;bottom:692px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t12_652{left:95px;bottom:675px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t13_652{left:69px;bottom:617px;letter-spacing:0.13px;}
#t14_652{left:151px;bottom:617px;letter-spacing:0.15px;word-spacing:0.01px;}
#t15_652{left:69px;bottom:593px;letter-spacing:-0.14px;word-spacing:-0.69px;}
#t16_652{left:69px;bottom:576px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t17_652{left:69px;bottom:551px;letter-spacing:-0.14px;word-spacing:-0.57px;}
#t18_652{left:69px;bottom:535px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t19_652{left:69px;bottom:510px;letter-spacing:-0.14px;word-spacing:-0.84px;}
#t1a_652{left:69px;bottom:493px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1b_652{left:69px;bottom:469px;letter-spacing:-0.14px;word-spacing:-0.61px;}
#t1c_652{left:69px;bottom:452px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1d_652{left:69px;bottom:435px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1e_652{left:69px;bottom:377px;letter-spacing:0.13px;}
#t1f_652{left:151px;bottom:377px;letter-spacing:0.15px;word-spacing:0.01px;}
#t1g_652{left:69px;bottom:353px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t1h_652{left:69px;bottom:336px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1i_652{left:744px;bottom:343px;}
#t1j_652{left:755px;bottom:336px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#t1k_652{left:69px;bottom:319px;letter-spacing:-0.15px;word-spacing:-1px;}
#t1l_652{left:69px;bottom:302px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1m_652{left:69px;bottom:286px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1n_652{left:69px;bottom:269px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1o_652{left:69px;bottom:149px;letter-spacing:-0.16px;}
#t1p_652{left:91px;bottom:149px;letter-spacing:-0.11px;word-spacing:-0.65px;}
#t1q_652{left:91px;bottom:133px;letter-spacing:-0.11px;word-spacing:-0.36px;}
#t1r_652{left:91px;bottom:116px;letter-spacing:-0.12px;}

.s1_652{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_652{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_652{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s4_652{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s5_652{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s6_652{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s7_652{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s8_652{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts652" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg652Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg652" style="-webkit-user-select: none;"><object width="935" height="1210" data="652/652.svg" type="image/svg+xml" id="pdf652" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_652" class="t s1_652">18-14 </span><span id="t2_652" class="t s1_652">Vol. 3B </span>
<span id="t3_652" class="t s2_652">DEBUG, BRANCH PROFILE, TSC, AND INTEL® RESOURCE DIRECTOR TECHNOLOGY (INTEL® RDT) FEATURES </span>
<span id="t4_652" class="t s3_652">• </span><span id="t5_652" class="t s4_652">BTS_OFF_OS (branch trace off in privileged code) flag (bit 9) — </span><span id="t6_652" class="t s5_652">When set, BTS or BTM is skipped if CPL </span>
<span id="t7_652" class="t s5_652">is 0. See Section 18.13.2. </span>
<span id="t8_652" class="t s3_652">• </span><span id="t9_652" class="t s4_652">BTS_OFF_USR (branch trace off in user code) flag (bit 10) — </span><span id="ta_652" class="t s5_652">When set, BTS or BTM is skipped if CPL is </span>
<span id="tb_652" class="t s5_652">greater than 0. See Section 18.13.2. </span>
<span id="tc_652" class="t s3_652">• </span><span id="td_652" class="t s4_652">FREEZE_LBRS_ON_PMI flag (bit 11) — </span><span id="te_652" class="t s5_652">When set, the LBR stack is frozen on a hardware PMI request (e.g., </span>
<span id="tf_652" class="t s5_652">when a counter overflows and is configured to trigger PMI). See Section 18.4.7 for details. </span>
<span id="tg_652" class="t s3_652">• </span><span id="th_652" class="t s4_652">FREEZE_PERFMON_ON_PMI flag (bit 12) — </span><span id="ti_652" class="t s5_652">When set, the performance counters (IA32_PMCx and IA32_- </span>
<span id="tj_652" class="t s5_652">FIXED_CTRx) are frozen on a PMI request. See Section 18.4.7 for details. </span>
<span id="tk_652" class="t s3_652">• </span><span id="tl_652" class="t s4_652">FREEZE_WHILE_SMM (bit 14) — </span><span id="tm_652" class="t s5_652">If this bit is set, upon the delivery of an SMI, the processor will clear all the </span>
<span id="tn_652" class="t s5_652">enable bits of IA32_PERF_GLOBAL_CTRL, save a copy of the content of IA32_DEBUGCTL and disable LBR, BTF, </span>
<span id="to_652" class="t s5_652">TR, and BTS fields of IA32_DEBUGCTL before transferring control to the SMI handler. If Intel Thread Director </span>
<span id="tp_652" class="t s5_652">support was enabled before transferring control to the SMI handler, then the processor will also reset the Intel </span>
<span id="tq_652" class="t s5_652">Thread Director history (see Section 15.6.11 for more details about Intel Thread Director enable, reset, and </span>
<span id="tr_652" class="t s5_652">history reset operations). </span>
<span id="ts_652" class="t s5_652">Subsequently, the enable bits of IA32_PERF_GLOBAL_CTRL will be set to 1, the saved copy of IA32_DEBUGCTL </span>
<span id="tt_652" class="t s5_652">prior to SMI delivery will be restored, after the SMI handler issues RSM to complete its service. If Intel Thread </span>
<span id="tu_652" class="t s5_652">Director support is enabled when RSM is executed, then the processor resets the Intel Thread Director history. </span>
<span id="tv_652" class="t s5_652">Note that system software must check if the processor supports the IA32_DEBUGCTL.FREEZE_WHILE_SMM </span>
<span id="tw_652" class="t s5_652">control bit. IA32_DEBUGCTL.FREEZE_WHILE_SMM is supported if IA32_PERF_CAPABIL- </span>
<span id="tx_652" class="t s5_652">ITIES.FREEZE_WHILE_SMM[Bit 12] is reporting 1. See Section 20.8 for details of detecting the presence of </span>
<span id="ty_652" class="t s5_652">IA32_PERF_CAPABILITIES MSR. </span>
<span id="tz_652" class="t s3_652">• </span><span id="t10_652" class="t s4_652">RTM (bit 15) </span><span id="t11_652" class="t s5_652">— If this bit is set, advanced debugging of RTM transactional regions is enabled if DR7.RTM is </span>
<span id="t12_652" class="t s5_652">also set. See Section 18.3.3. </span>
<span id="t13_652" class="t s6_652">18.4.2 </span><span id="t14_652" class="t s6_652">Monitoring Branches, Exceptions, and Interrupts </span>
<span id="t15_652" class="t s5_652">When the LBR flag (bit 0) in the IA32_DEBUGCTL MSR is set, the processor automatically begins recording branch </span>
<span id="t16_652" class="t s5_652">records for taken branches, interrupts, and exceptions (except for debug exceptions) in the LBR stack MSRs. </span>
<span id="t17_652" class="t s5_652">When the processor generates a debug exception (#DB), it automatically clears the LBR flag before executing the </span>
<span id="t18_652" class="t s5_652">exception handler. This action does not clear previously stored LBR stack MSRs. </span>
<span id="t19_652" class="t s5_652">A debugger can use the linear addresses in the LBR stack to re-set breakpoints in the breakpoint address registers </span>
<span id="t1a_652" class="t s5_652">(DR0 through DR3). This allows a backward trace from the manifestation of a particular bug toward its source. </span>
<span id="t1b_652" class="t s5_652">On some processors, if the LBR flag is cleared and TR flag in the IA32_DEBUGCTL MSR remains set, the processor </span>
<span id="t1c_652" class="t s5_652">will continue to update LBR stack MSRs. This is because those processors use the entries in the LBR stack in the </span>
<span id="t1d_652" class="t s5_652">process of generating BTM/BTS records. A #DB does not automatically clear the TR flag. </span>
<span id="t1e_652" class="t s6_652">18.4.3 </span><span id="t1f_652" class="t s6_652">Single-Stepping on Branches </span>
<span id="t1g_652" class="t s5_652">When software sets both the BTF flag (bit 1) in the IA32_DEBUGCTL MSR and the TF flag in the EFLAGS register, </span>
<span id="t1h_652" class="t s5_652">the processor generates a single-step debug exception only after instructions that cause a branch. </span>
<span id="t1i_652" class="t s7_652">1 </span>
<span id="t1j_652" class="t s5_652">This mecha- </span>
<span id="t1k_652" class="t s5_652">nism allows a debugger to single-step on control transfers caused by branches. This “branch single stepping” helps </span>
<span id="t1l_652" class="t s5_652">isolate a bug to a particular block of code before instruction single-stepping further narrows the search. The </span>
<span id="t1m_652" class="t s5_652">processor clears the BTF flag when it generates a debug exception. The debugger must set the BTF flag before </span>
<span id="t1n_652" class="t s5_652">resuming program execution to continue single-stepping on branches. </span>
<span id="t1o_652" class="t s8_652">1. </span><span id="t1p_652" class="t s8_652">Executions of CALL, IRET, and JMP that cause task switches never cause single-step debug exceptions (regardless of the value of the </span>
<span id="t1q_652" class="t s8_652">BTF flag). A debugger desiring debug exceptions on switches to a task should set the T flag (debug trap flag) in the TSS of that task. </span>
<span id="t1r_652" class="t s8_652">See Section 8.2.1, “Task-State Segment (TSS).” </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
