Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : counter
Version: I-2013.12-SP1
Date   : Wed Sep  9 21:10:42 2015
****************************************

Operating Conditions: fast   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_fast_nldm
Wire Load Model Mode: top

  Startpoint: value_reg[6]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: value_reg[5]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  value_reg[6]/CK (DFF_X2)               0.0000     0.0000 r
  value_reg[6]/Q (DFF_X2)                0.0540     0.0540 r
  U72/ZN (AOI221_X2)                     0.0151     0.0691 f
  U73/ZN (INV_X2)                        0.0110     0.0801 r
  value_reg[5]/D (DFF_X2)                0.0000     0.0801 r
  data arrival time                                 0.0801

  clock clock (rise edge)                0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  clock uncertainty                      0.0500     0.0500
  value_reg[5]/CK (DFF_X2)               0.0000     0.0500 r
  library hold time                     -0.0154     0.0346
  data required time                                0.0346
  -----------------------------------------------------------
  data required time                                0.0346
  data arrival time                                -0.0801
  -----------------------------------------------------------
  slack (MET)                                       0.0455


1
