Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Fri Apr  4 18:29:09 2025
| Host         : hildifons.ifi.uio.no running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_level_system_timing_summary_routed.rpt -pb top_level_system_timing_summary_routed.pb -rpx top_level_system_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level_system
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  13          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.869        0.000                      0                  388        0.086        0.000                      0                  388        4.020        0.000                       0                   211  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               1.869        0.000                      0                  388        0.086        0.000                      0                  388        4.020        0.000                       0                   211  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clock                       
(none)                      clock         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        1.869ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.869ns  (required time - arrival time)
  Source:                 vr/moving_sum_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7ctrl_inst/abcdefg_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        7.306ns  (logic 2.856ns (39.091%)  route 4.450ns (60.909%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns = ( 15.137 - 10.000 ) 
    Source Clock Delay      (SCD):    5.594ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.832     5.594    vr/mclk_IBUF_BUFG
    SLICE_X4Y9           FDCE                                         r  vr/moving_sum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDCE (Prop_fdce_C_Q)         0.518     6.112 f  vr/moving_sum_reg[0]/Q
                         net (fo=5, routed)           0.488     6.601    vr/moving_sum[0]
    SLICE_X5Y8           LUT1 (Prop_lut1_I0_O)        0.124     6.725 r  vr/velocity1_carry_i_18/O
                         net (fo=2, routed)           0.485     7.210    vr/velocity1_carry_i_18_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.790 r  vr/velocity1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.790    vr/velocity1_carry_i_10_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.904 r  vr/velocity1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.904    vr/velocity1_carry_i_9_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.238 f  vr/velocity1_carry_i_8/O[1]
                         net (fo=2, routed)           0.659     8.896    vr/velocity3[10]
    SLICE_X4Y12          LUT4 (Prop_lut4_I3_O)        0.303     9.199 r  vr/velocity1_carry_i_4/O
                         net (fo=1, routed)           0.000     9.199    vr/velocity1_carry_i_4_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.575 r  vr/velocity1_carry/CO[3]
                         net (fo=8, routed)           1.338    10.914    vr/velocity1
    SLICE_X3Y9           LUT5 (Prop_lut5_I4_O)        0.152    11.066 f  vr/abcdefg[6]_i_3/O
                         net (fo=9, routed)           0.907    11.973    vr/velocity_internal[4]
    SLICE_X1Y10          LUT5 (Prop_lut5_I0_O)        0.355    12.328 r  vr/abcdefg[6]_i_1/O
                         net (fo=4, routed)           0.573    12.900    seg7ctrl_inst/SS[2]
    SLICE_X0Y10          FDSE                                         r  seg7ctrl_inst/abcdefg_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.654    15.137    seg7ctrl_inst/mclk_IBUF_BUFG
    SLICE_X0Y10          FDSE                                         r  seg7ctrl_inst/abcdefg_reg[1]/C
                         clock pessimism              0.394    15.531    
                         clock uncertainty           -0.035    15.496    
    SLICE_X0Y10          FDSE (Setup_fdse_C_S)       -0.727    14.769    seg7ctrl_inst/abcdefg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.769    
                         arrival time                         -12.900    
  -------------------------------------------------------------------
                         slack                                  1.869    

Slack (MET) :             1.869ns  (required time - arrival time)
  Source:                 vr/moving_sum_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7ctrl_inst/abcdefg_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        7.306ns  (logic 2.856ns (39.091%)  route 4.450ns (60.909%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns = ( 15.137 - 10.000 ) 
    Source Clock Delay      (SCD):    5.594ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.832     5.594    vr/mclk_IBUF_BUFG
    SLICE_X4Y9           FDCE                                         r  vr/moving_sum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDCE (Prop_fdce_C_Q)         0.518     6.112 f  vr/moving_sum_reg[0]/Q
                         net (fo=5, routed)           0.488     6.601    vr/moving_sum[0]
    SLICE_X5Y8           LUT1 (Prop_lut1_I0_O)        0.124     6.725 r  vr/velocity1_carry_i_18/O
                         net (fo=2, routed)           0.485     7.210    vr/velocity1_carry_i_18_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.790 r  vr/velocity1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.790    vr/velocity1_carry_i_10_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.904 r  vr/velocity1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.904    vr/velocity1_carry_i_9_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.238 f  vr/velocity1_carry_i_8/O[1]
                         net (fo=2, routed)           0.659     8.896    vr/velocity3[10]
    SLICE_X4Y12          LUT4 (Prop_lut4_I3_O)        0.303     9.199 r  vr/velocity1_carry_i_4/O
                         net (fo=1, routed)           0.000     9.199    vr/velocity1_carry_i_4_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.575 r  vr/velocity1_carry/CO[3]
                         net (fo=8, routed)           1.338    10.914    vr/velocity1
    SLICE_X3Y9           LUT5 (Prop_lut5_I4_O)        0.152    11.066 f  vr/abcdefg[6]_i_3/O
                         net (fo=9, routed)           0.907    11.973    vr/velocity_internal[4]
    SLICE_X1Y10          LUT5 (Prop_lut5_I0_O)        0.355    12.328 r  vr/abcdefg[6]_i_1/O
                         net (fo=4, routed)           0.573    12.900    seg7ctrl_inst/SS[2]
    SLICE_X0Y10          FDSE                                         r  seg7ctrl_inst/abcdefg_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.654    15.137    seg7ctrl_inst/mclk_IBUF_BUFG
    SLICE_X0Y10          FDSE                                         r  seg7ctrl_inst/abcdefg_reg[2]/C
                         clock pessimism              0.394    15.531    
                         clock uncertainty           -0.035    15.496    
    SLICE_X0Y10          FDSE (Setup_fdse_C_S)       -0.727    14.769    seg7ctrl_inst/abcdefg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.769    
                         arrival time                         -12.900    
  -------------------------------------------------------------------
                         slack                                  1.869    

Slack (MET) :             1.869ns  (required time - arrival time)
  Source:                 vr/moving_sum_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7ctrl_inst/abcdefg_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        7.306ns  (logic 2.856ns (39.091%)  route 4.450ns (60.909%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns = ( 15.137 - 10.000 ) 
    Source Clock Delay      (SCD):    5.594ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.832     5.594    vr/mclk_IBUF_BUFG
    SLICE_X4Y9           FDCE                                         r  vr/moving_sum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDCE (Prop_fdce_C_Q)         0.518     6.112 f  vr/moving_sum_reg[0]/Q
                         net (fo=5, routed)           0.488     6.601    vr/moving_sum[0]
    SLICE_X5Y8           LUT1 (Prop_lut1_I0_O)        0.124     6.725 r  vr/velocity1_carry_i_18/O
                         net (fo=2, routed)           0.485     7.210    vr/velocity1_carry_i_18_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.790 r  vr/velocity1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.790    vr/velocity1_carry_i_10_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.904 r  vr/velocity1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.904    vr/velocity1_carry_i_9_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.238 f  vr/velocity1_carry_i_8/O[1]
                         net (fo=2, routed)           0.659     8.896    vr/velocity3[10]
    SLICE_X4Y12          LUT4 (Prop_lut4_I3_O)        0.303     9.199 r  vr/velocity1_carry_i_4/O
                         net (fo=1, routed)           0.000     9.199    vr/velocity1_carry_i_4_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.575 r  vr/velocity1_carry/CO[3]
                         net (fo=8, routed)           1.338    10.914    vr/velocity1
    SLICE_X3Y9           LUT5 (Prop_lut5_I4_O)        0.152    11.066 f  vr/abcdefg[6]_i_3/O
                         net (fo=9, routed)           0.907    11.973    vr/velocity_internal[4]
    SLICE_X1Y10          LUT5 (Prop_lut5_I0_O)        0.355    12.328 r  vr/abcdefg[6]_i_1/O
                         net (fo=4, routed)           0.573    12.900    seg7ctrl_inst/SS[2]
    SLICE_X0Y10          FDSE                                         r  seg7ctrl_inst/abcdefg_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.654    15.137    seg7ctrl_inst/mclk_IBUF_BUFG
    SLICE_X0Y10          FDSE                                         r  seg7ctrl_inst/abcdefg_reg[3]/C
                         clock pessimism              0.394    15.531    
                         clock uncertainty           -0.035    15.496    
    SLICE_X0Y10          FDSE (Setup_fdse_C_S)       -0.727    14.769    seg7ctrl_inst/abcdefg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.769    
                         arrival time                         -12.900    
  -------------------------------------------------------------------
                         slack                                  1.869    

Slack (MET) :             1.869ns  (required time - arrival time)
  Source:                 vr/moving_sum_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7ctrl_inst/abcdefg_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        7.306ns  (logic 2.856ns (39.091%)  route 4.450ns (60.909%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns = ( 15.137 - 10.000 ) 
    Source Clock Delay      (SCD):    5.594ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.832     5.594    vr/mclk_IBUF_BUFG
    SLICE_X4Y9           FDCE                                         r  vr/moving_sum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDCE (Prop_fdce_C_Q)         0.518     6.112 f  vr/moving_sum_reg[0]/Q
                         net (fo=5, routed)           0.488     6.601    vr/moving_sum[0]
    SLICE_X5Y8           LUT1 (Prop_lut1_I0_O)        0.124     6.725 r  vr/velocity1_carry_i_18/O
                         net (fo=2, routed)           0.485     7.210    vr/velocity1_carry_i_18_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.790 r  vr/velocity1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.790    vr/velocity1_carry_i_10_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.904 r  vr/velocity1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.904    vr/velocity1_carry_i_9_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.238 f  vr/velocity1_carry_i_8/O[1]
                         net (fo=2, routed)           0.659     8.896    vr/velocity3[10]
    SLICE_X4Y12          LUT4 (Prop_lut4_I3_O)        0.303     9.199 r  vr/velocity1_carry_i_4/O
                         net (fo=1, routed)           0.000     9.199    vr/velocity1_carry_i_4_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.575 r  vr/velocity1_carry/CO[3]
                         net (fo=8, routed)           1.338    10.914    vr/velocity1
    SLICE_X3Y9           LUT5 (Prop_lut5_I4_O)        0.152    11.066 f  vr/abcdefg[6]_i_3/O
                         net (fo=9, routed)           0.907    11.973    vr/velocity_internal[4]
    SLICE_X1Y10          LUT5 (Prop_lut5_I0_O)        0.355    12.328 r  vr/abcdefg[6]_i_1/O
                         net (fo=4, routed)           0.573    12.900    seg7ctrl_inst/SS[2]
    SLICE_X0Y10          FDSE                                         r  seg7ctrl_inst/abcdefg_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.654    15.137    seg7ctrl_inst/mclk_IBUF_BUFG
    SLICE_X0Y10          FDSE                                         r  seg7ctrl_inst/abcdefg_reg[6]/C
                         clock pessimism              0.394    15.531    
                         clock uncertainty           -0.035    15.496    
    SLICE_X0Y10          FDSE (Setup_fdse_C_S)       -0.727    14.769    seg7ctrl_inst/abcdefg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.769    
                         arrival time                         -12.900    
  -------------------------------------------------------------------
                         slack                                  1.869    

Slack (MET) :             2.427ns  (required time - arrival time)
  Source:                 vr/moving_sum_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7ctrl_inst/abcdefg_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        7.044ns  (logic 2.827ns (40.132%)  route 4.217ns (59.868%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns = ( 15.136 - 10.000 ) 
    Source Clock Delay      (SCD):    5.594ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.832     5.594    vr/mclk_IBUF_BUFG
    SLICE_X4Y9           FDCE                                         r  vr/moving_sum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDCE (Prop_fdce_C_Q)         0.518     6.112 f  vr/moving_sum_reg[0]/Q
                         net (fo=5, routed)           0.488     6.601    vr/moving_sum[0]
    SLICE_X5Y8           LUT1 (Prop_lut1_I0_O)        0.124     6.725 r  vr/velocity1_carry_i_18/O
                         net (fo=2, routed)           0.485     7.210    vr/velocity1_carry_i_18_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.790 r  vr/velocity1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.790    vr/velocity1_carry_i_10_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.904 r  vr/velocity1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.904    vr/velocity1_carry_i_9_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.238 f  vr/velocity1_carry_i_8/O[1]
                         net (fo=2, routed)           0.659     8.896    vr/velocity3[10]
    SLICE_X4Y12          LUT4 (Prop_lut4_I3_O)        0.303     9.199 r  vr/velocity1_carry_i_4/O
                         net (fo=1, routed)           0.000     9.199    vr/velocity1_carry_i_4_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.575 r  vr/velocity1_carry/CO[3]
                         net (fo=8, routed)           1.338    10.914    vr/velocity1
    SLICE_X3Y9           LUT5 (Prop_lut5_I4_O)        0.152    11.066 f  vr/abcdefg[6]_i_3/O
                         net (fo=9, routed)           0.907    11.973    vr/velocity_internal[4]
    SLICE_X1Y10          LUT5 (Prop_lut5_I3_O)        0.326    12.299 r  vr/abcdefg[5]_i_1/O
                         net (fo=1, routed)           0.340    12.639    seg7ctrl_inst/SS[1]
    SLICE_X1Y11          FDSE                                         r  seg7ctrl_inst/abcdefg_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.653    15.136    seg7ctrl_inst/mclk_IBUF_BUFG
    SLICE_X1Y11          FDSE                                         r  seg7ctrl_inst/abcdefg_reg[5]/C
                         clock pessimism              0.394    15.530    
                         clock uncertainty           -0.035    15.495    
    SLICE_X1Y11          FDSE (Setup_fdse_C_S)       -0.429    15.066    seg7ctrl_inst/abcdefg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                         -12.639    
  -------------------------------------------------------------------
                         slack                                  2.427    

Slack (MET) :             2.714ns  (required time - arrival time)
  Source:                 vr/moving_sum_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7ctrl_inst/abcdefg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        6.759ns  (logic 2.474ns (36.603%)  route 4.285ns (63.397%))
  Logic Levels:           7  (CARRY4=2 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns = ( 15.137 - 10.000 ) 
    Source Clock Delay      (SCD):    5.594ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.832     5.594    vr/mclk_IBUF_BUFG
    SLICE_X4Y9           FDCE                                         r  vr/moving_sum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDCE (Prop_fdce_C_Q)         0.518     6.112 f  vr/moving_sum_reg[0]/Q
                         net (fo=5, routed)           0.488     6.601    vr/moving_sum[0]
    SLICE_X5Y8           LUT1 (Prop_lut1_I0_O)        0.124     6.725 r  vr/velocity1_carry_i_18/O
                         net (fo=2, routed)           0.541     7.265    vr/velocity1_carry_i_18_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.860 r  vr/abcdefg_reg[6]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.860    vr/abcdefg_reg[6]_i_18_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.183 f  vr/abcdefg_reg[6]_i_8/O[1]
                         net (fo=2, routed)           0.746     8.929    vr/ARG3[6]
    SLICE_X6Y10          LUT3 (Prop_lut3_I0_O)        0.306     9.235 f  vr/abcdefg[6]_i_26/O
                         net (fo=3, routed)           0.822    10.058    vr/ARG2[6]
    SLICE_X5Y9           LUT6 (Prop_lut6_I1_O)        0.124    10.182 r  vr/abcdefg[6]_i_12/O
                         net (fo=1, routed)           0.816    10.997    vr/abcdefg[6]_i_12_n_0
    SLICE_X3Y9           LUT5 (Prop_lut5_I3_O)        0.152    11.149 f  vr/abcdefg[6]_i_5/O
                         net (fo=10, routed)          0.485    11.634    vr/velocity_internal[5]
    SLICE_X1Y10          LUT4 (Prop_lut4_I0_O)        0.332    11.966 r  vr/abcdefg[4]_i_1/O
                         net (fo=2, routed)           0.387    12.353    seg7ctrl_inst/SS[0]
    SLICE_X1Y10          FDRE                                         r  seg7ctrl_inst/abcdefg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.654    15.137    seg7ctrl_inst/mclk_IBUF_BUFG
    SLICE_X1Y10          FDRE                                         r  seg7ctrl_inst/abcdefg_reg[0]/C
                         clock pessimism              0.394    15.531    
                         clock uncertainty           -0.035    15.496    
    SLICE_X1Y10          FDRE (Setup_fdre_C_R)       -0.429    15.067    seg7ctrl_inst/abcdefg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.067    
                         arrival time                         -12.353    
  -------------------------------------------------------------------
                         slack                                  2.714    

Slack (MET) :             2.714ns  (required time - arrival time)
  Source:                 vr/moving_sum_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7ctrl_inst/abcdefg_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        6.759ns  (logic 2.474ns (36.603%)  route 4.285ns (63.397%))
  Logic Levels:           7  (CARRY4=2 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns = ( 15.137 - 10.000 ) 
    Source Clock Delay      (SCD):    5.594ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.832     5.594    vr/mclk_IBUF_BUFG
    SLICE_X4Y9           FDCE                                         r  vr/moving_sum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDCE (Prop_fdce_C_Q)         0.518     6.112 f  vr/moving_sum_reg[0]/Q
                         net (fo=5, routed)           0.488     6.601    vr/moving_sum[0]
    SLICE_X5Y8           LUT1 (Prop_lut1_I0_O)        0.124     6.725 r  vr/velocity1_carry_i_18/O
                         net (fo=2, routed)           0.541     7.265    vr/velocity1_carry_i_18_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.860 r  vr/abcdefg_reg[6]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.860    vr/abcdefg_reg[6]_i_18_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.183 f  vr/abcdefg_reg[6]_i_8/O[1]
                         net (fo=2, routed)           0.746     8.929    vr/ARG3[6]
    SLICE_X6Y10          LUT3 (Prop_lut3_I0_O)        0.306     9.235 f  vr/abcdefg[6]_i_26/O
                         net (fo=3, routed)           0.822    10.058    vr/ARG2[6]
    SLICE_X5Y9           LUT6 (Prop_lut6_I1_O)        0.124    10.182 r  vr/abcdefg[6]_i_12/O
                         net (fo=1, routed)           0.816    10.997    vr/abcdefg[6]_i_12_n_0
    SLICE_X3Y9           LUT5 (Prop_lut5_I3_O)        0.152    11.149 f  vr/abcdefg[6]_i_5/O
                         net (fo=10, routed)          0.485    11.634    vr/velocity_internal[5]
    SLICE_X1Y10          LUT4 (Prop_lut4_I0_O)        0.332    11.966 r  vr/abcdefg[4]_i_1/O
                         net (fo=2, routed)           0.387    12.353    seg7ctrl_inst/SS[0]
    SLICE_X1Y10          FDSE                                         r  seg7ctrl_inst/abcdefg_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.654    15.137    seg7ctrl_inst/mclk_IBUF_BUFG
    SLICE_X1Y10          FDSE                                         r  seg7ctrl_inst/abcdefg_reg[4]/C
                         clock pessimism              0.394    15.531    
                         clock uncertainty           -0.035    15.496    
    SLICE_X1Y10          FDSE (Setup_fdse_C_S)       -0.429    15.067    seg7ctrl_inst/abcdefg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.067    
                         arrival time                         -12.353    
  -------------------------------------------------------------------
                         slack                                  2.714    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 vr/moving_sum_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7ctrl_inst/abcdefg_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        6.917ns  (logic 2.474ns (35.766%)  route 4.443ns (64.234%))
  Logic Levels:           7  (CARRY4=2 LUT1=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns = ( 15.137 - 10.000 ) 
    Source Clock Delay      (SCD):    5.594ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.832     5.594    vr/mclk_IBUF_BUFG
    SLICE_X4Y9           FDCE                                         r  vr/moving_sum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDCE (Prop_fdce_C_Q)         0.518     6.112 f  vr/moving_sum_reg[0]/Q
                         net (fo=5, routed)           0.488     6.601    vr/moving_sum[0]
    SLICE_X5Y8           LUT1 (Prop_lut1_I0_O)        0.124     6.725 r  vr/velocity1_carry_i_18/O
                         net (fo=2, routed)           0.541     7.265    vr/velocity1_carry_i_18_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.860 r  vr/abcdefg_reg[6]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.860    vr/abcdefg_reg[6]_i_18_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.183 f  vr/abcdefg_reg[6]_i_8/O[1]
                         net (fo=2, routed)           0.746     8.929    vr/ARG3[6]
    SLICE_X6Y10          LUT3 (Prop_lut3_I0_O)        0.306     9.235 f  vr/abcdefg[6]_i_26/O
                         net (fo=3, routed)           0.822    10.058    vr/ARG2[6]
    SLICE_X5Y9           LUT6 (Prop_lut6_I1_O)        0.124    10.182 r  vr/abcdefg[6]_i_12/O
                         net (fo=1, routed)           0.816    10.997    vr/abcdefg[6]_i_12_n_0
    SLICE_X3Y9           LUT5 (Prop_lut5_I3_O)        0.152    11.149 r  vr/abcdefg[6]_i_5/O
                         net (fo=10, routed)          1.030    12.180    vr/velocity_internal[5]
    SLICE_X0Y10          LUT6 (Prop_lut6_I1_O)        0.332    12.512 r  vr/abcdefg[2]_i_1/O
                         net (fo=1, routed)           0.000    12.512    seg7ctrl_inst/D[2]
    SLICE_X0Y10          FDSE                                         r  seg7ctrl_inst/abcdefg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.654    15.137    seg7ctrl_inst/mclk_IBUF_BUFG
    SLICE_X0Y10          FDSE                                         r  seg7ctrl_inst/abcdefg_reg[2]/C
                         clock pessimism              0.394    15.531    
                         clock uncertainty           -0.035    15.496    
    SLICE_X0Y10          FDSE (Setup_fdse_C_D)        0.081    15.577    seg7ctrl_inst/abcdefg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.577    
                         arrival time                         -12.512    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.087ns  (required time - arrival time)
  Source:                 vr/moving_sum_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7ctrl_inst/abcdefg_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        6.843ns  (logic 2.949ns (43.096%)  route 3.894ns (56.904%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns = ( 15.136 - 10.000 ) 
    Source Clock Delay      (SCD):    5.594ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.832     5.594    vr/mclk_IBUF_BUFG
    SLICE_X4Y9           FDCE                                         r  vr/moving_sum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDCE (Prop_fdce_C_Q)         0.518     6.112 f  vr/moving_sum_reg[0]/Q
                         net (fo=5, routed)           0.488     6.601    vr/moving_sum[0]
    SLICE_X5Y8           LUT1 (Prop_lut1_I0_O)        0.124     6.725 r  vr/velocity1_carry_i_18/O
                         net (fo=2, routed)           0.485     7.210    vr/velocity1_carry_i_18_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.790 r  vr/velocity1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.790    vr/velocity1_carry_i_10_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.904 r  vr/velocity1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.904    vr/velocity1_carry_i_9_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.238 f  vr/velocity1_carry_i_8/O[1]
                         net (fo=2, routed)           0.659     8.896    vr/velocity3[10]
    SLICE_X4Y12          LUT4 (Prop_lut4_I3_O)        0.303     9.199 r  vr/velocity1_carry_i_4/O
                         net (fo=1, routed)           0.000     9.199    vr/velocity1_carry_i_4_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.575 r  vr/velocity1_carry/CO[3]
                         net (fo=8, routed)           0.977    10.553    vr/velocity1
    SLICE_X3Y10          LUT4 (Prop_lut4_I0_O)        0.124    10.677 r  vr/abcdefg[6]_i_14/O
                         net (fo=7, routed)           0.827    11.503    vr/velocity[0]
    SLICE_X3Y11          LUT5 (Prop_lut5_I0_O)        0.150    11.653 r  vr/abcdefg[5]_i_3/O
                         net (fo=1, routed)           0.458    12.111    vr/abcdefg[5]_i_3_n_0
    SLICE_X1Y11          LUT6 (Prop_lut6_I5_O)        0.326    12.437 r  vr/abcdefg[5]_i_2/O
                         net (fo=1, routed)           0.000    12.437    seg7ctrl_inst/D[5]
    SLICE_X1Y11          FDSE                                         r  seg7ctrl_inst/abcdefg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.653    15.136    seg7ctrl_inst/mclk_IBUF_BUFG
    SLICE_X1Y11          FDSE                                         r  seg7ctrl_inst/abcdefg_reg[5]/C
                         clock pessimism              0.394    15.530    
                         clock uncertainty           -0.035    15.495    
    SLICE_X1Y11          FDSE (Setup_fdse_C_D)        0.029    15.524    seg7ctrl_inst/abcdefg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.524    
                         arrival time                         -12.437    
  -------------------------------------------------------------------
                         slack                                  3.087    

Slack (MET) :             3.087ns  (required time - arrival time)
  Source:                 vr/moving_sum_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7ctrl_inst/abcdefg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        6.844ns  (logic 3.156ns (46.116%)  route 3.688ns (53.884%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns = ( 15.137 - 10.000 ) 
    Source Clock Delay      (SCD):    5.594ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.832     5.594    vr/mclk_IBUF_BUFG
    SLICE_X4Y9           FDCE                                         r  vr/moving_sum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDCE (Prop_fdce_C_Q)         0.518     6.112 f  vr/moving_sum_reg[0]/Q
                         net (fo=5, routed)           0.488     6.601    vr/moving_sum[0]
    SLICE_X5Y8           LUT1 (Prop_lut1_I0_O)        0.124     6.725 r  vr/velocity1_carry_i_18/O
                         net (fo=2, routed)           0.485     7.210    vr/velocity1_carry_i_18_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.790 r  vr/velocity1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.790    vr/velocity1_carry_i_10_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.904 r  vr/velocity1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.904    vr/velocity1_carry_i_9_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.238 f  vr/velocity1_carry_i_8/O[1]
                         net (fo=2, routed)           0.659     8.896    vr/velocity3[10]
    SLICE_X4Y12          LUT4 (Prop_lut4_I3_O)        0.303     9.199 r  vr/velocity1_carry_i_4/O
                         net (fo=1, routed)           0.000     9.199    vr/velocity1_carry_i_4_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.575 f  vr/velocity1_carry/CO[3]
                         net (fo=8, routed)           0.922    10.498    vr/velocity1
    SLICE_X3Y10          LUT5 (Prop_lut5_I4_O)        0.120    10.618 r  vr/abcdefg[6]_i_16/O
                         net (fo=7, routed)           0.841    11.459    vr/velocity[2]
    SLICE_X3Y10          LUT4 (Prop_lut4_I3_O)        0.355    11.814 r  vr/abcdefg[0]_i_2/O
                         net (fo=1, routed)           0.292    12.106    vr/abcdefg[0]_i_2_n_0
    SLICE_X1Y10          LUT6 (Prop_lut6_I0_O)        0.332    12.438 r  vr/abcdefg[0]_i_1/O
                         net (fo=1, routed)           0.000    12.438    seg7ctrl_inst/D[0]
    SLICE_X1Y10          FDRE                                         r  seg7ctrl_inst/abcdefg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.654    15.137    seg7ctrl_inst/mclk_IBUF_BUFG
    SLICE_X1Y10          FDRE                                         r  seg7ctrl_inst/abcdefg_reg[0]/C
                         clock pessimism              0.394    15.531    
                         clock uncertainty           -0.035    15.496    
    SLICE_X1Y10          FDRE (Setup_fdre_C_D)        0.029    15.525    seg7ctrl_inst/abcdefg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.525    
                         arrival time                         -12.438    
  -------------------------------------------------------------------
                         slack                                  3.087    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 vr/pos_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vr/pos_shift_reg[7][7]_srl8_vr_pos_shift_reg_c_6/D
                            (rising edge-triggered cell SRL16E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.236%)  route 0.145ns (50.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.621     1.568    vr/mclk_IBUF_BUFG
    SLICE_X7Y10          FDCE                                         r  vr/pos_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDCE (Prop_fdce_C_Q)         0.141     1.709 r  vr/pos_count_reg[7]/Q
                         net (fo=7, routed)           0.145     1.854    vr/pos_count[7]
    SLICE_X6Y9           SRL16E                                       r  vr/pos_shift_reg[7][7]_srl8_vr_pos_shift_reg_c_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.891     2.085    vr/mclk_IBUF_BUFG
    SLICE_X6Y9           SRL16E                                       r  vr/pos_shift_reg[7][7]_srl8_vr_pos_shift_reg_c_6/CLK
                         clock pessimism             -0.500     1.585    
    SLICE_X6Y9           SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.768    vr/pos_shift_reg[7][7]_srl8_vr_pos_shift_reg_c_6
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 vr/pos_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vr/pos_shift_reg[7][3]_srl8_vr_pos_shift_reg_c_6/D
                            (rising edge-triggered cell SRL16E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.894%)  route 0.147ns (51.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.622     1.569    vr/mclk_IBUF_BUFG
    SLICE_X7Y9           FDCE                                         r  vr/pos_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y9           FDCE (Prop_fdce_C_Q)         0.141     1.710 r  vr/pos_count_reg[3]/Q
                         net (fo=9, routed)           0.147     1.857    vr/pos_count[3]
    SLICE_X6Y9           SRL16E                                       r  vr/pos_shift_reg[7][3]_srl8_vr_pos_shift_reg_c_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.891     2.085    vr/mclk_IBUF_BUFG
    SLICE_X6Y9           SRL16E                                       r  vr/pos_shift_reg[7][3]_srl8_vr_pos_shift_reg_c_6/CLK
                         clock pessimism             -0.503     1.582    
    SLICE_X6Y9           SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.697    vr/pos_shift_reg[7][3]_srl8_vr_pos_shift_reg_c_6
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 vr/pos_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vr/pos_shift_reg[7][2]_srl8_vr_pos_shift_reg_c_6/D
                            (rising edge-triggered cell SRL16E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.925%)  route 0.159ns (53.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.622     1.569    vr/mclk_IBUF_BUFG
    SLICE_X7Y9           FDCE                                         r  vr/pos_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y9           FDCE (Prop_fdce_C_Q)         0.141     1.710 r  vr/pos_count_reg[2]/Q
                         net (fo=9, routed)           0.159     1.869    vr/pos_count[2]
    SLICE_X6Y9           SRL16E                                       r  vr/pos_shift_reg[7][2]_srl8_vr_pos_shift_reg_c_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.891     2.085    vr/mclk_IBUF_BUFG
    SLICE_X6Y9           SRL16E                                       r  vr/pos_shift_reg[7][2]_srl8_vr_pos_shift_reg_c_6/CLK
                         clock pessimism             -0.503     1.582    
    SLICE_X6Y9           SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.699    vr/pos_shift_reg[7][2]_srl8_vr_pos_shift_reg_c_6
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 vr/pos_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vr/pos_shift_reg[7][0]_srl8_vr_pos_shift_reg_c_6/D
                            (rising edge-triggered cell SRL16E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.908%)  route 0.231ns (62.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.622     1.569    vr/mclk_IBUF_BUFG
    SLICE_X7Y9           FDCE                                         r  vr/pos_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y9           FDCE (Prop_fdce_C_Q)         0.141     1.710 r  vr/pos_count_reg[0]/Q
                         net (fo=11, routed)          0.231     1.941    vr/pos_count[0]
    SLICE_X6Y8           SRL16E                                       r  vr/pos_shift_reg[7][0]_srl8_vr_pos_shift_reg_c_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.891     2.085    vr/mclk_IBUF_BUFG
    SLICE_X6Y8           SRL16E                                       r  vr/pos_shift_reg[7][0]_srl8_vr_pos_shift_reg_c_6/CLK
                         clock pessimism             -0.500     1.585    
    SLICE_X6Y8           SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.768    vr/pos_shift_reg[7][0]_srl8_vr_pos_shift_reg_c_6
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 vr/pos_shift_reg[9][2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vr/moving_sum_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.250ns (76.842%)  route 0.075ns (23.158%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.622     1.569    vr/mclk_IBUF_BUFG
    SLICE_X5Y9           FDCE                                         r  vr/pos_shift_reg[9][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDCE (Prop_fdce_C_Q)         0.141     1.710 r  vr/pos_shift_reg[9][2]/Q
                         net (fo=3, routed)           0.075     1.785    vr/pos_shift_reg[9][2]
    SLICE_X4Y9           LUT6 (Prop_lut6_I2_O)        0.045     1.830 r  vr/moving_sum_next_carry_i_5/O
                         net (fo=1, routed)           0.000     1.830    vr/moving_sum_next_carry_i_5_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.894 r  vr/moving_sum_next_carry/O[3]
                         net (fo=1, routed)           0.000     1.894    vr/moving_sum_next_carry_n_4
    SLICE_X4Y9           FDCE                                         r  vr/moving_sum_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.891     2.085    vr/mclk_IBUF_BUFG
    SLICE_X4Y9           FDCE                                         r  vr/moving_sum_reg[3]/C
                         clock pessimism             -0.503     1.582    
    SLICE_X4Y9           FDCE (Hold_fdce_C_D)         0.134     1.716    vr/moving_sum_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 vr/pos_shift_reg[9][2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vr/moving_sum_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.251ns (76.445%)  route 0.077ns (23.555%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.622     1.569    vr/mclk_IBUF_BUFG
    SLICE_X5Y9           FDCE                                         r  vr/pos_shift_reg[9][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDCE (Prop_fdce_C_Q)         0.141     1.710 r  vr/pos_shift_reg[9][2]/Q
                         net (fo=3, routed)           0.077     1.787    vr/pos_shift_reg[9][2]
    SLICE_X4Y9           LUT6 (Prop_lut6_I3_O)        0.045     1.832 r  vr/moving_sum_next_carry_i_6/O
                         net (fo=1, routed)           0.000     1.832    vr/moving_sum_next_carry_i_6_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.897 r  vr/moving_sum_next_carry/O[2]
                         net (fo=1, routed)           0.000     1.897    vr/moving_sum_next_carry_n_5
    SLICE_X4Y9           FDCE                                         r  vr/moving_sum_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.891     2.085    vr/mclk_IBUF_BUFG
    SLICE_X4Y9           FDCE                                         r  vr/moving_sum_reg[2]/C
                         clock pessimism             -0.503     1.582    
    SLICE_X4Y9           FDCE (Hold_fdce_C_D)         0.134     1.716    vr/moving_sum_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 vr/pos_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vr/pos_shift_reg[7][6]_srl8_vr_pos_shift_reg_c_6/D
                            (rising edge-triggered cell SRL16E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.723%)  route 0.167ns (54.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.621     1.568    vr/mclk_IBUF_BUFG
    SLICE_X7Y10          FDCE                                         r  vr/pos_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDCE (Prop_fdce_C_Q)         0.141     1.709 r  vr/pos_count_reg[6]/Q
                         net (fo=8, routed)           0.167     1.876    vr/pos_count[6]
    SLICE_X6Y9           SRL16E                                       r  vr/pos_shift_reg[7][6]_srl8_vr_pos_shift_reg_c_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.891     2.085    vr/mclk_IBUF_BUFG
    SLICE_X6Y9           SRL16E                                       r  vr/pos_shift_reg[7][6]_srl8_vr_pos_shift_reg_c_6/CLK
                         clock pessimism             -0.500     1.585    
    SLICE_X6Y9           SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.694    vr/pos_shift_reg[7][6]_srl8_vr_pos_shift_reg_c_6
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 vr/pos_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vr/pos_shift_reg[7][4]_srl8_vr_pos_shift_reg_c_6/D
                            (rising edge-triggered cell SRL16E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.641%)  route 0.175ns (55.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.621     1.568    vr/mclk_IBUF_BUFG
    SLICE_X7Y10          FDCE                                         r  vr/pos_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDCE (Prop_fdce_C_Q)         0.141     1.709 r  vr/pos_count_reg[4]/Q
                         net (fo=9, routed)           0.175     1.884    vr/pos_count[4]
    SLICE_X6Y8           SRL16E                                       r  vr/pos_shift_reg[7][4]_srl8_vr_pos_shift_reg_c_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.891     2.085    vr/mclk_IBUF_BUFG
    SLICE_X6Y8           SRL16E                                       r  vr/pos_shift_reg[7][4]_srl8_vr_pos_shift_reg_c_6/CLK
                         clock pessimism             -0.500     1.585    
    SLICE_X6Y8           SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.700    vr/pos_shift_reg[7][4]_srl8_vr_pos_shift_reg_c_6
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 pwm_inst/FSM_sequential_present_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync_inst/en_sync_ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.615     1.562    pwm_inst/mclk_IBUF_BUFG
    SLICE_X0Y30          FDRE                                         r  pwm_inst/FSM_sequential_present_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.164     1.726 r  pwm_inst/FSM_sequential_present_state_reg[0]/Q
                         net (fo=3, routed)           0.094     1.820    pwm_inst/present_state[0]
    SLICE_X1Y30          LUT2 (Prop_lut2_I0_O)        0.045     1.865 r  pwm_inst/en_sync_ff1_i_1/O
                         net (fo=1, routed)           0.000     1.865    sync_inst/internal_en
    SLICE_X1Y30          FDRE                                         r  sync_inst/en_sync_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.883     2.077    sync_inst/mclk_IBUF_BUFG
    SLICE_X1Y30          FDRE                                         r  sync_inst/en_sync_ff1_reg/C
                         clock pessimism             -0.502     1.575    
    SLICE_X1Y30          FDRE (Hold_fdre_C_D)         0.091     1.666    sync_inst/en_sync_ff1_reg
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 input_sync_int/sb_sync_ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            quad_inst/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.212ns (60.708%)  route 0.137ns (39.291%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.622     1.569    input_sync_int/mclk_IBUF_BUFG
    SLICE_X4Y7           FDRE                                         r  input_sync_int/sb_sync_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.164     1.733 r  input_sync_int/sb_sync_ff2_reg/Q
                         net (fo=4, routed)           0.137     1.870    quad_inst/sb_sync_int
    SLICE_X7Y8           LUT4 (Prop_lut4_I1_O)        0.048     1.918 r  quad_inst/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.918    quad_inst/next_state[1]
    SLICE_X7Y8           FDCE                                         r  quad_inst/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.891     2.085    quad_inst/mclk_IBUF_BUFG
    SLICE_X7Y8           FDCE                                         r  quad_inst/FSM_sequential_current_state_reg[1]/C
                         clock pessimism             -0.500     1.585    
    SLICE_X7Y8           FDCE (Hold_fdce_C_D)         0.107     1.692    quad_inst/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mclk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  mclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y7     input_sync_int/sa_sync_ff1_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y7     input_sync_int/sa_sync_ff2_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y7     input_sync_int/sb_sync_ff1_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y7     input_sync_int/sb_sync_ff2_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y30    pwm_inst/FSM_sequential_present_state_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y30    pwm_inst/FSM_sequential_present_state_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y24    pwm_inst/r_count_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y26    pwm_inst/r_count_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y26    pwm_inst/r_count_reg[11]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y8     vr/pos_shift_reg[7][0]_srl8_vr_pos_shift_reg_c_6/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y8     vr/pos_shift_reg[7][0]_srl8_vr_pos_shift_reg_c_6/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y8     vr/pos_shift_reg[7][1]_srl8_vr_pos_shift_reg_c_6/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y8     vr/pos_shift_reg[7][1]_srl8_vr_pos_shift_reg_c_6/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y9     vr/pos_shift_reg[7][2]_srl8_vr_pos_shift_reg_c_6/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y9     vr/pos_shift_reg[7][2]_srl8_vr_pos_shift_reg_c_6/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y9     vr/pos_shift_reg[7][3]_srl8_vr_pos_shift_reg_c_6/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y9     vr/pos_shift_reg[7][3]_srl8_vr_pos_shift_reg_c_6/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y8     vr/pos_shift_reg[7][4]_srl8_vr_pos_shift_reg_c_6/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y8     vr/pos_shift_reg[7][4]_srl8_vr_pos_shift_reg_c_6/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y8     vr/pos_shift_reg[7][0]_srl8_vr_pos_shift_reg_c_6/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y8     vr/pos_shift_reg[7][0]_srl8_vr_pos_shift_reg_c_6/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y8     vr/pos_shift_reg[7][1]_srl8_vr_pos_shift_reg_c_6/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y8     vr/pos_shift_reg[7][1]_srl8_vr_pos_shift_reg_c_6/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y9     vr/pos_shift_reg[7][2]_srl8_vr_pos_shift_reg_c_6/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y9     vr/pos_shift_reg[7][2]_srl8_vr_pos_shift_reg_c_6/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y9     vr/pos_shift_reg[7][3]_srl8_vr_pos_shift_reg_c_6/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y9     vr/pos_shift_reg[7][3]_srl8_vr_pos_shift_reg_c_6/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y8     vr/pos_shift_reg[7][4]_srl8_vr_pos_shift_reg_c_6/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y8     vr/pos_shift_reg[7][4]_srl8_vr_pos_shift_reg_c_6/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clock
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sync_inst/dir_sync_ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dir_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.304ns  (logic 4.244ns (67.330%)  route 2.059ns (32.669%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.824     5.586    sync_inst/mclk_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  sync_inst/dir_sync_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.518     6.104 r  sync_inst/dir_sync_ff2_reg/Q
                         net (fo=1, routed)           2.059     8.164    dir_out_OBUF
    W12                  OBUF (Prop_obuf_I_O)         3.726    11.890 r  dir_out_OBUF_inst/O
                         net (fo=0)                   0.000    11.890    dir_out
    W12                                                               r  dir_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_inst/en_sync_ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            en_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.249ns  (logic 4.178ns (66.854%)  route 2.071ns (33.146%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.824     5.586    sync_inst/mclk_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  sync_inst/en_sync_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.518     6.104 r  sync_inst/en_sync_ff2_reg/Q
                         net (fo=1, routed)           2.071     8.176    en_out_OBUF
    W11                  OBUF (Prop_obuf_I_O)         3.660    11.836 r  en_out_OBUF_inst/O
                         net (fo=0)                   0.000    11.836    en_out
    W11                                                               r  en_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7ctrl_inst/abcdefg_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abcdefg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.936ns  (logic 4.068ns (68.531%)  route 1.868ns (31.469%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.833     5.595    seg7ctrl_inst/mclk_IBUF_BUFG
    SLICE_X0Y10          FDSE                                         r  seg7ctrl_inst/abcdefg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDSE (Prop_fdse_C_Q)         0.518     6.113 r  seg7ctrl_inst/abcdefg_reg[6]/Q
                         net (fo=1, routed)           1.868     7.981    abcdefg_OBUF[6]
    AB7                  OBUF (Prop_obuf_I_O)         3.550    11.531 r  abcdefg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.531    abcdefg[6]
    AB7                                                               r  abcdefg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7ctrl_inst/abcdefg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abcdefg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.872ns  (logic 4.013ns (68.347%)  route 1.859ns (31.653%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.833     5.595    seg7ctrl_inst/mclk_IBUF_BUFG
    SLICE_X0Y10          FDSE                                         r  seg7ctrl_inst/abcdefg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDSE (Prop_fdse_C_Q)         0.518     6.113 r  seg7ctrl_inst/abcdefg_reg[1]/Q
                         net (fo=1, routed)           1.859     7.972    abcdefg_OBUF[1]
    W7                   OBUF (Prop_obuf_I_O)         3.495    11.468 r  abcdefg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.468    abcdefg[1]
    W7                                                                r  abcdefg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7ctrl_inst/abcdefg_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abcdefg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.834ns  (logic 3.970ns (68.058%)  route 1.863ns (31.942%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.833     5.595    seg7ctrl_inst/mclk_IBUF_BUFG
    SLICE_X1Y10          FDSE                                         r  seg7ctrl_inst/abcdefg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDSE (Prop_fdse_C_Q)         0.456     6.051 r  seg7ctrl_inst/abcdefg_reg[4]/Q
                         net (fo=1, routed)           1.863     7.915    abcdefg_OBUF[4]
    Y4                   OBUF (Prop_obuf_I_O)         3.514    11.429 r  abcdefg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.429    abcdefg[4]
    Y4                                                                r  abcdefg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7ctrl_inst/abcdefg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abcdefg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.773ns  (logic 4.052ns (70.181%)  route 1.722ns (29.819%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.833     5.595    seg7ctrl_inst/mclk_IBUF_BUFG
    SLICE_X0Y10          FDSE                                         r  seg7ctrl_inst/abcdefg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDSE (Prop_fdse_C_Q)         0.518     6.113 r  seg7ctrl_inst/abcdefg_reg[3]/Q
                         net (fo=1, routed)           1.722     7.835    abcdefg_OBUF[3]
    AA4                  OBUF (Prop_obuf_I_O)         3.534    11.369 r  abcdefg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.369    abcdefg[3]
    AA4                                                               r  abcdefg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7ctrl_inst/abcdefg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abcdefg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.727ns  (logic 4.010ns (70.020%)  route 1.717ns (29.980%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.833     5.595    seg7ctrl_inst/mclk_IBUF_BUFG
    SLICE_X0Y10          FDSE                                         r  seg7ctrl_inst/abcdefg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDSE (Prop_fdse_C_Q)         0.518     6.113 r  seg7ctrl_inst/abcdefg_reg[2]/Q
                         net (fo=1, routed)           1.717     7.830    abcdefg_OBUF[2]
    V7                   OBUF (Prop_obuf_I_O)         3.492    11.322 r  abcdefg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.322    abcdefg[2]
    V7                                                                r  abcdefg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7ctrl_inst/abcdefg_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abcdefg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.708ns  (logic 3.997ns (70.037%)  route 1.710ns (29.963%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.832     5.594    seg7ctrl_inst/mclk_IBUF_BUFG
    SLICE_X1Y11          FDSE                                         r  seg7ctrl_inst/abcdefg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDSE (Prop_fdse_C_Q)         0.456     6.050 r  seg7ctrl_inst/abcdefg_reg[5]/Q
                         net (fo=1, routed)           1.710     7.761    abcdefg_OBUF[5]
    AB6                  OBUF (Prop_obuf_I_O)         3.541    11.302 r  abcdefg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.302    abcdefg[5]
    AB6                                                               r  abcdefg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7ctrl_inst/abcdefg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abcdefg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.620ns  (logic 3.946ns (70.219%)  route 1.674ns (29.781%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.833     5.595    seg7ctrl_inst/mclk_IBUF_BUFG
    SLICE_X1Y10          FDRE                                         r  seg7ctrl_inst/abcdefg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.456     6.051 r  seg7ctrl_inst/abcdefg_reg[0]/Q
                         net (fo=1, routed)           1.674     7.725    abcdefg_OBUF[0]
    V5                   OBUF (Prop_obuf_I_O)         3.490    11.215 r  abcdefg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.215    abcdefg[0]
    V5                                                                r  abcdefg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7ctrl_inst/c_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.565ns  (logic 4.012ns (72.098%)  route 1.553ns (27.902%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.834     5.596    seg7ctrl_inst/mclk_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  seg7ctrl_inst/c_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.518     6.114 r  seg7ctrl_inst/c_reg_reg/Q
                         net (fo=16, routed)          1.553     7.667    c_OBUF
    V4                   OBUF (Prop_obuf_I_O)         3.494    11.162 r  c_OBUF_inst/O
                         net (fo=0)                   0.000    11.162    c
    V4                                                                r  c (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg7ctrl_inst/c_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.666ns  (logic 1.360ns (81.637%)  route 0.306ns (18.363%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.622     1.569    seg7ctrl_inst/mclk_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  seg7ctrl_inst/c_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.164     1.733 r  seg7ctrl_inst/c_reg_reg/Q
                         net (fo=16, routed)          0.306     2.039    c_OBUF
    V4                   OBUF (Prop_obuf_I_O)         1.196     3.234 r  c_OBUF_inst/O
                         net (fo=0)                   0.000     3.234    c
    V4                                                                r  c (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7ctrl_inst/abcdefg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abcdefg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.675ns  (logic 1.333ns (79.545%)  route 0.343ns (20.455%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.621     1.568    seg7ctrl_inst/mclk_IBUF_BUFG
    SLICE_X1Y10          FDRE                                         r  seg7ctrl_inst/abcdefg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.141     1.709 r  seg7ctrl_inst/abcdefg_reg[0]/Q
                         net (fo=1, routed)           0.343     2.052    abcdefg_OBUF[0]
    V5                   OBUF (Prop_obuf_I_O)         1.192     3.243 r  abcdefg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.243    abcdefg[0]
    V5                                                                r  abcdefg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7ctrl_inst/abcdefg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abcdefg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.721ns  (logic 1.357ns (78.856%)  route 0.364ns (21.144%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.621     1.568    seg7ctrl_inst/mclk_IBUF_BUFG
    SLICE_X0Y10          FDSE                                         r  seg7ctrl_inst/abcdefg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDSE (Prop_fdse_C_Q)         0.164     1.732 r  seg7ctrl_inst/abcdefg_reg[2]/Q
                         net (fo=1, routed)           0.364     2.096    abcdefg_OBUF[2]
    V7                   OBUF (Prop_obuf_I_O)         1.193     3.289 r  abcdefg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.289    abcdefg[2]
    V7                                                                r  abcdefg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7ctrl_inst/abcdefg_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abcdefg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.735ns  (logic 1.383ns (79.706%)  route 0.352ns (20.294%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.621     1.568    seg7ctrl_inst/mclk_IBUF_BUFG
    SLICE_X1Y11          FDSE                                         r  seg7ctrl_inst/abcdefg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDSE (Prop_fdse_C_Q)         0.141     1.709 r  seg7ctrl_inst/abcdefg_reg[5]/Q
                         net (fo=1, routed)           0.352     2.061    abcdefg_OBUF[5]
    AB6                  OBUF (Prop_obuf_I_O)         1.242     3.303 r  abcdefg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.303    abcdefg[5]
    AB6                                                               r  abcdefg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7ctrl_inst/abcdefg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abcdefg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.751ns  (logic 1.399ns (79.867%)  route 0.353ns (20.133%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.621     1.568    seg7ctrl_inst/mclk_IBUF_BUFG
    SLICE_X0Y10          FDSE                                         r  seg7ctrl_inst/abcdefg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDSE (Prop_fdse_C_Q)         0.164     1.732 r  seg7ctrl_inst/abcdefg_reg[3]/Q
                         net (fo=1, routed)           0.353     2.084    abcdefg_OBUF[3]
    AA4                  OBUF (Prop_obuf_I_O)         1.235     3.319 r  abcdefg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.319    abcdefg[3]
    AA4                                                               r  abcdefg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7ctrl_inst/abcdefg_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abcdefg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.771ns  (logic 1.356ns (76.595%)  route 0.414ns (23.405%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.621     1.568    seg7ctrl_inst/mclk_IBUF_BUFG
    SLICE_X1Y10          FDSE                                         r  seg7ctrl_inst/abcdefg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDSE (Prop_fdse_C_Q)         0.141     1.709 r  seg7ctrl_inst/abcdefg_reg[4]/Q
                         net (fo=1, routed)           0.414     2.123    abcdefg_OBUF[4]
    Y4                   OBUF (Prop_obuf_I_O)         1.215     3.339 r  abcdefg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.339    abcdefg[4]
    Y4                                                                r  abcdefg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7ctrl_inst/abcdefg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abcdefg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.780ns  (logic 1.361ns (76.425%)  route 0.420ns (23.575%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.621     1.568    seg7ctrl_inst/mclk_IBUF_BUFG
    SLICE_X0Y10          FDSE                                         r  seg7ctrl_inst/abcdefg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDSE (Prop_fdse_C_Q)         0.164     1.732 r  seg7ctrl_inst/abcdefg_reg[1]/Q
                         net (fo=1, routed)           0.420     2.152    abcdefg_OBUF[1]
    W7                   OBUF (Prop_obuf_I_O)         1.197     3.348 r  abcdefg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.348    abcdefg[1]
    W7                                                                r  abcdefg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7ctrl_inst/abcdefg_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abcdefg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.832ns  (logic 1.415ns (77.233%)  route 0.417ns (22.767%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.621     1.568    seg7ctrl_inst/mclk_IBUF_BUFG
    SLICE_X0Y10          FDSE                                         r  seg7ctrl_inst/abcdefg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDSE (Prop_fdse_C_Q)         0.164     1.732 r  seg7ctrl_inst/abcdefg_reg[6]/Q
                         net (fo=1, routed)           0.417     2.149    abcdefg_OBUF[6]
    AB7                  OBUF (Prop_obuf_I_O)         1.251     3.399 r  abcdefg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.399    abcdefg[6]
    AB7                                                               r  abcdefg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_inst/en_sync_ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            en_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.030ns  (logic 1.523ns (75.053%)  route 0.506ns (24.947%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.616     1.563    sync_inst/mclk_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  sync_inst/en_sync_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.164     1.727 r  sync_inst/en_sync_ff2_reg/Q
                         net (fo=1, routed)           0.506     2.233    en_out_OBUF
    W11                  OBUF (Prop_obuf_I_O)         1.359     3.593 r  en_out_OBUF_inst/O
                         net (fo=0)                   0.000     3.593    en_out
    W11                                                               r  en_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_inst/dir_sync_ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dir_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.087ns  (logic 1.589ns (76.163%)  route 0.497ns (23.837%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.616     1.563    sync_inst/mclk_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  sync_inst/dir_sync_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.164     1.727 r  sync_inst/dir_sync_ff2_reg/Q
                         net (fo=1, routed)           0.497     2.224    dir_out_OBUF
    W12                  OBUF (Prop_obuf_I_O)         1.425     3.650 r  dir_out_OBUF_inst/O
                         net (fo=0)                   0.000     3.650    dir_out
    W12                                                               r  dir_out (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clock

Max Delay           211 Endpoints
Min Delay           211 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seg7ctrl_inst/counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.445ns  (logic 1.611ns (14.080%)  route 9.833ns (85.920%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.140ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  reset_IBUF_inst/O
                         net (fo=122, routed)         8.553    10.013    seg7ctrl_inst/reset_IBUF
    SLICE_X0Y6           LUT1 (Prop_lut1_I0_O)        0.152    10.165 r  seg7ctrl_inst/counter[30]_i_2/O
                         net (fo=30, routed)          1.280    11.445    seg7ctrl_inst/counter[30]_i_2_n_0
    SLICE_X1Y2           FDRE                                         r  seg7ctrl_inst/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.657     5.140    seg7ctrl_inst/mclk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  seg7ctrl_inst/counter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seg7ctrl_inst/counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.445ns  (logic 1.611ns (14.080%)  route 9.833ns (85.920%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.140ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  reset_IBUF_inst/O
                         net (fo=122, routed)         8.553    10.013    seg7ctrl_inst/reset_IBUF
    SLICE_X0Y6           LUT1 (Prop_lut1_I0_O)        0.152    10.165 r  seg7ctrl_inst/counter[30]_i_2/O
                         net (fo=30, routed)          1.280    11.445    seg7ctrl_inst/counter[30]_i_2_n_0
    SLICE_X1Y2           FDRE                                         r  seg7ctrl_inst/counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.657     5.140    seg7ctrl_inst/mclk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  seg7ctrl_inst/counter_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seg7ctrl_inst/counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.445ns  (logic 1.611ns (14.080%)  route 9.833ns (85.920%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.140ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  reset_IBUF_inst/O
                         net (fo=122, routed)         8.553    10.013    seg7ctrl_inst/reset_IBUF
    SLICE_X0Y6           LUT1 (Prop_lut1_I0_O)        0.152    10.165 r  seg7ctrl_inst/counter[30]_i_2/O
                         net (fo=30, routed)          1.280    11.445    seg7ctrl_inst/counter[30]_i_2_n_0
    SLICE_X1Y2           FDRE                                         r  seg7ctrl_inst/counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.657     5.140    seg7ctrl_inst/mclk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  seg7ctrl_inst/counter_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seg7ctrl_inst/counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.445ns  (logic 1.611ns (14.080%)  route 9.833ns (85.920%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.140ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  reset_IBUF_inst/O
                         net (fo=122, routed)         8.553    10.013    seg7ctrl_inst/reset_IBUF
    SLICE_X0Y6           LUT1 (Prop_lut1_I0_O)        0.152    10.165 r  seg7ctrl_inst/counter[30]_i_2/O
                         net (fo=30, routed)          1.280    11.445    seg7ctrl_inst/counter[30]_i_2_n_0
    SLICE_X1Y2           FDRE                                         r  seg7ctrl_inst/counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.657     5.140    seg7ctrl_inst/mclk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  seg7ctrl_inst/counter_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seg7ctrl_inst/counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.305ns  (logic 1.611ns (14.254%)  route 9.694ns (85.746%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  reset_IBUF_inst/O
                         net (fo=122, routed)         8.553    10.013    seg7ctrl_inst/reset_IBUF
    SLICE_X0Y6           LUT1 (Prop_lut1_I0_O)        0.152    10.165 r  seg7ctrl_inst/counter[30]_i_2/O
                         net (fo=30, routed)          1.140    11.305    seg7ctrl_inst/counter[30]_i_2_n_0
    SLICE_X1Y3           FDRE                                         r  seg7ctrl_inst/counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.656     5.139    seg7ctrl_inst/mclk_IBUF_BUFG
    SLICE_X1Y3           FDRE                                         r  seg7ctrl_inst/counter_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seg7ctrl_inst/counter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.305ns  (logic 1.611ns (14.254%)  route 9.694ns (85.746%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  reset_IBUF_inst/O
                         net (fo=122, routed)         8.553    10.013    seg7ctrl_inst/reset_IBUF
    SLICE_X0Y6           LUT1 (Prop_lut1_I0_O)        0.152    10.165 r  seg7ctrl_inst/counter[30]_i_2/O
                         net (fo=30, routed)          1.140    11.305    seg7ctrl_inst/counter[30]_i_2_n_0
    SLICE_X1Y3           FDRE                                         r  seg7ctrl_inst/counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.656     5.139    seg7ctrl_inst/mclk_IBUF_BUFG
    SLICE_X1Y3           FDRE                                         r  seg7ctrl_inst/counter_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seg7ctrl_inst/counter_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.305ns  (logic 1.611ns (14.254%)  route 9.694ns (85.746%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  reset_IBUF_inst/O
                         net (fo=122, routed)         8.553    10.013    seg7ctrl_inst/reset_IBUF
    SLICE_X0Y6           LUT1 (Prop_lut1_I0_O)        0.152    10.165 r  seg7ctrl_inst/counter[30]_i_2/O
                         net (fo=30, routed)          1.140    11.305    seg7ctrl_inst/counter[30]_i_2_n_0
    SLICE_X1Y3           FDRE                                         r  seg7ctrl_inst/counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.656     5.139    seg7ctrl_inst/mclk_IBUF_BUFG
    SLICE_X1Y3           FDRE                                         r  seg7ctrl_inst/counter_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seg7ctrl_inst/counter_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.305ns  (logic 1.611ns (14.254%)  route 9.694ns (85.746%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  reset_IBUF_inst/O
                         net (fo=122, routed)         8.553    10.013    seg7ctrl_inst/reset_IBUF
    SLICE_X0Y6           LUT1 (Prop_lut1_I0_O)        0.152    10.165 r  seg7ctrl_inst/counter[30]_i_2/O
                         net (fo=30, routed)          1.140    11.305    seg7ctrl_inst/counter[30]_i_2_n_0
    SLICE_X1Y3           FDRE                                         r  seg7ctrl_inst/counter_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.656     5.139    seg7ctrl_inst/mclk_IBUF_BUFG
    SLICE_X1Y3           FDRE                                         r  seg7ctrl_inst/counter_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seg7ctrl_inst/counter_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.292ns  (logic 1.611ns (14.271%)  route 9.680ns (85.729%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  reset_IBUF_inst/O
                         net (fo=122, routed)         8.553    10.013    seg7ctrl_inst/reset_IBUF
    SLICE_X0Y6           LUT1 (Prop_lut1_I0_O)        0.152    10.165 r  seg7ctrl_inst/counter[30]_i_2/O
                         net (fo=30, routed)          1.127    11.292    seg7ctrl_inst/counter[30]_i_2_n_0
    SLICE_X1Y4           FDRE                                         r  seg7ctrl_inst/counter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.656     5.139    seg7ctrl_inst/mclk_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  seg7ctrl_inst/counter_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seg7ctrl_inst/counter_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.292ns  (logic 1.611ns (14.271%)  route 9.680ns (85.729%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  reset_IBUF_inst/O
                         net (fo=122, routed)         8.553    10.013    seg7ctrl_inst/reset_IBUF
    SLICE_X0Y6           LUT1 (Prop_lut1_I0_O)        0.152    10.165 r  seg7ctrl_inst/counter[30]_i_2/O
                         net (fo=30, routed)          1.127    11.292    seg7ctrl_inst/counter[30]_i_2_n_0
    SLICE_X1Y4           FDRE                                         r  seg7ctrl_inst/counter_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.656     5.139    seg7ctrl_inst/mclk_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  seg7ctrl_inst/counter_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sa
                            (input port)
  Destination:            input_sync_int/sa_sync_ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.234ns  (logic 0.266ns (21.597%)  route 0.967ns (78.403%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  sa (IN)
                         net (fo=0)                   0.000     0.000    sa
    V10                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sa_IBUF_inst/O
                         net (fo=1, routed)           0.967     1.234    input_sync_int/sa_IBUF
    SLICE_X4Y7           FDRE                                         r  input_sync_int/sa_sync_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.891     2.085    input_sync_int/mclk_IBUF_BUFG
    SLICE_X4Y7           FDRE                                         r  input_sync_int/sa_sync_ff1_reg/C

Slack:                    inf
  Source:                 sb
                            (input port)
  Destination:            input_sync_int/sb_sync_ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.298ns  (logic 0.350ns (26.942%)  route 0.948ns (73.058%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W8                                                0.000     0.000 r  sb (IN)
                         net (fo=0)                   0.000     0.000    sb
    W8                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sb_IBUF_inst/O
                         net (fo=1, routed)           0.948     1.298    input_sync_int/sb_IBUF
    SLICE_X4Y7           FDRE                                         r  input_sync_int/sb_sync_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.891     2.085    input_sync_int/mclk_IBUF_BUFG
    SLICE_X4Y7           FDRE                                         r  input_sync_int/sb_sync_ff1_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            self_test_inst/ROM_index_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.589ns  (logic 0.227ns (8.785%)  route 2.362ns (91.215%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R18                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  reset_IBUF_inst/O
                         net (fo=122, routed)         2.362     2.589    self_test_inst/reset_IBUF
    SLICE_X6Y33          FDRE                                         r  self_test_inst/ROM_index_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.885     2.079    self_test_inst/mclk_IBUF_BUFG
    SLICE_X6Y33          FDRE                                         r  self_test_inst/ROM_index_reg[24]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            self_test_inst/ROM_index_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.589ns  (logic 0.227ns (8.785%)  route 2.362ns (91.215%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R18                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  reset_IBUF_inst/O
                         net (fo=122, routed)         2.362     2.589    self_test_inst/reset_IBUF
    SLICE_X6Y33          FDRE                                         r  self_test_inst/ROM_index_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.885     2.079    self_test_inst/mclk_IBUF_BUFG
    SLICE_X6Y33          FDRE                                         r  self_test_inst/ROM_index_reg[25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            self_test_inst/ROM_index_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.589ns  (logic 0.227ns (8.785%)  route 2.362ns (91.215%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R18                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  reset_IBUF_inst/O
                         net (fo=122, routed)         2.362     2.589    self_test_inst/reset_IBUF
    SLICE_X6Y33          FDRE                                         r  self_test_inst/ROM_index_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.885     2.079    self_test_inst/mclk_IBUF_BUFG
    SLICE_X6Y33          FDRE                                         r  self_test_inst/ROM_index_reg[26]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            self_test_inst/ROM_index_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.589ns  (logic 0.227ns (8.785%)  route 2.362ns (91.215%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R18                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  reset_IBUF_inst/O
                         net (fo=122, routed)         2.362     2.589    self_test_inst/reset_IBUF
    SLICE_X6Y33          FDRE                                         r  self_test_inst/ROM_index_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.885     2.079    self_test_inst/mclk_IBUF_BUFG
    SLICE_X6Y33          FDRE                                         r  self_test_inst/ROM_index_reg[27]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            self_test_inst/ROM_index_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.653ns  (logic 0.227ns (8.572%)  route 2.426ns (91.428%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R18                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  reset_IBUF_inst/O
                         net (fo=122, routed)         2.426     2.653    self_test_inst/reset_IBUF
    SLICE_X6Y32          FDRE                                         r  self_test_inst/ROM_index_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.884     2.078    self_test_inst/mclk_IBUF_BUFG
    SLICE_X6Y32          FDRE                                         r  self_test_inst/ROM_index_reg[20]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            self_test_inst/ROM_index_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.653ns  (logic 0.227ns (8.572%)  route 2.426ns (91.428%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R18                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  reset_IBUF_inst/O
                         net (fo=122, routed)         2.426     2.653    self_test_inst/reset_IBUF
    SLICE_X6Y32          FDRE                                         r  self_test_inst/ROM_index_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.884     2.078    self_test_inst/mclk_IBUF_BUFG
    SLICE_X6Y32          FDRE                                         r  self_test_inst/ROM_index_reg[21]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            self_test_inst/ROM_index_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.653ns  (logic 0.227ns (8.572%)  route 2.426ns (91.428%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R18                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  reset_IBUF_inst/O
                         net (fo=122, routed)         2.426     2.653    self_test_inst/reset_IBUF
    SLICE_X6Y32          FDRE                                         r  self_test_inst/ROM_index_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.884     2.078    self_test_inst/mclk_IBUF_BUFG
    SLICE_X6Y32          FDRE                                         r  self_test_inst/ROM_index_reg[22]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            self_test_inst/ROM_index_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.653ns  (logic 0.227ns (8.572%)  route 2.426ns (91.428%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R18                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  reset_IBUF_inst/O
                         net (fo=122, routed)         2.426     2.653    self_test_inst/reset_IBUF
    SLICE_X6Y32          FDRE                                         r  self_test_inst/ROM_index_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.884     2.078    self_test_inst/mclk_IBUF_BUFG
    SLICE_X6Y32          FDRE                                         r  self_test_inst/ROM_index_reg[23]/C





