$date
	Wed Jul 09 11:50:43 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module sync_ram_tb $end
$var wire 8 ! dout [7:0] $end
$var reg 4 " addr [3:0] $end
$var reg 1 # clk $end
$var reg 8 $ din [7:0] $end
$var reg 1 % en $end
$var reg 1 & we $end
$scope module uut $end
$var wire 4 ' addr [3:0] $end
$var wire 1 # clk $end
$var wire 8 ( din [7:0] $end
$var wire 1 % en $end
$var wire 1 & we $end
$var reg 8 ) dout [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx )
b0 (
b0 '
0&
0%
b0 $
0#
b0 "
bx !
$end
#5000
1#
#10000
0#
b10100101 $
b10100101 (
b1 "
b1 '
1&
1%
#15000
1#
#20000
0#
b111100 $
b111100 (
b10 "
b10 '
#25000
1#
#30000
0#
b1111111 $
b1111111 (
b11 "
b11 '
#35000
1#
#40000
0#
b1 "
b1 '
0&
#45000
b10100101 !
b10100101 )
1#
#50000
0#
b10 "
b10 '
#55000
b111100 !
b111100 )
1#
#60000
0#
b11 "
b11 '
#65000
b1111111 !
b1111111 )
1#
#70000
0#
#75000
1#
#80000
0#
#85000
1#
#90000
0#
