Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:47:07 MST 2014
| Date             : Tue Feb 24 22:40:07 2015
| Host             : ubuntu running 64-bit Ubuntu 14.04.1 LTS
| Command          : report_power -file top_level_power_routed.rpt -pb top_level_power_summary_routed.pb
| Design           : top_level
| Device           : xc7a200tfbg484-2
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-----------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.178 |
| Dynamic (W)              | 0.038 |
| Device Static (W)        | 0.140 |
| Effective TJA (C/W)      | 2.5   |
| Max Ambient (C)          | 84.6  |
| Junction Temperature (C) | 25.4  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.026 |        9 |       --- |             --- |
| Slice Logic              |     0.005 |    10695 |       --- |             --- |
|   LUT as Logic           |     0.004 |     4500 |    133800 |            3.36 |
|   LUT as Distributed RAM |    <0.001 |      120 |     46200 |            0.25 |
|   CARRY4                 |    <0.001 |      151 |     33450 |            0.45 |
|   Register               |    <0.001 |     4326 |    267600 |            1.61 |
|   F7/F8 Muxes            |    <0.001 |      177 |    133800 |            0.13 |
|   LUT as Shift Register  |    <0.001 |      177 |     46200 |            0.38 |
|   Others                 |     0.000 |      737 |       --- |             --- |
| Signals                  |     0.006 |     7239 |       --- |             --- |
| Block RAM                |    <0.001 |       28 |       365 |            7.67 |
| MMCM                     |     0.000 |        1 |        10 |           10.00 |
| I/O                      |    <0.001 |       22 |       116 |           18.96 |
| Static Power             |     0.140 |          |           |                 |
| Total                    |     0.178 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.069 |       0.038 |      0.031 |
| Vccaux    |       1.800 |     0.031 |       0.000 |      0.031 |
| Vcco33    |       3.300 |     0.005 |       0.000 |      0.005 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.5                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------------------------------------------+---------------------------------------------+-----------------+
| Clock                                                   | Domain                                      | Constraint (ns) |
+---------------------------------------------------------+---------------------------------------------+-----------------+
| clk50m                                                  | clk50m                                      |            20.0 |
| clk_out1_mcu_clk_wiz_1_0                                | mcu_i/clk_wiz_1/U0/clk_out1_mcu_clk_wiz_1_0 |            10.0 |
| clkfbout_mcu_clk_wiz_1_0                                | mcu_i/clk_wiz_1/U0/clkfbout_mcu_clk_wiz_1_0 |            20.0 |
| dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK   | dbg_hub/inst/bscan_inst/DRCK                |            30.0 |
| dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE | dbg_hub/inst/bscan_inst/UPDATE_temp         |            60.0 |
| mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/DRCK    | mcu_i/mcu_core_system/mdm_1/U0/I            |            33.3 |
| mcu_i/mcu_core_system/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  | mcu_i/mcu_core_system/mdm_1/U0/UPDATE       |            33.3 |
+---------------------------------------------------------+---------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                  | Power (W) |
+-------------------------------------------------------------------------------------------------------+-----------+
| top_level                                                                                             |     0.038 |
|   dbg_hub                                                                                             |     0.003 |
|     inst                                                                                              |     0.003 |
|       UUT_MASTER                                                                                      |     0.003 |
|         U_ICON_INTERFACE                                                                              |     0.002 |
|           U_CMD1                                                                                      |    <0.001 |
|           U_CMD2                                                                                      |    <0.001 |
|           U_CMD3                                                                                      |    <0.001 |
|           U_CMD4                                                                                      |    <0.001 |
|           U_CMD5                                                                                      |    <0.001 |
|           U_CMD6_RD                                                                                   |    <0.001 |
|             U_RD_FIFO                                                                                 |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst                                                     |    <0.001 |
|                 inst_fifo_gen                                                                         |    <0.001 |
|                   gconvfifo.rf                                                                        |    <0.001 |
|                     grf.rf                                                                            |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                                      |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                                                    |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                                                    |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                                                    |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                                                    |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                        |    <0.001 |
|                         gr1.rfwft                                                                     |    <0.001 |
|                         gras.rsts                                                                     |    <0.001 |
|                         rpntr                                                                         |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                        |    <0.001 |
|                         gwas.wsts                                                                     |    <0.001 |
|                         wpntr                                                                         |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                           |    <0.001 |
|                         gdm.dm                                                                        |    <0.001 |
|                           RAM_reg_0_15_0_5                                                            |    <0.001 |
|                           RAM_reg_0_15_12_15                                                          |    <0.001 |
|                           RAM_reg_0_15_6_11                                                           |    <0.001 |
|                       rstblk                                                                          |    <0.001 |
|           U_CMD6_WR                                                                                   |    <0.001 |
|             U_WR_FIFO                                                                                 |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst                                                     |    <0.001 |
|                 inst_fifo_gen                                                                         |    <0.001 |
|                   gconvfifo.rf                                                                        |    <0.001 |
|                     grf.rf                                                                            |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                                      |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                                                    |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                                                    |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                                                    |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                                                    |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                        |    <0.001 |
|                         gras.rsts                                                                     |    <0.001 |
|                         rpntr                                                                         |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                        |    <0.001 |
|                         gwas.wsts                                                                     |    <0.001 |
|                         wpntr                                                                         |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                           |    <0.001 |
|                         gdm.dm                                                                        |    <0.001 |
|                           RAM_reg_0_15_0_5                                                            |    <0.001 |
|                           RAM_reg_0_15_12_15                                                          |    <0.001 |
|                           RAM_reg_0_15_6_11                                                           |    <0.001 |
|                       rstblk                                                                          |    <0.001 |
|           U_CMD7_CTL                                                                                  |    <0.001 |
|           U_CMD7_STAT                                                                                 |    <0.001 |
|           U_STATIC_STATUS                                                                             |    <0.001 |
|         U_XSDB_ADDRESS_CONTROLLER                                                                     |    <0.001 |
|         U_XSDB_BURST_WD_LEN_CONTROLLER                                                                |    <0.001 |
|         U_XSDB_BUS_CONTROLLER                                                                         |    <0.001 |
|           U_CLR_ERROR_FLAG                                                                            |    <0.001 |
|           U_RD_ABORT_FLAG                                                                             |    <0.001 |
|           U_RD_REQ_FLAG                                                                               |    <0.001 |
|           U_TIMER                                                                                     |    <0.001 |
|         U_XSDB_BUS_MSTR2SL_PORT_IFACE                                                                 |    <0.001 |
|       U_ICON                                                                                          |    <0.001 |
|         U_CMD                                                                                         |    <0.001 |
|         U_STAT                                                                                        |    <0.001 |
|         U_SYNC                                                                                        |    <0.001 |
|       bscan_inst                                                                                      |    <0.001 |
|   iic_bar_sck_iobuf                                                                                   |     0.000 |
|   iic_bar_sda_iobuf                                                                                   |     0.000 |
|   iic_lsm_sck_iobuf                                                                                   |     0.000 |
|   iic_lsm_sda_iobuf                                                                                   |     0.000 |
|   mcu_i                                                                                               |     0.023 |
|     axi_gpio_0                                                                                        |    <0.001 |
|       U0                                                                                              |    <0.001 |
|         AXI_LITE_IPIF_I                                                                               |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                          |    <0.001 |
|             I_DECODER                                                                                 |    <0.001 |
|         gpio_core_1                                                                                   |    <0.001 |
|     axi_iic_0                                                                                         |     0.003 |
|       U0                                                                                              |     0.003 |
|         X_IIC                                                                                         |     0.003 |
|           DYN_MASTER_I                                                                                |    <0.001 |
|           FILTER_I                                                                                    |    <0.001 |
|             SCL_DEBOUNCE                                                                              |    <0.001 |
|               INPUT_DOUBLE_REGS                                                                       |    <0.001 |
|             SDA_DEBOUNCE                                                                              |    <0.001 |
|               INPUT_DOUBLE_REGS                                                                       |    <0.001 |
|           IIC_CONTROL_I                                                                               |    <0.001 |
|             BITCNT                                                                                    |    <0.001 |
|             CLKCNT                                                                                    |    <0.001 |
|             I2CDATA_REG                                                                               |    <0.001 |
|             I2CHEADER_REG                                                                             |    <0.001 |
|             SETUP_CNT                                                                                 |    <0.001 |
|           READ_FIFO_I                                                                                 |    <0.001 |
|           REG_INTERFACE_I                                                                             |    <0.001 |
|           WRITE_FIFO_CTRL_I                                                                           |    <0.001 |
|           WRITE_FIFO_I                                                                                |    <0.001 |
|           X_AXI_IPIF_SSP1                                                                             |    <0.001 |
|             AXI_LITE_IPIF_I                                                                           |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                                      |    <0.001 |
|                 I_DECODER                                                                             |    <0.001 |
|                   MEM_DECODE_GEN[0].GEN_FOR_MULTI_CS.MEM_SELECT_I                                     |     0.000 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[10].MULTIPLE_CES_THIS_CS_GEN.CE_I                      |     0.000 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |     0.000 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[8].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |     0.000 |
|                   MEM_DECODE_GEN[1].GEN_FOR_MULTI_CS.MEM_SELECT_I                                     |     0.000 |
|                   MEM_DECODE_GEN[2].GEN_FOR_MULTI_CS.MEM_SELECT_I                                     |     0.000 |
|                   MEM_DECODE_GEN[2].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |     0.000 |
|                   MEM_DECODE_GEN[2].PER_CE_GEN[10].MULTIPLE_CES_THIS_CS_GEN.CE_I                      |     0.000 |
|                   MEM_DECODE_GEN[2].PER_CE_GEN[11].MULTIPLE_CES_THIS_CS_GEN.CE_I                      |     0.000 |
|                   MEM_DECODE_GEN[2].PER_CE_GEN[12].MULTIPLE_CES_THIS_CS_GEN.CE_I                      |     0.000 |
|                   MEM_DECODE_GEN[2].PER_CE_GEN[13].MULTIPLE_CES_THIS_CS_GEN.CE_I                      |     0.000 |
|                   MEM_DECODE_GEN[2].PER_CE_GEN[14].MULTIPLE_CES_THIS_CS_GEN.CE_I                      |     0.000 |
|                   MEM_DECODE_GEN[2].PER_CE_GEN[15].MULTIPLE_CES_THIS_CS_GEN.CE_I                      |     0.000 |
|                   MEM_DECODE_GEN[2].PER_CE_GEN[16].MULTIPLE_CES_THIS_CS_GEN.CE_I                      |     0.000 |
|                   MEM_DECODE_GEN[2].PER_CE_GEN[17].MULTIPLE_CES_THIS_CS_GEN.CE_I                      |     0.000 |
|                   MEM_DECODE_GEN[2].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |     0.000 |
|                   MEM_DECODE_GEN[2].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |     0.000 |
|                   MEM_DECODE_GEN[2].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |     0.000 |
|                   MEM_DECODE_GEN[2].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |     0.000 |
|                   MEM_DECODE_GEN[2].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |     0.000 |
|                   MEM_DECODE_GEN[2].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |     0.000 |
|                   MEM_DECODE_GEN[2].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |     0.000 |
|                   MEM_DECODE_GEN[2].PER_CE_GEN[8].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |     0.000 |
|                   MEM_DECODE_GEN[2].PER_CE_GEN[9].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |     0.000 |
|             X_INTERRUPT_CONTROL                                                                       |    <0.001 |
|             X_SOFT_RESET                                                                              |    <0.001 |
|     axi_timer_0                                                                                       |     0.002 |
|       U0                                                                                              |     0.002 |
|         AXI4_LITE_I                                                                                   |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                          |    <0.001 |
|             I_DECODER                                                                                 |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                           |     0.000 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                           |     0.000 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                           |     0.000 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                           |     0.000 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                           |     0.000 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                           |     0.000 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                           |     0.000 |
|         TC_CORE_I                                                                                     |     0.002 |
|           COUNTER_0_I                                                                                 |    <0.001 |
|             COUNTER_I                                                                                 |    <0.001 |
|           GEN_SECOND_TIMER.COUNTER_1_I                                                                |    <0.001 |
|             COUNTER_I                                                                                 |    <0.001 |
|           READ_MUX_I                                                                                  |     0.000 |
|           TIMER_CONTROL_I                                                                             |    <0.001 |
|     axi_uartlite_0                                                                                    |    <0.001 |
|       U0                                                                                              |    <0.001 |
|         AXI_LITE_IPIF_I                                                                               |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                          |    <0.001 |
|             I_DECODER                                                                                 |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                           |     0.000 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                           |     0.000 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                           |     0.000 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                           |     0.000 |
|         UARTLITE_CORE_I                                                                               |    <0.001 |
|           BAUD_RATE_I                                                                                 |    <0.001 |
|           UARTLITE_RX_I                                                                               |    <0.001 |
|             DELAY_16_I                                                                                |    <0.001 |
|             INPUT_DOUBLE_REGS3                                                                        |    <0.001 |
|             SRL_FIFO_I                                                                                |    <0.001 |
|               I_SRL_FIFO_RBU_F                                                                        |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                                               |    <0.001 |
|                 DYNSHREG_F_I                                                                          |    <0.001 |
|           UARTLITE_TX_I                                                                               |    <0.001 |
|             MID_START_BIT_SRL16_I                                                                     |    <0.001 |
|             SRL_FIFO_I                                                                                |    <0.001 |
|               I_SRL_FIFO_RBU_F                                                                        |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                                               |    <0.001 |
|                 DYNSHREG_F_I                                                                          |    <0.001 |
|     clk_wiz_1                                                                                         |    <0.001 |
|       U0                                                                                              |    <0.001 |
|     mcu_core_system                                                                                   |     0.016 |
|       mdm_1                                                                                           |     0.001 |
|         U0                                                                                            |     0.001 |
|           MDM_Core_I1                                                                                 |     0.001 |
|             JTAG_CONTROL_I                                                                            |     0.001 |
|               Use_UART.RX_FIFO_I                                                                      |    <0.001 |
|               Use_UART.TX_FIFO_I                                                                      |    <0.001 |
|           Use_AXI_IPIF.AXI_LITE_IPIF_I                                                                |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                                        |    <0.001 |
|               I_DECODER                                                                               |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |     0.000 |
|       microblaze_0                                                                                    |     0.012 |
|         U0                                                                                            |     0.012 |
|           MicroBlaze_Core_I                                                                           |     0.012 |
|             Performance.Core                                                                          |     0.012 |
|               Data_Flow_I                                                                             |     0.005 |
|                 ALU_I                                                                                 |     0.000 |
|                   ALL_Bits[0].ALU_Bit_I1                                                              |     0.000 |
|                     Last_Bit.I_ALU_LUT_2                                                              |     0.000 |
|                     Last_Bit.I_ALU_LUT_V5                                                             |     0.000 |
|                     Last_Bit.MULT_AND_I                                                               |     0.000 |
|                     Last_Bit.MUXCY_XOR_I                                                              |     0.000 |
|                   ALL_Bits[10].ALU_Bit_I1                                                             |     0.000 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                         |     0.000 |
|                       Using_FPGA.Native                                                               |     0.000 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                          |     0.000 |
|                   ALL_Bits[11].ALU_Bit_I1                                                             |     0.000 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                         |     0.000 |
|                       Using_FPGA.Native                                                               |     0.000 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                          |     0.000 |
|                   ALL_Bits[12].ALU_Bit_I1                                                             |     0.000 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                         |     0.000 |
|                       Using_FPGA.Native                                                               |     0.000 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                          |     0.000 |
|                   ALL_Bits[13].ALU_Bit_I1                                                             |     0.000 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                         |     0.000 |
|                       Using_FPGA.Native                                                               |     0.000 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                          |     0.000 |
|                   ALL_Bits[14].ALU_Bit_I1                                                             |     0.000 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                         |     0.000 |
|                       Using_FPGA.Native                                                               |     0.000 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                          |     0.000 |
|                   ALL_Bits[15].ALU_Bit_I1                                                             |     0.000 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                         |     0.000 |
|                       Using_FPGA.Native                                                               |     0.000 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                          |     0.000 |
|                   ALL_Bits[16].ALU_Bit_I1                                                             |     0.000 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                         |     0.000 |
|                       Using_FPGA.Native                                                               |     0.000 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                          |     0.000 |
|                   ALL_Bits[17].ALU_Bit_I1                                                             |     0.000 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                         |     0.000 |
|                       Using_FPGA.Native                                                               |     0.000 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                          |     0.000 |
|                   ALL_Bits[18].ALU_Bit_I1                                                             |     0.000 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                         |     0.000 |
|                       Using_FPGA.Native                                                               |     0.000 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                          |     0.000 |
|                   ALL_Bits[19].ALU_Bit_I1                                                             |     0.000 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                         |     0.000 |
|                       Using_FPGA.Native                                                               |     0.000 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                          |     0.000 |
|                   ALL_Bits[1].ALU_Bit_I1                                                              |     0.000 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                         |     0.000 |
|                       Using_FPGA.Native                                                               |     0.000 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                          |     0.000 |
|                   ALL_Bits[20].ALU_Bit_I1                                                             |     0.000 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                         |     0.000 |
|                       Using_FPGA.Native                                                               |     0.000 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                          |     0.000 |
|                   ALL_Bits[21].ALU_Bit_I1                                                             |     0.000 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                         |     0.000 |
|                       Using_FPGA.Native                                                               |     0.000 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                          |     0.000 |
|                   ALL_Bits[22].ALU_Bit_I1                                                             |     0.000 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                         |     0.000 |
|                       Using_FPGA.Native                                                               |     0.000 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                          |     0.000 |
|                   ALL_Bits[23].ALU_Bit_I1                                                             |     0.000 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                         |     0.000 |
|                       Using_FPGA.Native                                                               |     0.000 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                          |     0.000 |
|                   ALL_Bits[24].ALU_Bit_I1                                                             |     0.000 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                         |     0.000 |
|                       Using_FPGA.Native                                                               |     0.000 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                          |     0.000 |
|                   ALL_Bits[25].ALU_Bit_I1                                                             |     0.000 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                         |     0.000 |
|                       Using_FPGA.Native                                                               |     0.000 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                          |     0.000 |
|                   ALL_Bits[26].ALU_Bit_I1                                                             |     0.000 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                         |     0.000 |
|                       Using_FPGA.Native                                                               |     0.000 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                          |     0.000 |
|                   ALL_Bits[27].ALU_Bit_I1                                                             |     0.000 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                         |     0.000 |
|                       Using_FPGA.Native                                                               |     0.000 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                          |     0.000 |
|                   ALL_Bits[28].ALU_Bit_I1                                                             |     0.000 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                         |     0.000 |
|                       Using_FPGA.Native                                                               |     0.000 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                          |     0.000 |
|                   ALL_Bits[29].ALU_Bit_I1                                                             |     0.000 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                         |     0.000 |
|                       Using_FPGA.Native                                                               |     0.000 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                          |     0.000 |
|                   ALL_Bits[2].ALU_Bit_I1                                                              |     0.000 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                         |     0.000 |
|                       Using_FPGA.Native                                                               |     0.000 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                          |     0.000 |
|                   ALL_Bits[30].ALU_Bit_I1                                                             |     0.000 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                         |     0.000 |
|                       Using_FPGA.Native                                                               |     0.000 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                          |     0.000 |
|                   ALL_Bits[31].ALU_Bit_I1                                                             |     0.000 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                         |     0.000 |
|                       Using_FPGA.Native                                                               |     0.000 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                          |     0.000 |
|                   ALL_Bits[3].ALU_Bit_I1                                                              |     0.000 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                         |     0.000 |
|                       Using_FPGA.Native                                                               |     0.000 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                          |     0.000 |
|                   ALL_Bits[4].ALU_Bit_I1                                                              |     0.000 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                         |     0.000 |
|                       Using_FPGA.Native                                                               |     0.000 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                          |     0.000 |
|                   ALL_Bits[5].ALU_Bit_I1                                                              |     0.000 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                         |     0.000 |
|                       Using_FPGA.Native                                                               |     0.000 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                          |     0.000 |
|                   ALL_Bits[6].ALU_Bit_I1                                                              |     0.000 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                         |     0.000 |
|                       Using_FPGA.Native                                                               |     0.000 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                          |     0.000 |
|                   ALL_Bits[7].ALU_Bit_I1                                                              |     0.000 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                         |     0.000 |
|                       Using_FPGA.Native                                                               |     0.000 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                          |     0.000 |
|                   ALL_Bits[8].ALU_Bit_I1                                                              |     0.000 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                         |     0.000 |
|                       Using_FPGA.Native                                                               |     0.000 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                          |     0.000 |
|                   ALL_Bits[9].ALU_Bit_I1                                                              |     0.000 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                         |     0.000 |
|                       Using_FPGA.Native                                                               |     0.000 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                          |     0.000 |
|                 Byte_Doublet_Handle_gti_I                                                             |    <0.001 |
|                 Data_Flow_Logic_I                                                                     |    <0.001 |
|                   Gen_Bits[0].MEM_EX_Result_Inst                                                      |    <0.001 |
|                   Gen_Bits[10].MEM_EX_Result_Inst                                                     |    <0.001 |
|                   Gen_Bits[11].MEM_EX_Result_Inst                                                     |    <0.001 |
|                   Gen_Bits[12].MEM_EX_Result_Inst                                                     |    <0.001 |
|                   Gen_Bits[13].MEM_EX_Result_Inst                                                     |    <0.001 |
|                   Gen_Bits[14].MEM_EX_Result_Inst                                                     |    <0.001 |
|                   Gen_Bits[15].MEM_EX_Result_Inst                                                     |    <0.001 |
|                   Gen_Bits[16].MEM_EX_Result_Inst                                                     |    <0.001 |
|                   Gen_Bits[17].MEM_EX_Result_Inst                                                     |    <0.001 |
|                   Gen_Bits[18].MEM_EX_Result_Inst                                                     |    <0.001 |
|                   Gen_Bits[19].MEM_EX_Result_Inst                                                     |    <0.001 |
|                   Gen_Bits[1].MEM_EX_Result_Inst                                                      |    <0.001 |
|                   Gen_Bits[20].MEM_EX_Result_Inst                                                     |    <0.001 |
|                   Gen_Bits[21].MEM_EX_Result_Inst                                                     |    <0.001 |
|                   Gen_Bits[22].MEM_EX_Result_Inst                                                     |    <0.001 |
|                   Gen_Bits[23].MEM_EX_Result_Inst                                                     |    <0.001 |
|                   Gen_Bits[24].MEM_EX_Result_Inst                                                     |    <0.001 |
|                   Gen_Bits[25].MEM_EX_Result_Inst                                                     |    <0.001 |
|                   Gen_Bits[26].MEM_EX_Result_Inst                                                     |    <0.001 |
|                   Gen_Bits[27].MEM_EX_Result_Inst                                                     |    <0.001 |
|                   Gen_Bits[28].MEM_EX_Result_Inst                                                     |    <0.001 |
|                   Gen_Bits[29].MEM_EX_Result_Inst                                                     |    <0.001 |
|                   Gen_Bits[2].MEM_EX_Result_Inst                                                      |    <0.001 |
|                   Gen_Bits[30].MEM_EX_Result_Inst                                                     |    <0.001 |
|                   Gen_Bits[31].MEM_EX_Result_Inst                                                     |    <0.001 |
|                   Gen_Bits[3].MEM_EX_Result_Inst                                                      |    <0.001 |
|                   Gen_Bits[4].MEM_EX_Result_Inst                                                      |    <0.001 |
|                   Gen_Bits[5].MEM_EX_Result_Inst                                                      |    <0.001 |
|                   Gen_Bits[6].MEM_EX_Result_Inst                                                      |    <0.001 |
|                   Gen_Bits[7].MEM_EX_Result_Inst                                                      |    <0.001 |
|                   Gen_Bits[8].MEM_EX_Result_Inst                                                      |    <0.001 |
|                   Gen_Bits[9].MEM_EX_Result_Inst                                                      |    <0.001 |
|                 Operand_Select_I                                                                      |     0.001 |
|                   Gen_Bit[0].MUXF7_I1                                                                 |    <0.001 |
|                   Gen_Bit[10].MUXF7_I1                                                                |    <0.001 |
|                   Gen_Bit[11].MUXF7_I1                                                                |    <0.001 |
|                   Gen_Bit[12].MUXF7_I1                                                                |    <0.001 |
|                   Gen_Bit[13].MUXF7_I1                                                                |    <0.001 |
|                   Gen_Bit[14].MUXF7_I1                                                                |    <0.001 |
|                   Gen_Bit[15].MUXF7_I1                                                                |    <0.001 |
|                   Gen_Bit[16].MUXF7_I1                                                                |    <0.001 |
|                   Gen_Bit[17].MUXF7_I1                                                                |    <0.001 |
|                   Gen_Bit[18].MUXF7_I1                                                                |    <0.001 |
|                   Gen_Bit[19].MUXF7_I1                                                                |    <0.001 |
|                   Gen_Bit[1].MUXF7_I1                                                                 |    <0.001 |
|                   Gen_Bit[20].MUXF7_I1                                                                |    <0.001 |
|                   Gen_Bit[21].MUXF7_I1                                                                |    <0.001 |
|                   Gen_Bit[22].MUXF7_I1                                                                |    <0.001 |
|                   Gen_Bit[23].MUXF7_I1                                                                |    <0.001 |
|                   Gen_Bit[24].MUXF7_I1                                                                |    <0.001 |
|                   Gen_Bit[25].MUXF7_I1                                                                |    <0.001 |
|                   Gen_Bit[26].MUXF7_I1                                                                |    <0.001 |
|                   Gen_Bit[27].MUXF7_I1                                                                |    <0.001 |
|                   Gen_Bit[28].MUXF7_I1                                                                |    <0.001 |
|                   Gen_Bit[29].MUXF7_I1                                                                |    <0.001 |
|                   Gen_Bit[2].MUXF7_I1                                                                 |    <0.001 |
|                   Gen_Bit[30].MUXF7_I1                                                                |    <0.001 |
|                   Gen_Bit[31].MUXF7_I1                                                                |    <0.001 |
|                   Gen_Bit[3].MUXF7_I1                                                                 |    <0.001 |
|                   Gen_Bit[4].MUXF7_I1                                                                 |    <0.001 |
|                   Gen_Bit[5].MUXF7_I1                                                                 |    <0.001 |
|                   Gen_Bit[6].MUXF7_I1                                                                 |    <0.001 |
|                   Gen_Bit[7].MUXF7_I1                                                                 |    <0.001 |
|                   Gen_Bit[8].MUXF7_I1                                                                 |    <0.001 |
|                   Gen_Bit[9].MUXF7_I1                                                                 |    <0.001 |
|                 Register_File_I                                                                       |     0.001 |
|                   Using_LUT6.All_RAM32M[0].ram32m_i                                                   |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Using_LUT6.All_RAM32M[10].ram32m_i                                                  |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Using_LUT6.All_RAM32M[11].ram32m_i                                                  |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Using_LUT6.All_RAM32M[12].ram32m_i                                                  |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Using_LUT6.All_RAM32M[13].ram32m_i                                                  |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Using_LUT6.All_RAM32M[14].ram32m_i                                                  |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Using_LUT6.All_RAM32M[15].ram32m_i                                                  |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Using_LUT6.All_RAM32M[1].ram32m_i                                                   |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Using_LUT6.All_RAM32M[2].ram32m_i                                                   |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Using_LUT6.All_RAM32M[3].ram32m_i                                                   |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Using_LUT6.All_RAM32M[4].ram32m_i                                                   |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Using_LUT6.All_RAM32M[5].ram32m_i                                                   |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Using_LUT6.All_RAM32M[6].ram32m_i                                                   |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Using_LUT6.All_RAM32M[7].ram32m_i                                                   |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Using_LUT6.All_RAM32M[8].ram32m_i                                                   |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Using_LUT6.All_RAM32M[9].ram32m_i                                                   |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                 Shift_Logic_Module_I                                                                  |    <0.001 |
|                   ALL_Bits[0].HighBits.I_SHIFT_LUT6_H                                                 |    <0.001 |
|                   ALL_Bits[10].HighBits.I_SHIFT_LUT6_H                                                |    <0.001 |
|                   ALL_Bits[11].HighBits.I_SHIFT_LUT6_H                                                |    <0.001 |
|                   ALL_Bits[12].HighBits.I_SHIFT_LUT6_H                                                |    <0.001 |
|                   ALL_Bits[13].HighBits.I_SHIFT_LUT6_H                                                |    <0.001 |
|                   ALL_Bits[14].HighBits.I_SHIFT_LUT6_H                                                |    <0.001 |
|                   ALL_Bits[15].HighBits.I_SHIFT_LUT6_H                                                |    <0.001 |
|                   ALL_Bits[16].MiddleBits.I_SHIFT_LUT6_M                                              |    <0.001 |
|                   ALL_Bits[17].MiddleBits.I_SHIFT_LUT6_M                                              |    <0.001 |
|                   ALL_Bits[18].MiddleBits.I_SHIFT_LUT6_M                                              |    <0.001 |
|                   ALL_Bits[19].MiddleBits.I_SHIFT_LUT6_M                                              |    <0.001 |
|                   ALL_Bits[1].HighBits.I_SHIFT_LUT6_H                                                 |    <0.001 |
|                   ALL_Bits[20].MiddleBits.I_SHIFT_LUT6_M                                              |     0.000 |
|                   ALL_Bits[21].MiddleBits.I_SHIFT_LUT6_M                                              |    <0.001 |
|                   ALL_Bits[22].MiddleBits.I_SHIFT_LUT6_M                                              |    <0.001 |
|                   ALL_Bits[23].MiddleBits.I_SHIFT_LUT6_M                                              |     0.000 |
|                   ALL_Bits[24].LowBits.I_SHIFT_LUT6_L                                                 |     0.000 |
|                   ALL_Bits[25].LowBits.I_SHIFT_LUT6_L                                                 |     0.000 |
|                   ALL_Bits[26].LowBits.I_SHIFT_LUT6_L                                                 |     0.000 |
|                   ALL_Bits[27].LowBits.I_SHIFT_LUT6_L                                                 |     0.000 |
|                   ALL_Bits[28].LowBits.I_SHIFT_LUT6_L                                                 |    <0.001 |
|                   ALL_Bits[29].LowBits.I_SHIFT_LUT6_L                                                 |     0.000 |
|                   ALL_Bits[2].HighBits.I_SHIFT_LUT6_H                                                 |    <0.001 |
|                   ALL_Bits[30].LowBits.I_SHIFT_LUT6_L                                                 |     0.000 |
|                   ALL_Bits[31].LowBits.I_SHIFT_LUT6_L                                                 |     0.000 |
|                   ALL_Bits[3].HighBits.I_SHIFT_LUT6_H                                                 |     0.000 |
|                   ALL_Bits[4].HighBits.I_SHIFT_LUT6_H                                                 |     0.000 |
|                   ALL_Bits[5].HighBits.I_SHIFT_LUT6_H                                                 |    <0.001 |
|                   ALL_Bits[6].HighBits.I_SHIFT_LUT6_H                                                 |    <0.001 |
|                   ALL_Bits[7].HighBits.I_SHIFT_LUT6_H                                                 |     0.000 |
|                   ALL_Bits[8].HighBits.I_SHIFT_LUT6_H                                                 |    <0.001 |
|                   ALL_Bits[9].HighBits.I_SHIFT_LUT6_H                                                 |    <0.001 |
|                 Using_DAXI_ALU_Carry.direct_lut_INST                                                  |     0.000 |
|                 WB_Mux_I                                                                              |    <0.001 |
|                   ALL_Bits[0].Wb_Mux_I1                                                               |    <0.001 |
|                   ALL_Bits[10].Wb_Mux_I1                                                              |    <0.001 |
|                   ALL_Bits[11].Wb_Mux_I1                                                              |    <0.001 |
|                   ALL_Bits[12].Wb_Mux_I1                                                              |    <0.001 |
|                   ALL_Bits[13].Wb_Mux_I1                                                              |    <0.001 |
|                   ALL_Bits[14].Wb_Mux_I1                                                              |    <0.001 |
|                   ALL_Bits[15].Wb_Mux_I1                                                              |    <0.001 |
|                   ALL_Bits[16].Wb_Mux_I1                                                              |    <0.001 |
|                   ALL_Bits[17].Wb_Mux_I1                                                              |    <0.001 |
|                   ALL_Bits[18].Wb_Mux_I1                                                              |    <0.001 |
|                   ALL_Bits[19].Wb_Mux_I1                                                              |    <0.001 |
|                   ALL_Bits[1].Wb_Mux_I1                                                               |    <0.001 |
|                   ALL_Bits[20].Wb_Mux_I1                                                              |    <0.001 |
|                   ALL_Bits[21].Wb_Mux_I1                                                              |    <0.001 |
|                   ALL_Bits[22].Wb_Mux_I1                                                              |    <0.001 |
|                   ALL_Bits[23].Wb_Mux_I1                                                              |    <0.001 |
|                   ALL_Bits[24].Wb_Mux_I1                                                              |    <0.001 |
|                   ALL_Bits[25].Wb_Mux_I1                                                              |    <0.001 |
|                   ALL_Bits[26].Wb_Mux_I1                                                              |    <0.001 |
|                   ALL_Bits[27].Wb_Mux_I1                                                              |    <0.001 |
|                   ALL_Bits[28].Wb_Mux_I1                                                              |    <0.001 |
|                   ALL_Bits[29].Wb_Mux_I1                                                              |    <0.001 |
|                   ALL_Bits[2].Wb_Mux_I1                                                               |    <0.001 |
|                   ALL_Bits[30].Wb_Mux_I1                                                              |    <0.001 |
|                   ALL_Bits[31].Wb_Mux_I1                                                              |    <0.001 |
|                   ALL_Bits[3].Wb_Mux_I1                                                               |    <0.001 |
|                   ALL_Bits[4].Wb_Mux_I1                                                               |    <0.001 |
|                   ALL_Bits[5].Wb_Mux_I1                                                               |    <0.001 |
|                   ALL_Bits[6].Wb_Mux_I1                                                               |    <0.001 |
|                   ALL_Bits[7].Wb_Mux_I1                                                               |    <0.001 |
|                   ALL_Bits[8].Wb_Mux_I1                                                               |    <0.001 |
|                   ALL_Bits[9].Wb_Mux_I1                                                               |    <0.001 |
|                 Zero_Detect_I                                                                         |    <0.001 |
|                   Part_Of_Zero_Carry_Start                                                            |    <0.001 |
|                   Zero_Detecting[2].I_Part_Of_Zero_Detect                                             |     0.000 |
|                   Zero_Detecting[3].I_Part_Of_Zero_Detect                                             |    <0.001 |
|                 exception_registers_I1                                                                |    <0.001 |
|                   CarryIn_MUXCY                                                                       |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[0].I_RET_ADDR_WB                                       |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_XOR_I                                         |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[0].WB_PC_FDE                                           |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[10].I_RET_ADDR_WB                                      |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[10].MUXCY_XOR_I                                        |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[10].WB_PC_FDE                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[11].I_RET_ADDR_WB                                      |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[11].MUXCY_XOR_I                                        |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[11].WB_PC_FDE                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[12].I_RET_ADDR_WB                                      |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_XOR_I                                        |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDE                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[13].I_RET_ADDR_WB                                      |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[13].MUXCY_XOR_I                                        |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDE                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[14].I_RET_ADDR_WB                                      |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[14].MUXCY_XOR_I                                        |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[14].WB_PC_FDE                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[15].I_RET_ADDR_WB                                      |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[15].MUXCY_XOR_I                                        |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[15].WB_PC_FDE                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[16].I_RET_ADDR_WB                                      |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I                                        |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDE                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[17].I_RET_ADDR_WB                                      |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[17].MUXCY_XOR_I                                        |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDE                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[18].I_RET_ADDR_WB                                      |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[18].MUXCY_XOR_I                                        |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[18].WB_PC_FDE                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[19].I_RET_ADDR_WB                                      |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[19].MUXCY_XOR_I                                        |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[19].WB_PC_FDE                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[1].I_RET_ADDR_WB                                       |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[1].MUXCY_XOR_I                                         |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDE                                           |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[20].I_RET_ADDR_WB                                      |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_XOR_I                                        |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDE                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[21].I_RET_ADDR_WB                                      |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[21].MUXCY_XOR_I                                        |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[21].WB_PC_FDE                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[22].I_RET_ADDR_WB                                      |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[22].MUXCY_XOR_I                                        |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[22].WB_PC_FDE                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[23].I_RET_ADDR_WB                                      |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[23].MUXCY_XOR_I                                        |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[23].WB_PC_FDE                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[24].I_RET_ADDR_WB                                      |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_XOR_I                                        |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDE                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[25].I_RET_ADDR_WB                                      |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[25].MUXCY_XOR_I                                        |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDE                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[26].I_RET_ADDR_WB                                      |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[26].MUXCY_XOR_I                                        |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[26].WB_PC_FDE                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[27].I_RET_ADDR_WB                                      |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[27].MUXCY_XOR_I                                        |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[27].WB_PC_FDE                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[28].I_RET_ADDR_WB                                      |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_XOR_I                                        |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[28].WB_PC_FDE                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB                                      |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[29].MUXCY_XOR_I                                        |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[29].WB_PC_FDE                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[2].I_RET_ADDR_WB                                       |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[2].MUXCY_XOR_I                                         |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDE                                           |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[30].I_RET_ADDR_WB                                      |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[30].MUXCY_XOR_I                                        |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[30].WB_PC_FDE                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB                                      |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[31].MUXCY_XOR_I                                        |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[31].WB_PC_FDE                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[3].I_RET_ADDR_WB                                       |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[3].MUXCY_XOR_I                                         |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[3].WB_PC_FDE                                           |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[4].I_RET_ADDR_WB                                       |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[4].MUXCY_XOR_I                                         |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDE                                           |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[5].I_RET_ADDR_WB                                       |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[5].MUXCY_XOR_I                                         |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[5].WB_PC_FDE                                           |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[6].I_RET_ADDR_WB                                       |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[6].MUXCY_XOR_I                                         |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[6].WB_PC_FDE                                           |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[7].I_RET_ADDR_WB                                       |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[7].MUXCY_XOR_I                                         |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[7].WB_PC_FDE                                           |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[8].I_RET_ADDR_WB                                       |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_XOR_I                                         |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[8].WB_PC_FDE                                           |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[9].I_RET_ADDR_WB                                       |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[9].MUXCY_XOR_I                                         |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDE                                           |    <0.001 |
|                 msr_reg_i                                                                             |    <0.001 |
|                   MEM_MSR_Bits[28].Using_FDR.MSR_I                                                    |    <0.001 |
|                   MEM_MSR_Bits[29].Using_FDR.MSR_I                                                    |    <0.001 |
|                   MEM_MSR_Bits[30].Using_FDR.MSR_I                                                    |    <0.001 |
|                   OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I                                               |    <0.001 |
|                   OF_EX_MSR_Bits[28].Using_FDR.MSR_of_I                                               |    <0.001 |
|                   OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I                                               |    <0.001 |
|                   OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I                                               |    <0.001 |
|                   OF_EX_MSR_Bits[30].Using_FDR.MSR_of_I                                               |    <0.001 |
|               Decode_I                                                                                |     0.004 |
|                 PC_Module_I                                                                           |     0.002 |
|                   Incr_PC[0].MUXCY_XOR_I                                                              |    <0.001 |
|                   Incr_PC[10].MUXCY_XOR_I                                                             |    <0.001 |
|                   Incr_PC[11].MUXCY_XOR_I                                                             |     0.000 |
|                   Incr_PC[12].MUXCY_XOR_I                                                             |     0.000 |
|                   Incr_PC[13].MUXCY_XOR_I                                                             |     0.000 |
|                   Incr_PC[14].MUXCY_XOR_I                                                             |     0.000 |
|                   Incr_PC[15].MUXCY_XOR_I                                                             |     0.000 |
|                   Incr_PC[16].MUXCY_XOR_I                                                             |     0.000 |
|                   Incr_PC[17].MUXCY_XOR_I                                                             |     0.000 |
|                   Incr_PC[18].MUXCY_XOR_I                                                             |     0.000 |
|                   Incr_PC[19].MUXCY_XOR_I                                                             |     0.000 |
|                   Incr_PC[1].MUXCY_XOR_I                                                              |    <0.001 |
|                   Incr_PC[20].MUXCY_XOR_I                                                             |     0.000 |
|                   Incr_PC[21].MUXCY_XOR_I                                                             |     0.000 |
|                   Incr_PC[22].MUXCY_XOR_I                                                             |     0.000 |
|                   Incr_PC[23].MUXCY_XOR_I                                                             |     0.000 |
|                   Incr_PC[24].MUXCY_XOR_I                                                             |     0.000 |
|                   Incr_PC[25].MUXCY_XOR_I                                                             |     0.000 |
|                   Incr_PC[26].MUXCY_XOR_I                                                             |     0.000 |
|                   Incr_PC[27].MUXCY_XOR_I                                                             |     0.000 |
|                   Incr_PC[28].MUXCY_XOR_I                                                             |     0.000 |
|                   Incr_PC[29].MUXCY_XOR_I                                                             |     0.000 |
|                   Incr_PC[2].MUXCY_XOR_I                                                              |     0.000 |
|                   Incr_PC[3].MUXCY_XOR_I                                                              |     0.000 |
|                   Incr_PC[4].MUXCY_XOR_I                                                              |     0.000 |
|                   Incr_PC[5].MUXCY_XOR_I                                                              |     0.000 |
|                   Incr_PC[6].MUXCY_XOR_I                                                              |     0.000 |
|                   Incr_PC[7].MUXCY_XOR_I                                                              |     0.000 |
|                   Incr_PC[8].MUXCY_XOR_I                                                              |     0.000 |
|                   Incr_PC[9].MUXCY_XOR_I                                                              |     0.000 |
|                   Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[0].PC_Mux_MUXF7                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[10].PC_Mux_MUXF7                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[11].PC_Mux_MUXF7                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[12].PC_Mux_MUXF7                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[13].PC_Mux_MUXF7                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[14].PC_Mux_MUXF7                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[15].PC_Mux_MUXF7                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[16].PC_Mux_MUXF7                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[17].PC_Mux_MUXF7                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[18].PC_Mux_MUXF7                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[19].PC_Mux_MUXF7                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[1].PC_Mux_MUXF7                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[20].PC_Mux_MUXF7                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[21].PC_Mux_MUXF7                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[22].PC_Mux_MUXF7                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[23].PC_Mux_MUXF7                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[24].PC_Mux_MUXF7                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[25].PC_Mux_MUXF7                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[26].PC_Mux_MUXF7                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[27].PC_Mux_MUXF7                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[28].PC_Mux_MUXF7                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[29].PC_Mux_MUXF7                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[2].PC_Mux_MUXF7                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[30].PC_Mux_MUXF7                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[31].PC_Mux_MUXF7                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[3].PC_Mux_MUXF7                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[4].PC_Mux_MUXF7                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[5].PC_Mux_MUXF7                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[6].PC_Mux_MUXF7                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[7].PC_Mux_MUXF7                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[8].PC_Mux_MUXF7                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[9].PC_Mux_MUXF7                                            |    <0.001 |
|                 PreFetch_Buffer_I1                                                                    |    <0.001 |
|                   Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                                                  |    <0.001 |
|                   Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                                              |    <0.001 |
|                   Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                                                  |    <0.001 |
|                   Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                                              |    <0.001 |
|                   Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                                                  |    <0.001 |
|                   Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                                              |    <0.001 |
|                   Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                                                  |    <0.001 |
|                   Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                                              |    <0.001 |
|                   Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6                     |    <0.001 |
|                   Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7                                 |    <0.001 |
|                   Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[32].Gen_Instr_DFF                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[33].Gen_Instr_DFF                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[34].Gen_Instr_DFF                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[35].Gen_Instr_DFF                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[36].Gen_Instr_DFF                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[37].Gen_Instr_DFF                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[38].Gen_Instr_DFF                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[39].Gen_Instr_DFF                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[40].Gen_Instr_DFF                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[41].Gen_Instr_DFF                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[42].Gen_Instr_DFF                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7                                         |    <0.001 |
|                   Last_Sel_DFF                                                                        |    <0.001 |
|                   Mux_Select_Empty_LUT6                                                               |    <0.001 |
|                   Mux_Select_OF_Valid_LUT6                                                            |    <0.001 |
|                   OF_Valid_DFF                                                                        |    <0.001 |
|                 Use_MuxCy[10].OF_Piperun_Stage                                                        |    <0.001 |
|                   MUXCY_I                                                                             |    <0.001 |
|                 Use_MuxCy[1].OF_Piperun_Stage                                                         |     0.000 |
|                 Use_MuxCy[2].OF_Piperun_Stage                                                         |     0.000 |
|                 Use_MuxCy[3].OF_Piperun_Stage                                                         |     0.000 |
|                   MUXCY_I                                                                             |     0.000 |
|                 Use_MuxCy[4].OF_Piperun_Stage                                                         |     0.000 |
|                 Use_MuxCy[5].OF_Piperun_Stage                                                         |     0.000 |
|                 Use_MuxCy[6].OF_Piperun_Stage                                                         |     0.000 |
|                 Use_MuxCy[7].OF_Piperun_Stage                                                         |     0.000 |
|                 Use_MuxCy[8].OF_Piperun_Stage                                                         |     0.000 |
|                 Use_MuxCy[9].OF_Piperun_Stage                                                         |     0.000 |
|                   MUXCY_I                                                                             |     0.000 |
|                 Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst                                            |    <0.001 |
|                 Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst                                            |    <0.001 |
|                 Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst                                            |    <0.001 |
|                 Using_FPGA_2.ex_byte_access_i_Inst                                                    |    <0.001 |
|                 Using_FPGA_2.ex_doublet_access_i_Inst                                                 |    <0.001 |
|                 Using_FPGA_2.ex_is_load_instr_Inst                                                    |    <0.001 |
|                 Using_FPGA_2.ex_is_lwx_instr_Inst                                                     |    <0.001 |
|                 Using_FPGA_2.ex_is_swx_instr_Inst                                                     |    <0.001 |
|                 Using_FPGA_2.ex_load_store_instr_Inst                                                 |    <0.001 |
|                 Using_FPGA_2.ex_reverse_mem_access_inst                                               |    <0.001 |
|                 Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst                                              |    <0.001 |
|                 Using_FPGA_3.of_clear_MSR_BIP_hold_Inst                                               |    <0.001 |
|                 Using_FPGA_4.of_read_ex_write_op1_conflict_INST1                                      |     0.000 |
|                 Using_FPGA_4.of_read_ex_write_op1_conflict_INST2                                      |     0.000 |
|                 Using_FPGA_4.of_read_ex_write_op2_conflict_INST1                                      |     0.000 |
|                 Using_FPGA_4.of_read_ex_write_op2_conflict_INST2                                      |     0.000 |
|                 Using_FPGA_4.of_read_ex_write_op3_conflict_INST1                                      |     0.000 |
|                 Using_FPGA_4.of_read_ex_write_op3_conflict_INST2                                      |     0.000 |
|                 Using_FPGA_4.of_read_mem_write_op1_conflict_INST1                                     |     0.000 |
|                 Using_FPGA_4.of_read_mem_write_op1_conflict_INST2                                     |     0.000 |
|                 Using_FPGA_4.of_read_mem_write_op2_conflict_INST1                                     |     0.000 |
|                 Using_FPGA_4.of_read_mem_write_op2_conflict_INST2                                     |     0.000 |
|                 Using_FPGA_4.of_read_mem_write_op3_conflict_INST1                                     |     0.000 |
|                 Using_FPGA_4.of_read_mem_write_op3_conflict_INST2                                     |     0.000 |
|                 Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1                                      |     0.000 |
|                 if_pc_incr_carry_and_0                                                                |     0.000 |
|                 if_pc_incr_carry_and_3                                                                |     0.000 |
|                 jump_logic_I1                                                                         |    <0.001 |
|                   MUXCY_JUMP_CARRY                                                                    |     0.000 |
|                   MUXCY_JUMP_CARRY2                                                                   |     0.000 |
|                   MUXCY_JUMP_CARRY3                                                                   |     0.000 |
|                   MUXCY_JUMP_CARRY5                                                                   |     0.000 |
|                   MUXCY_JUMP_CARRY6                                                                   |     0.000 |
|                 mem_PipeRun_carry_and                                                                 |     0.000 |
|                   MUXCY_I                                                                             |     0.000 |
|                 mem_wait_on_ready_N_carry_or                                                          |     0.000 |
|               MMU_I                                                                                   |     0.000 |
|               Use_DBUS.DAXI_Interface_I1                                                              |    <0.001 |
|               Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1                                                |     0.000 |
|               Use_Debug_Logic.Master_Core.Debug_Perf                                                  |     0.002 |
|                 SRL16E_1                                                                              |    <0.001 |
|                 SRL16E_2                                                                              |    <0.001 |
|                 SRL16E_3                                                                              |    <0.001 |
|                 SRL16E_4                                                                              |    <0.001 |
|                 SRL16E_7                                                                              |    <0.001 |
|                 SRL16E_8                                                                              |    <0.001 |
|                 The_Cache_Addresses[1].SRL16E_Cache_I                                                 |    <0.001 |
|                 The_Cache_Addresses[2].SRL16E_Cache_I                                                 |    <0.001 |
|                 The_Cache_Addresses[3].SRL16E_Cache_I                                                 |    <0.001 |
|                 The_Cache_Addresses[4].SRL16E_Cache_I                                                 |    <0.001 |
|                 The_Cache_Addresses[5].SRL16E_Cache_I                                                 |    <0.001 |
|                 The_Cache_Addresses[6].SRL16E_Cache_I                                                 |    <0.001 |
|                 The_Cache_Addresses[7].SRL16E_Cache_I                                                 |    <0.001 |
|                 The_Cache_Addresses[8].SRL16E_Cache_I                                                 |    <0.001 |
|                 Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I                                     |    <0.001 |
|                   Compare[0].MUXCY_I                                                                  |    <0.001 |
|                   Compare[0].SRLC16E_I                                                                |    <0.001 |
|                   Compare[1].SRLC16E_I                                                                |    <0.001 |
|                   Compare[2].SRLC16E_I                                                                |    <0.001 |
|                   Compare[3].MUXCY_I                                                                  |     0.000 |
|                   Compare[3].SRLC16E_I                                                                |    <0.001 |
|                   Compare[4].MUXCY_I                                                                  |    <0.001 |
|                   Compare[4].SRLC16E_I                                                                |    <0.001 |
|                   Compare[5].SRLC16E_I                                                                |    <0.001 |
|                   Compare[6].SRLC16E_I                                                                |    <0.001 |
|                   Compare[7].MUXCY_I                                                                  |     0.000 |
|                   Compare[7].SRLC16E_I                                                                |    <0.001 |
|                   The_First_BreakPoints.MUXCY_Post                                                    |    <0.001 |
|                 sync_dbg_brk_hit                                                                      |    <0.001 |
|                 sync_dbg_hit                                                                          |    <0.001 |
|                   sync_bits[0].sync_bit                                                               |    <0.001 |
|                   sync_bits[10].sync_bit                                                              |    <0.001 |
|                   sync_bits[11].sync_bit                                                              |    <0.001 |
|                   sync_bits[12].sync_bit                                                              |    <0.001 |
|                   sync_bits[13].sync_bit                                                              |    <0.001 |
|                   sync_bits[14].sync_bit                                                              |    <0.001 |
|                   sync_bits[15].sync_bit                                                              |    <0.001 |
|                   sync_bits[1].sync_bit                                                               |    <0.001 |
|                   sync_bits[2].sync_bit                                                               |    <0.001 |
|                   sync_bits[3].sync_bit                                                               |    <0.001 |
|                   sync_bits[4].sync_bit                                                               |    <0.001 |
|                   sync_bits[5].sync_bit                                                               |    <0.001 |
|                   sync_bits[6].sync_bit                                                               |    <0.001 |
|                   sync_bits[7].sync_bit                                                               |    <0.001 |
|                   sync_bits[8].sync_bit                                                               |    <0.001 |
|                   sync_bits[9].sync_bit                                                               |    <0.001 |
|                 sync_running_clock                                                                    |    <0.001 |
|                 sync_sample                                                                           |    <0.001 |
|                   sync_bits[0].sync_bit                                                               |    <0.001 |
|                   sync_bits[1].sync_bit                                                               |    <0.001 |
|                   sync_bits[2].sync_bit                                                               |    <0.001 |
|                   sync_bits[3].sync_bit                                                               |    <0.001 |
|                   sync_bits[4].sync_bit                                                               |    <0.001 |
|                   sync_bits[5].sync_bit                                                               |    <0.001 |
|                   sync_bits[6].sync_bit                                                               |    <0.001 |
|                 sync_sleep                                                                            |    <0.001 |
|                 sync_stop_CPU                                                                         |    <0.001 |
|               instr_mux_I                                                                             |    <0.001 |
|                 Mux_LD.LD_inst                                                                        |    <0.001 |
|                   Mux_Loop[0].I_MUX_LUT6                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Mux_Loop[10].I_MUX_LUT6                                                             |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Mux_Loop[11].I_MUX_LUT6                                                             |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Mux_Loop[12].I_MUX_LUT6                                                             |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Mux_Loop[13].I_MUX_LUT6                                                             |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Mux_Loop[14].I_MUX_LUT6                                                             |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Mux_Loop[15].I_MUX_LUT6                                                             |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Mux_Loop[1].I_MUX_LUT6                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Mux_Loop[2].I_MUX_LUT6                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Mux_Loop[3].I_MUX_LUT6                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Mux_Loop[4].I_MUX_LUT6                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Mux_Loop[5].I_MUX_LUT6                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Mux_Loop[6].I_MUX_LUT6                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Mux_Loop[7].I_MUX_LUT6                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Mux_Loop[8].I_MUX_LUT6                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Mux_Loop[9].I_MUX_LUT6                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|               interrupt_mode_converter_I                                                              |     0.000 |
|               mem_databus_ready_sel_carry_or                                                          |     0.000 |
|               read_data_mux_I                                                                         |    <0.001 |
|             Reset_DFF                                                                                 |    <0.001 |
|       microblaze_0_axi_intc                                                                           |     0.002 |
|         U0                                                                                            |     0.002 |
|           AXI_LITE_IPIF_I                                                                             |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                                        |    <0.001 |
|               I_DECODER                                                                               |    <0.001 |
|                 MEM_DECODE_GEN[0].GEN_FOR_MULTI_CS.MEM_SELECT_I                                       |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[10].MULTIPLE_CES_THIS_CS_GEN.CE_I                        |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[11].MULTIPLE_CES_THIS_CS_GEN.CE_I                        |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[12].MULTIPLE_CES_THIS_CS_GEN.CE_I                        |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[13].MULTIPLE_CES_THIS_CS_GEN.CE_I                        |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[14].MULTIPLE_CES_THIS_CS_GEN.CE_I                        |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[15].MULTIPLE_CES_THIS_CS_GEN.CE_I                        |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[8].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[9].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |     0.000 |
|                 MEM_DECODE_GEN[1].GEN_FOR_MULTI_CS.MEM_SELECT_I                                       |     0.000 |
|           INTC_CORE_I                                                                                 |     0.002 |
|             IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I                                |     0.001 |
|               ram_reg_0_15_0_0                                                                        |    <0.001 |
|               ram_reg_0_15_10_10                                                                      |    <0.001 |
|               ram_reg_0_15_11_11                                                                      |    <0.001 |
|               ram_reg_0_15_12_12                                                                      |    <0.001 |
|               ram_reg_0_15_13_13                                                                      |    <0.001 |
|               ram_reg_0_15_14_14                                                                      |    <0.001 |
|               ram_reg_0_15_15_15                                                                      |    <0.001 |
|               ram_reg_0_15_16_16                                                                      |    <0.001 |
|               ram_reg_0_15_17_17                                                                      |    <0.001 |
|               ram_reg_0_15_18_18                                                                      |    <0.001 |
|               ram_reg_0_15_19_19                                                                      |    <0.001 |
|               ram_reg_0_15_1_1                                                                        |    <0.001 |
|               ram_reg_0_15_20_20                                                                      |    <0.001 |
|               ram_reg_0_15_21_21                                                                      |    <0.001 |
|               ram_reg_0_15_22_22                                                                      |    <0.001 |
|               ram_reg_0_15_23_23                                                                      |    <0.001 |
|               ram_reg_0_15_24_24                                                                      |    <0.001 |
|               ram_reg_0_15_25_25                                                                      |    <0.001 |
|               ram_reg_0_15_26_26                                                                      |    <0.001 |
|               ram_reg_0_15_27_27                                                                      |    <0.001 |
|               ram_reg_0_15_28_28                                                                      |    <0.001 |
|               ram_reg_0_15_29_29                                                                      |    <0.001 |
|               ram_reg_0_15_2_2                                                                        |    <0.001 |
|               ram_reg_0_15_30_30                                                                      |    <0.001 |
|               ram_reg_0_15_31_31                                                                      |    <0.001 |
|               ram_reg_0_15_3_3                                                                        |    <0.001 |
|               ram_reg_0_15_4_4                                                                        |    <0.001 |
|               ram_reg_0_15_5_5                                                                        |    <0.001 |
|               ram_reg_0_15_6_6                                                                        |    <0.001 |
|               ram_reg_0_15_7_7                                                                        |    <0.001 |
|               ram_reg_0_15_8_8                                                                        |    <0.001 |
|               ram_reg_0_15_9_9                                                                        |    <0.001 |
|       microblaze_0_local_memory                                                                       |    <0.001 |
|         dlmb_bram_if_cntlr                                                                            |    <0.001 |
|           U0                                                                                          |    <0.001 |
|             lmb_mux_I                                                                                 |     0.000 |
|               one_lmb.pselect_mask_lmb                                                                |     0.000 |
|         dlmb_v10                                                                                      |     0.000 |
|           U0                                                                                          |     0.000 |
|         ilmb_bram_if_cntlr                                                                            |    <0.001 |
|           U0                                                                                          |    <0.001 |
|             lmb_mux_I                                                                                 |     0.000 |
|         ilmb_v10                                                                                      |     0.000 |
|           U0                                                                                          |     0.000 |
|         lmb_bram                                                                                      |    <0.001 |
|           U0                                                                                          |    <0.001 |
|             inst_blk_mem_gen                                                                          |    <0.001 |
|               gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                          |    <0.001 |
|                 inblk                                                                                 |     0.000 |
|                 outblk                                                                                |     0.000 |
|                 valid.cstr                                                                            |    <0.001 |
|                   bindec_a.bindec_inst_a                                                              |     0.000 |
|                   bindec_b.bindec_inst_b                                                              |    <0.001 |
|                   has_mux_a.A                                                                         |     0.000 |
|                   has_mux_b.B                                                                         |     0.000 |
|                   ramloop[0].ram.r                                                                    |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[10].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[11].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[12].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[13].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[14].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[15].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[1].ram.r                                                                    |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[2].ram.r                                                                    |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[3].ram.r                                                                    |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[4].ram.r                                                                    |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[5].ram.r                                                                    |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[6].ram.r                                                                    |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[7].ram.r                                                                    |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[8].ram.r                                                                    |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[9].ram.r                                                                    |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|       rst_clk_wiz_1_100M                                                                              |    <0.001 |
|         U0                                                                                            |    <0.001 |
|           EXT_LPF                                                                                     |    <0.001 |
|             ACTIVE_LOW_EXT.ACT_LO_EXT                                                                 |    <0.001 |
|           SEQ                                                                                         |    <0.001 |
|             SEQ_COUNTER                                                                               |    <0.001 |
|     microblaze_0_axi_periph                                                                           |    <0.001 |
|       m00_couplers                                                                                    |     0.000 |
|       m01_couplers                                                                                    |     0.000 |
|       m02_couplers                                                                                    |     0.000 |
|       m03_couplers                                                                                    |     0.000 |
|       m04_couplers                                                                                    |     0.000 |
|       m05_couplers                                                                                    |     0.000 |
|       s00_couplers                                                                                    |     0.000 |
|       xbar                                                                                            |    <0.001 |
|         inst                                                                                          |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                                                    |    <0.001 |
|             addr_arbiter_inst                                                                         |    <0.001 |
|             gen_addr_decoder.addr_decoder_inst                                                        |     0.000 |
|               gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator |     0.000 |
|                 LUT_LEVEL[2].compare_inst                                                             |     0.000 |
|                 LUT_LEVEL[3].compare_inst                                                             |     0.000 |
|                 LUT_LEVEL[4].compare_inst                                                             |     0.000 |
|               gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator |     0.000 |
|                 LUT_LEVEL[1].compare_inst                                                             |     0.000 |
|                 LUT_LEVEL[2].compare_inst                                                             |     0.000 |
|                 LUT_LEVEL[3].compare_inst                                                             |     0.000 |
|                 LUT_LEVEL[4].compare_inst                                                             |     0.000 |
|               gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator |     0.000 |
|                 LUT_LEVEL[2].compare_inst                                                             |     0.000 |
|                 LUT_LEVEL[3].compare_inst                                                             |     0.000 |
|                 LUT_LEVEL[4].compare_inst                                                             |     0.000 |
|               gen_target[3].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator |     0.000 |
|                 LUT_LEVEL[2].compare_inst                                                             |     0.000 |
|                 LUT_LEVEL[3].compare_inst                                                             |     0.000 |
|                 LUT_LEVEL[4].compare_inst                                                             |     0.000 |
|               gen_target[4].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator |     0.000 |
|                 LUT_LEVEL[2].compare_inst                                                             |     0.000 |
|                 LUT_LEVEL[3].compare_inst                                                             |     0.000 |
|                 LUT_LEVEL[4].compare_inst                                                             |     0.000 |
|               gen_target[5].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator |     0.000 |
|                 LUT_LEVEL[2].compare_inst                                                             |     0.000 |
|                 LUT_LEVEL[3].compare_inst                                                             |     0.000 |
|                 LUT_LEVEL[4].compare_inst                                                             |     0.000 |
|             gen_decerr.decerr_slave_inst                                                              |    <0.001 |
|             mi_arready_mux_inst                                                                       |    <0.001 |
|             mi_awready_mux_inst                                                                       |    <0.001 |
|             mi_bvalid_mux_inst                                                                        |     0.000 |
|             mi_rmesg_mux_inst                                                                         |     0.000 |
|             mi_rvalid_mux_inst                                                                        |     0.000 |
|             mi_wready_mux_inst                                                                        |    <0.001 |
|             reg_slice_r                                                                               |    <0.001 |
|             si_bready_mux_inst                                                                        |     0.000 |
|             si_rready_mux_inst                                                                        |     0.000 |
|             splitter_ar                                                                               |    <0.001 |
|             splitter_aw                                                                               |    <0.001 |
|     microblaze_0_xlconcat                                                                             |     0.000 |
|       U0                                                                                              |     0.000 |
|     pulse_led_gen                                                                                     |    <0.001 |
|       c_counter_binary_0                                                                              |    <0.001 |
|         U0                                                                                            |    <0.001 |
|           i_synth                                                                                     |    <0.001 |
|             i_baseblox.i_baseblox_counter                                                             |    <0.001 |
|               the_addsub                                                                              |    <0.001 |
|                 no_pipelining.the_addsub                                                              |    <0.001 |
|                   i_lut6.i_lut6_addsub                                                                |    <0.001 |
|                     i_q.i_simple.qreg                                                                 |    <0.001 |
|       util_reduced_logic_0                                                                            |    <0.001 |
|         U0                                                                                            |    <0.001 |
|       xlslice_0                                                                                       |     0.000 |
|         U0                                                                                            |     0.000 |
|   u_ila_0                                                                                             |     0.011 |
|     inst                                                                                              |     0.011 |
|       ila_core_inst                                                                                   |     0.011 |
|         ila_trace_memory_inst                                                                         |    <0.001 |
|           SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                                    |    <0.001 |
|             inst_blk_mem_gen                                                                          |    <0.001 |
|               gnativebmg.native_blk_mem_gen                                                           |    <0.001 |
|                 valid.cstr                                                                            |    <0.001 |
|                   ramloop[0].ram.r                                                                    |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[1].ram.r                                                                    |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[2].ram.r                                                                    |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[3].ram.r                                                                    |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[4].ram.r                                                                    |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[5].ram.r                                                                    |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|         u_ila_cap_ctrl                                                                                |     0.001 |
|           U_CDONE                                                                                     |    <0.001 |
|           U_NS0                                                                                       |    <0.001 |
|           U_NS1                                                                                       |    <0.001 |
|           u_cap_addrgen                                                                               |     0.001 |
|             U_CMPRESET                                                                                |    <0.001 |
|             u_cap_sample_counter                                                                      |    <0.001 |
|               U_SCE                                                                                   |    <0.001 |
|               U_SCMPCE                                                                                |    <0.001 |
|               U_SCRST                                                                                 |    <0.001 |
|               u_scnt_cmp                                                                              |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst                                 |    <0.001 |
|                   DUT                                                                                 |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                      |    <0.001 |
|                       u_srlA                                                                          |    <0.001 |
|                       u_srlB                                                                          |    <0.001 |
|                       u_srlC                                                                          |    <0.001 |
|                       u_srlD                                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                      |    <0.001 |
|                       u_srlA                                                                          |    <0.001 |
|                       u_srlB                                                                          |    <0.001 |
|                       u_srlC                                                                          |    <0.001 |
|                       u_srlD                                                                          |    <0.001 |
|             u_cap_window_counter                                                                      |    <0.001 |
|               U_WCE                                                                                   |    <0.001 |
|               U_WHCMPCE                                                                               |    <0.001 |
|               U_WLCMPCE                                                                               |    <0.001 |
|               u_wcnt_hcmp                                                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst                                 |    <0.001 |
|                   DUT                                                                                 |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                      |    <0.001 |
|                       u_srlA                                                                          |    <0.001 |
|                       u_srlB                                                                          |    <0.001 |
|                       u_srlC                                                                          |    <0.001 |
|                       u_srlD                                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                      |    <0.001 |
|                       u_srlA                                                                          |    <0.001 |
|                       u_srlB                                                                          |    <0.001 |
|                       u_srlC                                                                          |    <0.001 |
|                       u_srlD                                                                          |    <0.001 |
|               u_wcnt_lcmp                                                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst                                 |    <0.001 |
|                   DUT                                                                                 |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                      |    <0.001 |
|                       u_srlA                                                                          |    <0.001 |
|                       u_srlB                                                                          |    <0.001 |
|                       u_srlC                                                                          |    <0.001 |
|                       u_srlD                                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                      |    <0.001 |
|                       u_srlA                                                                          |    <0.001 |
|                       u_srlB                                                                          |    <0.001 |
|                       u_srlC                                                                          |    <0.001 |
|                       u_srlD                                                                          |    <0.001 |
|         u_ila_regs                                                                                    |     0.008 |
|           MU_SRL[0].mu_srl_reg                                                                        |    <0.001 |
|           MU_SRL[1].mu_srl_reg                                                                        |    <0.001 |
|           MU_SRL[2].mu_srl_reg                                                                        |    <0.001 |
|           MU_SRL[3].mu_srl_reg                                                                        |    <0.001 |
|           MU_SRL[4].mu_srl_reg                                                                        |    <0.001 |
|           MU_STATUS[2].mu_tpid_reg                                                                    |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                      |    <0.001 |
|           MU_STATUS[3].mu_tpid_reg                                                                    |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                      |    <0.001 |
|           MU_STATUS[4].mu_tpid_reg                                                                    |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                      |    <0.001 |
|           TC_SRL[0].tc_srl_reg                                                                        |    <0.001 |
|           U_XSDB_SLAVE                                                                                |     0.002 |
|           reg_0                                                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                      |    <0.001 |
|           reg_1                                                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                      |    <0.001 |
|           reg_10                                                                                      |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                      |    <0.001 |
|           reg_11                                                                                      |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                      |    <0.001 |
|           reg_12                                                                                      |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                      |    <0.001 |
|           reg_14                                                                                      |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                      |    <0.001 |
|           reg_15                                                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                        |    <0.001 |
|           reg_16                                                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                        |    <0.001 |
|           reg_17                                                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                        |    <0.001 |
|           reg_18                                                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                        |    <0.001 |
|           reg_19                                                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                        |    <0.001 |
|           reg_1a                                                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                        |    <0.001 |
|           reg_2                                                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                      |    <0.001 |
|           reg_6                                                                                       |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                        |    <0.001 |
|           reg_7                                                                                       |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                        |    <0.001 |
|           reg_8                                                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                      |    <0.001 |
|           reg_80                                                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                        |    <0.001 |
|           reg_81                                                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                        |    <0.001 |
|           reg_82                                                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                        |    <0.001 |
|           reg_83                                                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                        |    <0.001 |
|           reg_84                                                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                        |    <0.001 |
|           reg_85                                                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                        |    <0.001 |
|           reg_88d                                                                                     |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                      |    <0.001 |
|           reg_88f                                                                                     |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                      |    <0.001 |
|           reg_9                                                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                      |    <0.001 |
|           reg_a                                                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                      |    <0.001 |
|           reg_b                                                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                      |    <0.001 |
|           reg_c                                                                                       |     0.000 |
|             I_EN_STAT_EQ1.U_STAT                                                                      |     0.000 |
|           reg_d                                                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                      |    <0.001 |
|           reg_e                                                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                      |    <0.001 |
|           reg_srl_fff                                                                                 |    <0.001 |
|           reg_stream_ffd                                                                              |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                        |    <0.001 |
|           reg_stream_ffe                                                                              |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                      |    <0.001 |
|         u_ila_reset_ctrl                                                                              |    <0.001 |
|           arm_detection_inst                                                                          |    <0.001 |
|           asyncrounous_transfer.arm_in_transfer_inst                                                  |    <0.001 |
|           asyncrounous_transfer.arm_out_transfer_inst                                                 |    <0.001 |
|           asyncrounous_transfer.halt_in_transfer_inst                                                 |    <0.001 |
|           asyncrounous_transfer.halt_out_transfer_inst                                                |    <0.001 |
|           halt_detection_inst                                                                         |    <0.001 |
|         u_trig                                                                                        |    <0.001 |
|           U_TM                                                                                        |    <0.001 |
|             G_NMU[0].U_M                                                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                        |    <0.001 |
|                     u_srlA                                                                            |    <0.001 |
|                     u_srlB                                                                            |    <0.001 |
|                     u_srlC                                                                            |    <0.001 |
|                     u_srlD                                                                            |    <0.001 |
|             G_NMU[1].U_M                                                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                        |    <0.001 |
|                     u_srlA                                                                            |    <0.001 |
|                     u_srlB                                                                            |    <0.001 |
|                     u_srlC                                                                            |    <0.001 |
|                     u_srlD                                                                            |    <0.001 |
|             G_NMU[2].U_M                                                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                        |    <0.001 |
|                     u_srlA                                                                            |    <0.001 |
|                     u_srlB                                                                            |    <0.001 |
|                     u_srlC                                                                            |    <0.001 |
|                     u_srlD                                                                            |    <0.001 |
|             G_NMU[3].U_M                                                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                        |    <0.001 |
|                     u_srlA                                                                            |    <0.001 |
|                     u_srlB                                                                            |    <0.001 |
|                     u_srlC                                                                            |    <0.001 |
|                     u_srlD                                                                            |    <0.001 |
|             G_NMU[4].U_M                                                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst                                   |    <0.001 |
|                 DUT                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                        |    <0.001 |
|                     u_srlA                                                                            |    <0.001 |
|                     u_srlB                                                                            |    <0.001 |
|                     u_srlC                                                                            |    <0.001 |
|                     u_srlD                                                                            |    <0.001 |
|           genblk1[0].U_TC                                                                             |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst                                     |    <0.001 |
|               DUT                                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                   u_srlA                                                                              |    <0.001 |
|                   u_srlB                                                                              |    <0.001 |
|                   u_srlC                                                                              |    <0.001 |
|                   u_srlD                                                                              |    <0.001 |
|         xsdb_memory_read_inst                                                                         |    <0.001 |
+-------------------------------------------------------------------------------------------------------+-----------+


