
IR_receiver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007844  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003e0  080079d8  080079d8  000089d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007db8  08007db8  000091d4  2**0
                  CONTENTS
  4 .ARM          00000008  08007db8  08007db8  00008db8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007dc0  08007dc0  000091d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007dc0  08007dc0  00008dc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007dc4  08007dc4  00008dc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08007dc8  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000a1c  200001d4  08007f9c  000091d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000bf0  08007f9c  00009bf0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000091d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000fd9d  00000000  00000000  00009204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002077  00000000  00000000  00018fa1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f00  00000000  00000000  0001b018  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000bc2  00000000  00000000  0001bf18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00002b7d  00000000  00000000  0001cada  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011573  00000000  00000000  0001f657  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f40d3  00000000  00000000  00030bca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00124c9d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004fcc  00000000  00000000  00124ce0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005d  00000000  00000000  00129cac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d4 	.word	0x200001d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080079bc 	.word	0x080079bc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d8 	.word	0x200001d8
 80001cc:	080079bc 	.word	0x080079bc

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b96a 	b.w	8000e94 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	460c      	mov	r4, r1
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d14e      	bne.n	8000c82 <__udivmoddi4+0xaa>
 8000be4:	4694      	mov	ip, r2
 8000be6:	458c      	cmp	ip, r1
 8000be8:	4686      	mov	lr, r0
 8000bea:	fab2 f282 	clz	r2, r2
 8000bee:	d962      	bls.n	8000cb6 <__udivmoddi4+0xde>
 8000bf0:	b14a      	cbz	r2, 8000c06 <__udivmoddi4+0x2e>
 8000bf2:	f1c2 0320 	rsb	r3, r2, #32
 8000bf6:	4091      	lsls	r1, r2
 8000bf8:	fa20 f303 	lsr.w	r3, r0, r3
 8000bfc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c00:	4319      	orrs	r1, r3
 8000c02:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c06:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c0a:	fa1f f68c 	uxth.w	r6, ip
 8000c0e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c12:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c16:	fb07 1114 	mls	r1, r7, r4, r1
 8000c1a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c1e:	fb04 f106 	mul.w	r1, r4, r6
 8000c22:	4299      	cmp	r1, r3
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x64>
 8000c26:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c2e:	f080 8112 	bcs.w	8000e56 <__udivmoddi4+0x27e>
 8000c32:	4299      	cmp	r1, r3
 8000c34:	f240 810f 	bls.w	8000e56 <__udivmoddi4+0x27e>
 8000c38:	3c02      	subs	r4, #2
 8000c3a:	4463      	add	r3, ip
 8000c3c:	1a59      	subs	r1, r3, r1
 8000c3e:	fa1f f38e 	uxth.w	r3, lr
 8000c42:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c46:	fb07 1110 	mls	r1, r7, r0, r1
 8000c4a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c4e:	fb00 f606 	mul.w	r6, r0, r6
 8000c52:	429e      	cmp	r6, r3
 8000c54:	d90a      	bls.n	8000c6c <__udivmoddi4+0x94>
 8000c56:	eb1c 0303 	adds.w	r3, ip, r3
 8000c5a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c5e:	f080 80fc 	bcs.w	8000e5a <__udivmoddi4+0x282>
 8000c62:	429e      	cmp	r6, r3
 8000c64:	f240 80f9 	bls.w	8000e5a <__udivmoddi4+0x282>
 8000c68:	4463      	add	r3, ip
 8000c6a:	3802      	subs	r0, #2
 8000c6c:	1b9b      	subs	r3, r3, r6
 8000c6e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c72:	2100      	movs	r1, #0
 8000c74:	b11d      	cbz	r5, 8000c7e <__udivmoddi4+0xa6>
 8000c76:	40d3      	lsrs	r3, r2
 8000c78:	2200      	movs	r2, #0
 8000c7a:	e9c5 3200 	strd	r3, r2, [r5]
 8000c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c82:	428b      	cmp	r3, r1
 8000c84:	d905      	bls.n	8000c92 <__udivmoddi4+0xba>
 8000c86:	b10d      	cbz	r5, 8000c8c <__udivmoddi4+0xb4>
 8000c88:	e9c5 0100 	strd	r0, r1, [r5]
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	4608      	mov	r0, r1
 8000c90:	e7f5      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000c92:	fab3 f183 	clz	r1, r3
 8000c96:	2900      	cmp	r1, #0
 8000c98:	d146      	bne.n	8000d28 <__udivmoddi4+0x150>
 8000c9a:	42a3      	cmp	r3, r4
 8000c9c:	d302      	bcc.n	8000ca4 <__udivmoddi4+0xcc>
 8000c9e:	4290      	cmp	r0, r2
 8000ca0:	f0c0 80f0 	bcc.w	8000e84 <__udivmoddi4+0x2ac>
 8000ca4:	1a86      	subs	r6, r0, r2
 8000ca6:	eb64 0303 	sbc.w	r3, r4, r3
 8000caa:	2001      	movs	r0, #1
 8000cac:	2d00      	cmp	r5, #0
 8000cae:	d0e6      	beq.n	8000c7e <__udivmoddi4+0xa6>
 8000cb0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cb4:	e7e3      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000cb6:	2a00      	cmp	r2, #0
 8000cb8:	f040 8090 	bne.w	8000ddc <__udivmoddi4+0x204>
 8000cbc:	eba1 040c 	sub.w	r4, r1, ip
 8000cc0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cc4:	fa1f f78c 	uxth.w	r7, ip
 8000cc8:	2101      	movs	r1, #1
 8000cca:	fbb4 f6f8 	udiv	r6, r4, r8
 8000cce:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cd2:	fb08 4416 	mls	r4, r8, r6, r4
 8000cd6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cda:	fb07 f006 	mul.w	r0, r7, r6
 8000cde:	4298      	cmp	r0, r3
 8000ce0:	d908      	bls.n	8000cf4 <__udivmoddi4+0x11c>
 8000ce2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ce6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000cea:	d202      	bcs.n	8000cf2 <__udivmoddi4+0x11a>
 8000cec:	4298      	cmp	r0, r3
 8000cee:	f200 80cd 	bhi.w	8000e8c <__udivmoddi4+0x2b4>
 8000cf2:	4626      	mov	r6, r4
 8000cf4:	1a1c      	subs	r4, r3, r0
 8000cf6:	fa1f f38e 	uxth.w	r3, lr
 8000cfa:	fbb4 f0f8 	udiv	r0, r4, r8
 8000cfe:	fb08 4410 	mls	r4, r8, r0, r4
 8000d02:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d06:	fb00 f707 	mul.w	r7, r0, r7
 8000d0a:	429f      	cmp	r7, r3
 8000d0c:	d908      	bls.n	8000d20 <__udivmoddi4+0x148>
 8000d0e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d12:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d16:	d202      	bcs.n	8000d1e <__udivmoddi4+0x146>
 8000d18:	429f      	cmp	r7, r3
 8000d1a:	f200 80b0 	bhi.w	8000e7e <__udivmoddi4+0x2a6>
 8000d1e:	4620      	mov	r0, r4
 8000d20:	1bdb      	subs	r3, r3, r7
 8000d22:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d26:	e7a5      	b.n	8000c74 <__udivmoddi4+0x9c>
 8000d28:	f1c1 0620 	rsb	r6, r1, #32
 8000d2c:	408b      	lsls	r3, r1
 8000d2e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d32:	431f      	orrs	r7, r3
 8000d34:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d38:	fa04 f301 	lsl.w	r3, r4, r1
 8000d3c:	ea43 030c 	orr.w	r3, r3, ip
 8000d40:	40f4      	lsrs	r4, r6
 8000d42:	fa00 f801 	lsl.w	r8, r0, r1
 8000d46:	0c38      	lsrs	r0, r7, #16
 8000d48:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d4c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d50:	fa1f fc87 	uxth.w	ip, r7
 8000d54:	fb00 441e 	mls	r4, r0, lr, r4
 8000d58:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d5c:	fb0e f90c 	mul.w	r9, lr, ip
 8000d60:	45a1      	cmp	r9, r4
 8000d62:	fa02 f201 	lsl.w	r2, r2, r1
 8000d66:	d90a      	bls.n	8000d7e <__udivmoddi4+0x1a6>
 8000d68:	193c      	adds	r4, r7, r4
 8000d6a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d6e:	f080 8084 	bcs.w	8000e7a <__udivmoddi4+0x2a2>
 8000d72:	45a1      	cmp	r9, r4
 8000d74:	f240 8081 	bls.w	8000e7a <__udivmoddi4+0x2a2>
 8000d78:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d7c:	443c      	add	r4, r7
 8000d7e:	eba4 0409 	sub.w	r4, r4, r9
 8000d82:	fa1f f983 	uxth.w	r9, r3
 8000d86:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d8a:	fb00 4413 	mls	r4, r0, r3, r4
 8000d8e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d92:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d96:	45a4      	cmp	ip, r4
 8000d98:	d907      	bls.n	8000daa <__udivmoddi4+0x1d2>
 8000d9a:	193c      	adds	r4, r7, r4
 8000d9c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000da0:	d267      	bcs.n	8000e72 <__udivmoddi4+0x29a>
 8000da2:	45a4      	cmp	ip, r4
 8000da4:	d965      	bls.n	8000e72 <__udivmoddi4+0x29a>
 8000da6:	3b02      	subs	r3, #2
 8000da8:	443c      	add	r4, r7
 8000daa:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dae:	fba0 9302 	umull	r9, r3, r0, r2
 8000db2:	eba4 040c 	sub.w	r4, r4, ip
 8000db6:	429c      	cmp	r4, r3
 8000db8:	46ce      	mov	lr, r9
 8000dba:	469c      	mov	ip, r3
 8000dbc:	d351      	bcc.n	8000e62 <__udivmoddi4+0x28a>
 8000dbe:	d04e      	beq.n	8000e5e <__udivmoddi4+0x286>
 8000dc0:	b155      	cbz	r5, 8000dd8 <__udivmoddi4+0x200>
 8000dc2:	ebb8 030e 	subs.w	r3, r8, lr
 8000dc6:	eb64 040c 	sbc.w	r4, r4, ip
 8000dca:	fa04 f606 	lsl.w	r6, r4, r6
 8000dce:	40cb      	lsrs	r3, r1
 8000dd0:	431e      	orrs	r6, r3
 8000dd2:	40cc      	lsrs	r4, r1
 8000dd4:	e9c5 6400 	strd	r6, r4, [r5]
 8000dd8:	2100      	movs	r1, #0
 8000dda:	e750      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000ddc:	f1c2 0320 	rsb	r3, r2, #32
 8000de0:	fa20 f103 	lsr.w	r1, r0, r3
 8000de4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000de8:	fa24 f303 	lsr.w	r3, r4, r3
 8000dec:	4094      	lsls	r4, r2
 8000dee:	430c      	orrs	r4, r1
 8000df0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000df4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000df8:	fa1f f78c 	uxth.w	r7, ip
 8000dfc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e00:	fb08 3110 	mls	r1, r8, r0, r3
 8000e04:	0c23      	lsrs	r3, r4, #16
 8000e06:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e0a:	fb00 f107 	mul.w	r1, r0, r7
 8000e0e:	4299      	cmp	r1, r3
 8000e10:	d908      	bls.n	8000e24 <__udivmoddi4+0x24c>
 8000e12:	eb1c 0303 	adds.w	r3, ip, r3
 8000e16:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e1a:	d22c      	bcs.n	8000e76 <__udivmoddi4+0x29e>
 8000e1c:	4299      	cmp	r1, r3
 8000e1e:	d92a      	bls.n	8000e76 <__udivmoddi4+0x29e>
 8000e20:	3802      	subs	r0, #2
 8000e22:	4463      	add	r3, ip
 8000e24:	1a5b      	subs	r3, r3, r1
 8000e26:	b2a4      	uxth	r4, r4
 8000e28:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e2c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e30:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e34:	fb01 f307 	mul.w	r3, r1, r7
 8000e38:	42a3      	cmp	r3, r4
 8000e3a:	d908      	bls.n	8000e4e <__udivmoddi4+0x276>
 8000e3c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e40:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e44:	d213      	bcs.n	8000e6e <__udivmoddi4+0x296>
 8000e46:	42a3      	cmp	r3, r4
 8000e48:	d911      	bls.n	8000e6e <__udivmoddi4+0x296>
 8000e4a:	3902      	subs	r1, #2
 8000e4c:	4464      	add	r4, ip
 8000e4e:	1ae4      	subs	r4, r4, r3
 8000e50:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e54:	e739      	b.n	8000cca <__udivmoddi4+0xf2>
 8000e56:	4604      	mov	r4, r0
 8000e58:	e6f0      	b.n	8000c3c <__udivmoddi4+0x64>
 8000e5a:	4608      	mov	r0, r1
 8000e5c:	e706      	b.n	8000c6c <__udivmoddi4+0x94>
 8000e5e:	45c8      	cmp	r8, r9
 8000e60:	d2ae      	bcs.n	8000dc0 <__udivmoddi4+0x1e8>
 8000e62:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e66:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e6a:	3801      	subs	r0, #1
 8000e6c:	e7a8      	b.n	8000dc0 <__udivmoddi4+0x1e8>
 8000e6e:	4631      	mov	r1, r6
 8000e70:	e7ed      	b.n	8000e4e <__udivmoddi4+0x276>
 8000e72:	4603      	mov	r3, r0
 8000e74:	e799      	b.n	8000daa <__udivmoddi4+0x1d2>
 8000e76:	4630      	mov	r0, r6
 8000e78:	e7d4      	b.n	8000e24 <__udivmoddi4+0x24c>
 8000e7a:	46d6      	mov	lr, sl
 8000e7c:	e77f      	b.n	8000d7e <__udivmoddi4+0x1a6>
 8000e7e:	4463      	add	r3, ip
 8000e80:	3802      	subs	r0, #2
 8000e82:	e74d      	b.n	8000d20 <__udivmoddi4+0x148>
 8000e84:	4606      	mov	r6, r0
 8000e86:	4623      	mov	r3, r4
 8000e88:	4608      	mov	r0, r1
 8000e8a:	e70f      	b.n	8000cac <__udivmoddi4+0xd4>
 8000e8c:	3e02      	subs	r6, #2
 8000e8e:	4463      	add	r3, ip
 8000e90:	e730      	b.n	8000cf4 <__udivmoddi4+0x11c>
 8000e92:	bf00      	nop

08000e94 <__aeabi_idiv0>:
 8000e94:	4770      	bx	lr
 8000e96:	bf00      	nop

08000e98 <__io_putchar>:


/* USER CODE BEGIN PFP */

PUTCHAR_PROTOTYPE
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b082      	sub	sp, #8
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8000ea0:	1d39      	adds	r1, r7, #4
 8000ea2:	f04f 33ff 	mov.w	r3, #4294967295
 8000ea6:	2201      	movs	r2, #1
 8000ea8:	4803      	ldr	r0, [pc, #12]	@ (8000eb8 <__io_putchar+0x20>)
 8000eaa:	f003 fb5d 	bl	8004568 <HAL_UART_Transmit>
  return ch;
 8000eae:	687b      	ldr	r3, [r7, #4]
}
 8000eb0:	4618      	mov	r0, r3
 8000eb2:	3708      	adds	r7, #8
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	bd80      	pop	{r7, pc}
 8000eb8:	2000023c 	.word	0x2000023c

08000ebc <HAL_TIM_IC_CaptureCallback>:
uint32_t last_capture = 0;
uint32_t period_length = 0;
float period[500];


void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b084      	sub	sp, #16
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]

    if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1) {
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	7f1b      	ldrb	r3, [r3, #28]
 8000ec8:	2b01      	cmp	r3, #1
 8000eca:	d12e      	bne.n	8000f2a <HAL_TIM_IC_CaptureCallback+0x6e>
        uint32_t capture_value = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8000ecc:	2100      	movs	r1, #0
 8000ece:	6878      	ldr	r0, [r7, #4]
 8000ed0:	f002 ff60 	bl	8003d94 <HAL_TIM_ReadCapturedValue>
 8000ed4:	60f8      	str	r0, [r7, #12]

        float pulse_duration = (float)(capture_value-last_capture)/1000;
 8000ed6:	4b17      	ldr	r3, [pc, #92]	@ (8000f34 <HAL_TIM_IC_CaptureCallback+0x78>)
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	68fa      	ldr	r2, [r7, #12]
 8000edc:	1ad3      	subs	r3, r2, r3
 8000ede:	ee07 3a90 	vmov	s15, r3
 8000ee2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000ee6:	eddf 6a14 	vldr	s13, [pc, #80]	@ 8000f38 <HAL_TIM_IC_CaptureCallback+0x7c>
 8000eea:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000eee:	edc7 7a02 	vstr	s15, [r7, #8]

        last_capture = capture_value;
 8000ef2:	4a10      	ldr	r2, [pc, #64]	@ (8000f34 <HAL_TIM_IC_CaptureCallback+0x78>)
 8000ef4:	68fb      	ldr	r3, [r7, #12]
 8000ef6:	6013      	str	r3, [r2, #0]

        if (pulse_duration>1000){
 8000ef8:	edd7 7a02 	vldr	s15, [r7, #8]
 8000efc:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8000f38 <HAL_TIM_IC_CaptureCallback+0x7c>
 8000f00:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000f04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f08:	dd03      	ble.n	8000f12 <HAL_TIM_IC_CaptureCallback+0x56>

        	period_length = 0;
 8000f0a:	4b0c      	ldr	r3, [pc, #48]	@ (8000f3c <HAL_TIM_IC_CaptureCallback+0x80>)
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	601a      	str	r2, [r3, #0]
        else {
        	period[period_length]=pulse_duration;
        	period_length+=1;
        }
    }
}
 8000f10:	e00b      	b.n	8000f2a <HAL_TIM_IC_CaptureCallback+0x6e>
        	period[period_length]=pulse_duration;
 8000f12:	4b0a      	ldr	r3, [pc, #40]	@ (8000f3c <HAL_TIM_IC_CaptureCallback+0x80>)
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	4a0a      	ldr	r2, [pc, #40]	@ (8000f40 <HAL_TIM_IC_CaptureCallback+0x84>)
 8000f18:	009b      	lsls	r3, r3, #2
 8000f1a:	4413      	add	r3, r2
 8000f1c:	68ba      	ldr	r2, [r7, #8]
 8000f1e:	601a      	str	r2, [r3, #0]
        	period_length+=1;
 8000f20:	4b06      	ldr	r3, [pc, #24]	@ (8000f3c <HAL_TIM_IC_CaptureCallback+0x80>)
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	3301      	adds	r3, #1
 8000f26:	4a05      	ldr	r2, [pc, #20]	@ (8000f3c <HAL_TIM_IC_CaptureCallback+0x80>)
 8000f28:	6013      	str	r3, [r2, #0]
}
 8000f2a:	bf00      	nop
 8000f2c:	3710      	adds	r7, #16
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bd80      	pop	{r7, pc}
 8000f32:	bf00      	nop
 8000f34:	200002c4 	.word	0x200002c4
 8000f38:	447a0000 	.word	0x447a0000
 8000f3c:	200002c8 	.word	0x200002c8
 8000f40:	200002cc 	.word	0x200002cc
 8000f44:	00000000 	.word	0x00000000

08000f48 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f48:	b590      	push	{r4, r7, lr}
 8000f4a:	b083      	sub	sp, #12
 8000f4c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f4e:	f000 fc5b 	bl	8001808 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f52:	f000 f8fb 	bl	800114c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f56:	f000 f9eb 	bl	8001330 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000f5a:	f000 f9b9 	bl	80012d0 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8000f5e:	f000 f947 	bl	80011f0 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  printf("\n\n\r Starting\n\n\r");
 8000f62:	4873      	ldr	r0, [pc, #460]	@ (8001130 <main+0x1e8>)
 8000f64:	f004 fd76 	bl	8005a54 <iprintf>

  // starting the input capture timer
  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);
 8000f68:	2100      	movs	r1, #0
 8000f6a:	4872      	ldr	r0, [pc, #456]	@ (8001134 <main+0x1ec>)
 8000f6c:	f002 fb5c 	bl	8003628 <HAL_TIM_IC_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (period_length>=66){
 8000f70:	4b71      	ldr	r3, [pc, #452]	@ (8001138 <main+0x1f0>)
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	2b41      	cmp	r3, #65	@ 0x41
 8000f76:	d9fb      	bls.n	8000f70 <main+0x28>
		  if (abs(period[0]-9)<1 & abs(period[1]-4.5)<1){
 8000f78:	4b70      	ldr	r3, [pc, #448]	@ (800113c <main+0x1f4>)
 8000f7a:	edd3 7a00 	vldr	s15, [r3]
 8000f7e:	eeb2 7a02 	vmov.f32	s14, #34	@ 0x41100000  9.0
 8000f82:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000f86:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000f8a:	ee17 3a90 	vmov	r3, s15
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	db0e      	blt.n	8000fb0 <main+0x68>
 8000f92:	4b6a      	ldr	r3, [pc, #424]	@ (800113c <main+0x1f4>)
 8000f94:	edd3 7a00 	vldr	s15, [r3]
 8000f98:	eeb2 7a02 	vmov.f32	s14, #34	@ 0x41100000  9.0
 8000f9c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000fa0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000fa4:	ee17 3a90 	vmov	r3, s15
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	dc01      	bgt.n	8000fb0 <main+0x68>
 8000fac:	2301      	movs	r3, #1
 8000fae:	e000      	b.n	8000fb2 <main+0x6a>
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	f003 0301 	and.w	r3, r3, #1
 8000fb6:	b2dc      	uxtb	r4, r3
 8000fb8:	4b60      	ldr	r3, [pc, #384]	@ (800113c <main+0x1f4>)
 8000fba:	685b      	ldr	r3, [r3, #4]
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	f7ff fac3 	bl	8000548 <__aeabi_f2d>
 8000fc2:	f04f 0200 	mov.w	r2, #0
 8000fc6:	4b5e      	ldr	r3, [pc, #376]	@ (8001140 <main+0x1f8>)
 8000fc8:	f7ff f95e 	bl	8000288 <__aeabi_dsub>
 8000fcc:	4602      	mov	r2, r0
 8000fce:	460b      	mov	r3, r1
 8000fd0:	4610      	mov	r0, r2
 8000fd2:	4619      	mov	r1, r3
 8000fd4:	f7ff fdc0 	bl	8000b58 <__aeabi_d2iz>
 8000fd8:	4603      	mov	r3, r0
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	db14      	blt.n	8001008 <main+0xc0>
 8000fde:	4b57      	ldr	r3, [pc, #348]	@ (800113c <main+0x1f4>)
 8000fe0:	685b      	ldr	r3, [r3, #4]
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	f7ff fab0 	bl	8000548 <__aeabi_f2d>
 8000fe8:	f04f 0200 	mov.w	r2, #0
 8000fec:	4b54      	ldr	r3, [pc, #336]	@ (8001140 <main+0x1f8>)
 8000fee:	f7ff f94b 	bl	8000288 <__aeabi_dsub>
 8000ff2:	4602      	mov	r2, r0
 8000ff4:	460b      	mov	r3, r1
 8000ff6:	4610      	mov	r0, r2
 8000ff8:	4619      	mov	r1, r3
 8000ffa:	f7ff fdad 	bl	8000b58 <__aeabi_d2iz>
 8000ffe:	4603      	mov	r3, r0
 8001000:	2b00      	cmp	r3, #0
 8001002:	dc01      	bgt.n	8001008 <main+0xc0>
 8001004:	2301      	movs	r3, #1
 8001006:	e000      	b.n	800100a <main+0xc2>
 8001008:	2300      	movs	r3, #0
 800100a:	f003 0301 	and.w	r3, r3, #1
 800100e:	b2db      	uxtb	r3, r3
 8001010:	4023      	ands	r3, r4
 8001012:	b2db      	uxtb	r3, r3
 8001014:	2b00      	cmp	r3, #0
 8001016:	d0ab      	beq.n	8000f70 <main+0x28>
		  		  printf("Valid Sequence :");
 8001018:	484a      	ldr	r0, [pc, #296]	@ (8001144 <main+0x1fc>)
 800101a:	f004 fd1b 	bl	8005a54 <iprintf>
		  		  for (int i = 2; i<period_length;i+=2){
 800101e:	2302      	movs	r3, #2
 8001020:	607b      	str	r3, [r7, #4]
 8001022:	e06e      	b.n	8001102 <main+0x1ba>
		  			if((i-2)%16==0){
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	3b02      	subs	r3, #2
 8001028:	f003 030f 	and.w	r3, r3, #15
 800102c:	2b00      	cmp	r3, #0
 800102e:	d102      	bne.n	8001036 <main+0xee>
		  				printf(" ");
 8001030:	2020      	movs	r0, #32
 8001032:	f004 fd21 	bl	8005a78 <putchar>
		  			}
		  			if (abs(period[i+1]-1.7)<0.5){
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	3301      	adds	r3, #1
 800103a:	4a40      	ldr	r2, [pc, #256]	@ (800113c <main+0x1f4>)
 800103c:	009b      	lsls	r3, r3, #2
 800103e:	4413      	add	r3, r2
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	4618      	mov	r0, r3
 8001044:	f7ff fa80 	bl	8000548 <__aeabi_f2d>
 8001048:	a335      	add	r3, pc, #212	@ (adr r3, 8001120 <main+0x1d8>)
 800104a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800104e:	f7ff f91b 	bl	8000288 <__aeabi_dsub>
 8001052:	4602      	mov	r2, r0
 8001054:	460b      	mov	r3, r1
 8001056:	4610      	mov	r0, r2
 8001058:	4619      	mov	r1, r3
 800105a:	f7ff fd7d 	bl	8000b58 <__aeabi_d2iz>
 800105e:	4603      	mov	r3, r0
 8001060:	2b00      	cmp	r3, #0
 8001062:	db1a      	blt.n	800109a <main+0x152>
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	3301      	adds	r3, #1
 8001068:	4a34      	ldr	r2, [pc, #208]	@ (800113c <main+0x1f4>)
 800106a:	009b      	lsls	r3, r3, #2
 800106c:	4413      	add	r3, r2
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	4618      	mov	r0, r3
 8001072:	f7ff fa69 	bl	8000548 <__aeabi_f2d>
 8001076:	a32a      	add	r3, pc, #168	@ (adr r3, 8001120 <main+0x1d8>)
 8001078:	e9d3 2300 	ldrd	r2, r3, [r3]
 800107c:	f7ff f904 	bl	8000288 <__aeabi_dsub>
 8001080:	4602      	mov	r2, r0
 8001082:	460b      	mov	r3, r1
 8001084:	4610      	mov	r0, r2
 8001086:	4619      	mov	r1, r3
 8001088:	f7ff fd66 	bl	8000b58 <__aeabi_d2iz>
 800108c:	4603      	mov	r3, r0
 800108e:	2b00      	cmp	r3, #0
 8001090:	dc03      	bgt.n	800109a <main+0x152>
		  				  printf("1");
 8001092:	2031      	movs	r0, #49	@ 0x31
 8001094:	f004 fcf0 	bl	8005a78 <putchar>
 8001098:	e030      	b.n	80010fc <main+0x1b4>
		  			}
		  			else if (abs(period[i+1]-0.56)<0.5){
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	3301      	adds	r3, #1
 800109e:	4a27      	ldr	r2, [pc, #156]	@ (800113c <main+0x1f4>)
 80010a0:	009b      	lsls	r3, r3, #2
 80010a2:	4413      	add	r3, r2
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	4618      	mov	r0, r3
 80010a8:	f7ff fa4e 	bl	8000548 <__aeabi_f2d>
 80010ac:	a31e      	add	r3, pc, #120	@ (adr r3, 8001128 <main+0x1e0>)
 80010ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010b2:	f7ff f8e9 	bl	8000288 <__aeabi_dsub>
 80010b6:	4602      	mov	r2, r0
 80010b8:	460b      	mov	r3, r1
 80010ba:	4610      	mov	r0, r2
 80010bc:	4619      	mov	r1, r3
 80010be:	f7ff fd4b 	bl	8000b58 <__aeabi_d2iz>
 80010c2:	4603      	mov	r3, r0
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	db19      	blt.n	80010fc <main+0x1b4>
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	3301      	adds	r3, #1
 80010cc:	4a1b      	ldr	r2, [pc, #108]	@ (800113c <main+0x1f4>)
 80010ce:	009b      	lsls	r3, r3, #2
 80010d0:	4413      	add	r3, r2
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	4618      	mov	r0, r3
 80010d6:	f7ff fa37 	bl	8000548 <__aeabi_f2d>
 80010da:	a313      	add	r3, pc, #76	@ (adr r3, 8001128 <main+0x1e0>)
 80010dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010e0:	f7ff f8d2 	bl	8000288 <__aeabi_dsub>
 80010e4:	4602      	mov	r2, r0
 80010e6:	460b      	mov	r3, r1
 80010e8:	4610      	mov	r0, r2
 80010ea:	4619      	mov	r1, r3
 80010ec:	f7ff fd34 	bl	8000b58 <__aeabi_d2iz>
 80010f0:	4603      	mov	r3, r0
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	dc02      	bgt.n	80010fc <main+0x1b4>
		  				printf("0");
 80010f6:	2030      	movs	r0, #48	@ 0x30
 80010f8:	f004 fcbe 	bl	8005a78 <putchar>
		  		  for (int i = 2; i<period_length;i+=2){
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	3302      	adds	r3, #2
 8001100:	607b      	str	r3, [r7, #4]
 8001102:	687a      	ldr	r2, [r7, #4]
 8001104:	4b0c      	ldr	r3, [pc, #48]	@ (8001138 <main+0x1f0>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	429a      	cmp	r2, r3
 800110a:	d38b      	bcc.n	8001024 <main+0xdc>
		  			}

		  		  }
		  		  printf("\n\n\r");
 800110c:	480e      	ldr	r0, [pc, #56]	@ (8001148 <main+0x200>)
 800110e:	f004 fca1 	bl	8005a54 <iprintf>
		  		  period_length = 0;
 8001112:	4b09      	ldr	r3, [pc, #36]	@ (8001138 <main+0x1f0>)
 8001114:	2200      	movs	r2, #0
 8001116:	601a      	str	r2, [r3, #0]
	  if (period_length>=66){
 8001118:	e72a      	b.n	8000f70 <main+0x28>
 800111a:	bf00      	nop
 800111c:	f3af 8000 	nop.w
 8001120:	33333333 	.word	0x33333333
 8001124:	3ffb3333 	.word	0x3ffb3333
 8001128:	1eb851ec 	.word	0x1eb851ec
 800112c:	3fe1eb85 	.word	0x3fe1eb85
 8001130:	080079d8 	.word	0x080079d8
 8001134:	200001f0 	.word	0x200001f0
 8001138:	200002c8 	.word	0x200002c8
 800113c:	200002cc 	.word	0x200002cc
 8001140:	40120000 	.word	0x40120000
 8001144:	080079e8 	.word	0x080079e8
 8001148:	080079fc 	.word	0x080079fc

0800114c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	b096      	sub	sp, #88	@ 0x58
 8001150:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001152:	f107 0314 	add.w	r3, r7, #20
 8001156:	2244      	movs	r2, #68	@ 0x44
 8001158:	2100      	movs	r1, #0
 800115a:	4618      	mov	r0, r3
 800115c:	f004 fcd7 	bl	8005b0e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001160:	463b      	mov	r3, r7
 8001162:	2200      	movs	r2, #0
 8001164:	601a      	str	r2, [r3, #0]
 8001166:	605a      	str	r2, [r3, #4]
 8001168:	609a      	str	r2, [r3, #8]
 800116a:	60da      	str	r2, [r3, #12]
 800116c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800116e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001172:	f000 fe8f 	bl	8001e94 <HAL_PWREx_ControlVoltageScaling>
 8001176:	4603      	mov	r3, r0
 8001178:	2b00      	cmp	r3, #0
 800117a:	d001      	beq.n	8001180 <SystemClock_Config+0x34>
  {
    Error_Handler();
 800117c:	f000 f93a 	bl	80013f4 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001180:	2302      	movs	r3, #2
 8001182:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001184:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001188:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800118a:	2310      	movs	r3, #16
 800118c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800118e:	2302      	movs	r3, #2
 8001190:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001192:	2302      	movs	r3, #2
 8001194:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001196:	2301      	movs	r3, #1
 8001198:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 800119a:	230a      	movs	r3, #10
 800119c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800119e:	2307      	movs	r3, #7
 80011a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80011a2:	2302      	movs	r3, #2
 80011a4:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80011a6:	2302      	movs	r3, #2
 80011a8:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011aa:	f107 0314 	add.w	r3, r7, #20
 80011ae:	4618      	mov	r0, r3
 80011b0:	f000 fec6 	bl	8001f40 <HAL_RCC_OscConfig>
 80011b4:	4603      	mov	r3, r0
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d001      	beq.n	80011be <SystemClock_Config+0x72>
  {
    Error_Handler();
 80011ba:	f000 f91b 	bl	80013f4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011be:	230f      	movs	r3, #15
 80011c0:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011c2:	2303      	movs	r3, #3
 80011c4:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011c6:	2300      	movs	r3, #0
 80011c8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80011ca:	2300      	movs	r3, #0
 80011cc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011ce:	2300      	movs	r3, #0
 80011d0:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80011d2:	463b      	mov	r3, r7
 80011d4:	2104      	movs	r1, #4
 80011d6:	4618      	mov	r0, r3
 80011d8:	f001 fa8e 	bl	80026f8 <HAL_RCC_ClockConfig>
 80011dc:	4603      	mov	r3, r0
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d001      	beq.n	80011e6 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80011e2:	f000 f907 	bl	80013f4 <Error_Handler>
  }
}
 80011e6:	bf00      	nop
 80011e8:	3758      	adds	r7, #88	@ 0x58
 80011ea:	46bd      	mov	sp, r7
 80011ec:	bd80      	pop	{r7, pc}
	...

080011f0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b08c      	sub	sp, #48	@ 0x30
 80011f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80011f6:	f107 0320 	add.w	r3, r7, #32
 80011fa:	2200      	movs	r2, #0
 80011fc:	601a      	str	r2, [r3, #0]
 80011fe:	605a      	str	r2, [r3, #4]
 8001200:	609a      	str	r2, [r3, #8]
 8001202:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001204:	f107 0314 	add.w	r3, r7, #20
 8001208:	2200      	movs	r2, #0
 800120a:	601a      	str	r2, [r3, #0]
 800120c:	605a      	str	r2, [r3, #4]
 800120e:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001210:	1d3b      	adds	r3, r7, #4
 8001212:	2200      	movs	r2, #0
 8001214:	601a      	str	r2, [r3, #0]
 8001216:	605a      	str	r2, [r3, #4]
 8001218:	609a      	str	r2, [r3, #8]
 800121a:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800121c:	4b2b      	ldr	r3, [pc, #172]	@ (80012cc <MX_TIM2_Init+0xdc>)
 800121e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001222:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 80-1;
 8001224:	4b29      	ldr	r3, [pc, #164]	@ (80012cc <MX_TIM2_Init+0xdc>)
 8001226:	224f      	movs	r2, #79	@ 0x4f
 8001228:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800122a:	4b28      	ldr	r3, [pc, #160]	@ (80012cc <MX_TIM2_Init+0xdc>)
 800122c:	2200      	movs	r2, #0
 800122e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001230:	4b26      	ldr	r3, [pc, #152]	@ (80012cc <MX_TIM2_Init+0xdc>)
 8001232:	f04f 32ff 	mov.w	r2, #4294967295
 8001236:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001238:	4b24      	ldr	r3, [pc, #144]	@ (80012cc <MX_TIM2_Init+0xdc>)
 800123a:	2200      	movs	r2, #0
 800123c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800123e:	4b23      	ldr	r3, [pc, #140]	@ (80012cc <MX_TIM2_Init+0xdc>)
 8001240:	2200      	movs	r2, #0
 8001242:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001244:	4821      	ldr	r0, [pc, #132]	@ (80012cc <MX_TIM2_Init+0xdc>)
 8001246:	f002 f937 	bl	80034b8 <HAL_TIM_Base_Init>
 800124a:	4603      	mov	r3, r0
 800124c:	2b00      	cmp	r3, #0
 800124e:	d001      	beq.n	8001254 <MX_TIM2_Init+0x64>
  {
    Error_Handler();
 8001250:	f000 f8d0 	bl	80013f4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001254:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001258:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800125a:	f107 0320 	add.w	r3, r7, #32
 800125e:	4619      	mov	r1, r3
 8001260:	481a      	ldr	r0, [pc, #104]	@ (80012cc <MX_TIM2_Init+0xdc>)
 8001262:	f002 fcce 	bl	8003c02 <HAL_TIM_ConfigClockSource>
 8001266:	4603      	mov	r3, r0
 8001268:	2b00      	cmp	r3, #0
 800126a:	d001      	beq.n	8001270 <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 800126c:	f000 f8c2 	bl	80013f4 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8001270:	4816      	ldr	r0, [pc, #88]	@ (80012cc <MX_TIM2_Init+0xdc>)
 8001272:	f002 f978 	bl	8003566 <HAL_TIM_IC_Init>
 8001276:	4603      	mov	r3, r0
 8001278:	2b00      	cmp	r3, #0
 800127a:	d001      	beq.n	8001280 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 800127c:	f000 f8ba 	bl	80013f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001280:	2300      	movs	r3, #0
 8001282:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001284:	2300      	movs	r3, #0
 8001286:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001288:	f107 0314 	add.w	r3, r7, #20
 800128c:	4619      	mov	r1, r3
 800128e:	480f      	ldr	r0, [pc, #60]	@ (80012cc <MX_TIM2_Init+0xdc>)
 8001290:	f003 f876 	bl	8004380 <HAL_TIMEx_MasterConfigSynchronization>
 8001294:	4603      	mov	r3, r0
 8001296:	2b00      	cmp	r3, #0
 8001298:	d001      	beq.n	800129e <MX_TIM2_Init+0xae>
  {
    Error_Handler();
 800129a:	f000 f8ab 	bl	80013f4 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 800129e:	230a      	movs	r3, #10
 80012a0:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80012a2:	2301      	movs	r3, #1
 80012a4:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80012a6:	2300      	movs	r3, #0
 80012a8:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 80012aa:	2300      	movs	r3, #0
 80012ac:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80012ae:	1d3b      	adds	r3, r7, #4
 80012b0:	2200      	movs	r2, #0
 80012b2:	4619      	mov	r1, r3
 80012b4:	4805      	ldr	r0, [pc, #20]	@ (80012cc <MX_TIM2_Init+0xdc>)
 80012b6:	f002 fc08 	bl	8003aca <HAL_TIM_IC_ConfigChannel>
 80012ba:	4603      	mov	r3, r0
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d001      	beq.n	80012c4 <MX_TIM2_Init+0xd4>
  {
    Error_Handler();
 80012c0:	f000 f898 	bl	80013f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80012c4:	bf00      	nop
 80012c6:	3730      	adds	r7, #48	@ 0x30
 80012c8:	46bd      	mov	sp, r7
 80012ca:	bd80      	pop	{r7, pc}
 80012cc:	200001f0 	.word	0x200001f0

080012d0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80012d4:	4b14      	ldr	r3, [pc, #80]	@ (8001328 <MX_USART2_UART_Init+0x58>)
 80012d6:	4a15      	ldr	r2, [pc, #84]	@ (800132c <MX_USART2_UART_Init+0x5c>)
 80012d8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80012da:	4b13      	ldr	r3, [pc, #76]	@ (8001328 <MX_USART2_UART_Init+0x58>)
 80012dc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80012e0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80012e2:	4b11      	ldr	r3, [pc, #68]	@ (8001328 <MX_USART2_UART_Init+0x58>)
 80012e4:	2200      	movs	r2, #0
 80012e6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80012e8:	4b0f      	ldr	r3, [pc, #60]	@ (8001328 <MX_USART2_UART_Init+0x58>)
 80012ea:	2200      	movs	r2, #0
 80012ec:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80012ee:	4b0e      	ldr	r3, [pc, #56]	@ (8001328 <MX_USART2_UART_Init+0x58>)
 80012f0:	2200      	movs	r2, #0
 80012f2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80012f4:	4b0c      	ldr	r3, [pc, #48]	@ (8001328 <MX_USART2_UART_Init+0x58>)
 80012f6:	220c      	movs	r2, #12
 80012f8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012fa:	4b0b      	ldr	r3, [pc, #44]	@ (8001328 <MX_USART2_UART_Init+0x58>)
 80012fc:	2200      	movs	r2, #0
 80012fe:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001300:	4b09      	ldr	r3, [pc, #36]	@ (8001328 <MX_USART2_UART_Init+0x58>)
 8001302:	2200      	movs	r2, #0
 8001304:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001306:	4b08      	ldr	r3, [pc, #32]	@ (8001328 <MX_USART2_UART_Init+0x58>)
 8001308:	2200      	movs	r2, #0
 800130a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800130c:	4b06      	ldr	r3, [pc, #24]	@ (8001328 <MX_USART2_UART_Init+0x58>)
 800130e:	2200      	movs	r2, #0
 8001310:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001312:	4805      	ldr	r0, [pc, #20]	@ (8001328 <MX_USART2_UART_Init+0x58>)
 8001314:	f003 f8da 	bl	80044cc <HAL_UART_Init>
 8001318:	4603      	mov	r3, r0
 800131a:	2b00      	cmp	r3, #0
 800131c:	d001      	beq.n	8001322 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800131e:	f000 f869 	bl	80013f4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001322:	bf00      	nop
 8001324:	bd80      	pop	{r7, pc}
 8001326:	bf00      	nop
 8001328:	2000023c 	.word	0x2000023c
 800132c:	40004400 	.word	0x40004400

08001330 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	b08a      	sub	sp, #40	@ 0x28
 8001334:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001336:	f107 0314 	add.w	r3, r7, #20
 800133a:	2200      	movs	r2, #0
 800133c:	601a      	str	r2, [r3, #0]
 800133e:	605a      	str	r2, [r3, #4]
 8001340:	609a      	str	r2, [r3, #8]
 8001342:	60da      	str	r2, [r3, #12]
 8001344:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001346:	4b29      	ldr	r3, [pc, #164]	@ (80013ec <MX_GPIO_Init+0xbc>)
 8001348:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800134a:	4a28      	ldr	r2, [pc, #160]	@ (80013ec <MX_GPIO_Init+0xbc>)
 800134c:	f043 0304 	orr.w	r3, r3, #4
 8001350:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001352:	4b26      	ldr	r3, [pc, #152]	@ (80013ec <MX_GPIO_Init+0xbc>)
 8001354:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001356:	f003 0304 	and.w	r3, r3, #4
 800135a:	613b      	str	r3, [r7, #16]
 800135c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800135e:	4b23      	ldr	r3, [pc, #140]	@ (80013ec <MX_GPIO_Init+0xbc>)
 8001360:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001362:	4a22      	ldr	r2, [pc, #136]	@ (80013ec <MX_GPIO_Init+0xbc>)
 8001364:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001368:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800136a:	4b20      	ldr	r3, [pc, #128]	@ (80013ec <MX_GPIO_Init+0xbc>)
 800136c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800136e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001372:	60fb      	str	r3, [r7, #12]
 8001374:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001376:	4b1d      	ldr	r3, [pc, #116]	@ (80013ec <MX_GPIO_Init+0xbc>)
 8001378:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800137a:	4a1c      	ldr	r2, [pc, #112]	@ (80013ec <MX_GPIO_Init+0xbc>)
 800137c:	f043 0301 	orr.w	r3, r3, #1
 8001380:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001382:	4b1a      	ldr	r3, [pc, #104]	@ (80013ec <MX_GPIO_Init+0xbc>)
 8001384:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001386:	f003 0301 	and.w	r3, r3, #1
 800138a:	60bb      	str	r3, [r7, #8]
 800138c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800138e:	4b17      	ldr	r3, [pc, #92]	@ (80013ec <MX_GPIO_Init+0xbc>)
 8001390:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001392:	4a16      	ldr	r2, [pc, #88]	@ (80013ec <MX_GPIO_Init+0xbc>)
 8001394:	f043 0302 	orr.w	r3, r3, #2
 8001398:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800139a:	4b14      	ldr	r3, [pc, #80]	@ (80013ec <MX_GPIO_Init+0xbc>)
 800139c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800139e:	f003 0302 	and.w	r3, r3, #2
 80013a2:	607b      	str	r3, [r7, #4]
 80013a4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80013a6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80013aa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80013ac:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80013b0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013b2:	2300      	movs	r3, #0
 80013b4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80013b6:	f107 0314 	add.w	r3, r7, #20
 80013ba:	4619      	mov	r1, r3
 80013bc:	480c      	ldr	r0, [pc, #48]	@ (80013f0 <MX_GPIO_Init+0xc0>)
 80013be:	f000 fbb1 	bl	8001b24 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 80013c2:	2340      	movs	r3, #64	@ 0x40
 80013c4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013c6:	2302      	movs	r3, #2
 80013c8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ca:	2300      	movs	r3, #0
 80013cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013ce:	2300      	movs	r3, #0
 80013d0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF14_TIM16;
 80013d2:	230e      	movs	r3, #14
 80013d4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013d6:	f107 0314 	add.w	r3, r7, #20
 80013da:	4619      	mov	r1, r3
 80013dc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80013e0:	f000 fba0 	bl	8001b24 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80013e4:	bf00      	nop
 80013e6:	3728      	adds	r7, #40	@ 0x28
 80013e8:	46bd      	mov	sp, r7
 80013ea:	bd80      	pop	{r7, pc}
 80013ec:	40021000 	.word	0x40021000
 80013f0:	48000800 	.word	0x48000800

080013f4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013f4:	b480      	push	{r7}
 80013f6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013f8:	b672      	cpsid	i
}
 80013fa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80013fc:	bf00      	nop
 80013fe:	e7fd      	b.n	80013fc <Error_Handler+0x8>

08001400 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001400:	b480      	push	{r7}
 8001402:	b083      	sub	sp, #12
 8001404:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001406:	4b0f      	ldr	r3, [pc, #60]	@ (8001444 <HAL_MspInit+0x44>)
 8001408:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800140a:	4a0e      	ldr	r2, [pc, #56]	@ (8001444 <HAL_MspInit+0x44>)
 800140c:	f043 0301 	orr.w	r3, r3, #1
 8001410:	6613      	str	r3, [r2, #96]	@ 0x60
 8001412:	4b0c      	ldr	r3, [pc, #48]	@ (8001444 <HAL_MspInit+0x44>)
 8001414:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001416:	f003 0301 	and.w	r3, r3, #1
 800141a:	607b      	str	r3, [r7, #4]
 800141c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800141e:	4b09      	ldr	r3, [pc, #36]	@ (8001444 <HAL_MspInit+0x44>)
 8001420:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001422:	4a08      	ldr	r2, [pc, #32]	@ (8001444 <HAL_MspInit+0x44>)
 8001424:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001428:	6593      	str	r3, [r2, #88]	@ 0x58
 800142a:	4b06      	ldr	r3, [pc, #24]	@ (8001444 <HAL_MspInit+0x44>)
 800142c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800142e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001432:	603b      	str	r3, [r7, #0]
 8001434:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001436:	bf00      	nop
 8001438:	370c      	adds	r7, #12
 800143a:	46bd      	mov	sp, r7
 800143c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001440:	4770      	bx	lr
 8001442:	bf00      	nop
 8001444:	40021000 	.word	0x40021000

08001448 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	b08a      	sub	sp, #40	@ 0x28
 800144c:	af00      	add	r7, sp, #0
 800144e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001450:	f107 0314 	add.w	r3, r7, #20
 8001454:	2200      	movs	r2, #0
 8001456:	601a      	str	r2, [r3, #0]
 8001458:	605a      	str	r2, [r3, #4]
 800145a:	609a      	str	r2, [r3, #8]
 800145c:	60da      	str	r2, [r3, #12]
 800145e:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001468:	d130      	bne.n	80014cc <HAL_TIM_Base_MspInit+0x84>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800146a:	4b1a      	ldr	r3, [pc, #104]	@ (80014d4 <HAL_TIM_Base_MspInit+0x8c>)
 800146c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800146e:	4a19      	ldr	r2, [pc, #100]	@ (80014d4 <HAL_TIM_Base_MspInit+0x8c>)
 8001470:	f043 0301 	orr.w	r3, r3, #1
 8001474:	6593      	str	r3, [r2, #88]	@ 0x58
 8001476:	4b17      	ldr	r3, [pc, #92]	@ (80014d4 <HAL_TIM_Base_MspInit+0x8c>)
 8001478:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800147a:	f003 0301 	and.w	r3, r3, #1
 800147e:	613b      	str	r3, [r7, #16]
 8001480:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001482:	4b14      	ldr	r3, [pc, #80]	@ (80014d4 <HAL_TIM_Base_MspInit+0x8c>)
 8001484:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001486:	4a13      	ldr	r2, [pc, #76]	@ (80014d4 <HAL_TIM_Base_MspInit+0x8c>)
 8001488:	f043 0301 	orr.w	r3, r3, #1
 800148c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800148e:	4b11      	ldr	r3, [pc, #68]	@ (80014d4 <HAL_TIM_Base_MspInit+0x8c>)
 8001490:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001492:	f003 0301 	and.w	r3, r3, #1
 8001496:	60fb      	str	r3, [r7, #12]
 8001498:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800149a:	2320      	movs	r3, #32
 800149c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800149e:	2302      	movs	r3, #2
 80014a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014a2:	2300      	movs	r3, #0
 80014a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014a6:	2300      	movs	r3, #0
 80014a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80014aa:	2301      	movs	r3, #1
 80014ac:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014ae:	f107 0314 	add.w	r3, r7, #20
 80014b2:	4619      	mov	r1, r3
 80014b4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80014b8:	f000 fb34 	bl	8001b24 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80014bc:	2200      	movs	r2, #0
 80014be:	2100      	movs	r1, #0
 80014c0:	201c      	movs	r0, #28
 80014c2:	f000 faf8 	bl	8001ab6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80014c6:	201c      	movs	r0, #28
 80014c8:	f000 fb11 	bl	8001aee <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 80014cc:	bf00      	nop
 80014ce:	3728      	adds	r7, #40	@ 0x28
 80014d0:	46bd      	mov	sp, r7
 80014d2:	bd80      	pop	{r7, pc}
 80014d4:	40021000 	.word	0x40021000

080014d8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	b0ac      	sub	sp, #176	@ 0xb0
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014e0:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80014e4:	2200      	movs	r2, #0
 80014e6:	601a      	str	r2, [r3, #0]
 80014e8:	605a      	str	r2, [r3, #4]
 80014ea:	609a      	str	r2, [r3, #8]
 80014ec:	60da      	str	r2, [r3, #12]
 80014ee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80014f0:	f107 0314 	add.w	r3, r7, #20
 80014f4:	2288      	movs	r2, #136	@ 0x88
 80014f6:	2100      	movs	r1, #0
 80014f8:	4618      	mov	r0, r3
 80014fa:	f004 fb08 	bl	8005b0e <memset>
  if(huart->Instance==USART2)
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	4a21      	ldr	r2, [pc, #132]	@ (8001588 <HAL_UART_MspInit+0xb0>)
 8001504:	4293      	cmp	r3, r2
 8001506:	d13b      	bne.n	8001580 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001508:	2302      	movs	r3, #2
 800150a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800150c:	2300      	movs	r3, #0
 800150e:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001510:	f107 0314 	add.w	r3, r7, #20
 8001514:	4618      	mov	r0, r3
 8001516:	f001 fb13 	bl	8002b40 <HAL_RCCEx_PeriphCLKConfig>
 800151a:	4603      	mov	r3, r0
 800151c:	2b00      	cmp	r3, #0
 800151e:	d001      	beq.n	8001524 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001520:	f7ff ff68 	bl	80013f4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001524:	4b19      	ldr	r3, [pc, #100]	@ (800158c <HAL_UART_MspInit+0xb4>)
 8001526:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001528:	4a18      	ldr	r2, [pc, #96]	@ (800158c <HAL_UART_MspInit+0xb4>)
 800152a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800152e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001530:	4b16      	ldr	r3, [pc, #88]	@ (800158c <HAL_UART_MspInit+0xb4>)
 8001532:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001534:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001538:	613b      	str	r3, [r7, #16]
 800153a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800153c:	4b13      	ldr	r3, [pc, #76]	@ (800158c <HAL_UART_MspInit+0xb4>)
 800153e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001540:	4a12      	ldr	r2, [pc, #72]	@ (800158c <HAL_UART_MspInit+0xb4>)
 8001542:	f043 0301 	orr.w	r3, r3, #1
 8001546:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001548:	4b10      	ldr	r3, [pc, #64]	@ (800158c <HAL_UART_MspInit+0xb4>)
 800154a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800154c:	f003 0301 	and.w	r3, r3, #1
 8001550:	60fb      	str	r3, [r7, #12]
 8001552:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001554:	230c      	movs	r3, #12
 8001556:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800155a:	2302      	movs	r3, #2
 800155c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001560:	2300      	movs	r3, #0
 8001562:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001566:	2303      	movs	r3, #3
 8001568:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800156c:	2307      	movs	r3, #7
 800156e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001572:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001576:	4619      	mov	r1, r3
 8001578:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800157c:	f000 fad2 	bl	8001b24 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8001580:	bf00      	nop
 8001582:	37b0      	adds	r7, #176	@ 0xb0
 8001584:	46bd      	mov	sp, r7
 8001586:	bd80      	pop	{r7, pc}
 8001588:	40004400 	.word	0x40004400
 800158c:	40021000 	.word	0x40021000

08001590 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001590:	b480      	push	{r7}
 8001592:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001594:	bf00      	nop
 8001596:	e7fd      	b.n	8001594 <NMI_Handler+0x4>

08001598 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001598:	b480      	push	{r7}
 800159a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800159c:	bf00      	nop
 800159e:	e7fd      	b.n	800159c <HardFault_Handler+0x4>

080015a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80015a0:	b480      	push	{r7}
 80015a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015a4:	bf00      	nop
 80015a6:	e7fd      	b.n	80015a4 <MemManage_Handler+0x4>

080015a8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80015a8:	b480      	push	{r7}
 80015aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015ac:	bf00      	nop
 80015ae:	e7fd      	b.n	80015ac <BusFault_Handler+0x4>

080015b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015b0:	b480      	push	{r7}
 80015b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015b4:	bf00      	nop
 80015b6:	e7fd      	b.n	80015b4 <UsageFault_Handler+0x4>

080015b8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80015b8:	b480      	push	{r7}
 80015ba:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80015bc:	bf00      	nop
 80015be:	46bd      	mov	sp, r7
 80015c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c4:	4770      	bx	lr

080015c6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80015c6:	b480      	push	{r7}
 80015c8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80015ca:	bf00      	nop
 80015cc:	46bd      	mov	sp, r7
 80015ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d2:	4770      	bx	lr

080015d4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80015d4:	b480      	push	{r7}
 80015d6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80015d8:	bf00      	nop
 80015da:	46bd      	mov	sp, r7
 80015dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e0:	4770      	bx	lr

080015e2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80015e2:	b580      	push	{r7, lr}
 80015e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80015e6:	f000 f96b 	bl	80018c0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80015ea:	bf00      	nop
 80015ec:	bd80      	pop	{r7, pc}
	...

080015f0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80015f4:	4802      	ldr	r0, [pc, #8]	@ (8001600 <TIM2_IRQHandler+0x10>)
 80015f6:	f002 f961 	bl	80038bc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80015fa:	bf00      	nop
 80015fc:	bd80      	pop	{r7, pc}
 80015fe:	bf00      	nop
 8001600:	200001f0 	.word	0x200001f0

08001604 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001604:	b480      	push	{r7}
 8001606:	af00      	add	r7, sp, #0
  return 1;
 8001608:	2301      	movs	r3, #1
}
 800160a:	4618      	mov	r0, r3
 800160c:	46bd      	mov	sp, r7
 800160e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001612:	4770      	bx	lr

08001614 <_kill>:

int _kill(int pid, int sig)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	b082      	sub	sp, #8
 8001618:	af00      	add	r7, sp, #0
 800161a:	6078      	str	r0, [r7, #4]
 800161c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800161e:	f004 fac9 	bl	8005bb4 <__errno>
 8001622:	4603      	mov	r3, r0
 8001624:	2216      	movs	r2, #22
 8001626:	601a      	str	r2, [r3, #0]
  return -1;
 8001628:	f04f 33ff 	mov.w	r3, #4294967295
}
 800162c:	4618      	mov	r0, r3
 800162e:	3708      	adds	r7, #8
 8001630:	46bd      	mov	sp, r7
 8001632:	bd80      	pop	{r7, pc}

08001634 <_exit>:

void _exit (int status)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b082      	sub	sp, #8
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800163c:	f04f 31ff 	mov.w	r1, #4294967295
 8001640:	6878      	ldr	r0, [r7, #4]
 8001642:	f7ff ffe7 	bl	8001614 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001646:	bf00      	nop
 8001648:	e7fd      	b.n	8001646 <_exit+0x12>

0800164a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800164a:	b580      	push	{r7, lr}
 800164c:	b086      	sub	sp, #24
 800164e:	af00      	add	r7, sp, #0
 8001650:	60f8      	str	r0, [r7, #12]
 8001652:	60b9      	str	r1, [r7, #8]
 8001654:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001656:	2300      	movs	r3, #0
 8001658:	617b      	str	r3, [r7, #20]
 800165a:	e00a      	b.n	8001672 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800165c:	f3af 8000 	nop.w
 8001660:	4601      	mov	r1, r0
 8001662:	68bb      	ldr	r3, [r7, #8]
 8001664:	1c5a      	adds	r2, r3, #1
 8001666:	60ba      	str	r2, [r7, #8]
 8001668:	b2ca      	uxtb	r2, r1
 800166a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800166c:	697b      	ldr	r3, [r7, #20]
 800166e:	3301      	adds	r3, #1
 8001670:	617b      	str	r3, [r7, #20]
 8001672:	697a      	ldr	r2, [r7, #20]
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	429a      	cmp	r2, r3
 8001678:	dbf0      	blt.n	800165c <_read+0x12>
  }

  return len;
 800167a:	687b      	ldr	r3, [r7, #4]
}
 800167c:	4618      	mov	r0, r3
 800167e:	3718      	adds	r7, #24
 8001680:	46bd      	mov	sp, r7
 8001682:	bd80      	pop	{r7, pc}

08001684 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b086      	sub	sp, #24
 8001688:	af00      	add	r7, sp, #0
 800168a:	60f8      	str	r0, [r7, #12]
 800168c:	60b9      	str	r1, [r7, #8]
 800168e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001690:	2300      	movs	r3, #0
 8001692:	617b      	str	r3, [r7, #20]
 8001694:	e009      	b.n	80016aa <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001696:	68bb      	ldr	r3, [r7, #8]
 8001698:	1c5a      	adds	r2, r3, #1
 800169a:	60ba      	str	r2, [r7, #8]
 800169c:	781b      	ldrb	r3, [r3, #0]
 800169e:	4618      	mov	r0, r3
 80016a0:	f7ff fbfa 	bl	8000e98 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016a4:	697b      	ldr	r3, [r7, #20]
 80016a6:	3301      	adds	r3, #1
 80016a8:	617b      	str	r3, [r7, #20]
 80016aa:	697a      	ldr	r2, [r7, #20]
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	429a      	cmp	r2, r3
 80016b0:	dbf1      	blt.n	8001696 <_write+0x12>
  }
  return len;
 80016b2:	687b      	ldr	r3, [r7, #4]
}
 80016b4:	4618      	mov	r0, r3
 80016b6:	3718      	adds	r7, #24
 80016b8:	46bd      	mov	sp, r7
 80016ba:	bd80      	pop	{r7, pc}

080016bc <_close>:

int _close(int file)
{
 80016bc:	b480      	push	{r7}
 80016be:	b083      	sub	sp, #12
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80016c4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80016c8:	4618      	mov	r0, r3
 80016ca:	370c      	adds	r7, #12
 80016cc:	46bd      	mov	sp, r7
 80016ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d2:	4770      	bx	lr

080016d4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80016d4:	b480      	push	{r7}
 80016d6:	b083      	sub	sp, #12
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
 80016dc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80016de:	683b      	ldr	r3, [r7, #0]
 80016e0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80016e4:	605a      	str	r2, [r3, #4]
  return 0;
 80016e6:	2300      	movs	r3, #0
}
 80016e8:	4618      	mov	r0, r3
 80016ea:	370c      	adds	r7, #12
 80016ec:	46bd      	mov	sp, r7
 80016ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f2:	4770      	bx	lr

080016f4 <_isatty>:

int _isatty(int file)
{
 80016f4:	b480      	push	{r7}
 80016f6:	b083      	sub	sp, #12
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80016fc:	2301      	movs	r3, #1
}
 80016fe:	4618      	mov	r0, r3
 8001700:	370c      	adds	r7, #12
 8001702:	46bd      	mov	sp, r7
 8001704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001708:	4770      	bx	lr

0800170a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800170a:	b480      	push	{r7}
 800170c:	b085      	sub	sp, #20
 800170e:	af00      	add	r7, sp, #0
 8001710:	60f8      	str	r0, [r7, #12]
 8001712:	60b9      	str	r1, [r7, #8]
 8001714:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001716:	2300      	movs	r3, #0
}
 8001718:	4618      	mov	r0, r3
 800171a:	3714      	adds	r7, #20
 800171c:	46bd      	mov	sp, r7
 800171e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001722:	4770      	bx	lr

08001724 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	b086      	sub	sp, #24
 8001728:	af00      	add	r7, sp, #0
 800172a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800172c:	4a14      	ldr	r2, [pc, #80]	@ (8001780 <_sbrk+0x5c>)
 800172e:	4b15      	ldr	r3, [pc, #84]	@ (8001784 <_sbrk+0x60>)
 8001730:	1ad3      	subs	r3, r2, r3
 8001732:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001734:	697b      	ldr	r3, [r7, #20]
 8001736:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001738:	4b13      	ldr	r3, [pc, #76]	@ (8001788 <_sbrk+0x64>)
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	2b00      	cmp	r3, #0
 800173e:	d102      	bne.n	8001746 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001740:	4b11      	ldr	r3, [pc, #68]	@ (8001788 <_sbrk+0x64>)
 8001742:	4a12      	ldr	r2, [pc, #72]	@ (800178c <_sbrk+0x68>)
 8001744:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001746:	4b10      	ldr	r3, [pc, #64]	@ (8001788 <_sbrk+0x64>)
 8001748:	681a      	ldr	r2, [r3, #0]
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	4413      	add	r3, r2
 800174e:	693a      	ldr	r2, [r7, #16]
 8001750:	429a      	cmp	r2, r3
 8001752:	d207      	bcs.n	8001764 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001754:	f004 fa2e 	bl	8005bb4 <__errno>
 8001758:	4603      	mov	r3, r0
 800175a:	220c      	movs	r2, #12
 800175c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800175e:	f04f 33ff 	mov.w	r3, #4294967295
 8001762:	e009      	b.n	8001778 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001764:	4b08      	ldr	r3, [pc, #32]	@ (8001788 <_sbrk+0x64>)
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800176a:	4b07      	ldr	r3, [pc, #28]	@ (8001788 <_sbrk+0x64>)
 800176c:	681a      	ldr	r2, [r3, #0]
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	4413      	add	r3, r2
 8001772:	4a05      	ldr	r2, [pc, #20]	@ (8001788 <_sbrk+0x64>)
 8001774:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001776:	68fb      	ldr	r3, [r7, #12]
}
 8001778:	4618      	mov	r0, r3
 800177a:	3718      	adds	r7, #24
 800177c:	46bd      	mov	sp, r7
 800177e:	bd80      	pop	{r7, pc}
 8001780:	20018000 	.word	0x20018000
 8001784:	00000400 	.word	0x00000400
 8001788:	20000a9c 	.word	0x20000a9c
 800178c:	20000bf0 	.word	0x20000bf0

08001790 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001790:	b480      	push	{r7}
 8001792:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001794:	4b06      	ldr	r3, [pc, #24]	@ (80017b0 <SystemInit+0x20>)
 8001796:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800179a:	4a05      	ldr	r2, [pc, #20]	@ (80017b0 <SystemInit+0x20>)
 800179c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80017a0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80017a4:	bf00      	nop
 80017a6:	46bd      	mov	sp, r7
 80017a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ac:	4770      	bx	lr
 80017ae:	bf00      	nop
 80017b0:	e000ed00 	.word	0xe000ed00

080017b4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80017b4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80017ec <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80017b8:	f7ff ffea 	bl	8001790 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80017bc:	480c      	ldr	r0, [pc, #48]	@ (80017f0 <LoopForever+0x6>)
  ldr r1, =_edata
 80017be:	490d      	ldr	r1, [pc, #52]	@ (80017f4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80017c0:	4a0d      	ldr	r2, [pc, #52]	@ (80017f8 <LoopForever+0xe>)
  movs r3, #0
 80017c2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80017c4:	e002      	b.n	80017cc <LoopCopyDataInit>

080017c6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80017c6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80017c8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80017ca:	3304      	adds	r3, #4

080017cc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80017cc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80017ce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80017d0:	d3f9      	bcc.n	80017c6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80017d2:	4a0a      	ldr	r2, [pc, #40]	@ (80017fc <LoopForever+0x12>)
  ldr r4, =_ebss
 80017d4:	4c0a      	ldr	r4, [pc, #40]	@ (8001800 <LoopForever+0x16>)
  movs r3, #0
 80017d6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80017d8:	e001      	b.n	80017de <LoopFillZerobss>

080017da <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80017da:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80017dc:	3204      	adds	r2, #4

080017de <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80017de:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80017e0:	d3fb      	bcc.n	80017da <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80017e2:	f004 f9ed 	bl	8005bc0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80017e6:	f7ff fbaf 	bl	8000f48 <main>

080017ea <LoopForever>:

LoopForever:
    b LoopForever
 80017ea:	e7fe      	b.n	80017ea <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80017ec:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80017f0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017f4:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80017f8:	08007dc8 	.word	0x08007dc8
  ldr r2, =_sbss
 80017fc:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001800:	20000bf0 	.word	0x20000bf0

08001804 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001804:	e7fe      	b.n	8001804 <ADC1_2_IRQHandler>
	...

08001808 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	b082      	sub	sp, #8
 800180c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800180e:	2300      	movs	r3, #0
 8001810:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001812:	4b0c      	ldr	r3, [pc, #48]	@ (8001844 <HAL_Init+0x3c>)
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	4a0b      	ldr	r2, [pc, #44]	@ (8001844 <HAL_Init+0x3c>)
 8001818:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800181c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800181e:	2003      	movs	r0, #3
 8001820:	f000 f93e 	bl	8001aa0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001824:	2000      	movs	r0, #0
 8001826:	f000 f80f 	bl	8001848 <HAL_InitTick>
 800182a:	4603      	mov	r3, r0
 800182c:	2b00      	cmp	r3, #0
 800182e:	d002      	beq.n	8001836 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001830:	2301      	movs	r3, #1
 8001832:	71fb      	strb	r3, [r7, #7]
 8001834:	e001      	b.n	800183a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001836:	f7ff fde3 	bl	8001400 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800183a:	79fb      	ldrb	r3, [r7, #7]
}
 800183c:	4618      	mov	r0, r3
 800183e:	3708      	adds	r7, #8
 8001840:	46bd      	mov	sp, r7
 8001842:	bd80      	pop	{r7, pc}
 8001844:	40022000 	.word	0x40022000

08001848 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b084      	sub	sp, #16
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001850:	2300      	movs	r3, #0
 8001852:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001854:	4b17      	ldr	r3, [pc, #92]	@ (80018b4 <HAL_InitTick+0x6c>)
 8001856:	781b      	ldrb	r3, [r3, #0]
 8001858:	2b00      	cmp	r3, #0
 800185a:	d023      	beq.n	80018a4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800185c:	4b16      	ldr	r3, [pc, #88]	@ (80018b8 <HAL_InitTick+0x70>)
 800185e:	681a      	ldr	r2, [r3, #0]
 8001860:	4b14      	ldr	r3, [pc, #80]	@ (80018b4 <HAL_InitTick+0x6c>)
 8001862:	781b      	ldrb	r3, [r3, #0]
 8001864:	4619      	mov	r1, r3
 8001866:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800186a:	fbb3 f3f1 	udiv	r3, r3, r1
 800186e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001872:	4618      	mov	r0, r3
 8001874:	f000 f949 	bl	8001b0a <HAL_SYSTICK_Config>
 8001878:	4603      	mov	r3, r0
 800187a:	2b00      	cmp	r3, #0
 800187c:	d10f      	bne.n	800189e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	2b0f      	cmp	r3, #15
 8001882:	d809      	bhi.n	8001898 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001884:	2200      	movs	r2, #0
 8001886:	6879      	ldr	r1, [r7, #4]
 8001888:	f04f 30ff 	mov.w	r0, #4294967295
 800188c:	f000 f913 	bl	8001ab6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001890:	4a0a      	ldr	r2, [pc, #40]	@ (80018bc <HAL_InitTick+0x74>)
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	6013      	str	r3, [r2, #0]
 8001896:	e007      	b.n	80018a8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001898:	2301      	movs	r3, #1
 800189a:	73fb      	strb	r3, [r7, #15]
 800189c:	e004      	b.n	80018a8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800189e:	2301      	movs	r3, #1
 80018a0:	73fb      	strb	r3, [r7, #15]
 80018a2:	e001      	b.n	80018a8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80018a4:	2301      	movs	r3, #1
 80018a6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80018a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80018aa:	4618      	mov	r0, r3
 80018ac:	3710      	adds	r7, #16
 80018ae:	46bd      	mov	sp, r7
 80018b0:	bd80      	pop	{r7, pc}
 80018b2:	bf00      	nop
 80018b4:	20000008 	.word	0x20000008
 80018b8:	20000000 	.word	0x20000000
 80018bc:	20000004 	.word	0x20000004

080018c0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80018c0:	b480      	push	{r7}
 80018c2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80018c4:	4b06      	ldr	r3, [pc, #24]	@ (80018e0 <HAL_IncTick+0x20>)
 80018c6:	781b      	ldrb	r3, [r3, #0]
 80018c8:	461a      	mov	r2, r3
 80018ca:	4b06      	ldr	r3, [pc, #24]	@ (80018e4 <HAL_IncTick+0x24>)
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	4413      	add	r3, r2
 80018d0:	4a04      	ldr	r2, [pc, #16]	@ (80018e4 <HAL_IncTick+0x24>)
 80018d2:	6013      	str	r3, [r2, #0]
}
 80018d4:	bf00      	nop
 80018d6:	46bd      	mov	sp, r7
 80018d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018dc:	4770      	bx	lr
 80018de:	bf00      	nop
 80018e0:	20000008 	.word	0x20000008
 80018e4:	20000aa0 	.word	0x20000aa0

080018e8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018e8:	b480      	push	{r7}
 80018ea:	af00      	add	r7, sp, #0
  return uwTick;
 80018ec:	4b03      	ldr	r3, [pc, #12]	@ (80018fc <HAL_GetTick+0x14>)
 80018ee:	681b      	ldr	r3, [r3, #0]
}
 80018f0:	4618      	mov	r0, r3
 80018f2:	46bd      	mov	sp, r7
 80018f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f8:	4770      	bx	lr
 80018fa:	bf00      	nop
 80018fc:	20000aa0 	.word	0x20000aa0

08001900 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001900:	b480      	push	{r7}
 8001902:	b085      	sub	sp, #20
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	f003 0307 	and.w	r3, r3, #7
 800190e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001910:	4b0c      	ldr	r3, [pc, #48]	@ (8001944 <__NVIC_SetPriorityGrouping+0x44>)
 8001912:	68db      	ldr	r3, [r3, #12]
 8001914:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001916:	68ba      	ldr	r2, [r7, #8]
 8001918:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800191c:	4013      	ands	r3, r2
 800191e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001924:	68bb      	ldr	r3, [r7, #8]
 8001926:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001928:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800192c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001930:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001932:	4a04      	ldr	r2, [pc, #16]	@ (8001944 <__NVIC_SetPriorityGrouping+0x44>)
 8001934:	68bb      	ldr	r3, [r7, #8]
 8001936:	60d3      	str	r3, [r2, #12]
}
 8001938:	bf00      	nop
 800193a:	3714      	adds	r7, #20
 800193c:	46bd      	mov	sp, r7
 800193e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001942:	4770      	bx	lr
 8001944:	e000ed00 	.word	0xe000ed00

08001948 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001948:	b480      	push	{r7}
 800194a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800194c:	4b04      	ldr	r3, [pc, #16]	@ (8001960 <__NVIC_GetPriorityGrouping+0x18>)
 800194e:	68db      	ldr	r3, [r3, #12]
 8001950:	0a1b      	lsrs	r3, r3, #8
 8001952:	f003 0307 	and.w	r3, r3, #7
}
 8001956:	4618      	mov	r0, r3
 8001958:	46bd      	mov	sp, r7
 800195a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195e:	4770      	bx	lr
 8001960:	e000ed00 	.word	0xe000ed00

08001964 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001964:	b480      	push	{r7}
 8001966:	b083      	sub	sp, #12
 8001968:	af00      	add	r7, sp, #0
 800196a:	4603      	mov	r3, r0
 800196c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800196e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001972:	2b00      	cmp	r3, #0
 8001974:	db0b      	blt.n	800198e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001976:	79fb      	ldrb	r3, [r7, #7]
 8001978:	f003 021f 	and.w	r2, r3, #31
 800197c:	4907      	ldr	r1, [pc, #28]	@ (800199c <__NVIC_EnableIRQ+0x38>)
 800197e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001982:	095b      	lsrs	r3, r3, #5
 8001984:	2001      	movs	r0, #1
 8001986:	fa00 f202 	lsl.w	r2, r0, r2
 800198a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800198e:	bf00      	nop
 8001990:	370c      	adds	r7, #12
 8001992:	46bd      	mov	sp, r7
 8001994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001998:	4770      	bx	lr
 800199a:	bf00      	nop
 800199c:	e000e100 	.word	0xe000e100

080019a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80019a0:	b480      	push	{r7}
 80019a2:	b083      	sub	sp, #12
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	4603      	mov	r3, r0
 80019a8:	6039      	str	r1, [r7, #0]
 80019aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	db0a      	blt.n	80019ca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019b4:	683b      	ldr	r3, [r7, #0]
 80019b6:	b2da      	uxtb	r2, r3
 80019b8:	490c      	ldr	r1, [pc, #48]	@ (80019ec <__NVIC_SetPriority+0x4c>)
 80019ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019be:	0112      	lsls	r2, r2, #4
 80019c0:	b2d2      	uxtb	r2, r2
 80019c2:	440b      	add	r3, r1
 80019c4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80019c8:	e00a      	b.n	80019e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019ca:	683b      	ldr	r3, [r7, #0]
 80019cc:	b2da      	uxtb	r2, r3
 80019ce:	4908      	ldr	r1, [pc, #32]	@ (80019f0 <__NVIC_SetPriority+0x50>)
 80019d0:	79fb      	ldrb	r3, [r7, #7]
 80019d2:	f003 030f 	and.w	r3, r3, #15
 80019d6:	3b04      	subs	r3, #4
 80019d8:	0112      	lsls	r2, r2, #4
 80019da:	b2d2      	uxtb	r2, r2
 80019dc:	440b      	add	r3, r1
 80019de:	761a      	strb	r2, [r3, #24]
}
 80019e0:	bf00      	nop
 80019e2:	370c      	adds	r7, #12
 80019e4:	46bd      	mov	sp, r7
 80019e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ea:	4770      	bx	lr
 80019ec:	e000e100 	.word	0xe000e100
 80019f0:	e000ed00 	.word	0xe000ed00

080019f4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019f4:	b480      	push	{r7}
 80019f6:	b089      	sub	sp, #36	@ 0x24
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	60f8      	str	r0, [r7, #12]
 80019fc:	60b9      	str	r1, [r7, #8]
 80019fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	f003 0307 	and.w	r3, r3, #7
 8001a06:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a08:	69fb      	ldr	r3, [r7, #28]
 8001a0a:	f1c3 0307 	rsb	r3, r3, #7
 8001a0e:	2b04      	cmp	r3, #4
 8001a10:	bf28      	it	cs
 8001a12:	2304      	movcs	r3, #4
 8001a14:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a16:	69fb      	ldr	r3, [r7, #28]
 8001a18:	3304      	adds	r3, #4
 8001a1a:	2b06      	cmp	r3, #6
 8001a1c:	d902      	bls.n	8001a24 <NVIC_EncodePriority+0x30>
 8001a1e:	69fb      	ldr	r3, [r7, #28]
 8001a20:	3b03      	subs	r3, #3
 8001a22:	e000      	b.n	8001a26 <NVIC_EncodePriority+0x32>
 8001a24:	2300      	movs	r3, #0
 8001a26:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a28:	f04f 32ff 	mov.w	r2, #4294967295
 8001a2c:	69bb      	ldr	r3, [r7, #24]
 8001a2e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a32:	43da      	mvns	r2, r3
 8001a34:	68bb      	ldr	r3, [r7, #8]
 8001a36:	401a      	ands	r2, r3
 8001a38:	697b      	ldr	r3, [r7, #20]
 8001a3a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a3c:	f04f 31ff 	mov.w	r1, #4294967295
 8001a40:	697b      	ldr	r3, [r7, #20]
 8001a42:	fa01 f303 	lsl.w	r3, r1, r3
 8001a46:	43d9      	mvns	r1, r3
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a4c:	4313      	orrs	r3, r2
         );
}
 8001a4e:	4618      	mov	r0, r3
 8001a50:	3724      	adds	r7, #36	@ 0x24
 8001a52:	46bd      	mov	sp, r7
 8001a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a58:	4770      	bx	lr
	...

08001a5c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b082      	sub	sp, #8
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	3b01      	subs	r3, #1
 8001a68:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001a6c:	d301      	bcc.n	8001a72 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a6e:	2301      	movs	r3, #1
 8001a70:	e00f      	b.n	8001a92 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a72:	4a0a      	ldr	r2, [pc, #40]	@ (8001a9c <SysTick_Config+0x40>)
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	3b01      	subs	r3, #1
 8001a78:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a7a:	210f      	movs	r1, #15
 8001a7c:	f04f 30ff 	mov.w	r0, #4294967295
 8001a80:	f7ff ff8e 	bl	80019a0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a84:	4b05      	ldr	r3, [pc, #20]	@ (8001a9c <SysTick_Config+0x40>)
 8001a86:	2200      	movs	r2, #0
 8001a88:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a8a:	4b04      	ldr	r3, [pc, #16]	@ (8001a9c <SysTick_Config+0x40>)
 8001a8c:	2207      	movs	r2, #7
 8001a8e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a90:	2300      	movs	r3, #0
}
 8001a92:	4618      	mov	r0, r3
 8001a94:	3708      	adds	r7, #8
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bd80      	pop	{r7, pc}
 8001a9a:	bf00      	nop
 8001a9c:	e000e010 	.word	0xe000e010

08001aa0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b082      	sub	sp, #8
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001aa8:	6878      	ldr	r0, [r7, #4]
 8001aaa:	f7ff ff29 	bl	8001900 <__NVIC_SetPriorityGrouping>
}
 8001aae:	bf00      	nop
 8001ab0:	3708      	adds	r7, #8
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	bd80      	pop	{r7, pc}

08001ab6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ab6:	b580      	push	{r7, lr}
 8001ab8:	b086      	sub	sp, #24
 8001aba:	af00      	add	r7, sp, #0
 8001abc:	4603      	mov	r3, r0
 8001abe:	60b9      	str	r1, [r7, #8]
 8001ac0:	607a      	str	r2, [r7, #4]
 8001ac2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001ac8:	f7ff ff3e 	bl	8001948 <__NVIC_GetPriorityGrouping>
 8001acc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ace:	687a      	ldr	r2, [r7, #4]
 8001ad0:	68b9      	ldr	r1, [r7, #8]
 8001ad2:	6978      	ldr	r0, [r7, #20]
 8001ad4:	f7ff ff8e 	bl	80019f4 <NVIC_EncodePriority>
 8001ad8:	4602      	mov	r2, r0
 8001ada:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ade:	4611      	mov	r1, r2
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	f7ff ff5d 	bl	80019a0 <__NVIC_SetPriority>
}
 8001ae6:	bf00      	nop
 8001ae8:	3718      	adds	r7, #24
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bd80      	pop	{r7, pc}

08001aee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001aee:	b580      	push	{r7, lr}
 8001af0:	b082      	sub	sp, #8
 8001af2:	af00      	add	r7, sp, #0
 8001af4:	4603      	mov	r3, r0
 8001af6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001af8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001afc:	4618      	mov	r0, r3
 8001afe:	f7ff ff31 	bl	8001964 <__NVIC_EnableIRQ>
}
 8001b02:	bf00      	nop
 8001b04:	3708      	adds	r7, #8
 8001b06:	46bd      	mov	sp, r7
 8001b08:	bd80      	pop	{r7, pc}

08001b0a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b0a:	b580      	push	{r7, lr}
 8001b0c:	b082      	sub	sp, #8
 8001b0e:	af00      	add	r7, sp, #0
 8001b10:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b12:	6878      	ldr	r0, [r7, #4]
 8001b14:	f7ff ffa2 	bl	8001a5c <SysTick_Config>
 8001b18:	4603      	mov	r3, r0
}
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	3708      	adds	r7, #8
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bd80      	pop	{r7, pc}
	...

08001b24 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b24:	b480      	push	{r7}
 8001b26:	b087      	sub	sp, #28
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
 8001b2c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001b2e:	2300      	movs	r3, #0
 8001b30:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b32:	e17f      	b.n	8001e34 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001b34:	683b      	ldr	r3, [r7, #0]
 8001b36:	681a      	ldr	r2, [r3, #0]
 8001b38:	2101      	movs	r1, #1
 8001b3a:	697b      	ldr	r3, [r7, #20]
 8001b3c:	fa01 f303 	lsl.w	r3, r1, r3
 8001b40:	4013      	ands	r3, r2
 8001b42:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	f000 8171 	beq.w	8001e2e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001b4c:	683b      	ldr	r3, [r7, #0]
 8001b4e:	685b      	ldr	r3, [r3, #4]
 8001b50:	f003 0303 	and.w	r3, r3, #3
 8001b54:	2b01      	cmp	r3, #1
 8001b56:	d005      	beq.n	8001b64 <HAL_GPIO_Init+0x40>
 8001b58:	683b      	ldr	r3, [r7, #0]
 8001b5a:	685b      	ldr	r3, [r3, #4]
 8001b5c:	f003 0303 	and.w	r3, r3, #3
 8001b60:	2b02      	cmp	r3, #2
 8001b62:	d130      	bne.n	8001bc6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	689b      	ldr	r3, [r3, #8]
 8001b68:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001b6a:	697b      	ldr	r3, [r7, #20]
 8001b6c:	005b      	lsls	r3, r3, #1
 8001b6e:	2203      	movs	r2, #3
 8001b70:	fa02 f303 	lsl.w	r3, r2, r3
 8001b74:	43db      	mvns	r3, r3
 8001b76:	693a      	ldr	r2, [r7, #16]
 8001b78:	4013      	ands	r3, r2
 8001b7a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001b7c:	683b      	ldr	r3, [r7, #0]
 8001b7e:	68da      	ldr	r2, [r3, #12]
 8001b80:	697b      	ldr	r3, [r7, #20]
 8001b82:	005b      	lsls	r3, r3, #1
 8001b84:	fa02 f303 	lsl.w	r3, r2, r3
 8001b88:	693a      	ldr	r2, [r7, #16]
 8001b8a:	4313      	orrs	r3, r2
 8001b8c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	693a      	ldr	r2, [r7, #16]
 8001b92:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	685b      	ldr	r3, [r3, #4]
 8001b98:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001b9a:	2201      	movs	r2, #1
 8001b9c:	697b      	ldr	r3, [r7, #20]
 8001b9e:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba2:	43db      	mvns	r3, r3
 8001ba4:	693a      	ldr	r2, [r7, #16]
 8001ba6:	4013      	ands	r3, r2
 8001ba8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001baa:	683b      	ldr	r3, [r7, #0]
 8001bac:	685b      	ldr	r3, [r3, #4]
 8001bae:	091b      	lsrs	r3, r3, #4
 8001bb0:	f003 0201 	and.w	r2, r3, #1
 8001bb4:	697b      	ldr	r3, [r7, #20]
 8001bb6:	fa02 f303 	lsl.w	r3, r2, r3
 8001bba:	693a      	ldr	r2, [r7, #16]
 8001bbc:	4313      	orrs	r3, r2
 8001bbe:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	693a      	ldr	r2, [r7, #16]
 8001bc4:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001bc6:	683b      	ldr	r3, [r7, #0]
 8001bc8:	685b      	ldr	r3, [r3, #4]
 8001bca:	f003 0303 	and.w	r3, r3, #3
 8001bce:	2b03      	cmp	r3, #3
 8001bd0:	d118      	bne.n	8001c04 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001bd6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001bd8:	2201      	movs	r2, #1
 8001bda:	697b      	ldr	r3, [r7, #20]
 8001bdc:	fa02 f303 	lsl.w	r3, r2, r3
 8001be0:	43db      	mvns	r3, r3
 8001be2:	693a      	ldr	r2, [r7, #16]
 8001be4:	4013      	ands	r3, r2
 8001be6:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001be8:	683b      	ldr	r3, [r7, #0]
 8001bea:	685b      	ldr	r3, [r3, #4]
 8001bec:	08db      	lsrs	r3, r3, #3
 8001bee:	f003 0201 	and.w	r2, r3, #1
 8001bf2:	697b      	ldr	r3, [r7, #20]
 8001bf4:	fa02 f303 	lsl.w	r3, r2, r3
 8001bf8:	693a      	ldr	r2, [r7, #16]
 8001bfa:	4313      	orrs	r3, r2
 8001bfc:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	693a      	ldr	r2, [r7, #16]
 8001c02:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001c04:	683b      	ldr	r3, [r7, #0]
 8001c06:	685b      	ldr	r3, [r3, #4]
 8001c08:	f003 0303 	and.w	r3, r3, #3
 8001c0c:	2b03      	cmp	r3, #3
 8001c0e:	d017      	beq.n	8001c40 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	68db      	ldr	r3, [r3, #12]
 8001c14:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001c16:	697b      	ldr	r3, [r7, #20]
 8001c18:	005b      	lsls	r3, r3, #1
 8001c1a:	2203      	movs	r2, #3
 8001c1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c20:	43db      	mvns	r3, r3
 8001c22:	693a      	ldr	r2, [r7, #16]
 8001c24:	4013      	ands	r3, r2
 8001c26:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001c28:	683b      	ldr	r3, [r7, #0]
 8001c2a:	689a      	ldr	r2, [r3, #8]
 8001c2c:	697b      	ldr	r3, [r7, #20]
 8001c2e:	005b      	lsls	r3, r3, #1
 8001c30:	fa02 f303 	lsl.w	r3, r2, r3
 8001c34:	693a      	ldr	r2, [r7, #16]
 8001c36:	4313      	orrs	r3, r2
 8001c38:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	693a      	ldr	r2, [r7, #16]
 8001c3e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c40:	683b      	ldr	r3, [r7, #0]
 8001c42:	685b      	ldr	r3, [r3, #4]
 8001c44:	f003 0303 	and.w	r3, r3, #3
 8001c48:	2b02      	cmp	r3, #2
 8001c4a:	d123      	bne.n	8001c94 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001c4c:	697b      	ldr	r3, [r7, #20]
 8001c4e:	08da      	lsrs	r2, r3, #3
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	3208      	adds	r2, #8
 8001c54:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c58:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001c5a:	697b      	ldr	r3, [r7, #20]
 8001c5c:	f003 0307 	and.w	r3, r3, #7
 8001c60:	009b      	lsls	r3, r3, #2
 8001c62:	220f      	movs	r2, #15
 8001c64:	fa02 f303 	lsl.w	r3, r2, r3
 8001c68:	43db      	mvns	r3, r3
 8001c6a:	693a      	ldr	r2, [r7, #16]
 8001c6c:	4013      	ands	r3, r2
 8001c6e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001c70:	683b      	ldr	r3, [r7, #0]
 8001c72:	691a      	ldr	r2, [r3, #16]
 8001c74:	697b      	ldr	r3, [r7, #20]
 8001c76:	f003 0307 	and.w	r3, r3, #7
 8001c7a:	009b      	lsls	r3, r3, #2
 8001c7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c80:	693a      	ldr	r2, [r7, #16]
 8001c82:	4313      	orrs	r3, r2
 8001c84:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001c86:	697b      	ldr	r3, [r7, #20]
 8001c88:	08da      	lsrs	r2, r3, #3
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	3208      	adds	r2, #8
 8001c8e:	6939      	ldr	r1, [r7, #16]
 8001c90:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001c9a:	697b      	ldr	r3, [r7, #20]
 8001c9c:	005b      	lsls	r3, r3, #1
 8001c9e:	2203      	movs	r2, #3
 8001ca0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ca4:	43db      	mvns	r3, r3
 8001ca6:	693a      	ldr	r2, [r7, #16]
 8001ca8:	4013      	ands	r3, r2
 8001caa:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001cac:	683b      	ldr	r3, [r7, #0]
 8001cae:	685b      	ldr	r3, [r3, #4]
 8001cb0:	f003 0203 	and.w	r2, r3, #3
 8001cb4:	697b      	ldr	r3, [r7, #20]
 8001cb6:	005b      	lsls	r3, r3, #1
 8001cb8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cbc:	693a      	ldr	r2, [r7, #16]
 8001cbe:	4313      	orrs	r3, r2
 8001cc0:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	693a      	ldr	r2, [r7, #16]
 8001cc6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001cc8:	683b      	ldr	r3, [r7, #0]
 8001cca:	685b      	ldr	r3, [r3, #4]
 8001ccc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	f000 80ac 	beq.w	8001e2e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001cd6:	4b5f      	ldr	r3, [pc, #380]	@ (8001e54 <HAL_GPIO_Init+0x330>)
 8001cd8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001cda:	4a5e      	ldr	r2, [pc, #376]	@ (8001e54 <HAL_GPIO_Init+0x330>)
 8001cdc:	f043 0301 	orr.w	r3, r3, #1
 8001ce0:	6613      	str	r3, [r2, #96]	@ 0x60
 8001ce2:	4b5c      	ldr	r3, [pc, #368]	@ (8001e54 <HAL_GPIO_Init+0x330>)
 8001ce4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ce6:	f003 0301 	and.w	r3, r3, #1
 8001cea:	60bb      	str	r3, [r7, #8]
 8001cec:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001cee:	4a5a      	ldr	r2, [pc, #360]	@ (8001e58 <HAL_GPIO_Init+0x334>)
 8001cf0:	697b      	ldr	r3, [r7, #20]
 8001cf2:	089b      	lsrs	r3, r3, #2
 8001cf4:	3302      	adds	r3, #2
 8001cf6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001cfa:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001cfc:	697b      	ldr	r3, [r7, #20]
 8001cfe:	f003 0303 	and.w	r3, r3, #3
 8001d02:	009b      	lsls	r3, r3, #2
 8001d04:	220f      	movs	r2, #15
 8001d06:	fa02 f303 	lsl.w	r3, r2, r3
 8001d0a:	43db      	mvns	r3, r3
 8001d0c:	693a      	ldr	r2, [r7, #16]
 8001d0e:	4013      	ands	r3, r2
 8001d10:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001d18:	d025      	beq.n	8001d66 <HAL_GPIO_Init+0x242>
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	4a4f      	ldr	r2, [pc, #316]	@ (8001e5c <HAL_GPIO_Init+0x338>)
 8001d1e:	4293      	cmp	r3, r2
 8001d20:	d01f      	beq.n	8001d62 <HAL_GPIO_Init+0x23e>
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	4a4e      	ldr	r2, [pc, #312]	@ (8001e60 <HAL_GPIO_Init+0x33c>)
 8001d26:	4293      	cmp	r3, r2
 8001d28:	d019      	beq.n	8001d5e <HAL_GPIO_Init+0x23a>
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	4a4d      	ldr	r2, [pc, #308]	@ (8001e64 <HAL_GPIO_Init+0x340>)
 8001d2e:	4293      	cmp	r3, r2
 8001d30:	d013      	beq.n	8001d5a <HAL_GPIO_Init+0x236>
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	4a4c      	ldr	r2, [pc, #304]	@ (8001e68 <HAL_GPIO_Init+0x344>)
 8001d36:	4293      	cmp	r3, r2
 8001d38:	d00d      	beq.n	8001d56 <HAL_GPIO_Init+0x232>
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	4a4b      	ldr	r2, [pc, #300]	@ (8001e6c <HAL_GPIO_Init+0x348>)
 8001d3e:	4293      	cmp	r3, r2
 8001d40:	d007      	beq.n	8001d52 <HAL_GPIO_Init+0x22e>
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	4a4a      	ldr	r2, [pc, #296]	@ (8001e70 <HAL_GPIO_Init+0x34c>)
 8001d46:	4293      	cmp	r3, r2
 8001d48:	d101      	bne.n	8001d4e <HAL_GPIO_Init+0x22a>
 8001d4a:	2306      	movs	r3, #6
 8001d4c:	e00c      	b.n	8001d68 <HAL_GPIO_Init+0x244>
 8001d4e:	2307      	movs	r3, #7
 8001d50:	e00a      	b.n	8001d68 <HAL_GPIO_Init+0x244>
 8001d52:	2305      	movs	r3, #5
 8001d54:	e008      	b.n	8001d68 <HAL_GPIO_Init+0x244>
 8001d56:	2304      	movs	r3, #4
 8001d58:	e006      	b.n	8001d68 <HAL_GPIO_Init+0x244>
 8001d5a:	2303      	movs	r3, #3
 8001d5c:	e004      	b.n	8001d68 <HAL_GPIO_Init+0x244>
 8001d5e:	2302      	movs	r3, #2
 8001d60:	e002      	b.n	8001d68 <HAL_GPIO_Init+0x244>
 8001d62:	2301      	movs	r3, #1
 8001d64:	e000      	b.n	8001d68 <HAL_GPIO_Init+0x244>
 8001d66:	2300      	movs	r3, #0
 8001d68:	697a      	ldr	r2, [r7, #20]
 8001d6a:	f002 0203 	and.w	r2, r2, #3
 8001d6e:	0092      	lsls	r2, r2, #2
 8001d70:	4093      	lsls	r3, r2
 8001d72:	693a      	ldr	r2, [r7, #16]
 8001d74:	4313      	orrs	r3, r2
 8001d76:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001d78:	4937      	ldr	r1, [pc, #220]	@ (8001e58 <HAL_GPIO_Init+0x334>)
 8001d7a:	697b      	ldr	r3, [r7, #20]
 8001d7c:	089b      	lsrs	r3, r3, #2
 8001d7e:	3302      	adds	r3, #2
 8001d80:	693a      	ldr	r2, [r7, #16]
 8001d82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001d86:	4b3b      	ldr	r3, [pc, #236]	@ (8001e74 <HAL_GPIO_Init+0x350>)
 8001d88:	689b      	ldr	r3, [r3, #8]
 8001d8a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	43db      	mvns	r3, r3
 8001d90:	693a      	ldr	r2, [r7, #16]
 8001d92:	4013      	ands	r3, r2
 8001d94:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001d96:	683b      	ldr	r3, [r7, #0]
 8001d98:	685b      	ldr	r3, [r3, #4]
 8001d9a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d003      	beq.n	8001daa <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001da2:	693a      	ldr	r2, [r7, #16]
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	4313      	orrs	r3, r2
 8001da8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001daa:	4a32      	ldr	r2, [pc, #200]	@ (8001e74 <HAL_GPIO_Init+0x350>)
 8001dac:	693b      	ldr	r3, [r7, #16]
 8001dae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001db0:	4b30      	ldr	r3, [pc, #192]	@ (8001e74 <HAL_GPIO_Init+0x350>)
 8001db2:	68db      	ldr	r3, [r3, #12]
 8001db4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	43db      	mvns	r3, r3
 8001dba:	693a      	ldr	r2, [r7, #16]
 8001dbc:	4013      	ands	r3, r2
 8001dbe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001dc0:	683b      	ldr	r3, [r7, #0]
 8001dc2:	685b      	ldr	r3, [r3, #4]
 8001dc4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d003      	beq.n	8001dd4 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001dcc:	693a      	ldr	r2, [r7, #16]
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	4313      	orrs	r3, r2
 8001dd2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001dd4:	4a27      	ldr	r2, [pc, #156]	@ (8001e74 <HAL_GPIO_Init+0x350>)
 8001dd6:	693b      	ldr	r3, [r7, #16]
 8001dd8:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001dda:	4b26      	ldr	r3, [pc, #152]	@ (8001e74 <HAL_GPIO_Init+0x350>)
 8001ddc:	685b      	ldr	r3, [r3, #4]
 8001dde:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	43db      	mvns	r3, r3
 8001de4:	693a      	ldr	r2, [r7, #16]
 8001de6:	4013      	ands	r3, r2
 8001de8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001dea:	683b      	ldr	r3, [r7, #0]
 8001dec:	685b      	ldr	r3, [r3, #4]
 8001dee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d003      	beq.n	8001dfe <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001df6:	693a      	ldr	r2, [r7, #16]
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	4313      	orrs	r3, r2
 8001dfc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001dfe:	4a1d      	ldr	r2, [pc, #116]	@ (8001e74 <HAL_GPIO_Init+0x350>)
 8001e00:	693b      	ldr	r3, [r7, #16]
 8001e02:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001e04:	4b1b      	ldr	r3, [pc, #108]	@ (8001e74 <HAL_GPIO_Init+0x350>)
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	43db      	mvns	r3, r3
 8001e0e:	693a      	ldr	r2, [r7, #16]
 8001e10:	4013      	ands	r3, r2
 8001e12:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001e14:	683b      	ldr	r3, [r7, #0]
 8001e16:	685b      	ldr	r3, [r3, #4]
 8001e18:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d003      	beq.n	8001e28 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001e20:	693a      	ldr	r2, [r7, #16]
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	4313      	orrs	r3, r2
 8001e26:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001e28:	4a12      	ldr	r2, [pc, #72]	@ (8001e74 <HAL_GPIO_Init+0x350>)
 8001e2a:	693b      	ldr	r3, [r7, #16]
 8001e2c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001e2e:	697b      	ldr	r3, [r7, #20]
 8001e30:	3301      	adds	r3, #1
 8001e32:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e34:	683b      	ldr	r3, [r7, #0]
 8001e36:	681a      	ldr	r2, [r3, #0]
 8001e38:	697b      	ldr	r3, [r7, #20]
 8001e3a:	fa22 f303 	lsr.w	r3, r2, r3
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	f47f ae78 	bne.w	8001b34 <HAL_GPIO_Init+0x10>
  }
}
 8001e44:	bf00      	nop
 8001e46:	bf00      	nop
 8001e48:	371c      	adds	r7, #28
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e50:	4770      	bx	lr
 8001e52:	bf00      	nop
 8001e54:	40021000 	.word	0x40021000
 8001e58:	40010000 	.word	0x40010000
 8001e5c:	48000400 	.word	0x48000400
 8001e60:	48000800 	.word	0x48000800
 8001e64:	48000c00 	.word	0x48000c00
 8001e68:	48001000 	.word	0x48001000
 8001e6c:	48001400 	.word	0x48001400
 8001e70:	48001800 	.word	0x48001800
 8001e74:	40010400 	.word	0x40010400

08001e78 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001e78:	b480      	push	{r7}
 8001e7a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001e7c:	4b04      	ldr	r3, [pc, #16]	@ (8001e90 <HAL_PWREx_GetVoltageRange+0x18>)
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8001e84:	4618      	mov	r0, r3
 8001e86:	46bd      	mov	sp, r7
 8001e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8c:	4770      	bx	lr
 8001e8e:	bf00      	nop
 8001e90:	40007000 	.word	0x40007000

08001e94 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001e94:	b480      	push	{r7}
 8001e96:	b085      	sub	sp, #20
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001ea2:	d130      	bne.n	8001f06 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001ea4:	4b23      	ldr	r3, [pc, #140]	@ (8001f34 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001eac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001eb0:	d038      	beq.n	8001f24 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001eb2:	4b20      	ldr	r3, [pc, #128]	@ (8001f34 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001eba:	4a1e      	ldr	r2, [pc, #120]	@ (8001f34 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001ebc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001ec0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001ec2:	4b1d      	ldr	r3, [pc, #116]	@ (8001f38 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	2232      	movs	r2, #50	@ 0x32
 8001ec8:	fb02 f303 	mul.w	r3, r2, r3
 8001ecc:	4a1b      	ldr	r2, [pc, #108]	@ (8001f3c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001ece:	fba2 2303 	umull	r2, r3, r2, r3
 8001ed2:	0c9b      	lsrs	r3, r3, #18
 8001ed4:	3301      	adds	r3, #1
 8001ed6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001ed8:	e002      	b.n	8001ee0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	3b01      	subs	r3, #1
 8001ede:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001ee0:	4b14      	ldr	r3, [pc, #80]	@ (8001f34 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001ee2:	695b      	ldr	r3, [r3, #20]
 8001ee4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001ee8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001eec:	d102      	bne.n	8001ef4 <HAL_PWREx_ControlVoltageScaling+0x60>
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d1f2      	bne.n	8001eda <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001ef4:	4b0f      	ldr	r3, [pc, #60]	@ (8001f34 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001ef6:	695b      	ldr	r3, [r3, #20]
 8001ef8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001efc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001f00:	d110      	bne.n	8001f24 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001f02:	2303      	movs	r3, #3
 8001f04:	e00f      	b.n	8001f26 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001f06:	4b0b      	ldr	r3, [pc, #44]	@ (8001f34 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001f0e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001f12:	d007      	beq.n	8001f24 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001f14:	4b07      	ldr	r3, [pc, #28]	@ (8001f34 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001f1c:	4a05      	ldr	r2, [pc, #20]	@ (8001f34 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f1e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001f22:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001f24:	2300      	movs	r3, #0
}
 8001f26:	4618      	mov	r0, r3
 8001f28:	3714      	adds	r7, #20
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f30:	4770      	bx	lr
 8001f32:	bf00      	nop
 8001f34:	40007000 	.word	0x40007000
 8001f38:	20000000 	.word	0x20000000
 8001f3c:	431bde83 	.word	0x431bde83

08001f40 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b088      	sub	sp, #32
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d101      	bne.n	8001f52 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001f4e:	2301      	movs	r3, #1
 8001f50:	e3ca      	b.n	80026e8 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001f52:	4b97      	ldr	r3, [pc, #604]	@ (80021b0 <HAL_RCC_OscConfig+0x270>)
 8001f54:	689b      	ldr	r3, [r3, #8]
 8001f56:	f003 030c 	and.w	r3, r3, #12
 8001f5a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001f5c:	4b94      	ldr	r3, [pc, #592]	@ (80021b0 <HAL_RCC_OscConfig+0x270>)
 8001f5e:	68db      	ldr	r3, [r3, #12]
 8001f60:	f003 0303 	and.w	r3, r3, #3
 8001f64:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	f003 0310 	and.w	r3, r3, #16
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	f000 80e4 	beq.w	800213c <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001f74:	69bb      	ldr	r3, [r7, #24]
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d007      	beq.n	8001f8a <HAL_RCC_OscConfig+0x4a>
 8001f7a:	69bb      	ldr	r3, [r7, #24]
 8001f7c:	2b0c      	cmp	r3, #12
 8001f7e:	f040 808b 	bne.w	8002098 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001f82:	697b      	ldr	r3, [r7, #20]
 8001f84:	2b01      	cmp	r3, #1
 8001f86:	f040 8087 	bne.w	8002098 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001f8a:	4b89      	ldr	r3, [pc, #548]	@ (80021b0 <HAL_RCC_OscConfig+0x270>)
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	f003 0302 	and.w	r3, r3, #2
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d005      	beq.n	8001fa2 <HAL_RCC_OscConfig+0x62>
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	699b      	ldr	r3, [r3, #24]
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d101      	bne.n	8001fa2 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8001f9e:	2301      	movs	r3, #1
 8001fa0:	e3a2      	b.n	80026e8 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	6a1a      	ldr	r2, [r3, #32]
 8001fa6:	4b82      	ldr	r3, [pc, #520]	@ (80021b0 <HAL_RCC_OscConfig+0x270>)
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	f003 0308 	and.w	r3, r3, #8
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d004      	beq.n	8001fbc <HAL_RCC_OscConfig+0x7c>
 8001fb2:	4b7f      	ldr	r3, [pc, #508]	@ (80021b0 <HAL_RCC_OscConfig+0x270>)
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001fba:	e005      	b.n	8001fc8 <HAL_RCC_OscConfig+0x88>
 8001fbc:	4b7c      	ldr	r3, [pc, #496]	@ (80021b0 <HAL_RCC_OscConfig+0x270>)
 8001fbe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001fc2:	091b      	lsrs	r3, r3, #4
 8001fc4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001fc8:	4293      	cmp	r3, r2
 8001fca:	d223      	bcs.n	8002014 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	6a1b      	ldr	r3, [r3, #32]
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	f000 fd55 	bl	8002a80 <RCC_SetFlashLatencyFromMSIRange>
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d001      	beq.n	8001fe0 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001fdc:	2301      	movs	r3, #1
 8001fde:	e383      	b.n	80026e8 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001fe0:	4b73      	ldr	r3, [pc, #460]	@ (80021b0 <HAL_RCC_OscConfig+0x270>)
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	4a72      	ldr	r2, [pc, #456]	@ (80021b0 <HAL_RCC_OscConfig+0x270>)
 8001fe6:	f043 0308 	orr.w	r3, r3, #8
 8001fea:	6013      	str	r3, [r2, #0]
 8001fec:	4b70      	ldr	r3, [pc, #448]	@ (80021b0 <HAL_RCC_OscConfig+0x270>)
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	6a1b      	ldr	r3, [r3, #32]
 8001ff8:	496d      	ldr	r1, [pc, #436]	@ (80021b0 <HAL_RCC_OscConfig+0x270>)
 8001ffa:	4313      	orrs	r3, r2
 8001ffc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001ffe:	4b6c      	ldr	r3, [pc, #432]	@ (80021b0 <HAL_RCC_OscConfig+0x270>)
 8002000:	685b      	ldr	r3, [r3, #4]
 8002002:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	69db      	ldr	r3, [r3, #28]
 800200a:	021b      	lsls	r3, r3, #8
 800200c:	4968      	ldr	r1, [pc, #416]	@ (80021b0 <HAL_RCC_OscConfig+0x270>)
 800200e:	4313      	orrs	r3, r2
 8002010:	604b      	str	r3, [r1, #4]
 8002012:	e025      	b.n	8002060 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002014:	4b66      	ldr	r3, [pc, #408]	@ (80021b0 <HAL_RCC_OscConfig+0x270>)
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	4a65      	ldr	r2, [pc, #404]	@ (80021b0 <HAL_RCC_OscConfig+0x270>)
 800201a:	f043 0308 	orr.w	r3, r3, #8
 800201e:	6013      	str	r3, [r2, #0]
 8002020:	4b63      	ldr	r3, [pc, #396]	@ (80021b0 <HAL_RCC_OscConfig+0x270>)
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	6a1b      	ldr	r3, [r3, #32]
 800202c:	4960      	ldr	r1, [pc, #384]	@ (80021b0 <HAL_RCC_OscConfig+0x270>)
 800202e:	4313      	orrs	r3, r2
 8002030:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002032:	4b5f      	ldr	r3, [pc, #380]	@ (80021b0 <HAL_RCC_OscConfig+0x270>)
 8002034:	685b      	ldr	r3, [r3, #4]
 8002036:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	69db      	ldr	r3, [r3, #28]
 800203e:	021b      	lsls	r3, r3, #8
 8002040:	495b      	ldr	r1, [pc, #364]	@ (80021b0 <HAL_RCC_OscConfig+0x270>)
 8002042:	4313      	orrs	r3, r2
 8002044:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002046:	69bb      	ldr	r3, [r7, #24]
 8002048:	2b00      	cmp	r3, #0
 800204a:	d109      	bne.n	8002060 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	6a1b      	ldr	r3, [r3, #32]
 8002050:	4618      	mov	r0, r3
 8002052:	f000 fd15 	bl	8002a80 <RCC_SetFlashLatencyFromMSIRange>
 8002056:	4603      	mov	r3, r0
 8002058:	2b00      	cmp	r3, #0
 800205a:	d001      	beq.n	8002060 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 800205c:	2301      	movs	r3, #1
 800205e:	e343      	b.n	80026e8 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002060:	f000 fc4a 	bl	80028f8 <HAL_RCC_GetSysClockFreq>
 8002064:	4602      	mov	r2, r0
 8002066:	4b52      	ldr	r3, [pc, #328]	@ (80021b0 <HAL_RCC_OscConfig+0x270>)
 8002068:	689b      	ldr	r3, [r3, #8]
 800206a:	091b      	lsrs	r3, r3, #4
 800206c:	f003 030f 	and.w	r3, r3, #15
 8002070:	4950      	ldr	r1, [pc, #320]	@ (80021b4 <HAL_RCC_OscConfig+0x274>)
 8002072:	5ccb      	ldrb	r3, [r1, r3]
 8002074:	f003 031f 	and.w	r3, r3, #31
 8002078:	fa22 f303 	lsr.w	r3, r2, r3
 800207c:	4a4e      	ldr	r2, [pc, #312]	@ (80021b8 <HAL_RCC_OscConfig+0x278>)
 800207e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002080:	4b4e      	ldr	r3, [pc, #312]	@ (80021bc <HAL_RCC_OscConfig+0x27c>)
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	4618      	mov	r0, r3
 8002086:	f7ff fbdf 	bl	8001848 <HAL_InitTick>
 800208a:	4603      	mov	r3, r0
 800208c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800208e:	7bfb      	ldrb	r3, [r7, #15]
 8002090:	2b00      	cmp	r3, #0
 8002092:	d052      	beq.n	800213a <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002094:	7bfb      	ldrb	r3, [r7, #15]
 8002096:	e327      	b.n	80026e8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	699b      	ldr	r3, [r3, #24]
 800209c:	2b00      	cmp	r3, #0
 800209e:	d032      	beq.n	8002106 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80020a0:	4b43      	ldr	r3, [pc, #268]	@ (80021b0 <HAL_RCC_OscConfig+0x270>)
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	4a42      	ldr	r2, [pc, #264]	@ (80021b0 <HAL_RCC_OscConfig+0x270>)
 80020a6:	f043 0301 	orr.w	r3, r3, #1
 80020aa:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80020ac:	f7ff fc1c 	bl	80018e8 <HAL_GetTick>
 80020b0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80020b2:	e008      	b.n	80020c6 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80020b4:	f7ff fc18 	bl	80018e8 <HAL_GetTick>
 80020b8:	4602      	mov	r2, r0
 80020ba:	693b      	ldr	r3, [r7, #16]
 80020bc:	1ad3      	subs	r3, r2, r3
 80020be:	2b02      	cmp	r3, #2
 80020c0:	d901      	bls.n	80020c6 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80020c2:	2303      	movs	r3, #3
 80020c4:	e310      	b.n	80026e8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80020c6:	4b3a      	ldr	r3, [pc, #232]	@ (80021b0 <HAL_RCC_OscConfig+0x270>)
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	f003 0302 	and.w	r3, r3, #2
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d0f0      	beq.n	80020b4 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80020d2:	4b37      	ldr	r3, [pc, #220]	@ (80021b0 <HAL_RCC_OscConfig+0x270>)
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	4a36      	ldr	r2, [pc, #216]	@ (80021b0 <HAL_RCC_OscConfig+0x270>)
 80020d8:	f043 0308 	orr.w	r3, r3, #8
 80020dc:	6013      	str	r3, [r2, #0]
 80020de:	4b34      	ldr	r3, [pc, #208]	@ (80021b0 <HAL_RCC_OscConfig+0x270>)
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	6a1b      	ldr	r3, [r3, #32]
 80020ea:	4931      	ldr	r1, [pc, #196]	@ (80021b0 <HAL_RCC_OscConfig+0x270>)
 80020ec:	4313      	orrs	r3, r2
 80020ee:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80020f0:	4b2f      	ldr	r3, [pc, #188]	@ (80021b0 <HAL_RCC_OscConfig+0x270>)
 80020f2:	685b      	ldr	r3, [r3, #4]
 80020f4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	69db      	ldr	r3, [r3, #28]
 80020fc:	021b      	lsls	r3, r3, #8
 80020fe:	492c      	ldr	r1, [pc, #176]	@ (80021b0 <HAL_RCC_OscConfig+0x270>)
 8002100:	4313      	orrs	r3, r2
 8002102:	604b      	str	r3, [r1, #4]
 8002104:	e01a      	b.n	800213c <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002106:	4b2a      	ldr	r3, [pc, #168]	@ (80021b0 <HAL_RCC_OscConfig+0x270>)
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	4a29      	ldr	r2, [pc, #164]	@ (80021b0 <HAL_RCC_OscConfig+0x270>)
 800210c:	f023 0301 	bic.w	r3, r3, #1
 8002110:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002112:	f7ff fbe9 	bl	80018e8 <HAL_GetTick>
 8002116:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002118:	e008      	b.n	800212c <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800211a:	f7ff fbe5 	bl	80018e8 <HAL_GetTick>
 800211e:	4602      	mov	r2, r0
 8002120:	693b      	ldr	r3, [r7, #16]
 8002122:	1ad3      	subs	r3, r2, r3
 8002124:	2b02      	cmp	r3, #2
 8002126:	d901      	bls.n	800212c <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002128:	2303      	movs	r3, #3
 800212a:	e2dd      	b.n	80026e8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800212c:	4b20      	ldr	r3, [pc, #128]	@ (80021b0 <HAL_RCC_OscConfig+0x270>)
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	f003 0302 	and.w	r3, r3, #2
 8002134:	2b00      	cmp	r3, #0
 8002136:	d1f0      	bne.n	800211a <HAL_RCC_OscConfig+0x1da>
 8002138:	e000      	b.n	800213c <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800213a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f003 0301 	and.w	r3, r3, #1
 8002144:	2b00      	cmp	r3, #0
 8002146:	d074      	beq.n	8002232 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002148:	69bb      	ldr	r3, [r7, #24]
 800214a:	2b08      	cmp	r3, #8
 800214c:	d005      	beq.n	800215a <HAL_RCC_OscConfig+0x21a>
 800214e:	69bb      	ldr	r3, [r7, #24]
 8002150:	2b0c      	cmp	r3, #12
 8002152:	d10e      	bne.n	8002172 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002154:	697b      	ldr	r3, [r7, #20]
 8002156:	2b03      	cmp	r3, #3
 8002158:	d10b      	bne.n	8002172 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800215a:	4b15      	ldr	r3, [pc, #84]	@ (80021b0 <HAL_RCC_OscConfig+0x270>)
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002162:	2b00      	cmp	r3, #0
 8002164:	d064      	beq.n	8002230 <HAL_RCC_OscConfig+0x2f0>
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	685b      	ldr	r3, [r3, #4]
 800216a:	2b00      	cmp	r3, #0
 800216c:	d160      	bne.n	8002230 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800216e:	2301      	movs	r3, #1
 8002170:	e2ba      	b.n	80026e8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	685b      	ldr	r3, [r3, #4]
 8002176:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800217a:	d106      	bne.n	800218a <HAL_RCC_OscConfig+0x24a>
 800217c:	4b0c      	ldr	r3, [pc, #48]	@ (80021b0 <HAL_RCC_OscConfig+0x270>)
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	4a0b      	ldr	r2, [pc, #44]	@ (80021b0 <HAL_RCC_OscConfig+0x270>)
 8002182:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002186:	6013      	str	r3, [r2, #0]
 8002188:	e026      	b.n	80021d8 <HAL_RCC_OscConfig+0x298>
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	685b      	ldr	r3, [r3, #4]
 800218e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002192:	d115      	bne.n	80021c0 <HAL_RCC_OscConfig+0x280>
 8002194:	4b06      	ldr	r3, [pc, #24]	@ (80021b0 <HAL_RCC_OscConfig+0x270>)
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	4a05      	ldr	r2, [pc, #20]	@ (80021b0 <HAL_RCC_OscConfig+0x270>)
 800219a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800219e:	6013      	str	r3, [r2, #0]
 80021a0:	4b03      	ldr	r3, [pc, #12]	@ (80021b0 <HAL_RCC_OscConfig+0x270>)
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	4a02      	ldr	r2, [pc, #8]	@ (80021b0 <HAL_RCC_OscConfig+0x270>)
 80021a6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80021aa:	6013      	str	r3, [r2, #0]
 80021ac:	e014      	b.n	80021d8 <HAL_RCC_OscConfig+0x298>
 80021ae:	bf00      	nop
 80021b0:	40021000 	.word	0x40021000
 80021b4:	08007a00 	.word	0x08007a00
 80021b8:	20000000 	.word	0x20000000
 80021bc:	20000004 	.word	0x20000004
 80021c0:	4ba0      	ldr	r3, [pc, #640]	@ (8002444 <HAL_RCC_OscConfig+0x504>)
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	4a9f      	ldr	r2, [pc, #636]	@ (8002444 <HAL_RCC_OscConfig+0x504>)
 80021c6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80021ca:	6013      	str	r3, [r2, #0]
 80021cc:	4b9d      	ldr	r3, [pc, #628]	@ (8002444 <HAL_RCC_OscConfig+0x504>)
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	4a9c      	ldr	r2, [pc, #624]	@ (8002444 <HAL_RCC_OscConfig+0x504>)
 80021d2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80021d6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	685b      	ldr	r3, [r3, #4]
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d013      	beq.n	8002208 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021e0:	f7ff fb82 	bl	80018e8 <HAL_GetTick>
 80021e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80021e6:	e008      	b.n	80021fa <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80021e8:	f7ff fb7e 	bl	80018e8 <HAL_GetTick>
 80021ec:	4602      	mov	r2, r0
 80021ee:	693b      	ldr	r3, [r7, #16]
 80021f0:	1ad3      	subs	r3, r2, r3
 80021f2:	2b64      	cmp	r3, #100	@ 0x64
 80021f4:	d901      	bls.n	80021fa <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80021f6:	2303      	movs	r3, #3
 80021f8:	e276      	b.n	80026e8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80021fa:	4b92      	ldr	r3, [pc, #584]	@ (8002444 <HAL_RCC_OscConfig+0x504>)
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002202:	2b00      	cmp	r3, #0
 8002204:	d0f0      	beq.n	80021e8 <HAL_RCC_OscConfig+0x2a8>
 8002206:	e014      	b.n	8002232 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002208:	f7ff fb6e 	bl	80018e8 <HAL_GetTick>
 800220c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800220e:	e008      	b.n	8002222 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002210:	f7ff fb6a 	bl	80018e8 <HAL_GetTick>
 8002214:	4602      	mov	r2, r0
 8002216:	693b      	ldr	r3, [r7, #16]
 8002218:	1ad3      	subs	r3, r2, r3
 800221a:	2b64      	cmp	r3, #100	@ 0x64
 800221c:	d901      	bls.n	8002222 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800221e:	2303      	movs	r3, #3
 8002220:	e262      	b.n	80026e8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002222:	4b88      	ldr	r3, [pc, #544]	@ (8002444 <HAL_RCC_OscConfig+0x504>)
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800222a:	2b00      	cmp	r3, #0
 800222c:	d1f0      	bne.n	8002210 <HAL_RCC_OscConfig+0x2d0>
 800222e:	e000      	b.n	8002232 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002230:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	f003 0302 	and.w	r3, r3, #2
 800223a:	2b00      	cmp	r3, #0
 800223c:	d060      	beq.n	8002300 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800223e:	69bb      	ldr	r3, [r7, #24]
 8002240:	2b04      	cmp	r3, #4
 8002242:	d005      	beq.n	8002250 <HAL_RCC_OscConfig+0x310>
 8002244:	69bb      	ldr	r3, [r7, #24]
 8002246:	2b0c      	cmp	r3, #12
 8002248:	d119      	bne.n	800227e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800224a:	697b      	ldr	r3, [r7, #20]
 800224c:	2b02      	cmp	r3, #2
 800224e:	d116      	bne.n	800227e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002250:	4b7c      	ldr	r3, [pc, #496]	@ (8002444 <HAL_RCC_OscConfig+0x504>)
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002258:	2b00      	cmp	r3, #0
 800225a:	d005      	beq.n	8002268 <HAL_RCC_OscConfig+0x328>
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	68db      	ldr	r3, [r3, #12]
 8002260:	2b00      	cmp	r3, #0
 8002262:	d101      	bne.n	8002268 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002264:	2301      	movs	r3, #1
 8002266:	e23f      	b.n	80026e8 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002268:	4b76      	ldr	r3, [pc, #472]	@ (8002444 <HAL_RCC_OscConfig+0x504>)
 800226a:	685b      	ldr	r3, [r3, #4]
 800226c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	691b      	ldr	r3, [r3, #16]
 8002274:	061b      	lsls	r3, r3, #24
 8002276:	4973      	ldr	r1, [pc, #460]	@ (8002444 <HAL_RCC_OscConfig+0x504>)
 8002278:	4313      	orrs	r3, r2
 800227a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800227c:	e040      	b.n	8002300 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	68db      	ldr	r3, [r3, #12]
 8002282:	2b00      	cmp	r3, #0
 8002284:	d023      	beq.n	80022ce <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002286:	4b6f      	ldr	r3, [pc, #444]	@ (8002444 <HAL_RCC_OscConfig+0x504>)
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	4a6e      	ldr	r2, [pc, #440]	@ (8002444 <HAL_RCC_OscConfig+0x504>)
 800228c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002290:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002292:	f7ff fb29 	bl	80018e8 <HAL_GetTick>
 8002296:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002298:	e008      	b.n	80022ac <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800229a:	f7ff fb25 	bl	80018e8 <HAL_GetTick>
 800229e:	4602      	mov	r2, r0
 80022a0:	693b      	ldr	r3, [r7, #16]
 80022a2:	1ad3      	subs	r3, r2, r3
 80022a4:	2b02      	cmp	r3, #2
 80022a6:	d901      	bls.n	80022ac <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80022a8:	2303      	movs	r3, #3
 80022aa:	e21d      	b.n	80026e8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80022ac:	4b65      	ldr	r3, [pc, #404]	@ (8002444 <HAL_RCC_OscConfig+0x504>)
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d0f0      	beq.n	800229a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022b8:	4b62      	ldr	r3, [pc, #392]	@ (8002444 <HAL_RCC_OscConfig+0x504>)
 80022ba:	685b      	ldr	r3, [r3, #4]
 80022bc:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	691b      	ldr	r3, [r3, #16]
 80022c4:	061b      	lsls	r3, r3, #24
 80022c6:	495f      	ldr	r1, [pc, #380]	@ (8002444 <HAL_RCC_OscConfig+0x504>)
 80022c8:	4313      	orrs	r3, r2
 80022ca:	604b      	str	r3, [r1, #4]
 80022cc:	e018      	b.n	8002300 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80022ce:	4b5d      	ldr	r3, [pc, #372]	@ (8002444 <HAL_RCC_OscConfig+0x504>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	4a5c      	ldr	r2, [pc, #368]	@ (8002444 <HAL_RCC_OscConfig+0x504>)
 80022d4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80022d8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022da:	f7ff fb05 	bl	80018e8 <HAL_GetTick>
 80022de:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80022e0:	e008      	b.n	80022f4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80022e2:	f7ff fb01 	bl	80018e8 <HAL_GetTick>
 80022e6:	4602      	mov	r2, r0
 80022e8:	693b      	ldr	r3, [r7, #16]
 80022ea:	1ad3      	subs	r3, r2, r3
 80022ec:	2b02      	cmp	r3, #2
 80022ee:	d901      	bls.n	80022f4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80022f0:	2303      	movs	r3, #3
 80022f2:	e1f9      	b.n	80026e8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80022f4:	4b53      	ldr	r3, [pc, #332]	@ (8002444 <HAL_RCC_OscConfig+0x504>)
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d1f0      	bne.n	80022e2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	f003 0308 	and.w	r3, r3, #8
 8002308:	2b00      	cmp	r3, #0
 800230a:	d03c      	beq.n	8002386 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	695b      	ldr	r3, [r3, #20]
 8002310:	2b00      	cmp	r3, #0
 8002312:	d01c      	beq.n	800234e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002314:	4b4b      	ldr	r3, [pc, #300]	@ (8002444 <HAL_RCC_OscConfig+0x504>)
 8002316:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800231a:	4a4a      	ldr	r2, [pc, #296]	@ (8002444 <HAL_RCC_OscConfig+0x504>)
 800231c:	f043 0301 	orr.w	r3, r3, #1
 8002320:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002324:	f7ff fae0 	bl	80018e8 <HAL_GetTick>
 8002328:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800232a:	e008      	b.n	800233e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800232c:	f7ff fadc 	bl	80018e8 <HAL_GetTick>
 8002330:	4602      	mov	r2, r0
 8002332:	693b      	ldr	r3, [r7, #16]
 8002334:	1ad3      	subs	r3, r2, r3
 8002336:	2b02      	cmp	r3, #2
 8002338:	d901      	bls.n	800233e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800233a:	2303      	movs	r3, #3
 800233c:	e1d4      	b.n	80026e8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800233e:	4b41      	ldr	r3, [pc, #260]	@ (8002444 <HAL_RCC_OscConfig+0x504>)
 8002340:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002344:	f003 0302 	and.w	r3, r3, #2
 8002348:	2b00      	cmp	r3, #0
 800234a:	d0ef      	beq.n	800232c <HAL_RCC_OscConfig+0x3ec>
 800234c:	e01b      	b.n	8002386 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800234e:	4b3d      	ldr	r3, [pc, #244]	@ (8002444 <HAL_RCC_OscConfig+0x504>)
 8002350:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002354:	4a3b      	ldr	r2, [pc, #236]	@ (8002444 <HAL_RCC_OscConfig+0x504>)
 8002356:	f023 0301 	bic.w	r3, r3, #1
 800235a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800235e:	f7ff fac3 	bl	80018e8 <HAL_GetTick>
 8002362:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002364:	e008      	b.n	8002378 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002366:	f7ff fabf 	bl	80018e8 <HAL_GetTick>
 800236a:	4602      	mov	r2, r0
 800236c:	693b      	ldr	r3, [r7, #16]
 800236e:	1ad3      	subs	r3, r2, r3
 8002370:	2b02      	cmp	r3, #2
 8002372:	d901      	bls.n	8002378 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002374:	2303      	movs	r3, #3
 8002376:	e1b7      	b.n	80026e8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002378:	4b32      	ldr	r3, [pc, #200]	@ (8002444 <HAL_RCC_OscConfig+0x504>)
 800237a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800237e:	f003 0302 	and.w	r3, r3, #2
 8002382:	2b00      	cmp	r3, #0
 8002384:	d1ef      	bne.n	8002366 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	f003 0304 	and.w	r3, r3, #4
 800238e:	2b00      	cmp	r3, #0
 8002390:	f000 80a6 	beq.w	80024e0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002394:	2300      	movs	r3, #0
 8002396:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002398:	4b2a      	ldr	r3, [pc, #168]	@ (8002444 <HAL_RCC_OscConfig+0x504>)
 800239a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800239c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d10d      	bne.n	80023c0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80023a4:	4b27      	ldr	r3, [pc, #156]	@ (8002444 <HAL_RCC_OscConfig+0x504>)
 80023a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023a8:	4a26      	ldr	r2, [pc, #152]	@ (8002444 <HAL_RCC_OscConfig+0x504>)
 80023aa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80023ae:	6593      	str	r3, [r2, #88]	@ 0x58
 80023b0:	4b24      	ldr	r3, [pc, #144]	@ (8002444 <HAL_RCC_OscConfig+0x504>)
 80023b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80023b8:	60bb      	str	r3, [r7, #8]
 80023ba:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80023bc:	2301      	movs	r3, #1
 80023be:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80023c0:	4b21      	ldr	r3, [pc, #132]	@ (8002448 <HAL_RCC_OscConfig+0x508>)
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d118      	bne.n	80023fe <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80023cc:	4b1e      	ldr	r3, [pc, #120]	@ (8002448 <HAL_RCC_OscConfig+0x508>)
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	4a1d      	ldr	r2, [pc, #116]	@ (8002448 <HAL_RCC_OscConfig+0x508>)
 80023d2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80023d6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80023d8:	f7ff fa86 	bl	80018e8 <HAL_GetTick>
 80023dc:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80023de:	e008      	b.n	80023f2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80023e0:	f7ff fa82 	bl	80018e8 <HAL_GetTick>
 80023e4:	4602      	mov	r2, r0
 80023e6:	693b      	ldr	r3, [r7, #16]
 80023e8:	1ad3      	subs	r3, r2, r3
 80023ea:	2b02      	cmp	r3, #2
 80023ec:	d901      	bls.n	80023f2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80023ee:	2303      	movs	r3, #3
 80023f0:	e17a      	b.n	80026e8 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80023f2:	4b15      	ldr	r3, [pc, #84]	@ (8002448 <HAL_RCC_OscConfig+0x508>)
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d0f0      	beq.n	80023e0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	689b      	ldr	r3, [r3, #8]
 8002402:	2b01      	cmp	r3, #1
 8002404:	d108      	bne.n	8002418 <HAL_RCC_OscConfig+0x4d8>
 8002406:	4b0f      	ldr	r3, [pc, #60]	@ (8002444 <HAL_RCC_OscConfig+0x504>)
 8002408:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800240c:	4a0d      	ldr	r2, [pc, #52]	@ (8002444 <HAL_RCC_OscConfig+0x504>)
 800240e:	f043 0301 	orr.w	r3, r3, #1
 8002412:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002416:	e029      	b.n	800246c <HAL_RCC_OscConfig+0x52c>
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	689b      	ldr	r3, [r3, #8]
 800241c:	2b05      	cmp	r3, #5
 800241e:	d115      	bne.n	800244c <HAL_RCC_OscConfig+0x50c>
 8002420:	4b08      	ldr	r3, [pc, #32]	@ (8002444 <HAL_RCC_OscConfig+0x504>)
 8002422:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002426:	4a07      	ldr	r2, [pc, #28]	@ (8002444 <HAL_RCC_OscConfig+0x504>)
 8002428:	f043 0304 	orr.w	r3, r3, #4
 800242c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002430:	4b04      	ldr	r3, [pc, #16]	@ (8002444 <HAL_RCC_OscConfig+0x504>)
 8002432:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002436:	4a03      	ldr	r2, [pc, #12]	@ (8002444 <HAL_RCC_OscConfig+0x504>)
 8002438:	f043 0301 	orr.w	r3, r3, #1
 800243c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002440:	e014      	b.n	800246c <HAL_RCC_OscConfig+0x52c>
 8002442:	bf00      	nop
 8002444:	40021000 	.word	0x40021000
 8002448:	40007000 	.word	0x40007000
 800244c:	4b9c      	ldr	r3, [pc, #624]	@ (80026c0 <HAL_RCC_OscConfig+0x780>)
 800244e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002452:	4a9b      	ldr	r2, [pc, #620]	@ (80026c0 <HAL_RCC_OscConfig+0x780>)
 8002454:	f023 0301 	bic.w	r3, r3, #1
 8002458:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800245c:	4b98      	ldr	r3, [pc, #608]	@ (80026c0 <HAL_RCC_OscConfig+0x780>)
 800245e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002462:	4a97      	ldr	r2, [pc, #604]	@ (80026c0 <HAL_RCC_OscConfig+0x780>)
 8002464:	f023 0304 	bic.w	r3, r3, #4
 8002468:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	689b      	ldr	r3, [r3, #8]
 8002470:	2b00      	cmp	r3, #0
 8002472:	d016      	beq.n	80024a2 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002474:	f7ff fa38 	bl	80018e8 <HAL_GetTick>
 8002478:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800247a:	e00a      	b.n	8002492 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800247c:	f7ff fa34 	bl	80018e8 <HAL_GetTick>
 8002480:	4602      	mov	r2, r0
 8002482:	693b      	ldr	r3, [r7, #16]
 8002484:	1ad3      	subs	r3, r2, r3
 8002486:	f241 3288 	movw	r2, #5000	@ 0x1388
 800248a:	4293      	cmp	r3, r2
 800248c:	d901      	bls.n	8002492 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800248e:	2303      	movs	r3, #3
 8002490:	e12a      	b.n	80026e8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002492:	4b8b      	ldr	r3, [pc, #556]	@ (80026c0 <HAL_RCC_OscConfig+0x780>)
 8002494:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002498:	f003 0302 	and.w	r3, r3, #2
 800249c:	2b00      	cmp	r3, #0
 800249e:	d0ed      	beq.n	800247c <HAL_RCC_OscConfig+0x53c>
 80024a0:	e015      	b.n	80024ce <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024a2:	f7ff fa21 	bl	80018e8 <HAL_GetTick>
 80024a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80024a8:	e00a      	b.n	80024c0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024aa:	f7ff fa1d 	bl	80018e8 <HAL_GetTick>
 80024ae:	4602      	mov	r2, r0
 80024b0:	693b      	ldr	r3, [r7, #16]
 80024b2:	1ad3      	subs	r3, r2, r3
 80024b4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80024b8:	4293      	cmp	r3, r2
 80024ba:	d901      	bls.n	80024c0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80024bc:	2303      	movs	r3, #3
 80024be:	e113      	b.n	80026e8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80024c0:	4b7f      	ldr	r3, [pc, #508]	@ (80026c0 <HAL_RCC_OscConfig+0x780>)
 80024c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80024c6:	f003 0302 	and.w	r3, r3, #2
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d1ed      	bne.n	80024aa <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80024ce:	7ffb      	ldrb	r3, [r7, #31]
 80024d0:	2b01      	cmp	r3, #1
 80024d2:	d105      	bne.n	80024e0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80024d4:	4b7a      	ldr	r3, [pc, #488]	@ (80026c0 <HAL_RCC_OscConfig+0x780>)
 80024d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024d8:	4a79      	ldr	r2, [pc, #484]	@ (80026c0 <HAL_RCC_OscConfig+0x780>)
 80024da:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80024de:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	f000 80fe 	beq.w	80026e6 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024ee:	2b02      	cmp	r3, #2
 80024f0:	f040 80d0 	bne.w	8002694 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80024f4:	4b72      	ldr	r3, [pc, #456]	@ (80026c0 <HAL_RCC_OscConfig+0x780>)
 80024f6:	68db      	ldr	r3, [r3, #12]
 80024f8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80024fa:	697b      	ldr	r3, [r7, #20]
 80024fc:	f003 0203 	and.w	r2, r3, #3
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002504:	429a      	cmp	r2, r3
 8002506:	d130      	bne.n	800256a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002508:	697b      	ldr	r3, [r7, #20]
 800250a:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002512:	3b01      	subs	r3, #1
 8002514:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002516:	429a      	cmp	r2, r3
 8002518:	d127      	bne.n	800256a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800251a:	697b      	ldr	r3, [r7, #20]
 800251c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002524:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002526:	429a      	cmp	r2, r3
 8002528:	d11f      	bne.n	800256a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800252a:	697b      	ldr	r3, [r7, #20]
 800252c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002530:	687a      	ldr	r2, [r7, #4]
 8002532:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002534:	2a07      	cmp	r2, #7
 8002536:	bf14      	ite	ne
 8002538:	2201      	movne	r2, #1
 800253a:	2200      	moveq	r2, #0
 800253c:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800253e:	4293      	cmp	r3, r2
 8002540:	d113      	bne.n	800256a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002542:	697b      	ldr	r3, [r7, #20]
 8002544:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800254c:	085b      	lsrs	r3, r3, #1
 800254e:	3b01      	subs	r3, #1
 8002550:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002552:	429a      	cmp	r2, r3
 8002554:	d109      	bne.n	800256a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002556:	697b      	ldr	r3, [r7, #20]
 8002558:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002560:	085b      	lsrs	r3, r3, #1
 8002562:	3b01      	subs	r3, #1
 8002564:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002566:	429a      	cmp	r2, r3
 8002568:	d06e      	beq.n	8002648 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800256a:	69bb      	ldr	r3, [r7, #24]
 800256c:	2b0c      	cmp	r3, #12
 800256e:	d069      	beq.n	8002644 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002570:	4b53      	ldr	r3, [pc, #332]	@ (80026c0 <HAL_RCC_OscConfig+0x780>)
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002578:	2b00      	cmp	r3, #0
 800257a:	d105      	bne.n	8002588 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800257c:	4b50      	ldr	r3, [pc, #320]	@ (80026c0 <HAL_RCC_OscConfig+0x780>)
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002584:	2b00      	cmp	r3, #0
 8002586:	d001      	beq.n	800258c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002588:	2301      	movs	r3, #1
 800258a:	e0ad      	b.n	80026e8 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800258c:	4b4c      	ldr	r3, [pc, #304]	@ (80026c0 <HAL_RCC_OscConfig+0x780>)
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	4a4b      	ldr	r2, [pc, #300]	@ (80026c0 <HAL_RCC_OscConfig+0x780>)
 8002592:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002596:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002598:	f7ff f9a6 	bl	80018e8 <HAL_GetTick>
 800259c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800259e:	e008      	b.n	80025b2 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025a0:	f7ff f9a2 	bl	80018e8 <HAL_GetTick>
 80025a4:	4602      	mov	r2, r0
 80025a6:	693b      	ldr	r3, [r7, #16]
 80025a8:	1ad3      	subs	r3, r2, r3
 80025aa:	2b02      	cmp	r3, #2
 80025ac:	d901      	bls.n	80025b2 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80025ae:	2303      	movs	r3, #3
 80025b0:	e09a      	b.n	80026e8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80025b2:	4b43      	ldr	r3, [pc, #268]	@ (80026c0 <HAL_RCC_OscConfig+0x780>)
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d1f0      	bne.n	80025a0 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80025be:	4b40      	ldr	r3, [pc, #256]	@ (80026c0 <HAL_RCC_OscConfig+0x780>)
 80025c0:	68da      	ldr	r2, [r3, #12]
 80025c2:	4b40      	ldr	r3, [pc, #256]	@ (80026c4 <HAL_RCC_OscConfig+0x784>)
 80025c4:	4013      	ands	r3, r2
 80025c6:	687a      	ldr	r2, [r7, #4]
 80025c8:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80025ca:	687a      	ldr	r2, [r7, #4]
 80025cc:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80025ce:	3a01      	subs	r2, #1
 80025d0:	0112      	lsls	r2, r2, #4
 80025d2:	4311      	orrs	r1, r2
 80025d4:	687a      	ldr	r2, [r7, #4]
 80025d6:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80025d8:	0212      	lsls	r2, r2, #8
 80025da:	4311      	orrs	r1, r2
 80025dc:	687a      	ldr	r2, [r7, #4]
 80025de:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80025e0:	0852      	lsrs	r2, r2, #1
 80025e2:	3a01      	subs	r2, #1
 80025e4:	0552      	lsls	r2, r2, #21
 80025e6:	4311      	orrs	r1, r2
 80025e8:	687a      	ldr	r2, [r7, #4]
 80025ea:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80025ec:	0852      	lsrs	r2, r2, #1
 80025ee:	3a01      	subs	r2, #1
 80025f0:	0652      	lsls	r2, r2, #25
 80025f2:	4311      	orrs	r1, r2
 80025f4:	687a      	ldr	r2, [r7, #4]
 80025f6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80025f8:	0912      	lsrs	r2, r2, #4
 80025fa:	0452      	lsls	r2, r2, #17
 80025fc:	430a      	orrs	r2, r1
 80025fe:	4930      	ldr	r1, [pc, #192]	@ (80026c0 <HAL_RCC_OscConfig+0x780>)
 8002600:	4313      	orrs	r3, r2
 8002602:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002604:	4b2e      	ldr	r3, [pc, #184]	@ (80026c0 <HAL_RCC_OscConfig+0x780>)
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	4a2d      	ldr	r2, [pc, #180]	@ (80026c0 <HAL_RCC_OscConfig+0x780>)
 800260a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800260e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002610:	4b2b      	ldr	r3, [pc, #172]	@ (80026c0 <HAL_RCC_OscConfig+0x780>)
 8002612:	68db      	ldr	r3, [r3, #12]
 8002614:	4a2a      	ldr	r2, [pc, #168]	@ (80026c0 <HAL_RCC_OscConfig+0x780>)
 8002616:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800261a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800261c:	f7ff f964 	bl	80018e8 <HAL_GetTick>
 8002620:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002622:	e008      	b.n	8002636 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002624:	f7ff f960 	bl	80018e8 <HAL_GetTick>
 8002628:	4602      	mov	r2, r0
 800262a:	693b      	ldr	r3, [r7, #16]
 800262c:	1ad3      	subs	r3, r2, r3
 800262e:	2b02      	cmp	r3, #2
 8002630:	d901      	bls.n	8002636 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002632:	2303      	movs	r3, #3
 8002634:	e058      	b.n	80026e8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002636:	4b22      	ldr	r3, [pc, #136]	@ (80026c0 <HAL_RCC_OscConfig+0x780>)
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800263e:	2b00      	cmp	r3, #0
 8002640:	d0f0      	beq.n	8002624 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002642:	e050      	b.n	80026e6 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002644:	2301      	movs	r3, #1
 8002646:	e04f      	b.n	80026e8 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002648:	4b1d      	ldr	r3, [pc, #116]	@ (80026c0 <HAL_RCC_OscConfig+0x780>)
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002650:	2b00      	cmp	r3, #0
 8002652:	d148      	bne.n	80026e6 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002654:	4b1a      	ldr	r3, [pc, #104]	@ (80026c0 <HAL_RCC_OscConfig+0x780>)
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	4a19      	ldr	r2, [pc, #100]	@ (80026c0 <HAL_RCC_OscConfig+0x780>)
 800265a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800265e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002660:	4b17      	ldr	r3, [pc, #92]	@ (80026c0 <HAL_RCC_OscConfig+0x780>)
 8002662:	68db      	ldr	r3, [r3, #12]
 8002664:	4a16      	ldr	r2, [pc, #88]	@ (80026c0 <HAL_RCC_OscConfig+0x780>)
 8002666:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800266a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800266c:	f7ff f93c 	bl	80018e8 <HAL_GetTick>
 8002670:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002672:	e008      	b.n	8002686 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002674:	f7ff f938 	bl	80018e8 <HAL_GetTick>
 8002678:	4602      	mov	r2, r0
 800267a:	693b      	ldr	r3, [r7, #16]
 800267c:	1ad3      	subs	r3, r2, r3
 800267e:	2b02      	cmp	r3, #2
 8002680:	d901      	bls.n	8002686 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002682:	2303      	movs	r3, #3
 8002684:	e030      	b.n	80026e8 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002686:	4b0e      	ldr	r3, [pc, #56]	@ (80026c0 <HAL_RCC_OscConfig+0x780>)
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800268e:	2b00      	cmp	r3, #0
 8002690:	d0f0      	beq.n	8002674 <HAL_RCC_OscConfig+0x734>
 8002692:	e028      	b.n	80026e6 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002694:	69bb      	ldr	r3, [r7, #24]
 8002696:	2b0c      	cmp	r3, #12
 8002698:	d023      	beq.n	80026e2 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800269a:	4b09      	ldr	r3, [pc, #36]	@ (80026c0 <HAL_RCC_OscConfig+0x780>)
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	4a08      	ldr	r2, [pc, #32]	@ (80026c0 <HAL_RCC_OscConfig+0x780>)
 80026a0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80026a4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026a6:	f7ff f91f 	bl	80018e8 <HAL_GetTick>
 80026aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80026ac:	e00c      	b.n	80026c8 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026ae:	f7ff f91b 	bl	80018e8 <HAL_GetTick>
 80026b2:	4602      	mov	r2, r0
 80026b4:	693b      	ldr	r3, [r7, #16]
 80026b6:	1ad3      	subs	r3, r2, r3
 80026b8:	2b02      	cmp	r3, #2
 80026ba:	d905      	bls.n	80026c8 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80026bc:	2303      	movs	r3, #3
 80026be:	e013      	b.n	80026e8 <HAL_RCC_OscConfig+0x7a8>
 80026c0:	40021000 	.word	0x40021000
 80026c4:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80026c8:	4b09      	ldr	r3, [pc, #36]	@ (80026f0 <HAL_RCC_OscConfig+0x7b0>)
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d1ec      	bne.n	80026ae <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80026d4:	4b06      	ldr	r3, [pc, #24]	@ (80026f0 <HAL_RCC_OscConfig+0x7b0>)
 80026d6:	68da      	ldr	r2, [r3, #12]
 80026d8:	4905      	ldr	r1, [pc, #20]	@ (80026f0 <HAL_RCC_OscConfig+0x7b0>)
 80026da:	4b06      	ldr	r3, [pc, #24]	@ (80026f4 <HAL_RCC_OscConfig+0x7b4>)
 80026dc:	4013      	ands	r3, r2
 80026de:	60cb      	str	r3, [r1, #12]
 80026e0:	e001      	b.n	80026e6 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80026e2:	2301      	movs	r3, #1
 80026e4:	e000      	b.n	80026e8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80026e6:	2300      	movs	r3, #0
}
 80026e8:	4618      	mov	r0, r3
 80026ea:	3720      	adds	r7, #32
 80026ec:	46bd      	mov	sp, r7
 80026ee:	bd80      	pop	{r7, pc}
 80026f0:	40021000 	.word	0x40021000
 80026f4:	feeefffc 	.word	0xfeeefffc

080026f8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	b084      	sub	sp, #16
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	6078      	str	r0, [r7, #4]
 8002700:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	2b00      	cmp	r3, #0
 8002706:	d101      	bne.n	800270c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002708:	2301      	movs	r3, #1
 800270a:	e0e7      	b.n	80028dc <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800270c:	4b75      	ldr	r3, [pc, #468]	@ (80028e4 <HAL_RCC_ClockConfig+0x1ec>)
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	f003 0307 	and.w	r3, r3, #7
 8002714:	683a      	ldr	r2, [r7, #0]
 8002716:	429a      	cmp	r2, r3
 8002718:	d910      	bls.n	800273c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800271a:	4b72      	ldr	r3, [pc, #456]	@ (80028e4 <HAL_RCC_ClockConfig+0x1ec>)
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f023 0207 	bic.w	r2, r3, #7
 8002722:	4970      	ldr	r1, [pc, #448]	@ (80028e4 <HAL_RCC_ClockConfig+0x1ec>)
 8002724:	683b      	ldr	r3, [r7, #0]
 8002726:	4313      	orrs	r3, r2
 8002728:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800272a:	4b6e      	ldr	r3, [pc, #440]	@ (80028e4 <HAL_RCC_ClockConfig+0x1ec>)
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f003 0307 	and.w	r3, r3, #7
 8002732:	683a      	ldr	r2, [r7, #0]
 8002734:	429a      	cmp	r2, r3
 8002736:	d001      	beq.n	800273c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002738:	2301      	movs	r3, #1
 800273a:	e0cf      	b.n	80028dc <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f003 0302 	and.w	r3, r3, #2
 8002744:	2b00      	cmp	r3, #0
 8002746:	d010      	beq.n	800276a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	689a      	ldr	r2, [r3, #8]
 800274c:	4b66      	ldr	r3, [pc, #408]	@ (80028e8 <HAL_RCC_ClockConfig+0x1f0>)
 800274e:	689b      	ldr	r3, [r3, #8]
 8002750:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002754:	429a      	cmp	r2, r3
 8002756:	d908      	bls.n	800276a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002758:	4b63      	ldr	r3, [pc, #396]	@ (80028e8 <HAL_RCC_ClockConfig+0x1f0>)
 800275a:	689b      	ldr	r3, [r3, #8]
 800275c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	689b      	ldr	r3, [r3, #8]
 8002764:	4960      	ldr	r1, [pc, #384]	@ (80028e8 <HAL_RCC_ClockConfig+0x1f0>)
 8002766:	4313      	orrs	r3, r2
 8002768:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f003 0301 	and.w	r3, r3, #1
 8002772:	2b00      	cmp	r3, #0
 8002774:	d04c      	beq.n	8002810 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	685b      	ldr	r3, [r3, #4]
 800277a:	2b03      	cmp	r3, #3
 800277c:	d107      	bne.n	800278e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800277e:	4b5a      	ldr	r3, [pc, #360]	@ (80028e8 <HAL_RCC_ClockConfig+0x1f0>)
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002786:	2b00      	cmp	r3, #0
 8002788:	d121      	bne.n	80027ce <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800278a:	2301      	movs	r3, #1
 800278c:	e0a6      	b.n	80028dc <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	685b      	ldr	r3, [r3, #4]
 8002792:	2b02      	cmp	r3, #2
 8002794:	d107      	bne.n	80027a6 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002796:	4b54      	ldr	r3, [pc, #336]	@ (80028e8 <HAL_RCC_ClockConfig+0x1f0>)
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d115      	bne.n	80027ce <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80027a2:	2301      	movs	r3, #1
 80027a4:	e09a      	b.n	80028dc <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	685b      	ldr	r3, [r3, #4]
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d107      	bne.n	80027be <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80027ae:	4b4e      	ldr	r3, [pc, #312]	@ (80028e8 <HAL_RCC_ClockConfig+0x1f0>)
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f003 0302 	and.w	r3, r3, #2
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d109      	bne.n	80027ce <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80027ba:	2301      	movs	r3, #1
 80027bc:	e08e      	b.n	80028dc <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80027be:	4b4a      	ldr	r3, [pc, #296]	@ (80028e8 <HAL_RCC_ClockConfig+0x1f0>)
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d101      	bne.n	80027ce <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80027ca:	2301      	movs	r3, #1
 80027cc:	e086      	b.n	80028dc <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80027ce:	4b46      	ldr	r3, [pc, #280]	@ (80028e8 <HAL_RCC_ClockConfig+0x1f0>)
 80027d0:	689b      	ldr	r3, [r3, #8]
 80027d2:	f023 0203 	bic.w	r2, r3, #3
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	685b      	ldr	r3, [r3, #4]
 80027da:	4943      	ldr	r1, [pc, #268]	@ (80028e8 <HAL_RCC_ClockConfig+0x1f0>)
 80027dc:	4313      	orrs	r3, r2
 80027de:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80027e0:	f7ff f882 	bl	80018e8 <HAL_GetTick>
 80027e4:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80027e6:	e00a      	b.n	80027fe <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80027e8:	f7ff f87e 	bl	80018e8 <HAL_GetTick>
 80027ec:	4602      	mov	r2, r0
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	1ad3      	subs	r3, r2, r3
 80027f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80027f6:	4293      	cmp	r3, r2
 80027f8:	d901      	bls.n	80027fe <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80027fa:	2303      	movs	r3, #3
 80027fc:	e06e      	b.n	80028dc <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80027fe:	4b3a      	ldr	r3, [pc, #232]	@ (80028e8 <HAL_RCC_ClockConfig+0x1f0>)
 8002800:	689b      	ldr	r3, [r3, #8]
 8002802:	f003 020c 	and.w	r2, r3, #12
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	685b      	ldr	r3, [r3, #4]
 800280a:	009b      	lsls	r3, r3, #2
 800280c:	429a      	cmp	r2, r3
 800280e:	d1eb      	bne.n	80027e8 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f003 0302 	and.w	r3, r3, #2
 8002818:	2b00      	cmp	r3, #0
 800281a:	d010      	beq.n	800283e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	689a      	ldr	r2, [r3, #8]
 8002820:	4b31      	ldr	r3, [pc, #196]	@ (80028e8 <HAL_RCC_ClockConfig+0x1f0>)
 8002822:	689b      	ldr	r3, [r3, #8]
 8002824:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002828:	429a      	cmp	r2, r3
 800282a:	d208      	bcs.n	800283e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800282c:	4b2e      	ldr	r3, [pc, #184]	@ (80028e8 <HAL_RCC_ClockConfig+0x1f0>)
 800282e:	689b      	ldr	r3, [r3, #8]
 8002830:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	689b      	ldr	r3, [r3, #8]
 8002838:	492b      	ldr	r1, [pc, #172]	@ (80028e8 <HAL_RCC_ClockConfig+0x1f0>)
 800283a:	4313      	orrs	r3, r2
 800283c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800283e:	4b29      	ldr	r3, [pc, #164]	@ (80028e4 <HAL_RCC_ClockConfig+0x1ec>)
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f003 0307 	and.w	r3, r3, #7
 8002846:	683a      	ldr	r2, [r7, #0]
 8002848:	429a      	cmp	r2, r3
 800284a:	d210      	bcs.n	800286e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800284c:	4b25      	ldr	r3, [pc, #148]	@ (80028e4 <HAL_RCC_ClockConfig+0x1ec>)
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	f023 0207 	bic.w	r2, r3, #7
 8002854:	4923      	ldr	r1, [pc, #140]	@ (80028e4 <HAL_RCC_ClockConfig+0x1ec>)
 8002856:	683b      	ldr	r3, [r7, #0]
 8002858:	4313      	orrs	r3, r2
 800285a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800285c:	4b21      	ldr	r3, [pc, #132]	@ (80028e4 <HAL_RCC_ClockConfig+0x1ec>)
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	f003 0307 	and.w	r3, r3, #7
 8002864:	683a      	ldr	r2, [r7, #0]
 8002866:	429a      	cmp	r2, r3
 8002868:	d001      	beq.n	800286e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800286a:	2301      	movs	r3, #1
 800286c:	e036      	b.n	80028dc <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f003 0304 	and.w	r3, r3, #4
 8002876:	2b00      	cmp	r3, #0
 8002878:	d008      	beq.n	800288c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800287a:	4b1b      	ldr	r3, [pc, #108]	@ (80028e8 <HAL_RCC_ClockConfig+0x1f0>)
 800287c:	689b      	ldr	r3, [r3, #8]
 800287e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	68db      	ldr	r3, [r3, #12]
 8002886:	4918      	ldr	r1, [pc, #96]	@ (80028e8 <HAL_RCC_ClockConfig+0x1f0>)
 8002888:	4313      	orrs	r3, r2
 800288a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f003 0308 	and.w	r3, r3, #8
 8002894:	2b00      	cmp	r3, #0
 8002896:	d009      	beq.n	80028ac <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002898:	4b13      	ldr	r3, [pc, #76]	@ (80028e8 <HAL_RCC_ClockConfig+0x1f0>)
 800289a:	689b      	ldr	r3, [r3, #8]
 800289c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	691b      	ldr	r3, [r3, #16]
 80028a4:	00db      	lsls	r3, r3, #3
 80028a6:	4910      	ldr	r1, [pc, #64]	@ (80028e8 <HAL_RCC_ClockConfig+0x1f0>)
 80028a8:	4313      	orrs	r3, r2
 80028aa:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80028ac:	f000 f824 	bl	80028f8 <HAL_RCC_GetSysClockFreq>
 80028b0:	4602      	mov	r2, r0
 80028b2:	4b0d      	ldr	r3, [pc, #52]	@ (80028e8 <HAL_RCC_ClockConfig+0x1f0>)
 80028b4:	689b      	ldr	r3, [r3, #8]
 80028b6:	091b      	lsrs	r3, r3, #4
 80028b8:	f003 030f 	and.w	r3, r3, #15
 80028bc:	490b      	ldr	r1, [pc, #44]	@ (80028ec <HAL_RCC_ClockConfig+0x1f4>)
 80028be:	5ccb      	ldrb	r3, [r1, r3]
 80028c0:	f003 031f 	and.w	r3, r3, #31
 80028c4:	fa22 f303 	lsr.w	r3, r2, r3
 80028c8:	4a09      	ldr	r2, [pc, #36]	@ (80028f0 <HAL_RCC_ClockConfig+0x1f8>)
 80028ca:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80028cc:	4b09      	ldr	r3, [pc, #36]	@ (80028f4 <HAL_RCC_ClockConfig+0x1fc>)
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	4618      	mov	r0, r3
 80028d2:	f7fe ffb9 	bl	8001848 <HAL_InitTick>
 80028d6:	4603      	mov	r3, r0
 80028d8:	72fb      	strb	r3, [r7, #11]

  return status;
 80028da:	7afb      	ldrb	r3, [r7, #11]
}
 80028dc:	4618      	mov	r0, r3
 80028de:	3710      	adds	r7, #16
 80028e0:	46bd      	mov	sp, r7
 80028e2:	bd80      	pop	{r7, pc}
 80028e4:	40022000 	.word	0x40022000
 80028e8:	40021000 	.word	0x40021000
 80028ec:	08007a00 	.word	0x08007a00
 80028f0:	20000000 	.word	0x20000000
 80028f4:	20000004 	.word	0x20000004

080028f8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80028f8:	b480      	push	{r7}
 80028fa:	b089      	sub	sp, #36	@ 0x24
 80028fc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80028fe:	2300      	movs	r3, #0
 8002900:	61fb      	str	r3, [r7, #28]
 8002902:	2300      	movs	r3, #0
 8002904:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002906:	4b3e      	ldr	r3, [pc, #248]	@ (8002a00 <HAL_RCC_GetSysClockFreq+0x108>)
 8002908:	689b      	ldr	r3, [r3, #8]
 800290a:	f003 030c 	and.w	r3, r3, #12
 800290e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002910:	4b3b      	ldr	r3, [pc, #236]	@ (8002a00 <HAL_RCC_GetSysClockFreq+0x108>)
 8002912:	68db      	ldr	r3, [r3, #12]
 8002914:	f003 0303 	and.w	r3, r3, #3
 8002918:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800291a:	693b      	ldr	r3, [r7, #16]
 800291c:	2b00      	cmp	r3, #0
 800291e:	d005      	beq.n	800292c <HAL_RCC_GetSysClockFreq+0x34>
 8002920:	693b      	ldr	r3, [r7, #16]
 8002922:	2b0c      	cmp	r3, #12
 8002924:	d121      	bne.n	800296a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	2b01      	cmp	r3, #1
 800292a:	d11e      	bne.n	800296a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800292c:	4b34      	ldr	r3, [pc, #208]	@ (8002a00 <HAL_RCC_GetSysClockFreq+0x108>)
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	f003 0308 	and.w	r3, r3, #8
 8002934:	2b00      	cmp	r3, #0
 8002936:	d107      	bne.n	8002948 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002938:	4b31      	ldr	r3, [pc, #196]	@ (8002a00 <HAL_RCC_GetSysClockFreq+0x108>)
 800293a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800293e:	0a1b      	lsrs	r3, r3, #8
 8002940:	f003 030f 	and.w	r3, r3, #15
 8002944:	61fb      	str	r3, [r7, #28]
 8002946:	e005      	b.n	8002954 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002948:	4b2d      	ldr	r3, [pc, #180]	@ (8002a00 <HAL_RCC_GetSysClockFreq+0x108>)
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	091b      	lsrs	r3, r3, #4
 800294e:	f003 030f 	and.w	r3, r3, #15
 8002952:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002954:	4a2b      	ldr	r2, [pc, #172]	@ (8002a04 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002956:	69fb      	ldr	r3, [r7, #28]
 8002958:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800295c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800295e:	693b      	ldr	r3, [r7, #16]
 8002960:	2b00      	cmp	r3, #0
 8002962:	d10d      	bne.n	8002980 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002964:	69fb      	ldr	r3, [r7, #28]
 8002966:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002968:	e00a      	b.n	8002980 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800296a:	693b      	ldr	r3, [r7, #16]
 800296c:	2b04      	cmp	r3, #4
 800296e:	d102      	bne.n	8002976 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002970:	4b25      	ldr	r3, [pc, #148]	@ (8002a08 <HAL_RCC_GetSysClockFreq+0x110>)
 8002972:	61bb      	str	r3, [r7, #24]
 8002974:	e004      	b.n	8002980 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002976:	693b      	ldr	r3, [r7, #16]
 8002978:	2b08      	cmp	r3, #8
 800297a:	d101      	bne.n	8002980 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800297c:	4b23      	ldr	r3, [pc, #140]	@ (8002a0c <HAL_RCC_GetSysClockFreq+0x114>)
 800297e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002980:	693b      	ldr	r3, [r7, #16]
 8002982:	2b0c      	cmp	r3, #12
 8002984:	d134      	bne.n	80029f0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002986:	4b1e      	ldr	r3, [pc, #120]	@ (8002a00 <HAL_RCC_GetSysClockFreq+0x108>)
 8002988:	68db      	ldr	r3, [r3, #12]
 800298a:	f003 0303 	and.w	r3, r3, #3
 800298e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002990:	68bb      	ldr	r3, [r7, #8]
 8002992:	2b02      	cmp	r3, #2
 8002994:	d003      	beq.n	800299e <HAL_RCC_GetSysClockFreq+0xa6>
 8002996:	68bb      	ldr	r3, [r7, #8]
 8002998:	2b03      	cmp	r3, #3
 800299a:	d003      	beq.n	80029a4 <HAL_RCC_GetSysClockFreq+0xac>
 800299c:	e005      	b.n	80029aa <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800299e:	4b1a      	ldr	r3, [pc, #104]	@ (8002a08 <HAL_RCC_GetSysClockFreq+0x110>)
 80029a0:	617b      	str	r3, [r7, #20]
      break;
 80029a2:	e005      	b.n	80029b0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80029a4:	4b19      	ldr	r3, [pc, #100]	@ (8002a0c <HAL_RCC_GetSysClockFreq+0x114>)
 80029a6:	617b      	str	r3, [r7, #20]
      break;
 80029a8:	e002      	b.n	80029b0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80029aa:	69fb      	ldr	r3, [r7, #28]
 80029ac:	617b      	str	r3, [r7, #20]
      break;
 80029ae:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80029b0:	4b13      	ldr	r3, [pc, #76]	@ (8002a00 <HAL_RCC_GetSysClockFreq+0x108>)
 80029b2:	68db      	ldr	r3, [r3, #12]
 80029b4:	091b      	lsrs	r3, r3, #4
 80029b6:	f003 0307 	and.w	r3, r3, #7
 80029ba:	3301      	adds	r3, #1
 80029bc:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80029be:	4b10      	ldr	r3, [pc, #64]	@ (8002a00 <HAL_RCC_GetSysClockFreq+0x108>)
 80029c0:	68db      	ldr	r3, [r3, #12]
 80029c2:	0a1b      	lsrs	r3, r3, #8
 80029c4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80029c8:	697a      	ldr	r2, [r7, #20]
 80029ca:	fb03 f202 	mul.w	r2, r3, r2
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80029d4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80029d6:	4b0a      	ldr	r3, [pc, #40]	@ (8002a00 <HAL_RCC_GetSysClockFreq+0x108>)
 80029d8:	68db      	ldr	r3, [r3, #12]
 80029da:	0e5b      	lsrs	r3, r3, #25
 80029dc:	f003 0303 	and.w	r3, r3, #3
 80029e0:	3301      	adds	r3, #1
 80029e2:	005b      	lsls	r3, r3, #1
 80029e4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80029e6:	697a      	ldr	r2, [r7, #20]
 80029e8:	683b      	ldr	r3, [r7, #0]
 80029ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80029ee:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80029f0:	69bb      	ldr	r3, [r7, #24]
}
 80029f2:	4618      	mov	r0, r3
 80029f4:	3724      	adds	r7, #36	@ 0x24
 80029f6:	46bd      	mov	sp, r7
 80029f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fc:	4770      	bx	lr
 80029fe:	bf00      	nop
 8002a00:	40021000 	.word	0x40021000
 8002a04:	08007a18 	.word	0x08007a18
 8002a08:	00f42400 	.word	0x00f42400
 8002a0c:	007a1200 	.word	0x007a1200

08002a10 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002a10:	b480      	push	{r7}
 8002a12:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002a14:	4b03      	ldr	r3, [pc, #12]	@ (8002a24 <HAL_RCC_GetHCLKFreq+0x14>)
 8002a16:	681b      	ldr	r3, [r3, #0]
}
 8002a18:	4618      	mov	r0, r3
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a20:	4770      	bx	lr
 8002a22:	bf00      	nop
 8002a24:	20000000 	.word	0x20000000

08002a28 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002a2c:	f7ff fff0 	bl	8002a10 <HAL_RCC_GetHCLKFreq>
 8002a30:	4602      	mov	r2, r0
 8002a32:	4b06      	ldr	r3, [pc, #24]	@ (8002a4c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002a34:	689b      	ldr	r3, [r3, #8]
 8002a36:	0a1b      	lsrs	r3, r3, #8
 8002a38:	f003 0307 	and.w	r3, r3, #7
 8002a3c:	4904      	ldr	r1, [pc, #16]	@ (8002a50 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002a3e:	5ccb      	ldrb	r3, [r1, r3]
 8002a40:	f003 031f 	and.w	r3, r3, #31
 8002a44:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002a48:	4618      	mov	r0, r3
 8002a4a:	bd80      	pop	{r7, pc}
 8002a4c:	40021000 	.word	0x40021000
 8002a50:	08007a10 	.word	0x08007a10

08002a54 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002a58:	f7ff ffda 	bl	8002a10 <HAL_RCC_GetHCLKFreq>
 8002a5c:	4602      	mov	r2, r0
 8002a5e:	4b06      	ldr	r3, [pc, #24]	@ (8002a78 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002a60:	689b      	ldr	r3, [r3, #8]
 8002a62:	0adb      	lsrs	r3, r3, #11
 8002a64:	f003 0307 	and.w	r3, r3, #7
 8002a68:	4904      	ldr	r1, [pc, #16]	@ (8002a7c <HAL_RCC_GetPCLK2Freq+0x28>)
 8002a6a:	5ccb      	ldrb	r3, [r1, r3]
 8002a6c:	f003 031f 	and.w	r3, r3, #31
 8002a70:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002a74:	4618      	mov	r0, r3
 8002a76:	bd80      	pop	{r7, pc}
 8002a78:	40021000 	.word	0x40021000
 8002a7c:	08007a10 	.word	0x08007a10

08002a80 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b086      	sub	sp, #24
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002a88:	2300      	movs	r3, #0
 8002a8a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002a8c:	4b2a      	ldr	r3, [pc, #168]	@ (8002b38 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002a8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a90:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d003      	beq.n	8002aa0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002a98:	f7ff f9ee 	bl	8001e78 <HAL_PWREx_GetVoltageRange>
 8002a9c:	6178      	str	r0, [r7, #20]
 8002a9e:	e014      	b.n	8002aca <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002aa0:	4b25      	ldr	r3, [pc, #148]	@ (8002b38 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002aa2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002aa4:	4a24      	ldr	r2, [pc, #144]	@ (8002b38 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002aa6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002aaa:	6593      	str	r3, [r2, #88]	@ 0x58
 8002aac:	4b22      	ldr	r3, [pc, #136]	@ (8002b38 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002aae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ab0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ab4:	60fb      	str	r3, [r7, #12]
 8002ab6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002ab8:	f7ff f9de 	bl	8001e78 <HAL_PWREx_GetVoltageRange>
 8002abc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002abe:	4b1e      	ldr	r3, [pc, #120]	@ (8002b38 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002ac0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ac2:	4a1d      	ldr	r2, [pc, #116]	@ (8002b38 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002ac4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002ac8:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002aca:	697b      	ldr	r3, [r7, #20]
 8002acc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002ad0:	d10b      	bne.n	8002aea <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	2b80      	cmp	r3, #128	@ 0x80
 8002ad6:	d919      	bls.n	8002b0c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	2ba0      	cmp	r3, #160	@ 0xa0
 8002adc:	d902      	bls.n	8002ae4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002ade:	2302      	movs	r3, #2
 8002ae0:	613b      	str	r3, [r7, #16]
 8002ae2:	e013      	b.n	8002b0c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002ae4:	2301      	movs	r3, #1
 8002ae6:	613b      	str	r3, [r7, #16]
 8002ae8:	e010      	b.n	8002b0c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	2b80      	cmp	r3, #128	@ 0x80
 8002aee:	d902      	bls.n	8002af6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002af0:	2303      	movs	r3, #3
 8002af2:	613b      	str	r3, [r7, #16]
 8002af4:	e00a      	b.n	8002b0c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	2b80      	cmp	r3, #128	@ 0x80
 8002afa:	d102      	bne.n	8002b02 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002afc:	2302      	movs	r3, #2
 8002afe:	613b      	str	r3, [r7, #16]
 8002b00:	e004      	b.n	8002b0c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	2b70      	cmp	r3, #112	@ 0x70
 8002b06:	d101      	bne.n	8002b0c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002b08:	2301      	movs	r3, #1
 8002b0a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002b0c:	4b0b      	ldr	r3, [pc, #44]	@ (8002b3c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	f023 0207 	bic.w	r2, r3, #7
 8002b14:	4909      	ldr	r1, [pc, #36]	@ (8002b3c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002b16:	693b      	ldr	r3, [r7, #16]
 8002b18:	4313      	orrs	r3, r2
 8002b1a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002b1c:	4b07      	ldr	r3, [pc, #28]	@ (8002b3c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f003 0307 	and.w	r3, r3, #7
 8002b24:	693a      	ldr	r2, [r7, #16]
 8002b26:	429a      	cmp	r2, r3
 8002b28:	d001      	beq.n	8002b2e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002b2a:	2301      	movs	r3, #1
 8002b2c:	e000      	b.n	8002b30 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002b2e:	2300      	movs	r3, #0
}
 8002b30:	4618      	mov	r0, r3
 8002b32:	3718      	adds	r7, #24
 8002b34:	46bd      	mov	sp, r7
 8002b36:	bd80      	pop	{r7, pc}
 8002b38:	40021000 	.word	0x40021000
 8002b3c:	40022000 	.word	0x40022000

08002b40 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	b086      	sub	sp, #24
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002b48:	2300      	movs	r3, #0
 8002b4a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d041      	beq.n	8002be0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002b60:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002b64:	d02a      	beq.n	8002bbc <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002b66:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002b6a:	d824      	bhi.n	8002bb6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002b6c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002b70:	d008      	beq.n	8002b84 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002b72:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002b76:	d81e      	bhi.n	8002bb6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d00a      	beq.n	8002b92 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002b7c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002b80:	d010      	beq.n	8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002b82:	e018      	b.n	8002bb6 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002b84:	4b86      	ldr	r3, [pc, #536]	@ (8002da0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b86:	68db      	ldr	r3, [r3, #12]
 8002b88:	4a85      	ldr	r2, [pc, #532]	@ (8002da0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b8a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b8e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002b90:	e015      	b.n	8002bbe <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	3304      	adds	r3, #4
 8002b96:	2100      	movs	r1, #0
 8002b98:	4618      	mov	r0, r3
 8002b9a:	f000 fabb 	bl	8003114 <RCCEx_PLLSAI1_Config>
 8002b9e:	4603      	mov	r3, r0
 8002ba0:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002ba2:	e00c      	b.n	8002bbe <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	3320      	adds	r3, #32
 8002ba8:	2100      	movs	r1, #0
 8002baa:	4618      	mov	r0, r3
 8002bac:	f000 fba6 	bl	80032fc <RCCEx_PLLSAI2_Config>
 8002bb0:	4603      	mov	r3, r0
 8002bb2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002bb4:	e003      	b.n	8002bbe <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002bb6:	2301      	movs	r3, #1
 8002bb8:	74fb      	strb	r3, [r7, #19]
      break;
 8002bba:	e000      	b.n	8002bbe <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002bbc:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002bbe:	7cfb      	ldrb	r3, [r7, #19]
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d10b      	bne.n	8002bdc <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002bc4:	4b76      	ldr	r3, [pc, #472]	@ (8002da0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002bc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002bca:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002bd2:	4973      	ldr	r1, [pc, #460]	@ (8002da0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002bd4:	4313      	orrs	r3, r2
 8002bd6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002bda:	e001      	b.n	8002be0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002bdc:	7cfb      	ldrb	r3, [r7, #19]
 8002bde:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d041      	beq.n	8002c70 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002bf0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002bf4:	d02a      	beq.n	8002c4c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8002bf6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002bfa:	d824      	bhi.n	8002c46 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002bfc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002c00:	d008      	beq.n	8002c14 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002c02:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002c06:	d81e      	bhi.n	8002c46 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d00a      	beq.n	8002c22 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8002c0c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002c10:	d010      	beq.n	8002c34 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002c12:	e018      	b.n	8002c46 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002c14:	4b62      	ldr	r3, [pc, #392]	@ (8002da0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c16:	68db      	ldr	r3, [r3, #12]
 8002c18:	4a61      	ldr	r2, [pc, #388]	@ (8002da0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c1a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c1e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002c20:	e015      	b.n	8002c4e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	3304      	adds	r3, #4
 8002c26:	2100      	movs	r1, #0
 8002c28:	4618      	mov	r0, r3
 8002c2a:	f000 fa73 	bl	8003114 <RCCEx_PLLSAI1_Config>
 8002c2e:	4603      	mov	r3, r0
 8002c30:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002c32:	e00c      	b.n	8002c4e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	3320      	adds	r3, #32
 8002c38:	2100      	movs	r1, #0
 8002c3a:	4618      	mov	r0, r3
 8002c3c:	f000 fb5e 	bl	80032fc <RCCEx_PLLSAI2_Config>
 8002c40:	4603      	mov	r3, r0
 8002c42:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002c44:	e003      	b.n	8002c4e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002c46:	2301      	movs	r3, #1
 8002c48:	74fb      	strb	r3, [r7, #19]
      break;
 8002c4a:	e000      	b.n	8002c4e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002c4c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002c4e:	7cfb      	ldrb	r3, [r7, #19]
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d10b      	bne.n	8002c6c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002c54:	4b52      	ldr	r3, [pc, #328]	@ (8002da0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c5a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002c62:	494f      	ldr	r1, [pc, #316]	@ (8002da0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c64:	4313      	orrs	r3, r2
 8002c66:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002c6a:	e001      	b.n	8002c70 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c6c:	7cfb      	ldrb	r3, [r7, #19]
 8002c6e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	f000 80a0 	beq.w	8002dbe <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c7e:	2300      	movs	r3, #0
 8002c80:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002c82:	4b47      	ldr	r3, [pc, #284]	@ (8002da0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c86:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d101      	bne.n	8002c92 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8002c8e:	2301      	movs	r3, #1
 8002c90:	e000      	b.n	8002c94 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8002c92:	2300      	movs	r3, #0
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d00d      	beq.n	8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c98:	4b41      	ldr	r3, [pc, #260]	@ (8002da0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c9c:	4a40      	ldr	r2, [pc, #256]	@ (8002da0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c9e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002ca2:	6593      	str	r3, [r2, #88]	@ 0x58
 8002ca4:	4b3e      	ldr	r3, [pc, #248]	@ (8002da0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ca6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ca8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002cac:	60bb      	str	r3, [r7, #8]
 8002cae:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002cb0:	2301      	movs	r3, #1
 8002cb2:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002cb4:	4b3b      	ldr	r3, [pc, #236]	@ (8002da4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	4a3a      	ldr	r2, [pc, #232]	@ (8002da4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002cba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002cbe:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002cc0:	f7fe fe12 	bl	80018e8 <HAL_GetTick>
 8002cc4:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002cc6:	e009      	b.n	8002cdc <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002cc8:	f7fe fe0e 	bl	80018e8 <HAL_GetTick>
 8002ccc:	4602      	mov	r2, r0
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	1ad3      	subs	r3, r2, r3
 8002cd2:	2b02      	cmp	r3, #2
 8002cd4:	d902      	bls.n	8002cdc <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8002cd6:	2303      	movs	r3, #3
 8002cd8:	74fb      	strb	r3, [r7, #19]
        break;
 8002cda:	e005      	b.n	8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002cdc:	4b31      	ldr	r3, [pc, #196]	@ (8002da4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d0ef      	beq.n	8002cc8 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8002ce8:	7cfb      	ldrb	r3, [r7, #19]
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d15c      	bne.n	8002da8 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002cee:	4b2c      	ldr	r3, [pc, #176]	@ (8002da0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002cf0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002cf4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002cf8:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002cfa:	697b      	ldr	r3, [r7, #20]
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d01f      	beq.n	8002d40 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002d06:	697a      	ldr	r2, [r7, #20]
 8002d08:	429a      	cmp	r2, r3
 8002d0a:	d019      	beq.n	8002d40 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002d0c:	4b24      	ldr	r3, [pc, #144]	@ (8002da0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d12:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002d16:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002d18:	4b21      	ldr	r3, [pc, #132]	@ (8002da0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d1e:	4a20      	ldr	r2, [pc, #128]	@ (8002da0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d20:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d24:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002d28:	4b1d      	ldr	r3, [pc, #116]	@ (8002da0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d2e:	4a1c      	ldr	r2, [pc, #112]	@ (8002da0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d30:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002d34:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002d38:	4a19      	ldr	r2, [pc, #100]	@ (8002da0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d3a:	697b      	ldr	r3, [r7, #20]
 8002d3c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002d40:	697b      	ldr	r3, [r7, #20]
 8002d42:	f003 0301 	and.w	r3, r3, #1
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d016      	beq.n	8002d78 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d4a:	f7fe fdcd 	bl	80018e8 <HAL_GetTick>
 8002d4e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002d50:	e00b      	b.n	8002d6a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d52:	f7fe fdc9 	bl	80018e8 <HAL_GetTick>
 8002d56:	4602      	mov	r2, r0
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	1ad3      	subs	r3, r2, r3
 8002d5c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d60:	4293      	cmp	r3, r2
 8002d62:	d902      	bls.n	8002d6a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002d64:	2303      	movs	r3, #3
 8002d66:	74fb      	strb	r3, [r7, #19]
            break;
 8002d68:	e006      	b.n	8002d78 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002d6a:	4b0d      	ldr	r3, [pc, #52]	@ (8002da0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d70:	f003 0302 	and.w	r3, r3, #2
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d0ec      	beq.n	8002d52 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002d78:	7cfb      	ldrb	r3, [r7, #19]
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d10c      	bne.n	8002d98 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002d7e:	4b08      	ldr	r3, [pc, #32]	@ (8002da0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d80:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d84:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002d8e:	4904      	ldr	r1, [pc, #16]	@ (8002da0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d90:	4313      	orrs	r3, r2
 8002d92:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002d96:	e009      	b.n	8002dac <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002d98:	7cfb      	ldrb	r3, [r7, #19]
 8002d9a:	74bb      	strb	r3, [r7, #18]
 8002d9c:	e006      	b.n	8002dac <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8002d9e:	bf00      	nop
 8002da0:	40021000 	.word	0x40021000
 8002da4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002da8:	7cfb      	ldrb	r3, [r7, #19]
 8002daa:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002dac:	7c7b      	ldrb	r3, [r7, #17]
 8002dae:	2b01      	cmp	r3, #1
 8002db0:	d105      	bne.n	8002dbe <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002db2:	4b9e      	ldr	r3, [pc, #632]	@ (800302c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002db4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002db6:	4a9d      	ldr	r2, [pc, #628]	@ (800302c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002db8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002dbc:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	f003 0301 	and.w	r3, r3, #1
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d00a      	beq.n	8002de0 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002dca:	4b98      	ldr	r3, [pc, #608]	@ (800302c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002dcc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002dd0:	f023 0203 	bic.w	r2, r3, #3
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002dd8:	4994      	ldr	r1, [pc, #592]	@ (800302c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002dda:	4313      	orrs	r3, r2
 8002ddc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f003 0302 	and.w	r3, r3, #2
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d00a      	beq.n	8002e02 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002dec:	4b8f      	ldr	r3, [pc, #572]	@ (800302c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002dee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002df2:	f023 020c 	bic.w	r2, r3, #12
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002dfa:	498c      	ldr	r1, [pc, #560]	@ (800302c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002dfc:	4313      	orrs	r3, r2
 8002dfe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f003 0304 	and.w	r3, r3, #4
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d00a      	beq.n	8002e24 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002e0e:	4b87      	ldr	r3, [pc, #540]	@ (800302c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e10:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e14:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e1c:	4983      	ldr	r1, [pc, #524]	@ (800302c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e1e:	4313      	orrs	r3, r2
 8002e20:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f003 0308 	and.w	r3, r3, #8
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d00a      	beq.n	8002e46 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002e30:	4b7e      	ldr	r3, [pc, #504]	@ (800302c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e36:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e3e:	497b      	ldr	r1, [pc, #492]	@ (800302c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e40:	4313      	orrs	r3, r2
 8002e42:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	f003 0310 	and.w	r3, r3, #16
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d00a      	beq.n	8002e68 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002e52:	4b76      	ldr	r3, [pc, #472]	@ (800302c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e54:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e58:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002e60:	4972      	ldr	r1, [pc, #456]	@ (800302c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e62:	4313      	orrs	r3, r2
 8002e64:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f003 0320 	and.w	r3, r3, #32
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d00a      	beq.n	8002e8a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002e74:	4b6d      	ldr	r3, [pc, #436]	@ (800302c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e7a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e82:	496a      	ldr	r1, [pc, #424]	@ (800302c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e84:	4313      	orrs	r3, r2
 8002e86:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d00a      	beq.n	8002eac <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002e96:	4b65      	ldr	r3, [pc, #404]	@ (800302c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e98:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e9c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ea4:	4961      	ldr	r1, [pc, #388]	@ (800302c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ea6:	4313      	orrs	r3, r2
 8002ea8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d00a      	beq.n	8002ece <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002eb8:	4b5c      	ldr	r3, [pc, #368]	@ (800302c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002eba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ebe:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ec6:	4959      	ldr	r1, [pc, #356]	@ (800302c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ec8:	4313      	orrs	r3, r2
 8002eca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d00a      	beq.n	8002ef0 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002eda:	4b54      	ldr	r3, [pc, #336]	@ (800302c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002edc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ee0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002ee8:	4950      	ldr	r1, [pc, #320]	@ (800302c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002eea:	4313      	orrs	r3, r2
 8002eec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d00a      	beq.n	8002f12 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002efc:	4b4b      	ldr	r3, [pc, #300]	@ (800302c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002efe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f02:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f0a:	4948      	ldr	r1, [pc, #288]	@ (800302c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f0c:	4313      	orrs	r3, r2
 8002f0e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d00a      	beq.n	8002f34 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002f1e:	4b43      	ldr	r3, [pc, #268]	@ (800302c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f20:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f24:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f2c:	493f      	ldr	r1, [pc, #252]	@ (800302c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f2e:	4313      	orrs	r3, r2
 8002f30:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d028      	beq.n	8002f92 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002f40:	4b3a      	ldr	r3, [pc, #232]	@ (800302c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f46:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002f4e:	4937      	ldr	r1, [pc, #220]	@ (800302c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f50:	4313      	orrs	r3, r2
 8002f52:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002f5a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002f5e:	d106      	bne.n	8002f6e <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002f60:	4b32      	ldr	r3, [pc, #200]	@ (800302c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f62:	68db      	ldr	r3, [r3, #12]
 8002f64:	4a31      	ldr	r2, [pc, #196]	@ (800302c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f66:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002f6a:	60d3      	str	r3, [r2, #12]
 8002f6c:	e011      	b.n	8002f92 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002f72:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002f76:	d10c      	bne.n	8002f92 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	3304      	adds	r3, #4
 8002f7c:	2101      	movs	r1, #1
 8002f7e:	4618      	mov	r0, r3
 8002f80:	f000 f8c8 	bl	8003114 <RCCEx_PLLSAI1_Config>
 8002f84:	4603      	mov	r3, r0
 8002f86:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002f88:	7cfb      	ldrb	r3, [r7, #19]
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d001      	beq.n	8002f92 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8002f8e:	7cfb      	ldrb	r3, [r7, #19]
 8002f90:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d028      	beq.n	8002ff0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002f9e:	4b23      	ldr	r3, [pc, #140]	@ (800302c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fa0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002fa4:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fac:	491f      	ldr	r1, [pc, #124]	@ (800302c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fae:	4313      	orrs	r3, r2
 8002fb0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fb8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002fbc:	d106      	bne.n	8002fcc <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002fbe:	4b1b      	ldr	r3, [pc, #108]	@ (800302c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fc0:	68db      	ldr	r3, [r3, #12]
 8002fc2:	4a1a      	ldr	r2, [pc, #104]	@ (800302c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fc4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002fc8:	60d3      	str	r3, [r2, #12]
 8002fca:	e011      	b.n	8002ff0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fd0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002fd4:	d10c      	bne.n	8002ff0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	3304      	adds	r3, #4
 8002fda:	2101      	movs	r1, #1
 8002fdc:	4618      	mov	r0, r3
 8002fde:	f000 f899 	bl	8003114 <RCCEx_PLLSAI1_Config>
 8002fe2:	4603      	mov	r3, r0
 8002fe4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002fe6:	7cfb      	ldrb	r3, [r7, #19]
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d001      	beq.n	8002ff0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8002fec:	7cfb      	ldrb	r3, [r7, #19]
 8002fee:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d02b      	beq.n	8003054 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002ffc:	4b0b      	ldr	r3, [pc, #44]	@ (800302c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ffe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003002:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800300a:	4908      	ldr	r1, [pc, #32]	@ (800302c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800300c:	4313      	orrs	r3, r2
 800300e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003016:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800301a:	d109      	bne.n	8003030 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800301c:	4b03      	ldr	r3, [pc, #12]	@ (800302c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800301e:	68db      	ldr	r3, [r3, #12]
 8003020:	4a02      	ldr	r2, [pc, #8]	@ (800302c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003022:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003026:	60d3      	str	r3, [r2, #12]
 8003028:	e014      	b.n	8003054 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800302a:	bf00      	nop
 800302c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003034:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003038:	d10c      	bne.n	8003054 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	3304      	adds	r3, #4
 800303e:	2101      	movs	r1, #1
 8003040:	4618      	mov	r0, r3
 8003042:	f000 f867 	bl	8003114 <RCCEx_PLLSAI1_Config>
 8003046:	4603      	mov	r3, r0
 8003048:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800304a:	7cfb      	ldrb	r3, [r7, #19]
 800304c:	2b00      	cmp	r3, #0
 800304e:	d001      	beq.n	8003054 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003050:	7cfb      	ldrb	r3, [r7, #19]
 8003052:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800305c:	2b00      	cmp	r3, #0
 800305e:	d02f      	beq.n	80030c0 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003060:	4b2b      	ldr	r3, [pc, #172]	@ (8003110 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003062:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003066:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800306e:	4928      	ldr	r1, [pc, #160]	@ (8003110 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003070:	4313      	orrs	r3, r2
 8003072:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800307a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800307e:	d10d      	bne.n	800309c <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	3304      	adds	r3, #4
 8003084:	2102      	movs	r1, #2
 8003086:	4618      	mov	r0, r3
 8003088:	f000 f844 	bl	8003114 <RCCEx_PLLSAI1_Config>
 800308c:	4603      	mov	r3, r0
 800308e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003090:	7cfb      	ldrb	r3, [r7, #19]
 8003092:	2b00      	cmp	r3, #0
 8003094:	d014      	beq.n	80030c0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003096:	7cfb      	ldrb	r3, [r7, #19]
 8003098:	74bb      	strb	r3, [r7, #18]
 800309a:	e011      	b.n	80030c0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80030a0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80030a4:	d10c      	bne.n	80030c0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	3320      	adds	r3, #32
 80030aa:	2102      	movs	r1, #2
 80030ac:	4618      	mov	r0, r3
 80030ae:	f000 f925 	bl	80032fc <RCCEx_PLLSAI2_Config>
 80030b2:	4603      	mov	r3, r0
 80030b4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80030b6:	7cfb      	ldrb	r3, [r7, #19]
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d001      	beq.n	80030c0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80030bc:	7cfb      	ldrb	r3, [r7, #19]
 80030be:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d00a      	beq.n	80030e2 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80030cc:	4b10      	ldr	r3, [pc, #64]	@ (8003110 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80030ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030d2:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80030da:	490d      	ldr	r1, [pc, #52]	@ (8003110 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80030dc:	4313      	orrs	r3, r2
 80030de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d00b      	beq.n	8003106 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80030ee:	4b08      	ldr	r3, [pc, #32]	@ (8003110 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80030f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030f4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80030fe:	4904      	ldr	r1, [pc, #16]	@ (8003110 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003100:	4313      	orrs	r3, r2
 8003102:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003106:	7cbb      	ldrb	r3, [r7, #18]
}
 8003108:	4618      	mov	r0, r3
 800310a:	3718      	adds	r7, #24
 800310c:	46bd      	mov	sp, r7
 800310e:	bd80      	pop	{r7, pc}
 8003110:	40021000 	.word	0x40021000

08003114 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003114:	b580      	push	{r7, lr}
 8003116:	b084      	sub	sp, #16
 8003118:	af00      	add	r7, sp, #0
 800311a:	6078      	str	r0, [r7, #4]
 800311c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800311e:	2300      	movs	r3, #0
 8003120:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003122:	4b75      	ldr	r3, [pc, #468]	@ (80032f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003124:	68db      	ldr	r3, [r3, #12]
 8003126:	f003 0303 	and.w	r3, r3, #3
 800312a:	2b00      	cmp	r3, #0
 800312c:	d018      	beq.n	8003160 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800312e:	4b72      	ldr	r3, [pc, #456]	@ (80032f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003130:	68db      	ldr	r3, [r3, #12]
 8003132:	f003 0203 	and.w	r2, r3, #3
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	429a      	cmp	r2, r3
 800313c:	d10d      	bne.n	800315a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
       ||
 8003142:	2b00      	cmp	r3, #0
 8003144:	d009      	beq.n	800315a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003146:	4b6c      	ldr	r3, [pc, #432]	@ (80032f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003148:	68db      	ldr	r3, [r3, #12]
 800314a:	091b      	lsrs	r3, r3, #4
 800314c:	f003 0307 	and.w	r3, r3, #7
 8003150:	1c5a      	adds	r2, r3, #1
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	685b      	ldr	r3, [r3, #4]
       ||
 8003156:	429a      	cmp	r2, r3
 8003158:	d047      	beq.n	80031ea <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800315a:	2301      	movs	r3, #1
 800315c:	73fb      	strb	r3, [r7, #15]
 800315e:	e044      	b.n	80031ea <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	2b03      	cmp	r3, #3
 8003166:	d018      	beq.n	800319a <RCCEx_PLLSAI1_Config+0x86>
 8003168:	2b03      	cmp	r3, #3
 800316a:	d825      	bhi.n	80031b8 <RCCEx_PLLSAI1_Config+0xa4>
 800316c:	2b01      	cmp	r3, #1
 800316e:	d002      	beq.n	8003176 <RCCEx_PLLSAI1_Config+0x62>
 8003170:	2b02      	cmp	r3, #2
 8003172:	d009      	beq.n	8003188 <RCCEx_PLLSAI1_Config+0x74>
 8003174:	e020      	b.n	80031b8 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003176:	4b60      	ldr	r3, [pc, #384]	@ (80032f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f003 0302 	and.w	r3, r3, #2
 800317e:	2b00      	cmp	r3, #0
 8003180:	d11d      	bne.n	80031be <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003182:	2301      	movs	r3, #1
 8003184:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003186:	e01a      	b.n	80031be <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003188:	4b5b      	ldr	r3, [pc, #364]	@ (80032f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003190:	2b00      	cmp	r3, #0
 8003192:	d116      	bne.n	80031c2 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003194:	2301      	movs	r3, #1
 8003196:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003198:	e013      	b.n	80031c2 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800319a:	4b57      	ldr	r3, [pc, #348]	@ (80032f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d10f      	bne.n	80031c6 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80031a6:	4b54      	ldr	r3, [pc, #336]	@ (80032f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d109      	bne.n	80031c6 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80031b2:	2301      	movs	r3, #1
 80031b4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80031b6:	e006      	b.n	80031c6 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80031b8:	2301      	movs	r3, #1
 80031ba:	73fb      	strb	r3, [r7, #15]
      break;
 80031bc:	e004      	b.n	80031c8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80031be:	bf00      	nop
 80031c0:	e002      	b.n	80031c8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80031c2:	bf00      	nop
 80031c4:	e000      	b.n	80031c8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80031c6:	bf00      	nop
    }

    if(status == HAL_OK)
 80031c8:	7bfb      	ldrb	r3, [r7, #15]
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d10d      	bne.n	80031ea <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80031ce:	4b4a      	ldr	r3, [pc, #296]	@ (80032f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80031d0:	68db      	ldr	r3, [r3, #12]
 80031d2:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	6819      	ldr	r1, [r3, #0]
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	685b      	ldr	r3, [r3, #4]
 80031de:	3b01      	subs	r3, #1
 80031e0:	011b      	lsls	r3, r3, #4
 80031e2:	430b      	orrs	r3, r1
 80031e4:	4944      	ldr	r1, [pc, #272]	@ (80032f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80031e6:	4313      	orrs	r3, r2
 80031e8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80031ea:	7bfb      	ldrb	r3, [r7, #15]
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d17d      	bne.n	80032ec <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80031f0:	4b41      	ldr	r3, [pc, #260]	@ (80032f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	4a40      	ldr	r2, [pc, #256]	@ (80032f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80031f6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80031fa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80031fc:	f7fe fb74 	bl	80018e8 <HAL_GetTick>
 8003200:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003202:	e009      	b.n	8003218 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003204:	f7fe fb70 	bl	80018e8 <HAL_GetTick>
 8003208:	4602      	mov	r2, r0
 800320a:	68bb      	ldr	r3, [r7, #8]
 800320c:	1ad3      	subs	r3, r2, r3
 800320e:	2b02      	cmp	r3, #2
 8003210:	d902      	bls.n	8003218 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003212:	2303      	movs	r3, #3
 8003214:	73fb      	strb	r3, [r7, #15]
        break;
 8003216:	e005      	b.n	8003224 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003218:	4b37      	ldr	r3, [pc, #220]	@ (80032f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003220:	2b00      	cmp	r3, #0
 8003222:	d1ef      	bne.n	8003204 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003224:	7bfb      	ldrb	r3, [r7, #15]
 8003226:	2b00      	cmp	r3, #0
 8003228:	d160      	bne.n	80032ec <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800322a:	683b      	ldr	r3, [r7, #0]
 800322c:	2b00      	cmp	r3, #0
 800322e:	d111      	bne.n	8003254 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003230:	4b31      	ldr	r3, [pc, #196]	@ (80032f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003232:	691b      	ldr	r3, [r3, #16]
 8003234:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003238:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800323c:	687a      	ldr	r2, [r7, #4]
 800323e:	6892      	ldr	r2, [r2, #8]
 8003240:	0211      	lsls	r1, r2, #8
 8003242:	687a      	ldr	r2, [r7, #4]
 8003244:	68d2      	ldr	r2, [r2, #12]
 8003246:	0912      	lsrs	r2, r2, #4
 8003248:	0452      	lsls	r2, r2, #17
 800324a:	430a      	orrs	r2, r1
 800324c:	492a      	ldr	r1, [pc, #168]	@ (80032f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800324e:	4313      	orrs	r3, r2
 8003250:	610b      	str	r3, [r1, #16]
 8003252:	e027      	b.n	80032a4 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003254:	683b      	ldr	r3, [r7, #0]
 8003256:	2b01      	cmp	r3, #1
 8003258:	d112      	bne.n	8003280 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800325a:	4b27      	ldr	r3, [pc, #156]	@ (80032f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800325c:	691b      	ldr	r3, [r3, #16]
 800325e:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8003262:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003266:	687a      	ldr	r2, [r7, #4]
 8003268:	6892      	ldr	r2, [r2, #8]
 800326a:	0211      	lsls	r1, r2, #8
 800326c:	687a      	ldr	r2, [r7, #4]
 800326e:	6912      	ldr	r2, [r2, #16]
 8003270:	0852      	lsrs	r2, r2, #1
 8003272:	3a01      	subs	r2, #1
 8003274:	0552      	lsls	r2, r2, #21
 8003276:	430a      	orrs	r2, r1
 8003278:	491f      	ldr	r1, [pc, #124]	@ (80032f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800327a:	4313      	orrs	r3, r2
 800327c:	610b      	str	r3, [r1, #16]
 800327e:	e011      	b.n	80032a4 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003280:	4b1d      	ldr	r3, [pc, #116]	@ (80032f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003282:	691b      	ldr	r3, [r3, #16]
 8003284:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003288:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800328c:	687a      	ldr	r2, [r7, #4]
 800328e:	6892      	ldr	r2, [r2, #8]
 8003290:	0211      	lsls	r1, r2, #8
 8003292:	687a      	ldr	r2, [r7, #4]
 8003294:	6952      	ldr	r2, [r2, #20]
 8003296:	0852      	lsrs	r2, r2, #1
 8003298:	3a01      	subs	r2, #1
 800329a:	0652      	lsls	r2, r2, #25
 800329c:	430a      	orrs	r2, r1
 800329e:	4916      	ldr	r1, [pc, #88]	@ (80032f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80032a0:	4313      	orrs	r3, r2
 80032a2:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80032a4:	4b14      	ldr	r3, [pc, #80]	@ (80032f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	4a13      	ldr	r2, [pc, #76]	@ (80032f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80032aa:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80032ae:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032b0:	f7fe fb1a 	bl	80018e8 <HAL_GetTick>
 80032b4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80032b6:	e009      	b.n	80032cc <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80032b8:	f7fe fb16 	bl	80018e8 <HAL_GetTick>
 80032bc:	4602      	mov	r2, r0
 80032be:	68bb      	ldr	r3, [r7, #8]
 80032c0:	1ad3      	subs	r3, r2, r3
 80032c2:	2b02      	cmp	r3, #2
 80032c4:	d902      	bls.n	80032cc <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80032c6:	2303      	movs	r3, #3
 80032c8:	73fb      	strb	r3, [r7, #15]
          break;
 80032ca:	e005      	b.n	80032d8 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80032cc:	4b0a      	ldr	r3, [pc, #40]	@ (80032f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d0ef      	beq.n	80032b8 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80032d8:	7bfb      	ldrb	r3, [r7, #15]
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d106      	bne.n	80032ec <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80032de:	4b06      	ldr	r3, [pc, #24]	@ (80032f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80032e0:	691a      	ldr	r2, [r3, #16]
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	699b      	ldr	r3, [r3, #24]
 80032e6:	4904      	ldr	r1, [pc, #16]	@ (80032f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80032e8:	4313      	orrs	r3, r2
 80032ea:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80032ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80032ee:	4618      	mov	r0, r3
 80032f0:	3710      	adds	r7, #16
 80032f2:	46bd      	mov	sp, r7
 80032f4:	bd80      	pop	{r7, pc}
 80032f6:	bf00      	nop
 80032f8:	40021000 	.word	0x40021000

080032fc <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80032fc:	b580      	push	{r7, lr}
 80032fe:	b084      	sub	sp, #16
 8003300:	af00      	add	r7, sp, #0
 8003302:	6078      	str	r0, [r7, #4]
 8003304:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003306:	2300      	movs	r3, #0
 8003308:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800330a:	4b6a      	ldr	r3, [pc, #424]	@ (80034b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800330c:	68db      	ldr	r3, [r3, #12]
 800330e:	f003 0303 	and.w	r3, r3, #3
 8003312:	2b00      	cmp	r3, #0
 8003314:	d018      	beq.n	8003348 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003316:	4b67      	ldr	r3, [pc, #412]	@ (80034b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003318:	68db      	ldr	r3, [r3, #12]
 800331a:	f003 0203 	and.w	r2, r3, #3
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	429a      	cmp	r2, r3
 8003324:	d10d      	bne.n	8003342 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
       ||
 800332a:	2b00      	cmp	r3, #0
 800332c:	d009      	beq.n	8003342 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800332e:	4b61      	ldr	r3, [pc, #388]	@ (80034b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003330:	68db      	ldr	r3, [r3, #12]
 8003332:	091b      	lsrs	r3, r3, #4
 8003334:	f003 0307 	and.w	r3, r3, #7
 8003338:	1c5a      	adds	r2, r3, #1
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	685b      	ldr	r3, [r3, #4]
       ||
 800333e:	429a      	cmp	r2, r3
 8003340:	d047      	beq.n	80033d2 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003342:	2301      	movs	r3, #1
 8003344:	73fb      	strb	r3, [r7, #15]
 8003346:	e044      	b.n	80033d2 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	2b03      	cmp	r3, #3
 800334e:	d018      	beq.n	8003382 <RCCEx_PLLSAI2_Config+0x86>
 8003350:	2b03      	cmp	r3, #3
 8003352:	d825      	bhi.n	80033a0 <RCCEx_PLLSAI2_Config+0xa4>
 8003354:	2b01      	cmp	r3, #1
 8003356:	d002      	beq.n	800335e <RCCEx_PLLSAI2_Config+0x62>
 8003358:	2b02      	cmp	r3, #2
 800335a:	d009      	beq.n	8003370 <RCCEx_PLLSAI2_Config+0x74>
 800335c:	e020      	b.n	80033a0 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800335e:	4b55      	ldr	r3, [pc, #340]	@ (80034b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f003 0302 	and.w	r3, r3, #2
 8003366:	2b00      	cmp	r3, #0
 8003368:	d11d      	bne.n	80033a6 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800336a:	2301      	movs	r3, #1
 800336c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800336e:	e01a      	b.n	80033a6 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003370:	4b50      	ldr	r3, [pc, #320]	@ (80034b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003378:	2b00      	cmp	r3, #0
 800337a:	d116      	bne.n	80033aa <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 800337c:	2301      	movs	r3, #1
 800337e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003380:	e013      	b.n	80033aa <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003382:	4b4c      	ldr	r3, [pc, #304]	@ (80034b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800338a:	2b00      	cmp	r3, #0
 800338c:	d10f      	bne.n	80033ae <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800338e:	4b49      	ldr	r3, [pc, #292]	@ (80034b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003396:	2b00      	cmp	r3, #0
 8003398:	d109      	bne.n	80033ae <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800339a:	2301      	movs	r3, #1
 800339c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800339e:	e006      	b.n	80033ae <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80033a0:	2301      	movs	r3, #1
 80033a2:	73fb      	strb	r3, [r7, #15]
      break;
 80033a4:	e004      	b.n	80033b0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80033a6:	bf00      	nop
 80033a8:	e002      	b.n	80033b0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80033aa:	bf00      	nop
 80033ac:	e000      	b.n	80033b0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80033ae:	bf00      	nop
    }

    if(status == HAL_OK)
 80033b0:	7bfb      	ldrb	r3, [r7, #15]
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d10d      	bne.n	80033d2 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80033b6:	4b3f      	ldr	r3, [pc, #252]	@ (80034b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80033b8:	68db      	ldr	r3, [r3, #12]
 80033ba:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	6819      	ldr	r1, [r3, #0]
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	685b      	ldr	r3, [r3, #4]
 80033c6:	3b01      	subs	r3, #1
 80033c8:	011b      	lsls	r3, r3, #4
 80033ca:	430b      	orrs	r3, r1
 80033cc:	4939      	ldr	r1, [pc, #228]	@ (80034b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80033ce:	4313      	orrs	r3, r2
 80033d0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80033d2:	7bfb      	ldrb	r3, [r7, #15]
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d167      	bne.n	80034a8 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80033d8:	4b36      	ldr	r3, [pc, #216]	@ (80034b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	4a35      	ldr	r2, [pc, #212]	@ (80034b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80033de:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80033e2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80033e4:	f7fe fa80 	bl	80018e8 <HAL_GetTick>
 80033e8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80033ea:	e009      	b.n	8003400 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80033ec:	f7fe fa7c 	bl	80018e8 <HAL_GetTick>
 80033f0:	4602      	mov	r2, r0
 80033f2:	68bb      	ldr	r3, [r7, #8]
 80033f4:	1ad3      	subs	r3, r2, r3
 80033f6:	2b02      	cmp	r3, #2
 80033f8:	d902      	bls.n	8003400 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80033fa:	2303      	movs	r3, #3
 80033fc:	73fb      	strb	r3, [r7, #15]
        break;
 80033fe:	e005      	b.n	800340c <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003400:	4b2c      	ldr	r3, [pc, #176]	@ (80034b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003408:	2b00      	cmp	r3, #0
 800340a:	d1ef      	bne.n	80033ec <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800340c:	7bfb      	ldrb	r3, [r7, #15]
 800340e:	2b00      	cmp	r3, #0
 8003410:	d14a      	bne.n	80034a8 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003412:	683b      	ldr	r3, [r7, #0]
 8003414:	2b00      	cmp	r3, #0
 8003416:	d111      	bne.n	800343c <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003418:	4b26      	ldr	r3, [pc, #152]	@ (80034b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800341a:	695b      	ldr	r3, [r3, #20]
 800341c:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003420:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003424:	687a      	ldr	r2, [r7, #4]
 8003426:	6892      	ldr	r2, [r2, #8]
 8003428:	0211      	lsls	r1, r2, #8
 800342a:	687a      	ldr	r2, [r7, #4]
 800342c:	68d2      	ldr	r2, [r2, #12]
 800342e:	0912      	lsrs	r2, r2, #4
 8003430:	0452      	lsls	r2, r2, #17
 8003432:	430a      	orrs	r2, r1
 8003434:	491f      	ldr	r1, [pc, #124]	@ (80034b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003436:	4313      	orrs	r3, r2
 8003438:	614b      	str	r3, [r1, #20]
 800343a:	e011      	b.n	8003460 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800343c:	4b1d      	ldr	r3, [pc, #116]	@ (80034b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800343e:	695b      	ldr	r3, [r3, #20]
 8003440:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003444:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003448:	687a      	ldr	r2, [r7, #4]
 800344a:	6892      	ldr	r2, [r2, #8]
 800344c:	0211      	lsls	r1, r2, #8
 800344e:	687a      	ldr	r2, [r7, #4]
 8003450:	6912      	ldr	r2, [r2, #16]
 8003452:	0852      	lsrs	r2, r2, #1
 8003454:	3a01      	subs	r2, #1
 8003456:	0652      	lsls	r2, r2, #25
 8003458:	430a      	orrs	r2, r1
 800345a:	4916      	ldr	r1, [pc, #88]	@ (80034b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800345c:	4313      	orrs	r3, r2
 800345e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003460:	4b14      	ldr	r3, [pc, #80]	@ (80034b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	4a13      	ldr	r2, [pc, #76]	@ (80034b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003466:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800346a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800346c:	f7fe fa3c 	bl	80018e8 <HAL_GetTick>
 8003470:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003472:	e009      	b.n	8003488 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003474:	f7fe fa38 	bl	80018e8 <HAL_GetTick>
 8003478:	4602      	mov	r2, r0
 800347a:	68bb      	ldr	r3, [r7, #8]
 800347c:	1ad3      	subs	r3, r2, r3
 800347e:	2b02      	cmp	r3, #2
 8003480:	d902      	bls.n	8003488 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8003482:	2303      	movs	r3, #3
 8003484:	73fb      	strb	r3, [r7, #15]
          break;
 8003486:	e005      	b.n	8003494 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003488:	4b0a      	ldr	r3, [pc, #40]	@ (80034b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003490:	2b00      	cmp	r3, #0
 8003492:	d0ef      	beq.n	8003474 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003494:	7bfb      	ldrb	r3, [r7, #15]
 8003496:	2b00      	cmp	r3, #0
 8003498:	d106      	bne.n	80034a8 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800349a:	4b06      	ldr	r3, [pc, #24]	@ (80034b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800349c:	695a      	ldr	r2, [r3, #20]
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	695b      	ldr	r3, [r3, #20]
 80034a2:	4904      	ldr	r1, [pc, #16]	@ (80034b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80034a4:	4313      	orrs	r3, r2
 80034a6:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80034a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80034aa:	4618      	mov	r0, r3
 80034ac:	3710      	adds	r7, #16
 80034ae:	46bd      	mov	sp, r7
 80034b0:	bd80      	pop	{r7, pc}
 80034b2:	bf00      	nop
 80034b4:	40021000 	.word	0x40021000

080034b8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80034b8:	b580      	push	{r7, lr}
 80034ba:	b082      	sub	sp, #8
 80034bc:	af00      	add	r7, sp, #0
 80034be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d101      	bne.n	80034ca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80034c6:	2301      	movs	r3, #1
 80034c8:	e049      	b.n	800355e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80034d0:	b2db      	uxtb	r3, r3
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d106      	bne.n	80034e4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	2200      	movs	r2, #0
 80034da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80034de:	6878      	ldr	r0, [r7, #4]
 80034e0:	f7fd ffb2 	bl	8001448 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	2202      	movs	r2, #2
 80034e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681a      	ldr	r2, [r3, #0]
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	3304      	adds	r3, #4
 80034f4:	4619      	mov	r1, r3
 80034f6:	4610      	mov	r0, r2
 80034f8:	f000 fcb8 	bl	8003e6c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	2201      	movs	r2, #1
 8003500:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	2201      	movs	r2, #1
 8003508:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	2201      	movs	r2, #1
 8003510:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	2201      	movs	r2, #1
 8003518:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	2201      	movs	r2, #1
 8003520:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	2201      	movs	r2, #1
 8003528:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	2201      	movs	r2, #1
 8003530:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	2201      	movs	r2, #1
 8003538:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	2201      	movs	r2, #1
 8003540:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	2201      	movs	r2, #1
 8003548:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	2201      	movs	r2, #1
 8003550:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	2201      	movs	r2, #1
 8003558:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800355c:	2300      	movs	r3, #0
}
 800355e:	4618      	mov	r0, r3
 8003560:	3708      	adds	r7, #8
 8003562:	46bd      	mov	sp, r7
 8003564:	bd80      	pop	{r7, pc}

08003566 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8003566:	b580      	push	{r7, lr}
 8003568:	b082      	sub	sp, #8
 800356a:	af00      	add	r7, sp, #0
 800356c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	2b00      	cmp	r3, #0
 8003572:	d101      	bne.n	8003578 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8003574:	2301      	movs	r3, #1
 8003576:	e049      	b.n	800360c <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800357e:	b2db      	uxtb	r3, r3
 8003580:	2b00      	cmp	r3, #0
 8003582:	d106      	bne.n	8003592 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	2200      	movs	r2, #0
 8003588:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800358c:	6878      	ldr	r0, [r7, #4]
 800358e:	f000 f841 	bl	8003614 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	2202      	movs	r2, #2
 8003596:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681a      	ldr	r2, [r3, #0]
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	3304      	adds	r3, #4
 80035a2:	4619      	mov	r1, r3
 80035a4:	4610      	mov	r0, r2
 80035a6:	f000 fc61 	bl	8003e6c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	2201      	movs	r2, #1
 80035ae:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	2201      	movs	r2, #1
 80035b6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	2201      	movs	r2, #1
 80035be:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	2201      	movs	r2, #1
 80035c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	2201      	movs	r2, #1
 80035ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	2201      	movs	r2, #1
 80035d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	2201      	movs	r2, #1
 80035de:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	2201      	movs	r2, #1
 80035e6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	2201      	movs	r2, #1
 80035ee:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	2201      	movs	r2, #1
 80035f6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	2201      	movs	r2, #1
 80035fe:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	2201      	movs	r2, #1
 8003606:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800360a:	2300      	movs	r3, #0
}
 800360c:	4618      	mov	r0, r3
 800360e:	3708      	adds	r7, #8
 8003610:	46bd      	mov	sp, r7
 8003612:	bd80      	pop	{r7, pc}

08003614 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8003614:	b480      	push	{r7}
 8003616:	b083      	sub	sp, #12
 8003618:	af00      	add	r7, sp, #0
 800361a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800361c:	bf00      	nop
 800361e:	370c      	adds	r7, #12
 8003620:	46bd      	mov	sp, r7
 8003622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003626:	4770      	bx	lr

08003628 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003628:	b580      	push	{r7, lr}
 800362a:	b084      	sub	sp, #16
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]
 8003630:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003632:	2300      	movs	r3, #0
 8003634:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8003636:	683b      	ldr	r3, [r7, #0]
 8003638:	2b00      	cmp	r3, #0
 800363a:	d104      	bne.n	8003646 <HAL_TIM_IC_Start_IT+0x1e>
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003642:	b2db      	uxtb	r3, r3
 8003644:	e023      	b.n	800368e <HAL_TIM_IC_Start_IT+0x66>
 8003646:	683b      	ldr	r3, [r7, #0]
 8003648:	2b04      	cmp	r3, #4
 800364a:	d104      	bne.n	8003656 <HAL_TIM_IC_Start_IT+0x2e>
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003652:	b2db      	uxtb	r3, r3
 8003654:	e01b      	b.n	800368e <HAL_TIM_IC_Start_IT+0x66>
 8003656:	683b      	ldr	r3, [r7, #0]
 8003658:	2b08      	cmp	r3, #8
 800365a:	d104      	bne.n	8003666 <HAL_TIM_IC_Start_IT+0x3e>
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003662:	b2db      	uxtb	r3, r3
 8003664:	e013      	b.n	800368e <HAL_TIM_IC_Start_IT+0x66>
 8003666:	683b      	ldr	r3, [r7, #0]
 8003668:	2b0c      	cmp	r3, #12
 800366a:	d104      	bne.n	8003676 <HAL_TIM_IC_Start_IT+0x4e>
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003672:	b2db      	uxtb	r3, r3
 8003674:	e00b      	b.n	800368e <HAL_TIM_IC_Start_IT+0x66>
 8003676:	683b      	ldr	r3, [r7, #0]
 8003678:	2b10      	cmp	r3, #16
 800367a:	d104      	bne.n	8003686 <HAL_TIM_IC_Start_IT+0x5e>
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003682:	b2db      	uxtb	r3, r3
 8003684:	e003      	b.n	800368e <HAL_TIM_IC_Start_IT+0x66>
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800368c:	b2db      	uxtb	r3, r3
 800368e:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8003690:	683b      	ldr	r3, [r7, #0]
 8003692:	2b00      	cmp	r3, #0
 8003694:	d104      	bne.n	80036a0 <HAL_TIM_IC_Start_IT+0x78>
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800369c:	b2db      	uxtb	r3, r3
 800369e:	e013      	b.n	80036c8 <HAL_TIM_IC_Start_IT+0xa0>
 80036a0:	683b      	ldr	r3, [r7, #0]
 80036a2:	2b04      	cmp	r3, #4
 80036a4:	d104      	bne.n	80036b0 <HAL_TIM_IC_Start_IT+0x88>
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80036ac:	b2db      	uxtb	r3, r3
 80036ae:	e00b      	b.n	80036c8 <HAL_TIM_IC_Start_IT+0xa0>
 80036b0:	683b      	ldr	r3, [r7, #0]
 80036b2:	2b08      	cmp	r3, #8
 80036b4:	d104      	bne.n	80036c0 <HAL_TIM_IC_Start_IT+0x98>
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 80036bc:	b2db      	uxtb	r3, r3
 80036be:	e003      	b.n	80036c8 <HAL_TIM_IC_Start_IT+0xa0>
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 80036c6:	b2db      	uxtb	r3, r3
 80036c8:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80036ca:	7bbb      	ldrb	r3, [r7, #14]
 80036cc:	2b01      	cmp	r3, #1
 80036ce:	d102      	bne.n	80036d6 <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80036d0:	7b7b      	ldrb	r3, [r7, #13]
 80036d2:	2b01      	cmp	r3, #1
 80036d4:	d001      	beq.n	80036da <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 80036d6:	2301      	movs	r3, #1
 80036d8:	e0dd      	b.n	8003896 <HAL_TIM_IC_Start_IT+0x26e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80036da:	683b      	ldr	r3, [r7, #0]
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d104      	bne.n	80036ea <HAL_TIM_IC_Start_IT+0xc2>
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	2202      	movs	r2, #2
 80036e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80036e8:	e023      	b.n	8003732 <HAL_TIM_IC_Start_IT+0x10a>
 80036ea:	683b      	ldr	r3, [r7, #0]
 80036ec:	2b04      	cmp	r3, #4
 80036ee:	d104      	bne.n	80036fa <HAL_TIM_IC_Start_IT+0xd2>
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	2202      	movs	r2, #2
 80036f4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80036f8:	e01b      	b.n	8003732 <HAL_TIM_IC_Start_IT+0x10a>
 80036fa:	683b      	ldr	r3, [r7, #0]
 80036fc:	2b08      	cmp	r3, #8
 80036fe:	d104      	bne.n	800370a <HAL_TIM_IC_Start_IT+0xe2>
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	2202      	movs	r2, #2
 8003704:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003708:	e013      	b.n	8003732 <HAL_TIM_IC_Start_IT+0x10a>
 800370a:	683b      	ldr	r3, [r7, #0]
 800370c:	2b0c      	cmp	r3, #12
 800370e:	d104      	bne.n	800371a <HAL_TIM_IC_Start_IT+0xf2>
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	2202      	movs	r2, #2
 8003714:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003718:	e00b      	b.n	8003732 <HAL_TIM_IC_Start_IT+0x10a>
 800371a:	683b      	ldr	r3, [r7, #0]
 800371c:	2b10      	cmp	r3, #16
 800371e:	d104      	bne.n	800372a <HAL_TIM_IC_Start_IT+0x102>
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	2202      	movs	r2, #2
 8003724:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003728:	e003      	b.n	8003732 <HAL_TIM_IC_Start_IT+0x10a>
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	2202      	movs	r2, #2
 800372e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003732:	683b      	ldr	r3, [r7, #0]
 8003734:	2b00      	cmp	r3, #0
 8003736:	d104      	bne.n	8003742 <HAL_TIM_IC_Start_IT+0x11a>
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2202      	movs	r2, #2
 800373c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003740:	e013      	b.n	800376a <HAL_TIM_IC_Start_IT+0x142>
 8003742:	683b      	ldr	r3, [r7, #0]
 8003744:	2b04      	cmp	r3, #4
 8003746:	d104      	bne.n	8003752 <HAL_TIM_IC_Start_IT+0x12a>
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	2202      	movs	r2, #2
 800374c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003750:	e00b      	b.n	800376a <HAL_TIM_IC_Start_IT+0x142>
 8003752:	683b      	ldr	r3, [r7, #0]
 8003754:	2b08      	cmp	r3, #8
 8003756:	d104      	bne.n	8003762 <HAL_TIM_IC_Start_IT+0x13a>
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	2202      	movs	r2, #2
 800375c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003760:	e003      	b.n	800376a <HAL_TIM_IC_Start_IT+0x142>
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	2202      	movs	r2, #2
 8003766:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  switch (Channel)
 800376a:	683b      	ldr	r3, [r7, #0]
 800376c:	2b0c      	cmp	r3, #12
 800376e:	d841      	bhi.n	80037f4 <HAL_TIM_IC_Start_IT+0x1cc>
 8003770:	a201      	add	r2, pc, #4	@ (adr r2, 8003778 <HAL_TIM_IC_Start_IT+0x150>)
 8003772:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003776:	bf00      	nop
 8003778:	080037ad 	.word	0x080037ad
 800377c:	080037f5 	.word	0x080037f5
 8003780:	080037f5 	.word	0x080037f5
 8003784:	080037f5 	.word	0x080037f5
 8003788:	080037bf 	.word	0x080037bf
 800378c:	080037f5 	.word	0x080037f5
 8003790:	080037f5 	.word	0x080037f5
 8003794:	080037f5 	.word	0x080037f5
 8003798:	080037d1 	.word	0x080037d1
 800379c:	080037f5 	.word	0x080037f5
 80037a0:	080037f5 	.word	0x080037f5
 80037a4:	080037f5 	.word	0x080037f5
 80037a8:	080037e3 	.word	0x080037e3
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	68da      	ldr	r2, [r3, #12]
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f042 0202 	orr.w	r2, r2, #2
 80037ba:	60da      	str	r2, [r3, #12]
      break;
 80037bc:	e01d      	b.n	80037fa <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	68da      	ldr	r2, [r3, #12]
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	f042 0204 	orr.w	r2, r2, #4
 80037cc:	60da      	str	r2, [r3, #12]
      break;
 80037ce:	e014      	b.n	80037fa <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	68da      	ldr	r2, [r3, #12]
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f042 0208 	orr.w	r2, r2, #8
 80037de:	60da      	str	r2, [r3, #12]
      break;
 80037e0:	e00b      	b.n	80037fa <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	68da      	ldr	r2, [r3, #12]
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f042 0210 	orr.w	r2, r2, #16
 80037f0:	60da      	str	r2, [r3, #12]
      break;
 80037f2:	e002      	b.n	80037fa <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 80037f4:	2301      	movs	r3, #1
 80037f6:	73fb      	strb	r3, [r7, #15]
      break;
 80037f8:	bf00      	nop
  }

  if (status == HAL_OK)
 80037fa:	7bfb      	ldrb	r3, [r7, #15]
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d149      	bne.n	8003894 <HAL_TIM_IC_Start_IT+0x26c>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	2201      	movs	r2, #1
 8003806:	6839      	ldr	r1, [r7, #0]
 8003808:	4618      	mov	r0, r3
 800380a:	f000 fd93 	bl	8004334 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	4a23      	ldr	r2, [pc, #140]	@ (80038a0 <HAL_TIM_IC_Start_IT+0x278>)
 8003814:	4293      	cmp	r3, r2
 8003816:	d01d      	beq.n	8003854 <HAL_TIM_IC_Start_IT+0x22c>
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003820:	d018      	beq.n	8003854 <HAL_TIM_IC_Start_IT+0x22c>
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	4a1f      	ldr	r2, [pc, #124]	@ (80038a4 <HAL_TIM_IC_Start_IT+0x27c>)
 8003828:	4293      	cmp	r3, r2
 800382a:	d013      	beq.n	8003854 <HAL_TIM_IC_Start_IT+0x22c>
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	4a1d      	ldr	r2, [pc, #116]	@ (80038a8 <HAL_TIM_IC_Start_IT+0x280>)
 8003832:	4293      	cmp	r3, r2
 8003834:	d00e      	beq.n	8003854 <HAL_TIM_IC_Start_IT+0x22c>
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	4a1c      	ldr	r2, [pc, #112]	@ (80038ac <HAL_TIM_IC_Start_IT+0x284>)
 800383c:	4293      	cmp	r3, r2
 800383e:	d009      	beq.n	8003854 <HAL_TIM_IC_Start_IT+0x22c>
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	4a1a      	ldr	r2, [pc, #104]	@ (80038b0 <HAL_TIM_IC_Start_IT+0x288>)
 8003846:	4293      	cmp	r3, r2
 8003848:	d004      	beq.n	8003854 <HAL_TIM_IC_Start_IT+0x22c>
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	4a19      	ldr	r2, [pc, #100]	@ (80038b4 <HAL_TIM_IC_Start_IT+0x28c>)
 8003850:	4293      	cmp	r3, r2
 8003852:	d115      	bne.n	8003880 <HAL_TIM_IC_Start_IT+0x258>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	689a      	ldr	r2, [r3, #8]
 800385a:	4b17      	ldr	r3, [pc, #92]	@ (80038b8 <HAL_TIM_IC_Start_IT+0x290>)
 800385c:	4013      	ands	r3, r2
 800385e:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003860:	68bb      	ldr	r3, [r7, #8]
 8003862:	2b06      	cmp	r3, #6
 8003864:	d015      	beq.n	8003892 <HAL_TIM_IC_Start_IT+0x26a>
 8003866:	68bb      	ldr	r3, [r7, #8]
 8003868:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800386c:	d011      	beq.n	8003892 <HAL_TIM_IC_Start_IT+0x26a>
      {
        __HAL_TIM_ENABLE(htim);
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	681a      	ldr	r2, [r3, #0]
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	f042 0201 	orr.w	r2, r2, #1
 800387c:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800387e:	e008      	b.n	8003892 <HAL_TIM_IC_Start_IT+0x26a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	681a      	ldr	r2, [r3, #0]
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	f042 0201 	orr.w	r2, r2, #1
 800388e:	601a      	str	r2, [r3, #0]
 8003890:	e000      	b.n	8003894 <HAL_TIM_IC_Start_IT+0x26c>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003892:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8003894:	7bfb      	ldrb	r3, [r7, #15]
}
 8003896:	4618      	mov	r0, r3
 8003898:	3710      	adds	r7, #16
 800389a:	46bd      	mov	sp, r7
 800389c:	bd80      	pop	{r7, pc}
 800389e:	bf00      	nop
 80038a0:	40012c00 	.word	0x40012c00
 80038a4:	40000400 	.word	0x40000400
 80038a8:	40000800 	.word	0x40000800
 80038ac:	40000c00 	.word	0x40000c00
 80038b0:	40013400 	.word	0x40013400
 80038b4:	40014000 	.word	0x40014000
 80038b8:	00010007 	.word	0x00010007

080038bc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	b084      	sub	sp, #16
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	68db      	ldr	r3, [r3, #12]
 80038ca:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	691b      	ldr	r3, [r3, #16]
 80038d2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80038d4:	68bb      	ldr	r3, [r7, #8]
 80038d6:	f003 0302 	and.w	r3, r3, #2
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d020      	beq.n	8003920 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	f003 0302 	and.w	r3, r3, #2
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d01b      	beq.n	8003920 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	f06f 0202 	mvn.w	r2, #2
 80038f0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	2201      	movs	r2, #1
 80038f6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	699b      	ldr	r3, [r3, #24]
 80038fe:	f003 0303 	and.w	r3, r3, #3
 8003902:	2b00      	cmp	r3, #0
 8003904:	d003      	beq.n	800390e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003906:	6878      	ldr	r0, [r7, #4]
 8003908:	f7fd fad8 	bl	8000ebc <HAL_TIM_IC_CaptureCallback>
 800390c:	e005      	b.n	800391a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800390e:	6878      	ldr	r0, [r7, #4]
 8003910:	f000 fa8e 	bl	8003e30 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003914:	6878      	ldr	r0, [r7, #4]
 8003916:	f000 fa95 	bl	8003e44 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	2200      	movs	r2, #0
 800391e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003920:	68bb      	ldr	r3, [r7, #8]
 8003922:	f003 0304 	and.w	r3, r3, #4
 8003926:	2b00      	cmp	r3, #0
 8003928:	d020      	beq.n	800396c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	f003 0304 	and.w	r3, r3, #4
 8003930:	2b00      	cmp	r3, #0
 8003932:	d01b      	beq.n	800396c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f06f 0204 	mvn.w	r2, #4
 800393c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	2202      	movs	r2, #2
 8003942:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	699b      	ldr	r3, [r3, #24]
 800394a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800394e:	2b00      	cmp	r3, #0
 8003950:	d003      	beq.n	800395a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003952:	6878      	ldr	r0, [r7, #4]
 8003954:	f7fd fab2 	bl	8000ebc <HAL_TIM_IC_CaptureCallback>
 8003958:	e005      	b.n	8003966 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800395a:	6878      	ldr	r0, [r7, #4]
 800395c:	f000 fa68 	bl	8003e30 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003960:	6878      	ldr	r0, [r7, #4]
 8003962:	f000 fa6f 	bl	8003e44 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	2200      	movs	r2, #0
 800396a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800396c:	68bb      	ldr	r3, [r7, #8]
 800396e:	f003 0308 	and.w	r3, r3, #8
 8003972:	2b00      	cmp	r3, #0
 8003974:	d020      	beq.n	80039b8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	f003 0308 	and.w	r3, r3, #8
 800397c:	2b00      	cmp	r3, #0
 800397e:	d01b      	beq.n	80039b8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f06f 0208 	mvn.w	r2, #8
 8003988:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	2204      	movs	r2, #4
 800398e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	69db      	ldr	r3, [r3, #28]
 8003996:	f003 0303 	and.w	r3, r3, #3
 800399a:	2b00      	cmp	r3, #0
 800399c:	d003      	beq.n	80039a6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800399e:	6878      	ldr	r0, [r7, #4]
 80039a0:	f7fd fa8c 	bl	8000ebc <HAL_TIM_IC_CaptureCallback>
 80039a4:	e005      	b.n	80039b2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80039a6:	6878      	ldr	r0, [r7, #4]
 80039a8:	f000 fa42 	bl	8003e30 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80039ac:	6878      	ldr	r0, [r7, #4]
 80039ae:	f000 fa49 	bl	8003e44 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	2200      	movs	r2, #0
 80039b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80039b8:	68bb      	ldr	r3, [r7, #8]
 80039ba:	f003 0310 	and.w	r3, r3, #16
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d020      	beq.n	8003a04 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	f003 0310 	and.w	r3, r3, #16
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d01b      	beq.n	8003a04 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	f06f 0210 	mvn.w	r2, #16
 80039d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	2208      	movs	r2, #8
 80039da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	69db      	ldr	r3, [r3, #28]
 80039e2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d003      	beq.n	80039f2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80039ea:	6878      	ldr	r0, [r7, #4]
 80039ec:	f7fd fa66 	bl	8000ebc <HAL_TIM_IC_CaptureCallback>
 80039f0:	e005      	b.n	80039fe <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80039f2:	6878      	ldr	r0, [r7, #4]
 80039f4:	f000 fa1c 	bl	8003e30 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80039f8:	6878      	ldr	r0, [r7, #4]
 80039fa:	f000 fa23 	bl	8003e44 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	2200      	movs	r2, #0
 8003a02:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003a04:	68bb      	ldr	r3, [r7, #8]
 8003a06:	f003 0301 	and.w	r3, r3, #1
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d00c      	beq.n	8003a28 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	f003 0301 	and.w	r3, r3, #1
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d007      	beq.n	8003a28 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f06f 0201 	mvn.w	r2, #1
 8003a20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003a22:	6878      	ldr	r0, [r7, #4]
 8003a24:	f000 f9fa 	bl	8003e1c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003a28:	68bb      	ldr	r3, [r7, #8]
 8003a2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d104      	bne.n	8003a3c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8003a32:	68bb      	ldr	r3, [r7, #8]
 8003a34:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d00c      	beq.n	8003a56 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d007      	beq.n	8003a56 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8003a4e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003a50:	6878      	ldr	r0, [r7, #4]
 8003a52:	f000 fd27 	bl	80044a4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8003a56:	68bb      	ldr	r3, [r7, #8]
 8003a58:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d00c      	beq.n	8003a7a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d007      	beq.n	8003a7a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8003a72:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003a74:	6878      	ldr	r0, [r7, #4]
 8003a76:	f000 fd1f 	bl	80044b8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003a7a:	68bb      	ldr	r3, [r7, #8]
 8003a7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d00c      	beq.n	8003a9e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d007      	beq.n	8003a9e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003a96:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003a98:	6878      	ldr	r0, [r7, #4]
 8003a9a:	f000 f9dd 	bl	8003e58 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003a9e:	68bb      	ldr	r3, [r7, #8]
 8003aa0:	f003 0320 	and.w	r3, r3, #32
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d00c      	beq.n	8003ac2 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	f003 0320 	and.w	r3, r3, #32
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d007      	beq.n	8003ac2 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f06f 0220 	mvn.w	r2, #32
 8003aba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003abc:	6878      	ldr	r0, [r7, #4]
 8003abe:	f000 fce7 	bl	8004490 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003ac2:	bf00      	nop
 8003ac4:	3710      	adds	r7, #16
 8003ac6:	46bd      	mov	sp, r7
 8003ac8:	bd80      	pop	{r7, pc}

08003aca <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8003aca:	b580      	push	{r7, lr}
 8003acc:	b086      	sub	sp, #24
 8003ace:	af00      	add	r7, sp, #0
 8003ad0:	60f8      	str	r0, [r7, #12]
 8003ad2:	60b9      	str	r1, [r7, #8]
 8003ad4:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003ad6:	2300      	movs	r3, #0
 8003ad8:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003ae0:	2b01      	cmp	r3, #1
 8003ae2:	d101      	bne.n	8003ae8 <HAL_TIM_IC_ConfigChannel+0x1e>
 8003ae4:	2302      	movs	r3, #2
 8003ae6:	e088      	b.n	8003bfa <HAL_TIM_IC_ConfigChannel+0x130>
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	2201      	movs	r2, #1
 8003aec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d11b      	bne.n	8003b2e <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8003afa:	68bb      	ldr	r3, [r7, #8]
 8003afc:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8003afe:	68bb      	ldr	r3, [r7, #8]
 8003b00:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8003b02:	68bb      	ldr	r3, [r7, #8]
 8003b04:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8003b06:	f000 fa57 	bl	8003fb8 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	699a      	ldr	r2, [r3, #24]
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f022 020c 	bic.w	r2, r2, #12
 8003b18:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	6999      	ldr	r1, [r3, #24]
 8003b20:	68bb      	ldr	r3, [r7, #8]
 8003b22:	689a      	ldr	r2, [r3, #8]
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	430a      	orrs	r2, r1
 8003b2a:	619a      	str	r2, [r3, #24]
 8003b2c:	e060      	b.n	8003bf0 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	2b04      	cmp	r3, #4
 8003b32:	d11c      	bne.n	8003b6e <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8003b38:	68bb      	ldr	r3, [r7, #8]
 8003b3a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8003b3c:	68bb      	ldr	r3, [r7, #8]
 8003b3e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8003b40:	68bb      	ldr	r3, [r7, #8]
 8003b42:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8003b44:	f000 fad5 	bl	80040f2 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	699a      	ldr	r2, [r3, #24]
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8003b56:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	6999      	ldr	r1, [r3, #24]
 8003b5e:	68bb      	ldr	r3, [r7, #8]
 8003b60:	689b      	ldr	r3, [r3, #8]
 8003b62:	021a      	lsls	r2, r3, #8
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	430a      	orrs	r2, r1
 8003b6a:	619a      	str	r2, [r3, #24]
 8003b6c:	e040      	b.n	8003bf0 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	2b08      	cmp	r3, #8
 8003b72:	d11b      	bne.n	8003bac <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8003b78:	68bb      	ldr	r3, [r7, #8]
 8003b7a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8003b7c:	68bb      	ldr	r3, [r7, #8]
 8003b7e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8003b80:	68bb      	ldr	r3, [r7, #8]
 8003b82:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8003b84:	f000 fb22 	bl	80041cc <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	69da      	ldr	r2, [r3, #28]
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f022 020c 	bic.w	r2, r2, #12
 8003b96:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	69d9      	ldr	r1, [r3, #28]
 8003b9e:	68bb      	ldr	r3, [r7, #8]
 8003ba0:	689a      	ldr	r2, [r3, #8]
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	430a      	orrs	r2, r1
 8003ba8:	61da      	str	r2, [r3, #28]
 8003baa:	e021      	b.n	8003bf0 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	2b0c      	cmp	r3, #12
 8003bb0:	d11c      	bne.n	8003bec <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8003bb6:	68bb      	ldr	r3, [r7, #8]
 8003bb8:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8003bba:	68bb      	ldr	r3, [r7, #8]
 8003bbc:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8003bbe:	68bb      	ldr	r3, [r7, #8]
 8003bc0:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8003bc2:	f000 fb3f 	bl	8004244 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	69da      	ldr	r2, [r3, #28]
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8003bd4:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	69d9      	ldr	r1, [r3, #28]
 8003bdc:	68bb      	ldr	r3, [r7, #8]
 8003bde:	689b      	ldr	r3, [r3, #8]
 8003be0:	021a      	lsls	r2, r3, #8
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	430a      	orrs	r2, r1
 8003be8:	61da      	str	r2, [r3, #28]
 8003bea:	e001      	b.n	8003bf0 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8003bec:	2301      	movs	r3, #1
 8003bee:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003bf8:	7dfb      	ldrb	r3, [r7, #23]
}
 8003bfa:	4618      	mov	r0, r3
 8003bfc:	3718      	adds	r7, #24
 8003bfe:	46bd      	mov	sp, r7
 8003c00:	bd80      	pop	{r7, pc}

08003c02 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003c02:	b580      	push	{r7, lr}
 8003c04:	b084      	sub	sp, #16
 8003c06:	af00      	add	r7, sp, #0
 8003c08:	6078      	str	r0, [r7, #4]
 8003c0a:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003c0c:	2300      	movs	r3, #0
 8003c0e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003c16:	2b01      	cmp	r3, #1
 8003c18:	d101      	bne.n	8003c1e <HAL_TIM_ConfigClockSource+0x1c>
 8003c1a:	2302      	movs	r3, #2
 8003c1c:	e0b6      	b.n	8003d8c <HAL_TIM_ConfigClockSource+0x18a>
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	2201      	movs	r2, #1
 8003c22:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	2202      	movs	r2, #2
 8003c2a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	689b      	ldr	r3, [r3, #8]
 8003c34:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003c36:	68bb      	ldr	r3, [r7, #8]
 8003c38:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003c3c:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003c40:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003c42:	68bb      	ldr	r3, [r7, #8]
 8003c44:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003c48:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	68ba      	ldr	r2, [r7, #8]
 8003c50:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003c52:	683b      	ldr	r3, [r7, #0]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003c5a:	d03e      	beq.n	8003cda <HAL_TIM_ConfigClockSource+0xd8>
 8003c5c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003c60:	f200 8087 	bhi.w	8003d72 <HAL_TIM_ConfigClockSource+0x170>
 8003c64:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003c68:	f000 8086 	beq.w	8003d78 <HAL_TIM_ConfigClockSource+0x176>
 8003c6c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003c70:	d87f      	bhi.n	8003d72 <HAL_TIM_ConfigClockSource+0x170>
 8003c72:	2b70      	cmp	r3, #112	@ 0x70
 8003c74:	d01a      	beq.n	8003cac <HAL_TIM_ConfigClockSource+0xaa>
 8003c76:	2b70      	cmp	r3, #112	@ 0x70
 8003c78:	d87b      	bhi.n	8003d72 <HAL_TIM_ConfigClockSource+0x170>
 8003c7a:	2b60      	cmp	r3, #96	@ 0x60
 8003c7c:	d050      	beq.n	8003d20 <HAL_TIM_ConfigClockSource+0x11e>
 8003c7e:	2b60      	cmp	r3, #96	@ 0x60
 8003c80:	d877      	bhi.n	8003d72 <HAL_TIM_ConfigClockSource+0x170>
 8003c82:	2b50      	cmp	r3, #80	@ 0x50
 8003c84:	d03c      	beq.n	8003d00 <HAL_TIM_ConfigClockSource+0xfe>
 8003c86:	2b50      	cmp	r3, #80	@ 0x50
 8003c88:	d873      	bhi.n	8003d72 <HAL_TIM_ConfigClockSource+0x170>
 8003c8a:	2b40      	cmp	r3, #64	@ 0x40
 8003c8c:	d058      	beq.n	8003d40 <HAL_TIM_ConfigClockSource+0x13e>
 8003c8e:	2b40      	cmp	r3, #64	@ 0x40
 8003c90:	d86f      	bhi.n	8003d72 <HAL_TIM_ConfigClockSource+0x170>
 8003c92:	2b30      	cmp	r3, #48	@ 0x30
 8003c94:	d064      	beq.n	8003d60 <HAL_TIM_ConfigClockSource+0x15e>
 8003c96:	2b30      	cmp	r3, #48	@ 0x30
 8003c98:	d86b      	bhi.n	8003d72 <HAL_TIM_ConfigClockSource+0x170>
 8003c9a:	2b20      	cmp	r3, #32
 8003c9c:	d060      	beq.n	8003d60 <HAL_TIM_ConfigClockSource+0x15e>
 8003c9e:	2b20      	cmp	r3, #32
 8003ca0:	d867      	bhi.n	8003d72 <HAL_TIM_ConfigClockSource+0x170>
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d05c      	beq.n	8003d60 <HAL_TIM_ConfigClockSource+0x15e>
 8003ca6:	2b10      	cmp	r3, #16
 8003ca8:	d05a      	beq.n	8003d60 <HAL_TIM_ConfigClockSource+0x15e>
 8003caa:	e062      	b.n	8003d72 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003cb0:	683b      	ldr	r3, [r7, #0]
 8003cb2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003cb4:	683b      	ldr	r3, [r7, #0]
 8003cb6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003cb8:	683b      	ldr	r3, [r7, #0]
 8003cba:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003cbc:	f000 fb1a 	bl	80042f4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	689b      	ldr	r3, [r3, #8]
 8003cc6:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003cc8:	68bb      	ldr	r3, [r7, #8]
 8003cca:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003cce:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	68ba      	ldr	r2, [r7, #8]
 8003cd6:	609a      	str	r2, [r3, #8]
      break;
 8003cd8:	e04f      	b.n	8003d7a <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003cde:	683b      	ldr	r3, [r7, #0]
 8003ce0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003ce2:	683b      	ldr	r3, [r7, #0]
 8003ce4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003ce6:	683b      	ldr	r3, [r7, #0]
 8003ce8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003cea:	f000 fb03 	bl	80042f4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	689a      	ldr	r2, [r3, #8]
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003cfc:	609a      	str	r2, [r3, #8]
      break;
 8003cfe:	e03c      	b.n	8003d7a <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003d04:	683b      	ldr	r3, [r7, #0]
 8003d06:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003d08:	683b      	ldr	r3, [r7, #0]
 8003d0a:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d0c:	461a      	mov	r2, r3
 8003d0e:	f000 f9c1 	bl	8004094 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	2150      	movs	r1, #80	@ 0x50
 8003d18:	4618      	mov	r0, r3
 8003d1a:	f000 fad0 	bl	80042be <TIM_ITRx_SetConfig>
      break;
 8003d1e:	e02c      	b.n	8003d7a <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003d24:	683b      	ldr	r3, [r7, #0]
 8003d26:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003d28:	683b      	ldr	r3, [r7, #0]
 8003d2a:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003d2c:	461a      	mov	r2, r3
 8003d2e:	f000 fa1d 	bl	800416c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	2160      	movs	r1, #96	@ 0x60
 8003d38:	4618      	mov	r0, r3
 8003d3a:	f000 fac0 	bl	80042be <TIM_ITRx_SetConfig>
      break;
 8003d3e:	e01c      	b.n	8003d7a <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003d44:	683b      	ldr	r3, [r7, #0]
 8003d46:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003d48:	683b      	ldr	r3, [r7, #0]
 8003d4a:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d4c:	461a      	mov	r2, r3
 8003d4e:	f000 f9a1 	bl	8004094 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	2140      	movs	r1, #64	@ 0x40
 8003d58:	4618      	mov	r0, r3
 8003d5a:	f000 fab0 	bl	80042be <TIM_ITRx_SetConfig>
      break;
 8003d5e:	e00c      	b.n	8003d7a <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681a      	ldr	r2, [r3, #0]
 8003d64:	683b      	ldr	r3, [r7, #0]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	4619      	mov	r1, r3
 8003d6a:	4610      	mov	r0, r2
 8003d6c:	f000 faa7 	bl	80042be <TIM_ITRx_SetConfig>
      break;
 8003d70:	e003      	b.n	8003d7a <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8003d72:	2301      	movs	r3, #1
 8003d74:	73fb      	strb	r3, [r7, #15]
      break;
 8003d76:	e000      	b.n	8003d7a <HAL_TIM_ConfigClockSource+0x178>
      break;
 8003d78:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	2201      	movs	r2, #1
 8003d7e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	2200      	movs	r2, #0
 8003d86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003d8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d8c:	4618      	mov	r0, r3
 8003d8e:	3710      	adds	r7, #16
 8003d90:	46bd      	mov	sp, r7
 8003d92:	bd80      	pop	{r7, pc}

08003d94 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003d94:	b480      	push	{r7}
 8003d96:	b085      	sub	sp, #20
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	6078      	str	r0, [r7, #4]
 8003d9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8003d9e:	2300      	movs	r3, #0
 8003da0:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8003da2:	683b      	ldr	r3, [r7, #0]
 8003da4:	2b0c      	cmp	r3, #12
 8003da6:	d831      	bhi.n	8003e0c <HAL_TIM_ReadCapturedValue+0x78>
 8003da8:	a201      	add	r2, pc, #4	@ (adr r2, 8003db0 <HAL_TIM_ReadCapturedValue+0x1c>)
 8003daa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003dae:	bf00      	nop
 8003db0:	08003de5 	.word	0x08003de5
 8003db4:	08003e0d 	.word	0x08003e0d
 8003db8:	08003e0d 	.word	0x08003e0d
 8003dbc:	08003e0d 	.word	0x08003e0d
 8003dc0:	08003def 	.word	0x08003def
 8003dc4:	08003e0d 	.word	0x08003e0d
 8003dc8:	08003e0d 	.word	0x08003e0d
 8003dcc:	08003e0d 	.word	0x08003e0d
 8003dd0:	08003df9 	.word	0x08003df9
 8003dd4:	08003e0d 	.word	0x08003e0d
 8003dd8:	08003e0d 	.word	0x08003e0d
 8003ddc:	08003e0d 	.word	0x08003e0d
 8003de0:	08003e03 	.word	0x08003e03
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003dea:	60fb      	str	r3, [r7, #12]

      break;
 8003dec:	e00f      	b.n	8003e0e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003df4:	60fb      	str	r3, [r7, #12]

      break;
 8003df6:	e00a      	b.n	8003e0e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003dfe:	60fb      	str	r3, [r7, #12]

      break;
 8003e00:	e005      	b.n	8003e0e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e08:	60fb      	str	r3, [r7, #12]

      break;
 8003e0a:	e000      	b.n	8003e0e <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8003e0c:	bf00      	nop
  }

  return tmpreg;
 8003e0e:	68fb      	ldr	r3, [r7, #12]
}
 8003e10:	4618      	mov	r0, r3
 8003e12:	3714      	adds	r7, #20
 8003e14:	46bd      	mov	sp, r7
 8003e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e1a:	4770      	bx	lr

08003e1c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003e1c:	b480      	push	{r7}
 8003e1e:	b083      	sub	sp, #12
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003e24:	bf00      	nop
 8003e26:	370c      	adds	r7, #12
 8003e28:	46bd      	mov	sp, r7
 8003e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e2e:	4770      	bx	lr

08003e30 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003e30:	b480      	push	{r7}
 8003e32:	b083      	sub	sp, #12
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003e38:	bf00      	nop
 8003e3a:	370c      	adds	r7, #12
 8003e3c:	46bd      	mov	sp, r7
 8003e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e42:	4770      	bx	lr

08003e44 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003e44:	b480      	push	{r7}
 8003e46:	b083      	sub	sp, #12
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003e4c:	bf00      	nop
 8003e4e:	370c      	adds	r7, #12
 8003e50:	46bd      	mov	sp, r7
 8003e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e56:	4770      	bx	lr

08003e58 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003e58:	b480      	push	{r7}
 8003e5a:	b083      	sub	sp, #12
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003e60:	bf00      	nop
 8003e62:	370c      	adds	r7, #12
 8003e64:	46bd      	mov	sp, r7
 8003e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e6a:	4770      	bx	lr

08003e6c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003e6c:	b480      	push	{r7}
 8003e6e:	b085      	sub	sp, #20
 8003e70:	af00      	add	r7, sp, #0
 8003e72:	6078      	str	r0, [r7, #4]
 8003e74:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	4a46      	ldr	r2, [pc, #280]	@ (8003f98 <TIM_Base_SetConfig+0x12c>)
 8003e80:	4293      	cmp	r3, r2
 8003e82:	d013      	beq.n	8003eac <TIM_Base_SetConfig+0x40>
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e8a:	d00f      	beq.n	8003eac <TIM_Base_SetConfig+0x40>
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	4a43      	ldr	r2, [pc, #268]	@ (8003f9c <TIM_Base_SetConfig+0x130>)
 8003e90:	4293      	cmp	r3, r2
 8003e92:	d00b      	beq.n	8003eac <TIM_Base_SetConfig+0x40>
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	4a42      	ldr	r2, [pc, #264]	@ (8003fa0 <TIM_Base_SetConfig+0x134>)
 8003e98:	4293      	cmp	r3, r2
 8003e9a:	d007      	beq.n	8003eac <TIM_Base_SetConfig+0x40>
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	4a41      	ldr	r2, [pc, #260]	@ (8003fa4 <TIM_Base_SetConfig+0x138>)
 8003ea0:	4293      	cmp	r3, r2
 8003ea2:	d003      	beq.n	8003eac <TIM_Base_SetConfig+0x40>
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	4a40      	ldr	r2, [pc, #256]	@ (8003fa8 <TIM_Base_SetConfig+0x13c>)
 8003ea8:	4293      	cmp	r3, r2
 8003eaa:	d108      	bne.n	8003ebe <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003eb2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003eb4:	683b      	ldr	r3, [r7, #0]
 8003eb6:	685b      	ldr	r3, [r3, #4]
 8003eb8:	68fa      	ldr	r2, [r7, #12]
 8003eba:	4313      	orrs	r3, r2
 8003ebc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	4a35      	ldr	r2, [pc, #212]	@ (8003f98 <TIM_Base_SetConfig+0x12c>)
 8003ec2:	4293      	cmp	r3, r2
 8003ec4:	d01f      	beq.n	8003f06 <TIM_Base_SetConfig+0x9a>
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003ecc:	d01b      	beq.n	8003f06 <TIM_Base_SetConfig+0x9a>
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	4a32      	ldr	r2, [pc, #200]	@ (8003f9c <TIM_Base_SetConfig+0x130>)
 8003ed2:	4293      	cmp	r3, r2
 8003ed4:	d017      	beq.n	8003f06 <TIM_Base_SetConfig+0x9a>
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	4a31      	ldr	r2, [pc, #196]	@ (8003fa0 <TIM_Base_SetConfig+0x134>)
 8003eda:	4293      	cmp	r3, r2
 8003edc:	d013      	beq.n	8003f06 <TIM_Base_SetConfig+0x9a>
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	4a30      	ldr	r2, [pc, #192]	@ (8003fa4 <TIM_Base_SetConfig+0x138>)
 8003ee2:	4293      	cmp	r3, r2
 8003ee4:	d00f      	beq.n	8003f06 <TIM_Base_SetConfig+0x9a>
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	4a2f      	ldr	r2, [pc, #188]	@ (8003fa8 <TIM_Base_SetConfig+0x13c>)
 8003eea:	4293      	cmp	r3, r2
 8003eec:	d00b      	beq.n	8003f06 <TIM_Base_SetConfig+0x9a>
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	4a2e      	ldr	r2, [pc, #184]	@ (8003fac <TIM_Base_SetConfig+0x140>)
 8003ef2:	4293      	cmp	r3, r2
 8003ef4:	d007      	beq.n	8003f06 <TIM_Base_SetConfig+0x9a>
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	4a2d      	ldr	r2, [pc, #180]	@ (8003fb0 <TIM_Base_SetConfig+0x144>)
 8003efa:	4293      	cmp	r3, r2
 8003efc:	d003      	beq.n	8003f06 <TIM_Base_SetConfig+0x9a>
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	4a2c      	ldr	r2, [pc, #176]	@ (8003fb4 <TIM_Base_SetConfig+0x148>)
 8003f02:	4293      	cmp	r3, r2
 8003f04:	d108      	bne.n	8003f18 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003f0c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003f0e:	683b      	ldr	r3, [r7, #0]
 8003f10:	68db      	ldr	r3, [r3, #12]
 8003f12:	68fa      	ldr	r2, [r7, #12]
 8003f14:	4313      	orrs	r3, r2
 8003f16:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003f1e:	683b      	ldr	r3, [r7, #0]
 8003f20:	695b      	ldr	r3, [r3, #20]
 8003f22:	4313      	orrs	r3, r2
 8003f24:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	68fa      	ldr	r2, [r7, #12]
 8003f2a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003f2c:	683b      	ldr	r3, [r7, #0]
 8003f2e:	689a      	ldr	r2, [r3, #8]
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003f34:	683b      	ldr	r3, [r7, #0]
 8003f36:	681a      	ldr	r2, [r3, #0]
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	4a16      	ldr	r2, [pc, #88]	@ (8003f98 <TIM_Base_SetConfig+0x12c>)
 8003f40:	4293      	cmp	r3, r2
 8003f42:	d00f      	beq.n	8003f64 <TIM_Base_SetConfig+0xf8>
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	4a18      	ldr	r2, [pc, #96]	@ (8003fa8 <TIM_Base_SetConfig+0x13c>)
 8003f48:	4293      	cmp	r3, r2
 8003f4a:	d00b      	beq.n	8003f64 <TIM_Base_SetConfig+0xf8>
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	4a17      	ldr	r2, [pc, #92]	@ (8003fac <TIM_Base_SetConfig+0x140>)
 8003f50:	4293      	cmp	r3, r2
 8003f52:	d007      	beq.n	8003f64 <TIM_Base_SetConfig+0xf8>
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	4a16      	ldr	r2, [pc, #88]	@ (8003fb0 <TIM_Base_SetConfig+0x144>)
 8003f58:	4293      	cmp	r3, r2
 8003f5a:	d003      	beq.n	8003f64 <TIM_Base_SetConfig+0xf8>
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	4a15      	ldr	r2, [pc, #84]	@ (8003fb4 <TIM_Base_SetConfig+0x148>)
 8003f60:	4293      	cmp	r3, r2
 8003f62:	d103      	bne.n	8003f6c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003f64:	683b      	ldr	r3, [r7, #0]
 8003f66:	691a      	ldr	r2, [r3, #16]
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	2201      	movs	r2, #1
 8003f70:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	691b      	ldr	r3, [r3, #16]
 8003f76:	f003 0301 	and.w	r3, r3, #1
 8003f7a:	2b01      	cmp	r3, #1
 8003f7c:	d105      	bne.n	8003f8a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	691b      	ldr	r3, [r3, #16]
 8003f82:	f023 0201 	bic.w	r2, r3, #1
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	611a      	str	r2, [r3, #16]
  }
}
 8003f8a:	bf00      	nop
 8003f8c:	3714      	adds	r7, #20
 8003f8e:	46bd      	mov	sp, r7
 8003f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f94:	4770      	bx	lr
 8003f96:	bf00      	nop
 8003f98:	40012c00 	.word	0x40012c00
 8003f9c:	40000400 	.word	0x40000400
 8003fa0:	40000800 	.word	0x40000800
 8003fa4:	40000c00 	.word	0x40000c00
 8003fa8:	40013400 	.word	0x40013400
 8003fac:	40014000 	.word	0x40014000
 8003fb0:	40014400 	.word	0x40014400
 8003fb4:	40014800 	.word	0x40014800

08003fb8 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8003fb8:	b480      	push	{r7}
 8003fba:	b087      	sub	sp, #28
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	60f8      	str	r0, [r7, #12]
 8003fc0:	60b9      	str	r1, [r7, #8]
 8003fc2:	607a      	str	r2, [r7, #4]
 8003fc4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	6a1b      	ldr	r3, [r3, #32]
 8003fca:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	6a1b      	ldr	r3, [r3, #32]
 8003fd0:	f023 0201 	bic.w	r2, r3, #1
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	699b      	ldr	r3, [r3, #24]
 8003fdc:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	4a26      	ldr	r2, [pc, #152]	@ (800407c <TIM_TI1_SetConfig+0xc4>)
 8003fe2:	4293      	cmp	r3, r2
 8003fe4:	d017      	beq.n	8004016 <TIM_TI1_SetConfig+0x5e>
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003fec:	d013      	beq.n	8004016 <TIM_TI1_SetConfig+0x5e>
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	4a23      	ldr	r2, [pc, #140]	@ (8004080 <TIM_TI1_SetConfig+0xc8>)
 8003ff2:	4293      	cmp	r3, r2
 8003ff4:	d00f      	beq.n	8004016 <TIM_TI1_SetConfig+0x5e>
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	4a22      	ldr	r2, [pc, #136]	@ (8004084 <TIM_TI1_SetConfig+0xcc>)
 8003ffa:	4293      	cmp	r3, r2
 8003ffc:	d00b      	beq.n	8004016 <TIM_TI1_SetConfig+0x5e>
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	4a21      	ldr	r2, [pc, #132]	@ (8004088 <TIM_TI1_SetConfig+0xd0>)
 8004002:	4293      	cmp	r3, r2
 8004004:	d007      	beq.n	8004016 <TIM_TI1_SetConfig+0x5e>
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	4a20      	ldr	r2, [pc, #128]	@ (800408c <TIM_TI1_SetConfig+0xd4>)
 800400a:	4293      	cmp	r3, r2
 800400c:	d003      	beq.n	8004016 <TIM_TI1_SetConfig+0x5e>
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	4a1f      	ldr	r2, [pc, #124]	@ (8004090 <TIM_TI1_SetConfig+0xd8>)
 8004012:	4293      	cmp	r3, r2
 8004014:	d101      	bne.n	800401a <TIM_TI1_SetConfig+0x62>
 8004016:	2301      	movs	r3, #1
 8004018:	e000      	b.n	800401c <TIM_TI1_SetConfig+0x64>
 800401a:	2300      	movs	r3, #0
 800401c:	2b00      	cmp	r3, #0
 800401e:	d008      	beq.n	8004032 <TIM_TI1_SetConfig+0x7a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8004020:	697b      	ldr	r3, [r7, #20]
 8004022:	f023 0303 	bic.w	r3, r3, #3
 8004026:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8004028:	697a      	ldr	r2, [r7, #20]
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	4313      	orrs	r3, r2
 800402e:	617b      	str	r3, [r7, #20]
 8004030:	e003      	b.n	800403a <TIM_TI1_SetConfig+0x82>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8004032:	697b      	ldr	r3, [r7, #20]
 8004034:	f043 0301 	orr.w	r3, r3, #1
 8004038:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800403a:	697b      	ldr	r3, [r7, #20]
 800403c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004040:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8004042:	683b      	ldr	r3, [r7, #0]
 8004044:	011b      	lsls	r3, r3, #4
 8004046:	b2db      	uxtb	r3, r3
 8004048:	697a      	ldr	r2, [r7, #20]
 800404a:	4313      	orrs	r3, r2
 800404c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800404e:	693b      	ldr	r3, [r7, #16]
 8004050:	f023 030a 	bic.w	r3, r3, #10
 8004054:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8004056:	68bb      	ldr	r3, [r7, #8]
 8004058:	f003 030a 	and.w	r3, r3, #10
 800405c:	693a      	ldr	r2, [r7, #16]
 800405e:	4313      	orrs	r3, r2
 8004060:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	697a      	ldr	r2, [r7, #20]
 8004066:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	693a      	ldr	r2, [r7, #16]
 800406c:	621a      	str	r2, [r3, #32]
}
 800406e:	bf00      	nop
 8004070:	371c      	adds	r7, #28
 8004072:	46bd      	mov	sp, r7
 8004074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004078:	4770      	bx	lr
 800407a:	bf00      	nop
 800407c:	40012c00 	.word	0x40012c00
 8004080:	40000400 	.word	0x40000400
 8004084:	40000800 	.word	0x40000800
 8004088:	40000c00 	.word	0x40000c00
 800408c:	40013400 	.word	0x40013400
 8004090:	40014000 	.word	0x40014000

08004094 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004094:	b480      	push	{r7}
 8004096:	b087      	sub	sp, #28
 8004098:	af00      	add	r7, sp, #0
 800409a:	60f8      	str	r0, [r7, #12]
 800409c:	60b9      	str	r1, [r7, #8]
 800409e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	6a1b      	ldr	r3, [r3, #32]
 80040a4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	6a1b      	ldr	r3, [r3, #32]
 80040aa:	f023 0201 	bic.w	r2, r3, #1
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	699b      	ldr	r3, [r3, #24]
 80040b6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80040b8:	693b      	ldr	r3, [r7, #16]
 80040ba:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80040be:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	011b      	lsls	r3, r3, #4
 80040c4:	693a      	ldr	r2, [r7, #16]
 80040c6:	4313      	orrs	r3, r2
 80040c8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80040ca:	697b      	ldr	r3, [r7, #20]
 80040cc:	f023 030a 	bic.w	r3, r3, #10
 80040d0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80040d2:	697a      	ldr	r2, [r7, #20]
 80040d4:	68bb      	ldr	r3, [r7, #8]
 80040d6:	4313      	orrs	r3, r2
 80040d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	693a      	ldr	r2, [r7, #16]
 80040de:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	697a      	ldr	r2, [r7, #20]
 80040e4:	621a      	str	r2, [r3, #32]
}
 80040e6:	bf00      	nop
 80040e8:	371c      	adds	r7, #28
 80040ea:	46bd      	mov	sp, r7
 80040ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f0:	4770      	bx	lr

080040f2 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80040f2:	b480      	push	{r7}
 80040f4:	b087      	sub	sp, #28
 80040f6:	af00      	add	r7, sp, #0
 80040f8:	60f8      	str	r0, [r7, #12]
 80040fa:	60b9      	str	r1, [r7, #8]
 80040fc:	607a      	str	r2, [r7, #4]
 80040fe:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	6a1b      	ldr	r3, [r3, #32]
 8004104:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	6a1b      	ldr	r3, [r3, #32]
 800410a:	f023 0210 	bic.w	r2, r3, #16
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	699b      	ldr	r3, [r3, #24]
 8004116:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8004118:	693b      	ldr	r3, [r7, #16]
 800411a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800411e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	021b      	lsls	r3, r3, #8
 8004124:	693a      	ldr	r2, [r7, #16]
 8004126:	4313      	orrs	r3, r2
 8004128:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800412a:	693b      	ldr	r3, [r7, #16]
 800412c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004130:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8004132:	683b      	ldr	r3, [r7, #0]
 8004134:	031b      	lsls	r3, r3, #12
 8004136:	b29b      	uxth	r3, r3
 8004138:	693a      	ldr	r2, [r7, #16]
 800413a:	4313      	orrs	r3, r2
 800413c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800413e:	697b      	ldr	r3, [r7, #20]
 8004140:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004144:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8004146:	68bb      	ldr	r3, [r7, #8]
 8004148:	011b      	lsls	r3, r3, #4
 800414a:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800414e:	697a      	ldr	r2, [r7, #20]
 8004150:	4313      	orrs	r3, r2
 8004152:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	693a      	ldr	r2, [r7, #16]
 8004158:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	697a      	ldr	r2, [r7, #20]
 800415e:	621a      	str	r2, [r3, #32]
}
 8004160:	bf00      	nop
 8004162:	371c      	adds	r7, #28
 8004164:	46bd      	mov	sp, r7
 8004166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800416a:	4770      	bx	lr

0800416c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800416c:	b480      	push	{r7}
 800416e:	b087      	sub	sp, #28
 8004170:	af00      	add	r7, sp, #0
 8004172:	60f8      	str	r0, [r7, #12]
 8004174:	60b9      	str	r1, [r7, #8]
 8004176:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	6a1b      	ldr	r3, [r3, #32]
 800417c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	6a1b      	ldr	r3, [r3, #32]
 8004182:	f023 0210 	bic.w	r2, r3, #16
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	699b      	ldr	r3, [r3, #24]
 800418e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004190:	693b      	ldr	r3, [r7, #16]
 8004192:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004196:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	031b      	lsls	r3, r3, #12
 800419c:	693a      	ldr	r2, [r7, #16]
 800419e:	4313      	orrs	r3, r2
 80041a0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80041a2:	697b      	ldr	r3, [r7, #20]
 80041a4:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80041a8:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80041aa:	68bb      	ldr	r3, [r7, #8]
 80041ac:	011b      	lsls	r3, r3, #4
 80041ae:	697a      	ldr	r2, [r7, #20]
 80041b0:	4313      	orrs	r3, r2
 80041b2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	693a      	ldr	r2, [r7, #16]
 80041b8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	697a      	ldr	r2, [r7, #20]
 80041be:	621a      	str	r2, [r3, #32]
}
 80041c0:	bf00      	nop
 80041c2:	371c      	adds	r7, #28
 80041c4:	46bd      	mov	sp, r7
 80041c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ca:	4770      	bx	lr

080041cc <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80041cc:	b480      	push	{r7}
 80041ce:	b087      	sub	sp, #28
 80041d0:	af00      	add	r7, sp, #0
 80041d2:	60f8      	str	r0, [r7, #12]
 80041d4:	60b9      	str	r1, [r7, #8]
 80041d6:	607a      	str	r2, [r7, #4]
 80041d8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	6a1b      	ldr	r3, [r3, #32]
 80041de:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	6a1b      	ldr	r3, [r3, #32]
 80041e4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	69db      	ldr	r3, [r3, #28]
 80041f0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80041f2:	693b      	ldr	r3, [r7, #16]
 80041f4:	f023 0303 	bic.w	r3, r3, #3
 80041f8:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 80041fa:	693a      	ldr	r2, [r7, #16]
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	4313      	orrs	r3, r2
 8004200:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8004202:	693b      	ldr	r3, [r7, #16]
 8004204:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004208:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800420a:	683b      	ldr	r3, [r7, #0]
 800420c:	011b      	lsls	r3, r3, #4
 800420e:	b2db      	uxtb	r3, r3
 8004210:	693a      	ldr	r2, [r7, #16]
 8004212:	4313      	orrs	r3, r2
 8004214:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8004216:	697b      	ldr	r3, [r7, #20]
 8004218:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 800421c:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800421e:	68bb      	ldr	r3, [r7, #8]
 8004220:	021b      	lsls	r3, r3, #8
 8004222:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8004226:	697a      	ldr	r2, [r7, #20]
 8004228:	4313      	orrs	r3, r2
 800422a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	693a      	ldr	r2, [r7, #16]
 8004230:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	697a      	ldr	r2, [r7, #20]
 8004236:	621a      	str	r2, [r3, #32]
}
 8004238:	bf00      	nop
 800423a:	371c      	adds	r7, #28
 800423c:	46bd      	mov	sp, r7
 800423e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004242:	4770      	bx	lr

08004244 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004244:	b480      	push	{r7}
 8004246:	b087      	sub	sp, #28
 8004248:	af00      	add	r7, sp, #0
 800424a:	60f8      	str	r0, [r7, #12]
 800424c:	60b9      	str	r1, [r7, #8]
 800424e:	607a      	str	r2, [r7, #4]
 8004250:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	6a1b      	ldr	r3, [r3, #32]
 8004256:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	6a1b      	ldr	r3, [r3, #32]
 800425c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	69db      	ldr	r3, [r3, #28]
 8004268:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800426a:	693b      	ldr	r3, [r7, #16]
 800426c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004270:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	021b      	lsls	r3, r3, #8
 8004276:	693a      	ldr	r2, [r7, #16]
 8004278:	4313      	orrs	r3, r2
 800427a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800427c:	693b      	ldr	r3, [r7, #16]
 800427e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004282:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8004284:	683b      	ldr	r3, [r7, #0]
 8004286:	031b      	lsls	r3, r3, #12
 8004288:	b29b      	uxth	r3, r3
 800428a:	693a      	ldr	r2, [r7, #16]
 800428c:	4313      	orrs	r3, r2
 800428e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8004290:	697b      	ldr	r3, [r7, #20]
 8004292:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8004296:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8004298:	68bb      	ldr	r3, [r7, #8]
 800429a:	031b      	lsls	r3, r3, #12
 800429c:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 80042a0:	697a      	ldr	r2, [r7, #20]
 80042a2:	4313      	orrs	r3, r2
 80042a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	693a      	ldr	r2, [r7, #16]
 80042aa:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	697a      	ldr	r2, [r7, #20]
 80042b0:	621a      	str	r2, [r3, #32]
}
 80042b2:	bf00      	nop
 80042b4:	371c      	adds	r7, #28
 80042b6:	46bd      	mov	sp, r7
 80042b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042bc:	4770      	bx	lr

080042be <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80042be:	b480      	push	{r7}
 80042c0:	b085      	sub	sp, #20
 80042c2:	af00      	add	r7, sp, #0
 80042c4:	6078      	str	r0, [r7, #4]
 80042c6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	689b      	ldr	r3, [r3, #8]
 80042cc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80042d4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80042d6:	683a      	ldr	r2, [r7, #0]
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	4313      	orrs	r3, r2
 80042dc:	f043 0307 	orr.w	r3, r3, #7
 80042e0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	68fa      	ldr	r2, [r7, #12]
 80042e6:	609a      	str	r2, [r3, #8]
}
 80042e8:	bf00      	nop
 80042ea:	3714      	adds	r7, #20
 80042ec:	46bd      	mov	sp, r7
 80042ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f2:	4770      	bx	lr

080042f4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80042f4:	b480      	push	{r7}
 80042f6:	b087      	sub	sp, #28
 80042f8:	af00      	add	r7, sp, #0
 80042fa:	60f8      	str	r0, [r7, #12]
 80042fc:	60b9      	str	r1, [r7, #8]
 80042fe:	607a      	str	r2, [r7, #4]
 8004300:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	689b      	ldr	r3, [r3, #8]
 8004306:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004308:	697b      	ldr	r3, [r7, #20]
 800430a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800430e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004310:	683b      	ldr	r3, [r7, #0]
 8004312:	021a      	lsls	r2, r3, #8
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	431a      	orrs	r2, r3
 8004318:	68bb      	ldr	r3, [r7, #8]
 800431a:	4313      	orrs	r3, r2
 800431c:	697a      	ldr	r2, [r7, #20]
 800431e:	4313      	orrs	r3, r2
 8004320:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	697a      	ldr	r2, [r7, #20]
 8004326:	609a      	str	r2, [r3, #8]
}
 8004328:	bf00      	nop
 800432a:	371c      	adds	r7, #28
 800432c:	46bd      	mov	sp, r7
 800432e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004332:	4770      	bx	lr

08004334 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004334:	b480      	push	{r7}
 8004336:	b087      	sub	sp, #28
 8004338:	af00      	add	r7, sp, #0
 800433a:	60f8      	str	r0, [r7, #12]
 800433c:	60b9      	str	r1, [r7, #8]
 800433e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004340:	68bb      	ldr	r3, [r7, #8]
 8004342:	f003 031f 	and.w	r3, r3, #31
 8004346:	2201      	movs	r2, #1
 8004348:	fa02 f303 	lsl.w	r3, r2, r3
 800434c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	6a1a      	ldr	r2, [r3, #32]
 8004352:	697b      	ldr	r3, [r7, #20]
 8004354:	43db      	mvns	r3, r3
 8004356:	401a      	ands	r2, r3
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	6a1a      	ldr	r2, [r3, #32]
 8004360:	68bb      	ldr	r3, [r7, #8]
 8004362:	f003 031f 	and.w	r3, r3, #31
 8004366:	6879      	ldr	r1, [r7, #4]
 8004368:	fa01 f303 	lsl.w	r3, r1, r3
 800436c:	431a      	orrs	r2, r3
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	621a      	str	r2, [r3, #32]
}
 8004372:	bf00      	nop
 8004374:	371c      	adds	r7, #28
 8004376:	46bd      	mov	sp, r7
 8004378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800437c:	4770      	bx	lr
	...

08004380 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004380:	b480      	push	{r7}
 8004382:	b085      	sub	sp, #20
 8004384:	af00      	add	r7, sp, #0
 8004386:	6078      	str	r0, [r7, #4]
 8004388:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004390:	2b01      	cmp	r3, #1
 8004392:	d101      	bne.n	8004398 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004394:	2302      	movs	r3, #2
 8004396:	e068      	b.n	800446a <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	2201      	movs	r2, #1
 800439c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	2202      	movs	r2, #2
 80043a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	685b      	ldr	r3, [r3, #4]
 80043ae:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	689b      	ldr	r3, [r3, #8]
 80043b6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	4a2e      	ldr	r2, [pc, #184]	@ (8004478 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80043be:	4293      	cmp	r3, r2
 80043c0:	d004      	beq.n	80043cc <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	4a2d      	ldr	r2, [pc, #180]	@ (800447c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80043c8:	4293      	cmp	r3, r2
 80043ca:	d108      	bne.n	80043de <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80043d2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80043d4:	683b      	ldr	r3, [r7, #0]
 80043d6:	685b      	ldr	r3, [r3, #4]
 80043d8:	68fa      	ldr	r2, [r7, #12]
 80043da:	4313      	orrs	r3, r2
 80043dc:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80043e4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80043e6:	683b      	ldr	r3, [r7, #0]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	68fa      	ldr	r2, [r7, #12]
 80043ec:	4313      	orrs	r3, r2
 80043ee:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	68fa      	ldr	r2, [r7, #12]
 80043f6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	4a1e      	ldr	r2, [pc, #120]	@ (8004478 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80043fe:	4293      	cmp	r3, r2
 8004400:	d01d      	beq.n	800443e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800440a:	d018      	beq.n	800443e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	4a1b      	ldr	r2, [pc, #108]	@ (8004480 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004412:	4293      	cmp	r3, r2
 8004414:	d013      	beq.n	800443e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	4a1a      	ldr	r2, [pc, #104]	@ (8004484 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800441c:	4293      	cmp	r3, r2
 800441e:	d00e      	beq.n	800443e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	4a18      	ldr	r2, [pc, #96]	@ (8004488 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8004426:	4293      	cmp	r3, r2
 8004428:	d009      	beq.n	800443e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	4a13      	ldr	r2, [pc, #76]	@ (800447c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004430:	4293      	cmp	r3, r2
 8004432:	d004      	beq.n	800443e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	4a14      	ldr	r2, [pc, #80]	@ (800448c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800443a:	4293      	cmp	r3, r2
 800443c:	d10c      	bne.n	8004458 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800443e:	68bb      	ldr	r3, [r7, #8]
 8004440:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004444:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004446:	683b      	ldr	r3, [r7, #0]
 8004448:	689b      	ldr	r3, [r3, #8]
 800444a:	68ba      	ldr	r2, [r7, #8]
 800444c:	4313      	orrs	r3, r2
 800444e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	68ba      	ldr	r2, [r7, #8]
 8004456:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	2201      	movs	r2, #1
 800445c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	2200      	movs	r2, #0
 8004464:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004468:	2300      	movs	r3, #0
}
 800446a:	4618      	mov	r0, r3
 800446c:	3714      	adds	r7, #20
 800446e:	46bd      	mov	sp, r7
 8004470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004474:	4770      	bx	lr
 8004476:	bf00      	nop
 8004478:	40012c00 	.word	0x40012c00
 800447c:	40013400 	.word	0x40013400
 8004480:	40000400 	.word	0x40000400
 8004484:	40000800 	.word	0x40000800
 8004488:	40000c00 	.word	0x40000c00
 800448c:	40014000 	.word	0x40014000

08004490 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004490:	b480      	push	{r7}
 8004492:	b083      	sub	sp, #12
 8004494:	af00      	add	r7, sp, #0
 8004496:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004498:	bf00      	nop
 800449a:	370c      	adds	r7, #12
 800449c:	46bd      	mov	sp, r7
 800449e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a2:	4770      	bx	lr

080044a4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80044a4:	b480      	push	{r7}
 80044a6:	b083      	sub	sp, #12
 80044a8:	af00      	add	r7, sp, #0
 80044aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80044ac:	bf00      	nop
 80044ae:	370c      	adds	r7, #12
 80044b0:	46bd      	mov	sp, r7
 80044b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b6:	4770      	bx	lr

080044b8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80044b8:	b480      	push	{r7}
 80044ba:	b083      	sub	sp, #12
 80044bc:	af00      	add	r7, sp, #0
 80044be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80044c0:	bf00      	nop
 80044c2:	370c      	adds	r7, #12
 80044c4:	46bd      	mov	sp, r7
 80044c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ca:	4770      	bx	lr

080044cc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80044cc:	b580      	push	{r7, lr}
 80044ce:	b082      	sub	sp, #8
 80044d0:	af00      	add	r7, sp, #0
 80044d2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d101      	bne.n	80044de <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80044da:	2301      	movs	r3, #1
 80044dc:	e040      	b.n	8004560 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d106      	bne.n	80044f4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	2200      	movs	r2, #0
 80044ea:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80044ee:	6878      	ldr	r0, [r7, #4]
 80044f0:	f7fc fff2 	bl	80014d8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	2224      	movs	r2, #36	@ 0x24
 80044f8:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	681a      	ldr	r2, [r3, #0]
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	f022 0201 	bic.w	r2, r2, #1
 8004508:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800450e:	2b00      	cmp	r3, #0
 8004510:	d002      	beq.n	8004518 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004512:	6878      	ldr	r0, [r7, #4]
 8004514:	f000 fb6a 	bl	8004bec <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004518:	6878      	ldr	r0, [r7, #4]
 800451a:	f000 f8af 	bl	800467c <UART_SetConfig>
 800451e:	4603      	mov	r3, r0
 8004520:	2b01      	cmp	r3, #1
 8004522:	d101      	bne.n	8004528 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004524:	2301      	movs	r3, #1
 8004526:	e01b      	b.n	8004560 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	685a      	ldr	r2, [r3, #4]
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004536:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	689a      	ldr	r2, [r3, #8]
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004546:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	681a      	ldr	r2, [r3, #0]
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	f042 0201 	orr.w	r2, r2, #1
 8004556:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004558:	6878      	ldr	r0, [r7, #4]
 800455a:	f000 fbe9 	bl	8004d30 <UART_CheckIdleState>
 800455e:	4603      	mov	r3, r0
}
 8004560:	4618      	mov	r0, r3
 8004562:	3708      	adds	r7, #8
 8004564:	46bd      	mov	sp, r7
 8004566:	bd80      	pop	{r7, pc}

08004568 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004568:	b580      	push	{r7, lr}
 800456a:	b08a      	sub	sp, #40	@ 0x28
 800456c:	af02      	add	r7, sp, #8
 800456e:	60f8      	str	r0, [r7, #12]
 8004570:	60b9      	str	r1, [r7, #8]
 8004572:	603b      	str	r3, [r7, #0]
 8004574:	4613      	mov	r3, r2
 8004576:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800457c:	2b20      	cmp	r3, #32
 800457e:	d177      	bne.n	8004670 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8004580:	68bb      	ldr	r3, [r7, #8]
 8004582:	2b00      	cmp	r3, #0
 8004584:	d002      	beq.n	800458c <HAL_UART_Transmit+0x24>
 8004586:	88fb      	ldrh	r3, [r7, #6]
 8004588:	2b00      	cmp	r3, #0
 800458a:	d101      	bne.n	8004590 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800458c:	2301      	movs	r3, #1
 800458e:	e070      	b.n	8004672 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	2200      	movs	r2, #0
 8004594:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	2221      	movs	r2, #33	@ 0x21
 800459c:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800459e:	f7fd f9a3 	bl	80018e8 <HAL_GetTick>
 80045a2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	88fa      	ldrh	r2, [r7, #6]
 80045a8:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	88fa      	ldrh	r2, [r7, #6]
 80045b0:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	689b      	ldr	r3, [r3, #8]
 80045b8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80045bc:	d108      	bne.n	80045d0 <HAL_UART_Transmit+0x68>
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	691b      	ldr	r3, [r3, #16]
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d104      	bne.n	80045d0 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80045c6:	2300      	movs	r3, #0
 80045c8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80045ca:	68bb      	ldr	r3, [r7, #8]
 80045cc:	61bb      	str	r3, [r7, #24]
 80045ce:	e003      	b.n	80045d8 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80045d0:	68bb      	ldr	r3, [r7, #8]
 80045d2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80045d4:	2300      	movs	r3, #0
 80045d6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80045d8:	e02f      	b.n	800463a <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80045da:	683b      	ldr	r3, [r7, #0]
 80045dc:	9300      	str	r3, [sp, #0]
 80045de:	697b      	ldr	r3, [r7, #20]
 80045e0:	2200      	movs	r2, #0
 80045e2:	2180      	movs	r1, #128	@ 0x80
 80045e4:	68f8      	ldr	r0, [r7, #12]
 80045e6:	f000 fc4b 	bl	8004e80 <UART_WaitOnFlagUntilTimeout>
 80045ea:	4603      	mov	r3, r0
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d004      	beq.n	80045fa <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	2220      	movs	r2, #32
 80045f4:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80045f6:	2303      	movs	r3, #3
 80045f8:	e03b      	b.n	8004672 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80045fa:	69fb      	ldr	r3, [r7, #28]
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d10b      	bne.n	8004618 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004600:	69bb      	ldr	r3, [r7, #24]
 8004602:	881a      	ldrh	r2, [r3, #0]
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800460c:	b292      	uxth	r2, r2
 800460e:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004610:	69bb      	ldr	r3, [r7, #24]
 8004612:	3302      	adds	r3, #2
 8004614:	61bb      	str	r3, [r7, #24]
 8004616:	e007      	b.n	8004628 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004618:	69fb      	ldr	r3, [r7, #28]
 800461a:	781a      	ldrb	r2, [r3, #0]
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004622:	69fb      	ldr	r3, [r7, #28]
 8004624:	3301      	adds	r3, #1
 8004626:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800462e:	b29b      	uxth	r3, r3
 8004630:	3b01      	subs	r3, #1
 8004632:	b29a      	uxth	r2, r3
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004640:	b29b      	uxth	r3, r3
 8004642:	2b00      	cmp	r3, #0
 8004644:	d1c9      	bne.n	80045da <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004646:	683b      	ldr	r3, [r7, #0]
 8004648:	9300      	str	r3, [sp, #0]
 800464a:	697b      	ldr	r3, [r7, #20]
 800464c:	2200      	movs	r2, #0
 800464e:	2140      	movs	r1, #64	@ 0x40
 8004650:	68f8      	ldr	r0, [r7, #12]
 8004652:	f000 fc15 	bl	8004e80 <UART_WaitOnFlagUntilTimeout>
 8004656:	4603      	mov	r3, r0
 8004658:	2b00      	cmp	r3, #0
 800465a:	d004      	beq.n	8004666 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	2220      	movs	r2, #32
 8004660:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8004662:	2303      	movs	r3, #3
 8004664:	e005      	b.n	8004672 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	2220      	movs	r2, #32
 800466a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800466c:	2300      	movs	r3, #0
 800466e:	e000      	b.n	8004672 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8004670:	2302      	movs	r3, #2
  }
}
 8004672:	4618      	mov	r0, r3
 8004674:	3720      	adds	r7, #32
 8004676:	46bd      	mov	sp, r7
 8004678:	bd80      	pop	{r7, pc}
	...

0800467c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800467c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004680:	b08a      	sub	sp, #40	@ 0x28
 8004682:	af00      	add	r7, sp, #0
 8004684:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004686:	2300      	movs	r3, #0
 8004688:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	689a      	ldr	r2, [r3, #8]
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	691b      	ldr	r3, [r3, #16]
 8004694:	431a      	orrs	r2, r3
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	695b      	ldr	r3, [r3, #20]
 800469a:	431a      	orrs	r2, r3
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	69db      	ldr	r3, [r3, #28]
 80046a0:	4313      	orrs	r3, r2
 80046a2:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	681a      	ldr	r2, [r3, #0]
 80046aa:	4ba4      	ldr	r3, [pc, #656]	@ (800493c <UART_SetConfig+0x2c0>)
 80046ac:	4013      	ands	r3, r2
 80046ae:	68fa      	ldr	r2, [r7, #12]
 80046b0:	6812      	ldr	r2, [r2, #0]
 80046b2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80046b4:	430b      	orrs	r3, r1
 80046b6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	685b      	ldr	r3, [r3, #4]
 80046be:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	68da      	ldr	r2, [r3, #12]
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	430a      	orrs	r2, r1
 80046cc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	699b      	ldr	r3, [r3, #24]
 80046d2:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	4a99      	ldr	r2, [pc, #612]	@ (8004940 <UART_SetConfig+0x2c4>)
 80046da:	4293      	cmp	r3, r2
 80046dc:	d004      	beq.n	80046e8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	6a1b      	ldr	r3, [r3, #32]
 80046e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80046e4:	4313      	orrs	r3, r2
 80046e6:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	689b      	ldr	r3, [r3, #8]
 80046ee:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80046f8:	430a      	orrs	r2, r1
 80046fa:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	4a90      	ldr	r2, [pc, #576]	@ (8004944 <UART_SetConfig+0x2c8>)
 8004702:	4293      	cmp	r3, r2
 8004704:	d126      	bne.n	8004754 <UART_SetConfig+0xd8>
 8004706:	4b90      	ldr	r3, [pc, #576]	@ (8004948 <UART_SetConfig+0x2cc>)
 8004708:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800470c:	f003 0303 	and.w	r3, r3, #3
 8004710:	2b03      	cmp	r3, #3
 8004712:	d81b      	bhi.n	800474c <UART_SetConfig+0xd0>
 8004714:	a201      	add	r2, pc, #4	@ (adr r2, 800471c <UART_SetConfig+0xa0>)
 8004716:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800471a:	bf00      	nop
 800471c:	0800472d 	.word	0x0800472d
 8004720:	0800473d 	.word	0x0800473d
 8004724:	08004735 	.word	0x08004735
 8004728:	08004745 	.word	0x08004745
 800472c:	2301      	movs	r3, #1
 800472e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004732:	e116      	b.n	8004962 <UART_SetConfig+0x2e6>
 8004734:	2302      	movs	r3, #2
 8004736:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800473a:	e112      	b.n	8004962 <UART_SetConfig+0x2e6>
 800473c:	2304      	movs	r3, #4
 800473e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004742:	e10e      	b.n	8004962 <UART_SetConfig+0x2e6>
 8004744:	2308      	movs	r3, #8
 8004746:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800474a:	e10a      	b.n	8004962 <UART_SetConfig+0x2e6>
 800474c:	2310      	movs	r3, #16
 800474e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004752:	e106      	b.n	8004962 <UART_SetConfig+0x2e6>
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	4a7c      	ldr	r2, [pc, #496]	@ (800494c <UART_SetConfig+0x2d0>)
 800475a:	4293      	cmp	r3, r2
 800475c:	d138      	bne.n	80047d0 <UART_SetConfig+0x154>
 800475e:	4b7a      	ldr	r3, [pc, #488]	@ (8004948 <UART_SetConfig+0x2cc>)
 8004760:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004764:	f003 030c 	and.w	r3, r3, #12
 8004768:	2b0c      	cmp	r3, #12
 800476a:	d82d      	bhi.n	80047c8 <UART_SetConfig+0x14c>
 800476c:	a201      	add	r2, pc, #4	@ (adr r2, 8004774 <UART_SetConfig+0xf8>)
 800476e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004772:	bf00      	nop
 8004774:	080047a9 	.word	0x080047a9
 8004778:	080047c9 	.word	0x080047c9
 800477c:	080047c9 	.word	0x080047c9
 8004780:	080047c9 	.word	0x080047c9
 8004784:	080047b9 	.word	0x080047b9
 8004788:	080047c9 	.word	0x080047c9
 800478c:	080047c9 	.word	0x080047c9
 8004790:	080047c9 	.word	0x080047c9
 8004794:	080047b1 	.word	0x080047b1
 8004798:	080047c9 	.word	0x080047c9
 800479c:	080047c9 	.word	0x080047c9
 80047a0:	080047c9 	.word	0x080047c9
 80047a4:	080047c1 	.word	0x080047c1
 80047a8:	2300      	movs	r3, #0
 80047aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80047ae:	e0d8      	b.n	8004962 <UART_SetConfig+0x2e6>
 80047b0:	2302      	movs	r3, #2
 80047b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80047b6:	e0d4      	b.n	8004962 <UART_SetConfig+0x2e6>
 80047b8:	2304      	movs	r3, #4
 80047ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80047be:	e0d0      	b.n	8004962 <UART_SetConfig+0x2e6>
 80047c0:	2308      	movs	r3, #8
 80047c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80047c6:	e0cc      	b.n	8004962 <UART_SetConfig+0x2e6>
 80047c8:	2310      	movs	r3, #16
 80047ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80047ce:	e0c8      	b.n	8004962 <UART_SetConfig+0x2e6>
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	4a5e      	ldr	r2, [pc, #376]	@ (8004950 <UART_SetConfig+0x2d4>)
 80047d6:	4293      	cmp	r3, r2
 80047d8:	d125      	bne.n	8004826 <UART_SetConfig+0x1aa>
 80047da:	4b5b      	ldr	r3, [pc, #364]	@ (8004948 <UART_SetConfig+0x2cc>)
 80047dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047e0:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80047e4:	2b30      	cmp	r3, #48	@ 0x30
 80047e6:	d016      	beq.n	8004816 <UART_SetConfig+0x19a>
 80047e8:	2b30      	cmp	r3, #48	@ 0x30
 80047ea:	d818      	bhi.n	800481e <UART_SetConfig+0x1a2>
 80047ec:	2b20      	cmp	r3, #32
 80047ee:	d00a      	beq.n	8004806 <UART_SetConfig+0x18a>
 80047f0:	2b20      	cmp	r3, #32
 80047f2:	d814      	bhi.n	800481e <UART_SetConfig+0x1a2>
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d002      	beq.n	80047fe <UART_SetConfig+0x182>
 80047f8:	2b10      	cmp	r3, #16
 80047fa:	d008      	beq.n	800480e <UART_SetConfig+0x192>
 80047fc:	e00f      	b.n	800481e <UART_SetConfig+0x1a2>
 80047fe:	2300      	movs	r3, #0
 8004800:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004804:	e0ad      	b.n	8004962 <UART_SetConfig+0x2e6>
 8004806:	2302      	movs	r3, #2
 8004808:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800480c:	e0a9      	b.n	8004962 <UART_SetConfig+0x2e6>
 800480e:	2304      	movs	r3, #4
 8004810:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004814:	e0a5      	b.n	8004962 <UART_SetConfig+0x2e6>
 8004816:	2308      	movs	r3, #8
 8004818:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800481c:	e0a1      	b.n	8004962 <UART_SetConfig+0x2e6>
 800481e:	2310      	movs	r3, #16
 8004820:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004824:	e09d      	b.n	8004962 <UART_SetConfig+0x2e6>
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	4a4a      	ldr	r2, [pc, #296]	@ (8004954 <UART_SetConfig+0x2d8>)
 800482c:	4293      	cmp	r3, r2
 800482e:	d125      	bne.n	800487c <UART_SetConfig+0x200>
 8004830:	4b45      	ldr	r3, [pc, #276]	@ (8004948 <UART_SetConfig+0x2cc>)
 8004832:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004836:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800483a:	2bc0      	cmp	r3, #192	@ 0xc0
 800483c:	d016      	beq.n	800486c <UART_SetConfig+0x1f0>
 800483e:	2bc0      	cmp	r3, #192	@ 0xc0
 8004840:	d818      	bhi.n	8004874 <UART_SetConfig+0x1f8>
 8004842:	2b80      	cmp	r3, #128	@ 0x80
 8004844:	d00a      	beq.n	800485c <UART_SetConfig+0x1e0>
 8004846:	2b80      	cmp	r3, #128	@ 0x80
 8004848:	d814      	bhi.n	8004874 <UART_SetConfig+0x1f8>
 800484a:	2b00      	cmp	r3, #0
 800484c:	d002      	beq.n	8004854 <UART_SetConfig+0x1d8>
 800484e:	2b40      	cmp	r3, #64	@ 0x40
 8004850:	d008      	beq.n	8004864 <UART_SetConfig+0x1e8>
 8004852:	e00f      	b.n	8004874 <UART_SetConfig+0x1f8>
 8004854:	2300      	movs	r3, #0
 8004856:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800485a:	e082      	b.n	8004962 <UART_SetConfig+0x2e6>
 800485c:	2302      	movs	r3, #2
 800485e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004862:	e07e      	b.n	8004962 <UART_SetConfig+0x2e6>
 8004864:	2304      	movs	r3, #4
 8004866:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800486a:	e07a      	b.n	8004962 <UART_SetConfig+0x2e6>
 800486c:	2308      	movs	r3, #8
 800486e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004872:	e076      	b.n	8004962 <UART_SetConfig+0x2e6>
 8004874:	2310      	movs	r3, #16
 8004876:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800487a:	e072      	b.n	8004962 <UART_SetConfig+0x2e6>
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	4a35      	ldr	r2, [pc, #212]	@ (8004958 <UART_SetConfig+0x2dc>)
 8004882:	4293      	cmp	r3, r2
 8004884:	d12a      	bne.n	80048dc <UART_SetConfig+0x260>
 8004886:	4b30      	ldr	r3, [pc, #192]	@ (8004948 <UART_SetConfig+0x2cc>)
 8004888:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800488c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004890:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004894:	d01a      	beq.n	80048cc <UART_SetConfig+0x250>
 8004896:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800489a:	d81b      	bhi.n	80048d4 <UART_SetConfig+0x258>
 800489c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80048a0:	d00c      	beq.n	80048bc <UART_SetConfig+0x240>
 80048a2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80048a6:	d815      	bhi.n	80048d4 <UART_SetConfig+0x258>
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d003      	beq.n	80048b4 <UART_SetConfig+0x238>
 80048ac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80048b0:	d008      	beq.n	80048c4 <UART_SetConfig+0x248>
 80048b2:	e00f      	b.n	80048d4 <UART_SetConfig+0x258>
 80048b4:	2300      	movs	r3, #0
 80048b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80048ba:	e052      	b.n	8004962 <UART_SetConfig+0x2e6>
 80048bc:	2302      	movs	r3, #2
 80048be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80048c2:	e04e      	b.n	8004962 <UART_SetConfig+0x2e6>
 80048c4:	2304      	movs	r3, #4
 80048c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80048ca:	e04a      	b.n	8004962 <UART_SetConfig+0x2e6>
 80048cc:	2308      	movs	r3, #8
 80048ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80048d2:	e046      	b.n	8004962 <UART_SetConfig+0x2e6>
 80048d4:	2310      	movs	r3, #16
 80048d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80048da:	e042      	b.n	8004962 <UART_SetConfig+0x2e6>
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	4a17      	ldr	r2, [pc, #92]	@ (8004940 <UART_SetConfig+0x2c4>)
 80048e2:	4293      	cmp	r3, r2
 80048e4:	d13a      	bne.n	800495c <UART_SetConfig+0x2e0>
 80048e6:	4b18      	ldr	r3, [pc, #96]	@ (8004948 <UART_SetConfig+0x2cc>)
 80048e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048ec:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80048f0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80048f4:	d01a      	beq.n	800492c <UART_SetConfig+0x2b0>
 80048f6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80048fa:	d81b      	bhi.n	8004934 <UART_SetConfig+0x2b8>
 80048fc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004900:	d00c      	beq.n	800491c <UART_SetConfig+0x2a0>
 8004902:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004906:	d815      	bhi.n	8004934 <UART_SetConfig+0x2b8>
 8004908:	2b00      	cmp	r3, #0
 800490a:	d003      	beq.n	8004914 <UART_SetConfig+0x298>
 800490c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004910:	d008      	beq.n	8004924 <UART_SetConfig+0x2a8>
 8004912:	e00f      	b.n	8004934 <UART_SetConfig+0x2b8>
 8004914:	2300      	movs	r3, #0
 8004916:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800491a:	e022      	b.n	8004962 <UART_SetConfig+0x2e6>
 800491c:	2302      	movs	r3, #2
 800491e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004922:	e01e      	b.n	8004962 <UART_SetConfig+0x2e6>
 8004924:	2304      	movs	r3, #4
 8004926:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800492a:	e01a      	b.n	8004962 <UART_SetConfig+0x2e6>
 800492c:	2308      	movs	r3, #8
 800492e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004932:	e016      	b.n	8004962 <UART_SetConfig+0x2e6>
 8004934:	2310      	movs	r3, #16
 8004936:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800493a:	e012      	b.n	8004962 <UART_SetConfig+0x2e6>
 800493c:	efff69f3 	.word	0xefff69f3
 8004940:	40008000 	.word	0x40008000
 8004944:	40013800 	.word	0x40013800
 8004948:	40021000 	.word	0x40021000
 800494c:	40004400 	.word	0x40004400
 8004950:	40004800 	.word	0x40004800
 8004954:	40004c00 	.word	0x40004c00
 8004958:	40005000 	.word	0x40005000
 800495c:	2310      	movs	r3, #16
 800495e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	4a9f      	ldr	r2, [pc, #636]	@ (8004be4 <UART_SetConfig+0x568>)
 8004968:	4293      	cmp	r3, r2
 800496a:	d17a      	bne.n	8004a62 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800496c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004970:	2b08      	cmp	r3, #8
 8004972:	d824      	bhi.n	80049be <UART_SetConfig+0x342>
 8004974:	a201      	add	r2, pc, #4	@ (adr r2, 800497c <UART_SetConfig+0x300>)
 8004976:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800497a:	bf00      	nop
 800497c:	080049a1 	.word	0x080049a1
 8004980:	080049bf 	.word	0x080049bf
 8004984:	080049a9 	.word	0x080049a9
 8004988:	080049bf 	.word	0x080049bf
 800498c:	080049af 	.word	0x080049af
 8004990:	080049bf 	.word	0x080049bf
 8004994:	080049bf 	.word	0x080049bf
 8004998:	080049bf 	.word	0x080049bf
 800499c:	080049b7 	.word	0x080049b7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80049a0:	f7fe f842 	bl	8002a28 <HAL_RCC_GetPCLK1Freq>
 80049a4:	61f8      	str	r0, [r7, #28]
        break;
 80049a6:	e010      	b.n	80049ca <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80049a8:	4b8f      	ldr	r3, [pc, #572]	@ (8004be8 <UART_SetConfig+0x56c>)
 80049aa:	61fb      	str	r3, [r7, #28]
        break;
 80049ac:	e00d      	b.n	80049ca <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80049ae:	f7fd ffa3 	bl	80028f8 <HAL_RCC_GetSysClockFreq>
 80049b2:	61f8      	str	r0, [r7, #28]
        break;
 80049b4:	e009      	b.n	80049ca <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80049b6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80049ba:	61fb      	str	r3, [r7, #28]
        break;
 80049bc:	e005      	b.n	80049ca <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80049be:	2300      	movs	r3, #0
 80049c0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80049c2:	2301      	movs	r3, #1
 80049c4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80049c8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80049ca:	69fb      	ldr	r3, [r7, #28]
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	f000 80fb 	beq.w	8004bc8 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	685a      	ldr	r2, [r3, #4]
 80049d6:	4613      	mov	r3, r2
 80049d8:	005b      	lsls	r3, r3, #1
 80049da:	4413      	add	r3, r2
 80049dc:	69fa      	ldr	r2, [r7, #28]
 80049de:	429a      	cmp	r2, r3
 80049e0:	d305      	bcc.n	80049ee <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	685b      	ldr	r3, [r3, #4]
 80049e6:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80049e8:	69fa      	ldr	r2, [r7, #28]
 80049ea:	429a      	cmp	r2, r3
 80049ec:	d903      	bls.n	80049f6 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80049ee:	2301      	movs	r3, #1
 80049f0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80049f4:	e0e8      	b.n	8004bc8 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80049f6:	69fb      	ldr	r3, [r7, #28]
 80049f8:	2200      	movs	r2, #0
 80049fa:	461c      	mov	r4, r3
 80049fc:	4615      	mov	r5, r2
 80049fe:	f04f 0200 	mov.w	r2, #0
 8004a02:	f04f 0300 	mov.w	r3, #0
 8004a06:	022b      	lsls	r3, r5, #8
 8004a08:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8004a0c:	0222      	lsls	r2, r4, #8
 8004a0e:	68f9      	ldr	r1, [r7, #12]
 8004a10:	6849      	ldr	r1, [r1, #4]
 8004a12:	0849      	lsrs	r1, r1, #1
 8004a14:	2000      	movs	r0, #0
 8004a16:	4688      	mov	r8, r1
 8004a18:	4681      	mov	r9, r0
 8004a1a:	eb12 0a08 	adds.w	sl, r2, r8
 8004a1e:	eb43 0b09 	adc.w	fp, r3, r9
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	685b      	ldr	r3, [r3, #4]
 8004a26:	2200      	movs	r2, #0
 8004a28:	603b      	str	r3, [r7, #0]
 8004a2a:	607a      	str	r2, [r7, #4]
 8004a2c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004a30:	4650      	mov	r0, sl
 8004a32:	4659      	mov	r1, fp
 8004a34:	f7fc f8b8 	bl	8000ba8 <__aeabi_uldivmod>
 8004a38:	4602      	mov	r2, r0
 8004a3a:	460b      	mov	r3, r1
 8004a3c:	4613      	mov	r3, r2
 8004a3e:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004a40:	69bb      	ldr	r3, [r7, #24]
 8004a42:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004a46:	d308      	bcc.n	8004a5a <UART_SetConfig+0x3de>
 8004a48:	69bb      	ldr	r3, [r7, #24]
 8004a4a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004a4e:	d204      	bcs.n	8004a5a <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	69ba      	ldr	r2, [r7, #24]
 8004a56:	60da      	str	r2, [r3, #12]
 8004a58:	e0b6      	b.n	8004bc8 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8004a5a:	2301      	movs	r3, #1
 8004a5c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004a60:	e0b2      	b.n	8004bc8 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	69db      	ldr	r3, [r3, #28]
 8004a66:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004a6a:	d15e      	bne.n	8004b2a <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8004a6c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004a70:	2b08      	cmp	r3, #8
 8004a72:	d828      	bhi.n	8004ac6 <UART_SetConfig+0x44a>
 8004a74:	a201      	add	r2, pc, #4	@ (adr r2, 8004a7c <UART_SetConfig+0x400>)
 8004a76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a7a:	bf00      	nop
 8004a7c:	08004aa1 	.word	0x08004aa1
 8004a80:	08004aa9 	.word	0x08004aa9
 8004a84:	08004ab1 	.word	0x08004ab1
 8004a88:	08004ac7 	.word	0x08004ac7
 8004a8c:	08004ab7 	.word	0x08004ab7
 8004a90:	08004ac7 	.word	0x08004ac7
 8004a94:	08004ac7 	.word	0x08004ac7
 8004a98:	08004ac7 	.word	0x08004ac7
 8004a9c:	08004abf 	.word	0x08004abf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004aa0:	f7fd ffc2 	bl	8002a28 <HAL_RCC_GetPCLK1Freq>
 8004aa4:	61f8      	str	r0, [r7, #28]
        break;
 8004aa6:	e014      	b.n	8004ad2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004aa8:	f7fd ffd4 	bl	8002a54 <HAL_RCC_GetPCLK2Freq>
 8004aac:	61f8      	str	r0, [r7, #28]
        break;
 8004aae:	e010      	b.n	8004ad2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004ab0:	4b4d      	ldr	r3, [pc, #308]	@ (8004be8 <UART_SetConfig+0x56c>)
 8004ab2:	61fb      	str	r3, [r7, #28]
        break;
 8004ab4:	e00d      	b.n	8004ad2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004ab6:	f7fd ff1f 	bl	80028f8 <HAL_RCC_GetSysClockFreq>
 8004aba:	61f8      	str	r0, [r7, #28]
        break;
 8004abc:	e009      	b.n	8004ad2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004abe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004ac2:	61fb      	str	r3, [r7, #28]
        break;
 8004ac4:	e005      	b.n	8004ad2 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8004ac6:	2300      	movs	r3, #0
 8004ac8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004aca:	2301      	movs	r3, #1
 8004acc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004ad0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004ad2:	69fb      	ldr	r3, [r7, #28]
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d077      	beq.n	8004bc8 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004ad8:	69fb      	ldr	r3, [r7, #28]
 8004ada:	005a      	lsls	r2, r3, #1
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	685b      	ldr	r3, [r3, #4]
 8004ae0:	085b      	lsrs	r3, r3, #1
 8004ae2:	441a      	add	r2, r3
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	685b      	ldr	r3, [r3, #4]
 8004ae8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004aec:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004aee:	69bb      	ldr	r3, [r7, #24]
 8004af0:	2b0f      	cmp	r3, #15
 8004af2:	d916      	bls.n	8004b22 <UART_SetConfig+0x4a6>
 8004af4:	69bb      	ldr	r3, [r7, #24]
 8004af6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004afa:	d212      	bcs.n	8004b22 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004afc:	69bb      	ldr	r3, [r7, #24]
 8004afe:	b29b      	uxth	r3, r3
 8004b00:	f023 030f 	bic.w	r3, r3, #15
 8004b04:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004b06:	69bb      	ldr	r3, [r7, #24]
 8004b08:	085b      	lsrs	r3, r3, #1
 8004b0a:	b29b      	uxth	r3, r3
 8004b0c:	f003 0307 	and.w	r3, r3, #7
 8004b10:	b29a      	uxth	r2, r3
 8004b12:	8afb      	ldrh	r3, [r7, #22]
 8004b14:	4313      	orrs	r3, r2
 8004b16:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	8afa      	ldrh	r2, [r7, #22]
 8004b1e:	60da      	str	r2, [r3, #12]
 8004b20:	e052      	b.n	8004bc8 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004b22:	2301      	movs	r3, #1
 8004b24:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004b28:	e04e      	b.n	8004bc8 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004b2a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004b2e:	2b08      	cmp	r3, #8
 8004b30:	d827      	bhi.n	8004b82 <UART_SetConfig+0x506>
 8004b32:	a201      	add	r2, pc, #4	@ (adr r2, 8004b38 <UART_SetConfig+0x4bc>)
 8004b34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b38:	08004b5d 	.word	0x08004b5d
 8004b3c:	08004b65 	.word	0x08004b65
 8004b40:	08004b6d 	.word	0x08004b6d
 8004b44:	08004b83 	.word	0x08004b83
 8004b48:	08004b73 	.word	0x08004b73
 8004b4c:	08004b83 	.word	0x08004b83
 8004b50:	08004b83 	.word	0x08004b83
 8004b54:	08004b83 	.word	0x08004b83
 8004b58:	08004b7b 	.word	0x08004b7b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004b5c:	f7fd ff64 	bl	8002a28 <HAL_RCC_GetPCLK1Freq>
 8004b60:	61f8      	str	r0, [r7, #28]
        break;
 8004b62:	e014      	b.n	8004b8e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004b64:	f7fd ff76 	bl	8002a54 <HAL_RCC_GetPCLK2Freq>
 8004b68:	61f8      	str	r0, [r7, #28]
        break;
 8004b6a:	e010      	b.n	8004b8e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004b6c:	4b1e      	ldr	r3, [pc, #120]	@ (8004be8 <UART_SetConfig+0x56c>)
 8004b6e:	61fb      	str	r3, [r7, #28]
        break;
 8004b70:	e00d      	b.n	8004b8e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004b72:	f7fd fec1 	bl	80028f8 <HAL_RCC_GetSysClockFreq>
 8004b76:	61f8      	str	r0, [r7, #28]
        break;
 8004b78:	e009      	b.n	8004b8e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004b7a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004b7e:	61fb      	str	r3, [r7, #28]
        break;
 8004b80:	e005      	b.n	8004b8e <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8004b82:	2300      	movs	r3, #0
 8004b84:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004b86:	2301      	movs	r3, #1
 8004b88:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004b8c:	bf00      	nop
    }

    if (pclk != 0U)
 8004b8e:	69fb      	ldr	r3, [r7, #28]
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d019      	beq.n	8004bc8 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	685b      	ldr	r3, [r3, #4]
 8004b98:	085a      	lsrs	r2, r3, #1
 8004b9a:	69fb      	ldr	r3, [r7, #28]
 8004b9c:	441a      	add	r2, r3
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	685b      	ldr	r3, [r3, #4]
 8004ba2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ba6:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004ba8:	69bb      	ldr	r3, [r7, #24]
 8004baa:	2b0f      	cmp	r3, #15
 8004bac:	d909      	bls.n	8004bc2 <UART_SetConfig+0x546>
 8004bae:	69bb      	ldr	r3, [r7, #24]
 8004bb0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004bb4:	d205      	bcs.n	8004bc2 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004bb6:	69bb      	ldr	r3, [r7, #24]
 8004bb8:	b29a      	uxth	r2, r3
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	60da      	str	r2, [r3, #12]
 8004bc0:	e002      	b.n	8004bc8 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004bc2:	2301      	movs	r3, #1
 8004bc4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	2200      	movs	r2, #0
 8004bcc:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	2200      	movs	r2, #0
 8004bd2:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004bd4:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8004bd8:	4618      	mov	r0, r3
 8004bda:	3728      	adds	r7, #40	@ 0x28
 8004bdc:	46bd      	mov	sp, r7
 8004bde:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004be2:	bf00      	nop
 8004be4:	40008000 	.word	0x40008000
 8004be8:	00f42400 	.word	0x00f42400

08004bec <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004bec:	b480      	push	{r7}
 8004bee:	b083      	sub	sp, #12
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bf8:	f003 0308 	and.w	r3, r3, #8
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d00a      	beq.n	8004c16 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	685b      	ldr	r3, [r3, #4]
 8004c06:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	430a      	orrs	r2, r1
 8004c14:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c1a:	f003 0301 	and.w	r3, r3, #1
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d00a      	beq.n	8004c38 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	685b      	ldr	r3, [r3, #4]
 8004c28:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	430a      	orrs	r2, r1
 8004c36:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c3c:	f003 0302 	and.w	r3, r3, #2
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d00a      	beq.n	8004c5a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	685b      	ldr	r3, [r3, #4]
 8004c4a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	430a      	orrs	r2, r1
 8004c58:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c5e:	f003 0304 	and.w	r3, r3, #4
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d00a      	beq.n	8004c7c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	685b      	ldr	r3, [r3, #4]
 8004c6c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	430a      	orrs	r2, r1
 8004c7a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c80:	f003 0310 	and.w	r3, r3, #16
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d00a      	beq.n	8004c9e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	689b      	ldr	r3, [r3, #8]
 8004c8e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	430a      	orrs	r2, r1
 8004c9c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ca2:	f003 0320 	and.w	r3, r3, #32
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d00a      	beq.n	8004cc0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	689b      	ldr	r3, [r3, #8]
 8004cb0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	430a      	orrs	r2, r1
 8004cbe:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cc4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d01a      	beq.n	8004d02 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	685b      	ldr	r3, [r3, #4]
 8004cd2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	430a      	orrs	r2, r1
 8004ce0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ce6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004cea:	d10a      	bne.n	8004d02 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	685b      	ldr	r3, [r3, #4]
 8004cf2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	430a      	orrs	r2, r1
 8004d00:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d06:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d00a      	beq.n	8004d24 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	685b      	ldr	r3, [r3, #4]
 8004d14:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	430a      	orrs	r2, r1
 8004d22:	605a      	str	r2, [r3, #4]
  }
}
 8004d24:	bf00      	nop
 8004d26:	370c      	adds	r7, #12
 8004d28:	46bd      	mov	sp, r7
 8004d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d2e:	4770      	bx	lr

08004d30 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004d30:	b580      	push	{r7, lr}
 8004d32:	b098      	sub	sp, #96	@ 0x60
 8004d34:	af02      	add	r7, sp, #8
 8004d36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	2200      	movs	r2, #0
 8004d3c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004d40:	f7fc fdd2 	bl	80018e8 <HAL_GetTick>
 8004d44:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	f003 0308 	and.w	r3, r3, #8
 8004d50:	2b08      	cmp	r3, #8
 8004d52:	d12e      	bne.n	8004db2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004d54:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004d58:	9300      	str	r3, [sp, #0]
 8004d5a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004d5c:	2200      	movs	r2, #0
 8004d5e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004d62:	6878      	ldr	r0, [r7, #4]
 8004d64:	f000 f88c 	bl	8004e80 <UART_WaitOnFlagUntilTimeout>
 8004d68:	4603      	mov	r3, r0
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d021      	beq.n	8004db2 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d76:	e853 3f00 	ldrex	r3, [r3]
 8004d7a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004d7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d7e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004d82:	653b      	str	r3, [r7, #80]	@ 0x50
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	461a      	mov	r2, r3
 8004d8a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004d8c:	647b      	str	r3, [r7, #68]	@ 0x44
 8004d8e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d90:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004d92:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004d94:	e841 2300 	strex	r3, r2, [r1]
 8004d98:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004d9a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d1e6      	bne.n	8004d6e <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	2220      	movs	r2, #32
 8004da4:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	2200      	movs	r2, #0
 8004daa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004dae:	2303      	movs	r3, #3
 8004db0:	e062      	b.n	8004e78 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f003 0304 	and.w	r3, r3, #4
 8004dbc:	2b04      	cmp	r3, #4
 8004dbe:	d149      	bne.n	8004e54 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004dc0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004dc4:	9300      	str	r3, [sp, #0]
 8004dc6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004dc8:	2200      	movs	r2, #0
 8004dca:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004dce:	6878      	ldr	r0, [r7, #4]
 8004dd0:	f000 f856 	bl	8004e80 <UART_WaitOnFlagUntilTimeout>
 8004dd4:	4603      	mov	r3, r0
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d03c      	beq.n	8004e54 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004de0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004de2:	e853 3f00 	ldrex	r3, [r3]
 8004de6:	623b      	str	r3, [r7, #32]
   return(result);
 8004de8:	6a3b      	ldr	r3, [r7, #32]
 8004dea:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004dee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	461a      	mov	r2, r3
 8004df6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004df8:	633b      	str	r3, [r7, #48]	@ 0x30
 8004dfa:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dfc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004dfe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004e00:	e841 2300 	strex	r3, r2, [r1]
 8004e04:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004e06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d1e6      	bne.n	8004dda <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	3308      	adds	r3, #8
 8004e12:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e14:	693b      	ldr	r3, [r7, #16]
 8004e16:	e853 3f00 	ldrex	r3, [r3]
 8004e1a:	60fb      	str	r3, [r7, #12]
   return(result);
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	f023 0301 	bic.w	r3, r3, #1
 8004e22:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	3308      	adds	r3, #8
 8004e2a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004e2c:	61fa      	str	r2, [r7, #28]
 8004e2e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e30:	69b9      	ldr	r1, [r7, #24]
 8004e32:	69fa      	ldr	r2, [r7, #28]
 8004e34:	e841 2300 	strex	r3, r2, [r1]
 8004e38:	617b      	str	r3, [r7, #20]
   return(result);
 8004e3a:	697b      	ldr	r3, [r7, #20]
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d1e5      	bne.n	8004e0c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	2220      	movs	r2, #32
 8004e44:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	2200      	movs	r2, #0
 8004e4c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004e50:	2303      	movs	r3, #3
 8004e52:	e011      	b.n	8004e78 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	2220      	movs	r2, #32
 8004e58:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	2220      	movs	r2, #32
 8004e5e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	2200      	movs	r2, #0
 8004e66:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	2200      	movs	r2, #0
 8004e6c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	2200      	movs	r2, #0
 8004e72:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8004e76:	2300      	movs	r3, #0
}
 8004e78:	4618      	mov	r0, r3
 8004e7a:	3758      	adds	r7, #88	@ 0x58
 8004e7c:	46bd      	mov	sp, r7
 8004e7e:	bd80      	pop	{r7, pc}

08004e80 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004e80:	b580      	push	{r7, lr}
 8004e82:	b084      	sub	sp, #16
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	60f8      	str	r0, [r7, #12]
 8004e88:	60b9      	str	r1, [r7, #8]
 8004e8a:	603b      	str	r3, [r7, #0]
 8004e8c:	4613      	mov	r3, r2
 8004e8e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004e90:	e04f      	b.n	8004f32 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004e92:	69bb      	ldr	r3, [r7, #24]
 8004e94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e98:	d04b      	beq.n	8004f32 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e9a:	f7fc fd25 	bl	80018e8 <HAL_GetTick>
 8004e9e:	4602      	mov	r2, r0
 8004ea0:	683b      	ldr	r3, [r7, #0]
 8004ea2:	1ad3      	subs	r3, r2, r3
 8004ea4:	69ba      	ldr	r2, [r7, #24]
 8004ea6:	429a      	cmp	r2, r3
 8004ea8:	d302      	bcc.n	8004eb0 <UART_WaitOnFlagUntilTimeout+0x30>
 8004eaa:	69bb      	ldr	r3, [r7, #24]
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d101      	bne.n	8004eb4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004eb0:	2303      	movs	r3, #3
 8004eb2:	e04e      	b.n	8004f52 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	f003 0304 	and.w	r3, r3, #4
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d037      	beq.n	8004f32 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004ec2:	68bb      	ldr	r3, [r7, #8]
 8004ec4:	2b80      	cmp	r3, #128	@ 0x80
 8004ec6:	d034      	beq.n	8004f32 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004ec8:	68bb      	ldr	r3, [r7, #8]
 8004eca:	2b40      	cmp	r3, #64	@ 0x40
 8004ecc:	d031      	beq.n	8004f32 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	69db      	ldr	r3, [r3, #28]
 8004ed4:	f003 0308 	and.w	r3, r3, #8
 8004ed8:	2b08      	cmp	r3, #8
 8004eda:	d110      	bne.n	8004efe <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	2208      	movs	r2, #8
 8004ee2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004ee4:	68f8      	ldr	r0, [r7, #12]
 8004ee6:	f000 f838 	bl	8004f5a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	2208      	movs	r2, #8
 8004eee:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	2200      	movs	r2, #0
 8004ef6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8004efa:	2301      	movs	r3, #1
 8004efc:	e029      	b.n	8004f52 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	69db      	ldr	r3, [r3, #28]
 8004f04:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004f08:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004f0c:	d111      	bne.n	8004f32 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004f16:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004f18:	68f8      	ldr	r0, [r7, #12]
 8004f1a:	f000 f81e 	bl	8004f5a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	2220      	movs	r2, #32
 8004f22:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	2200      	movs	r2, #0
 8004f2a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8004f2e:	2303      	movs	r3, #3
 8004f30:	e00f      	b.n	8004f52 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	69da      	ldr	r2, [r3, #28]
 8004f38:	68bb      	ldr	r3, [r7, #8]
 8004f3a:	4013      	ands	r3, r2
 8004f3c:	68ba      	ldr	r2, [r7, #8]
 8004f3e:	429a      	cmp	r2, r3
 8004f40:	bf0c      	ite	eq
 8004f42:	2301      	moveq	r3, #1
 8004f44:	2300      	movne	r3, #0
 8004f46:	b2db      	uxtb	r3, r3
 8004f48:	461a      	mov	r2, r3
 8004f4a:	79fb      	ldrb	r3, [r7, #7]
 8004f4c:	429a      	cmp	r2, r3
 8004f4e:	d0a0      	beq.n	8004e92 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004f50:	2300      	movs	r3, #0
}
 8004f52:	4618      	mov	r0, r3
 8004f54:	3710      	adds	r7, #16
 8004f56:	46bd      	mov	sp, r7
 8004f58:	bd80      	pop	{r7, pc}

08004f5a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004f5a:	b480      	push	{r7}
 8004f5c:	b095      	sub	sp, #84	@ 0x54
 8004f5e:	af00      	add	r7, sp, #0
 8004f60:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f6a:	e853 3f00 	ldrex	r3, [r3]
 8004f6e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004f70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f72:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004f76:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	461a      	mov	r2, r3
 8004f7e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004f80:	643b      	str	r3, [r7, #64]	@ 0x40
 8004f82:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f84:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004f86:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004f88:	e841 2300 	strex	r3, r2, [r1]
 8004f8c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004f8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d1e6      	bne.n	8004f62 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	3308      	adds	r3, #8
 8004f9a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f9c:	6a3b      	ldr	r3, [r7, #32]
 8004f9e:	e853 3f00 	ldrex	r3, [r3]
 8004fa2:	61fb      	str	r3, [r7, #28]
   return(result);
 8004fa4:	69fb      	ldr	r3, [r7, #28]
 8004fa6:	f023 0301 	bic.w	r3, r3, #1
 8004faa:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	3308      	adds	r3, #8
 8004fb2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004fb4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004fb6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fb8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004fba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004fbc:	e841 2300 	strex	r3, r2, [r1]
 8004fc0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004fc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d1e5      	bne.n	8004f94 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004fcc:	2b01      	cmp	r3, #1
 8004fce:	d118      	bne.n	8005002 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	e853 3f00 	ldrex	r3, [r3]
 8004fdc:	60bb      	str	r3, [r7, #8]
   return(result);
 8004fde:	68bb      	ldr	r3, [r7, #8]
 8004fe0:	f023 0310 	bic.w	r3, r3, #16
 8004fe4:	647b      	str	r3, [r7, #68]	@ 0x44
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	461a      	mov	r2, r3
 8004fec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004fee:	61bb      	str	r3, [r7, #24]
 8004ff0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ff2:	6979      	ldr	r1, [r7, #20]
 8004ff4:	69ba      	ldr	r2, [r7, #24]
 8004ff6:	e841 2300 	strex	r3, r2, [r1]
 8004ffa:	613b      	str	r3, [r7, #16]
   return(result);
 8004ffc:	693b      	ldr	r3, [r7, #16]
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d1e6      	bne.n	8004fd0 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	2220      	movs	r2, #32
 8005006:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	2200      	movs	r2, #0
 800500e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	2200      	movs	r2, #0
 8005014:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005016:	bf00      	nop
 8005018:	3754      	adds	r7, #84	@ 0x54
 800501a:	46bd      	mov	sp, r7
 800501c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005020:	4770      	bx	lr

08005022 <__cvt>:
 8005022:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005026:	ec57 6b10 	vmov	r6, r7, d0
 800502a:	2f00      	cmp	r7, #0
 800502c:	460c      	mov	r4, r1
 800502e:	4619      	mov	r1, r3
 8005030:	463b      	mov	r3, r7
 8005032:	bfbb      	ittet	lt
 8005034:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8005038:	461f      	movlt	r7, r3
 800503a:	2300      	movge	r3, #0
 800503c:	232d      	movlt	r3, #45	@ 0x2d
 800503e:	700b      	strb	r3, [r1, #0]
 8005040:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005042:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8005046:	4691      	mov	r9, r2
 8005048:	f023 0820 	bic.w	r8, r3, #32
 800504c:	bfbc      	itt	lt
 800504e:	4632      	movlt	r2, r6
 8005050:	4616      	movlt	r6, r2
 8005052:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005056:	d005      	beq.n	8005064 <__cvt+0x42>
 8005058:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800505c:	d100      	bne.n	8005060 <__cvt+0x3e>
 800505e:	3401      	adds	r4, #1
 8005060:	2102      	movs	r1, #2
 8005062:	e000      	b.n	8005066 <__cvt+0x44>
 8005064:	2103      	movs	r1, #3
 8005066:	ab03      	add	r3, sp, #12
 8005068:	9301      	str	r3, [sp, #4]
 800506a:	ab02      	add	r3, sp, #8
 800506c:	9300      	str	r3, [sp, #0]
 800506e:	ec47 6b10 	vmov	d0, r6, r7
 8005072:	4653      	mov	r3, sl
 8005074:	4622      	mov	r2, r4
 8005076:	f000 fe53 	bl	8005d20 <_dtoa_r>
 800507a:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800507e:	4605      	mov	r5, r0
 8005080:	d119      	bne.n	80050b6 <__cvt+0x94>
 8005082:	f019 0f01 	tst.w	r9, #1
 8005086:	d00e      	beq.n	80050a6 <__cvt+0x84>
 8005088:	eb00 0904 	add.w	r9, r0, r4
 800508c:	2200      	movs	r2, #0
 800508e:	2300      	movs	r3, #0
 8005090:	4630      	mov	r0, r6
 8005092:	4639      	mov	r1, r7
 8005094:	f7fb fd18 	bl	8000ac8 <__aeabi_dcmpeq>
 8005098:	b108      	cbz	r0, 800509e <__cvt+0x7c>
 800509a:	f8cd 900c 	str.w	r9, [sp, #12]
 800509e:	2230      	movs	r2, #48	@ 0x30
 80050a0:	9b03      	ldr	r3, [sp, #12]
 80050a2:	454b      	cmp	r3, r9
 80050a4:	d31e      	bcc.n	80050e4 <__cvt+0xc2>
 80050a6:	9b03      	ldr	r3, [sp, #12]
 80050a8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80050aa:	1b5b      	subs	r3, r3, r5
 80050ac:	4628      	mov	r0, r5
 80050ae:	6013      	str	r3, [r2, #0]
 80050b0:	b004      	add	sp, #16
 80050b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80050b6:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80050ba:	eb00 0904 	add.w	r9, r0, r4
 80050be:	d1e5      	bne.n	800508c <__cvt+0x6a>
 80050c0:	7803      	ldrb	r3, [r0, #0]
 80050c2:	2b30      	cmp	r3, #48	@ 0x30
 80050c4:	d10a      	bne.n	80050dc <__cvt+0xba>
 80050c6:	2200      	movs	r2, #0
 80050c8:	2300      	movs	r3, #0
 80050ca:	4630      	mov	r0, r6
 80050cc:	4639      	mov	r1, r7
 80050ce:	f7fb fcfb 	bl	8000ac8 <__aeabi_dcmpeq>
 80050d2:	b918      	cbnz	r0, 80050dc <__cvt+0xba>
 80050d4:	f1c4 0401 	rsb	r4, r4, #1
 80050d8:	f8ca 4000 	str.w	r4, [sl]
 80050dc:	f8da 3000 	ldr.w	r3, [sl]
 80050e0:	4499      	add	r9, r3
 80050e2:	e7d3      	b.n	800508c <__cvt+0x6a>
 80050e4:	1c59      	adds	r1, r3, #1
 80050e6:	9103      	str	r1, [sp, #12]
 80050e8:	701a      	strb	r2, [r3, #0]
 80050ea:	e7d9      	b.n	80050a0 <__cvt+0x7e>

080050ec <__exponent>:
 80050ec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80050ee:	2900      	cmp	r1, #0
 80050f0:	bfba      	itte	lt
 80050f2:	4249      	neglt	r1, r1
 80050f4:	232d      	movlt	r3, #45	@ 0x2d
 80050f6:	232b      	movge	r3, #43	@ 0x2b
 80050f8:	2909      	cmp	r1, #9
 80050fa:	7002      	strb	r2, [r0, #0]
 80050fc:	7043      	strb	r3, [r0, #1]
 80050fe:	dd29      	ble.n	8005154 <__exponent+0x68>
 8005100:	f10d 0307 	add.w	r3, sp, #7
 8005104:	461d      	mov	r5, r3
 8005106:	270a      	movs	r7, #10
 8005108:	461a      	mov	r2, r3
 800510a:	fbb1 f6f7 	udiv	r6, r1, r7
 800510e:	fb07 1416 	mls	r4, r7, r6, r1
 8005112:	3430      	adds	r4, #48	@ 0x30
 8005114:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005118:	460c      	mov	r4, r1
 800511a:	2c63      	cmp	r4, #99	@ 0x63
 800511c:	f103 33ff 	add.w	r3, r3, #4294967295
 8005120:	4631      	mov	r1, r6
 8005122:	dcf1      	bgt.n	8005108 <__exponent+0x1c>
 8005124:	3130      	adds	r1, #48	@ 0x30
 8005126:	1e94      	subs	r4, r2, #2
 8005128:	f803 1c01 	strb.w	r1, [r3, #-1]
 800512c:	1c41      	adds	r1, r0, #1
 800512e:	4623      	mov	r3, r4
 8005130:	42ab      	cmp	r3, r5
 8005132:	d30a      	bcc.n	800514a <__exponent+0x5e>
 8005134:	f10d 0309 	add.w	r3, sp, #9
 8005138:	1a9b      	subs	r3, r3, r2
 800513a:	42ac      	cmp	r4, r5
 800513c:	bf88      	it	hi
 800513e:	2300      	movhi	r3, #0
 8005140:	3302      	adds	r3, #2
 8005142:	4403      	add	r3, r0
 8005144:	1a18      	subs	r0, r3, r0
 8005146:	b003      	add	sp, #12
 8005148:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800514a:	f813 6b01 	ldrb.w	r6, [r3], #1
 800514e:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005152:	e7ed      	b.n	8005130 <__exponent+0x44>
 8005154:	2330      	movs	r3, #48	@ 0x30
 8005156:	3130      	adds	r1, #48	@ 0x30
 8005158:	7083      	strb	r3, [r0, #2]
 800515a:	70c1      	strb	r1, [r0, #3]
 800515c:	1d03      	adds	r3, r0, #4
 800515e:	e7f1      	b.n	8005144 <__exponent+0x58>

08005160 <_printf_float>:
 8005160:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005164:	b08d      	sub	sp, #52	@ 0x34
 8005166:	460c      	mov	r4, r1
 8005168:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800516c:	4616      	mov	r6, r2
 800516e:	461f      	mov	r7, r3
 8005170:	4605      	mov	r5, r0
 8005172:	f000 fcd5 	bl	8005b20 <_localeconv_r>
 8005176:	6803      	ldr	r3, [r0, #0]
 8005178:	9304      	str	r3, [sp, #16]
 800517a:	4618      	mov	r0, r3
 800517c:	f7fb f878 	bl	8000270 <strlen>
 8005180:	2300      	movs	r3, #0
 8005182:	930a      	str	r3, [sp, #40]	@ 0x28
 8005184:	f8d8 3000 	ldr.w	r3, [r8]
 8005188:	9005      	str	r0, [sp, #20]
 800518a:	3307      	adds	r3, #7
 800518c:	f023 0307 	bic.w	r3, r3, #7
 8005190:	f103 0208 	add.w	r2, r3, #8
 8005194:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005198:	f8d4 b000 	ldr.w	fp, [r4]
 800519c:	f8c8 2000 	str.w	r2, [r8]
 80051a0:	e9d3 8900 	ldrd	r8, r9, [r3]
 80051a4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80051a8:	9307      	str	r3, [sp, #28]
 80051aa:	f8cd 8018 	str.w	r8, [sp, #24]
 80051ae:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80051b2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80051b6:	4b9c      	ldr	r3, [pc, #624]	@ (8005428 <_printf_float+0x2c8>)
 80051b8:	f04f 32ff 	mov.w	r2, #4294967295
 80051bc:	f7fb fcb6 	bl	8000b2c <__aeabi_dcmpun>
 80051c0:	bb70      	cbnz	r0, 8005220 <_printf_float+0xc0>
 80051c2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80051c6:	4b98      	ldr	r3, [pc, #608]	@ (8005428 <_printf_float+0x2c8>)
 80051c8:	f04f 32ff 	mov.w	r2, #4294967295
 80051cc:	f7fb fc90 	bl	8000af0 <__aeabi_dcmple>
 80051d0:	bb30      	cbnz	r0, 8005220 <_printf_float+0xc0>
 80051d2:	2200      	movs	r2, #0
 80051d4:	2300      	movs	r3, #0
 80051d6:	4640      	mov	r0, r8
 80051d8:	4649      	mov	r1, r9
 80051da:	f7fb fc7f 	bl	8000adc <__aeabi_dcmplt>
 80051de:	b110      	cbz	r0, 80051e6 <_printf_float+0x86>
 80051e0:	232d      	movs	r3, #45	@ 0x2d
 80051e2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80051e6:	4a91      	ldr	r2, [pc, #580]	@ (800542c <_printf_float+0x2cc>)
 80051e8:	4b91      	ldr	r3, [pc, #580]	@ (8005430 <_printf_float+0x2d0>)
 80051ea:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80051ee:	bf94      	ite	ls
 80051f0:	4690      	movls	r8, r2
 80051f2:	4698      	movhi	r8, r3
 80051f4:	2303      	movs	r3, #3
 80051f6:	6123      	str	r3, [r4, #16]
 80051f8:	f02b 0304 	bic.w	r3, fp, #4
 80051fc:	6023      	str	r3, [r4, #0]
 80051fe:	f04f 0900 	mov.w	r9, #0
 8005202:	9700      	str	r7, [sp, #0]
 8005204:	4633      	mov	r3, r6
 8005206:	aa0b      	add	r2, sp, #44	@ 0x2c
 8005208:	4621      	mov	r1, r4
 800520a:	4628      	mov	r0, r5
 800520c:	f000 f9d2 	bl	80055b4 <_printf_common>
 8005210:	3001      	adds	r0, #1
 8005212:	f040 808d 	bne.w	8005330 <_printf_float+0x1d0>
 8005216:	f04f 30ff 	mov.w	r0, #4294967295
 800521a:	b00d      	add	sp, #52	@ 0x34
 800521c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005220:	4642      	mov	r2, r8
 8005222:	464b      	mov	r3, r9
 8005224:	4640      	mov	r0, r8
 8005226:	4649      	mov	r1, r9
 8005228:	f7fb fc80 	bl	8000b2c <__aeabi_dcmpun>
 800522c:	b140      	cbz	r0, 8005240 <_printf_float+0xe0>
 800522e:	464b      	mov	r3, r9
 8005230:	2b00      	cmp	r3, #0
 8005232:	bfbc      	itt	lt
 8005234:	232d      	movlt	r3, #45	@ 0x2d
 8005236:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800523a:	4a7e      	ldr	r2, [pc, #504]	@ (8005434 <_printf_float+0x2d4>)
 800523c:	4b7e      	ldr	r3, [pc, #504]	@ (8005438 <_printf_float+0x2d8>)
 800523e:	e7d4      	b.n	80051ea <_printf_float+0x8a>
 8005240:	6863      	ldr	r3, [r4, #4]
 8005242:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8005246:	9206      	str	r2, [sp, #24]
 8005248:	1c5a      	adds	r2, r3, #1
 800524a:	d13b      	bne.n	80052c4 <_printf_float+0x164>
 800524c:	2306      	movs	r3, #6
 800524e:	6063      	str	r3, [r4, #4]
 8005250:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8005254:	2300      	movs	r3, #0
 8005256:	6022      	str	r2, [r4, #0]
 8005258:	9303      	str	r3, [sp, #12]
 800525a:	ab0a      	add	r3, sp, #40	@ 0x28
 800525c:	e9cd a301 	strd	sl, r3, [sp, #4]
 8005260:	ab09      	add	r3, sp, #36	@ 0x24
 8005262:	9300      	str	r3, [sp, #0]
 8005264:	6861      	ldr	r1, [r4, #4]
 8005266:	ec49 8b10 	vmov	d0, r8, r9
 800526a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800526e:	4628      	mov	r0, r5
 8005270:	f7ff fed7 	bl	8005022 <__cvt>
 8005274:	9b06      	ldr	r3, [sp, #24]
 8005276:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005278:	2b47      	cmp	r3, #71	@ 0x47
 800527a:	4680      	mov	r8, r0
 800527c:	d129      	bne.n	80052d2 <_printf_float+0x172>
 800527e:	1cc8      	adds	r0, r1, #3
 8005280:	db02      	blt.n	8005288 <_printf_float+0x128>
 8005282:	6863      	ldr	r3, [r4, #4]
 8005284:	4299      	cmp	r1, r3
 8005286:	dd41      	ble.n	800530c <_printf_float+0x1ac>
 8005288:	f1aa 0a02 	sub.w	sl, sl, #2
 800528c:	fa5f fa8a 	uxtb.w	sl, sl
 8005290:	3901      	subs	r1, #1
 8005292:	4652      	mov	r2, sl
 8005294:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005298:	9109      	str	r1, [sp, #36]	@ 0x24
 800529a:	f7ff ff27 	bl	80050ec <__exponent>
 800529e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80052a0:	1813      	adds	r3, r2, r0
 80052a2:	2a01      	cmp	r2, #1
 80052a4:	4681      	mov	r9, r0
 80052a6:	6123      	str	r3, [r4, #16]
 80052a8:	dc02      	bgt.n	80052b0 <_printf_float+0x150>
 80052aa:	6822      	ldr	r2, [r4, #0]
 80052ac:	07d2      	lsls	r2, r2, #31
 80052ae:	d501      	bpl.n	80052b4 <_printf_float+0x154>
 80052b0:	3301      	adds	r3, #1
 80052b2:	6123      	str	r3, [r4, #16]
 80052b4:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d0a2      	beq.n	8005202 <_printf_float+0xa2>
 80052bc:	232d      	movs	r3, #45	@ 0x2d
 80052be:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80052c2:	e79e      	b.n	8005202 <_printf_float+0xa2>
 80052c4:	9a06      	ldr	r2, [sp, #24]
 80052c6:	2a47      	cmp	r2, #71	@ 0x47
 80052c8:	d1c2      	bne.n	8005250 <_printf_float+0xf0>
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d1c0      	bne.n	8005250 <_printf_float+0xf0>
 80052ce:	2301      	movs	r3, #1
 80052d0:	e7bd      	b.n	800524e <_printf_float+0xee>
 80052d2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80052d6:	d9db      	bls.n	8005290 <_printf_float+0x130>
 80052d8:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80052dc:	d118      	bne.n	8005310 <_printf_float+0x1b0>
 80052de:	2900      	cmp	r1, #0
 80052e0:	6863      	ldr	r3, [r4, #4]
 80052e2:	dd0b      	ble.n	80052fc <_printf_float+0x19c>
 80052e4:	6121      	str	r1, [r4, #16]
 80052e6:	b913      	cbnz	r3, 80052ee <_printf_float+0x18e>
 80052e8:	6822      	ldr	r2, [r4, #0]
 80052ea:	07d0      	lsls	r0, r2, #31
 80052ec:	d502      	bpl.n	80052f4 <_printf_float+0x194>
 80052ee:	3301      	adds	r3, #1
 80052f0:	440b      	add	r3, r1
 80052f2:	6123      	str	r3, [r4, #16]
 80052f4:	65a1      	str	r1, [r4, #88]	@ 0x58
 80052f6:	f04f 0900 	mov.w	r9, #0
 80052fa:	e7db      	b.n	80052b4 <_printf_float+0x154>
 80052fc:	b913      	cbnz	r3, 8005304 <_printf_float+0x1a4>
 80052fe:	6822      	ldr	r2, [r4, #0]
 8005300:	07d2      	lsls	r2, r2, #31
 8005302:	d501      	bpl.n	8005308 <_printf_float+0x1a8>
 8005304:	3302      	adds	r3, #2
 8005306:	e7f4      	b.n	80052f2 <_printf_float+0x192>
 8005308:	2301      	movs	r3, #1
 800530a:	e7f2      	b.n	80052f2 <_printf_float+0x192>
 800530c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005310:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005312:	4299      	cmp	r1, r3
 8005314:	db05      	blt.n	8005322 <_printf_float+0x1c2>
 8005316:	6823      	ldr	r3, [r4, #0]
 8005318:	6121      	str	r1, [r4, #16]
 800531a:	07d8      	lsls	r0, r3, #31
 800531c:	d5ea      	bpl.n	80052f4 <_printf_float+0x194>
 800531e:	1c4b      	adds	r3, r1, #1
 8005320:	e7e7      	b.n	80052f2 <_printf_float+0x192>
 8005322:	2900      	cmp	r1, #0
 8005324:	bfd4      	ite	le
 8005326:	f1c1 0202 	rsble	r2, r1, #2
 800532a:	2201      	movgt	r2, #1
 800532c:	4413      	add	r3, r2
 800532e:	e7e0      	b.n	80052f2 <_printf_float+0x192>
 8005330:	6823      	ldr	r3, [r4, #0]
 8005332:	055a      	lsls	r2, r3, #21
 8005334:	d407      	bmi.n	8005346 <_printf_float+0x1e6>
 8005336:	6923      	ldr	r3, [r4, #16]
 8005338:	4642      	mov	r2, r8
 800533a:	4631      	mov	r1, r6
 800533c:	4628      	mov	r0, r5
 800533e:	47b8      	blx	r7
 8005340:	3001      	adds	r0, #1
 8005342:	d12b      	bne.n	800539c <_printf_float+0x23c>
 8005344:	e767      	b.n	8005216 <_printf_float+0xb6>
 8005346:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800534a:	f240 80dd 	bls.w	8005508 <_printf_float+0x3a8>
 800534e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005352:	2200      	movs	r2, #0
 8005354:	2300      	movs	r3, #0
 8005356:	f7fb fbb7 	bl	8000ac8 <__aeabi_dcmpeq>
 800535a:	2800      	cmp	r0, #0
 800535c:	d033      	beq.n	80053c6 <_printf_float+0x266>
 800535e:	4a37      	ldr	r2, [pc, #220]	@ (800543c <_printf_float+0x2dc>)
 8005360:	2301      	movs	r3, #1
 8005362:	4631      	mov	r1, r6
 8005364:	4628      	mov	r0, r5
 8005366:	47b8      	blx	r7
 8005368:	3001      	adds	r0, #1
 800536a:	f43f af54 	beq.w	8005216 <_printf_float+0xb6>
 800536e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8005372:	4543      	cmp	r3, r8
 8005374:	db02      	blt.n	800537c <_printf_float+0x21c>
 8005376:	6823      	ldr	r3, [r4, #0]
 8005378:	07d8      	lsls	r0, r3, #31
 800537a:	d50f      	bpl.n	800539c <_printf_float+0x23c>
 800537c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005380:	4631      	mov	r1, r6
 8005382:	4628      	mov	r0, r5
 8005384:	47b8      	blx	r7
 8005386:	3001      	adds	r0, #1
 8005388:	f43f af45 	beq.w	8005216 <_printf_float+0xb6>
 800538c:	f04f 0900 	mov.w	r9, #0
 8005390:	f108 38ff 	add.w	r8, r8, #4294967295
 8005394:	f104 0a1a 	add.w	sl, r4, #26
 8005398:	45c8      	cmp	r8, r9
 800539a:	dc09      	bgt.n	80053b0 <_printf_float+0x250>
 800539c:	6823      	ldr	r3, [r4, #0]
 800539e:	079b      	lsls	r3, r3, #30
 80053a0:	f100 8103 	bmi.w	80055aa <_printf_float+0x44a>
 80053a4:	68e0      	ldr	r0, [r4, #12]
 80053a6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80053a8:	4298      	cmp	r0, r3
 80053aa:	bfb8      	it	lt
 80053ac:	4618      	movlt	r0, r3
 80053ae:	e734      	b.n	800521a <_printf_float+0xba>
 80053b0:	2301      	movs	r3, #1
 80053b2:	4652      	mov	r2, sl
 80053b4:	4631      	mov	r1, r6
 80053b6:	4628      	mov	r0, r5
 80053b8:	47b8      	blx	r7
 80053ba:	3001      	adds	r0, #1
 80053bc:	f43f af2b 	beq.w	8005216 <_printf_float+0xb6>
 80053c0:	f109 0901 	add.w	r9, r9, #1
 80053c4:	e7e8      	b.n	8005398 <_printf_float+0x238>
 80053c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	dc39      	bgt.n	8005440 <_printf_float+0x2e0>
 80053cc:	4a1b      	ldr	r2, [pc, #108]	@ (800543c <_printf_float+0x2dc>)
 80053ce:	2301      	movs	r3, #1
 80053d0:	4631      	mov	r1, r6
 80053d2:	4628      	mov	r0, r5
 80053d4:	47b8      	blx	r7
 80053d6:	3001      	adds	r0, #1
 80053d8:	f43f af1d 	beq.w	8005216 <_printf_float+0xb6>
 80053dc:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80053e0:	ea59 0303 	orrs.w	r3, r9, r3
 80053e4:	d102      	bne.n	80053ec <_printf_float+0x28c>
 80053e6:	6823      	ldr	r3, [r4, #0]
 80053e8:	07d9      	lsls	r1, r3, #31
 80053ea:	d5d7      	bpl.n	800539c <_printf_float+0x23c>
 80053ec:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80053f0:	4631      	mov	r1, r6
 80053f2:	4628      	mov	r0, r5
 80053f4:	47b8      	blx	r7
 80053f6:	3001      	adds	r0, #1
 80053f8:	f43f af0d 	beq.w	8005216 <_printf_float+0xb6>
 80053fc:	f04f 0a00 	mov.w	sl, #0
 8005400:	f104 0b1a 	add.w	fp, r4, #26
 8005404:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005406:	425b      	negs	r3, r3
 8005408:	4553      	cmp	r3, sl
 800540a:	dc01      	bgt.n	8005410 <_printf_float+0x2b0>
 800540c:	464b      	mov	r3, r9
 800540e:	e793      	b.n	8005338 <_printf_float+0x1d8>
 8005410:	2301      	movs	r3, #1
 8005412:	465a      	mov	r2, fp
 8005414:	4631      	mov	r1, r6
 8005416:	4628      	mov	r0, r5
 8005418:	47b8      	blx	r7
 800541a:	3001      	adds	r0, #1
 800541c:	f43f aefb 	beq.w	8005216 <_printf_float+0xb6>
 8005420:	f10a 0a01 	add.w	sl, sl, #1
 8005424:	e7ee      	b.n	8005404 <_printf_float+0x2a4>
 8005426:	bf00      	nop
 8005428:	7fefffff 	.word	0x7fefffff
 800542c:	08007a48 	.word	0x08007a48
 8005430:	08007a4c 	.word	0x08007a4c
 8005434:	08007a50 	.word	0x08007a50
 8005438:	08007a54 	.word	0x08007a54
 800543c:	08007a58 	.word	0x08007a58
 8005440:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005442:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005446:	4553      	cmp	r3, sl
 8005448:	bfa8      	it	ge
 800544a:	4653      	movge	r3, sl
 800544c:	2b00      	cmp	r3, #0
 800544e:	4699      	mov	r9, r3
 8005450:	dc36      	bgt.n	80054c0 <_printf_float+0x360>
 8005452:	f04f 0b00 	mov.w	fp, #0
 8005456:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800545a:	f104 021a 	add.w	r2, r4, #26
 800545e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005460:	9306      	str	r3, [sp, #24]
 8005462:	eba3 0309 	sub.w	r3, r3, r9
 8005466:	455b      	cmp	r3, fp
 8005468:	dc31      	bgt.n	80054ce <_printf_float+0x36e>
 800546a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800546c:	459a      	cmp	sl, r3
 800546e:	dc3a      	bgt.n	80054e6 <_printf_float+0x386>
 8005470:	6823      	ldr	r3, [r4, #0]
 8005472:	07da      	lsls	r2, r3, #31
 8005474:	d437      	bmi.n	80054e6 <_printf_float+0x386>
 8005476:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005478:	ebaa 0903 	sub.w	r9, sl, r3
 800547c:	9b06      	ldr	r3, [sp, #24]
 800547e:	ebaa 0303 	sub.w	r3, sl, r3
 8005482:	4599      	cmp	r9, r3
 8005484:	bfa8      	it	ge
 8005486:	4699      	movge	r9, r3
 8005488:	f1b9 0f00 	cmp.w	r9, #0
 800548c:	dc33      	bgt.n	80054f6 <_printf_float+0x396>
 800548e:	f04f 0800 	mov.w	r8, #0
 8005492:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005496:	f104 0b1a 	add.w	fp, r4, #26
 800549a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800549c:	ebaa 0303 	sub.w	r3, sl, r3
 80054a0:	eba3 0309 	sub.w	r3, r3, r9
 80054a4:	4543      	cmp	r3, r8
 80054a6:	f77f af79 	ble.w	800539c <_printf_float+0x23c>
 80054aa:	2301      	movs	r3, #1
 80054ac:	465a      	mov	r2, fp
 80054ae:	4631      	mov	r1, r6
 80054b0:	4628      	mov	r0, r5
 80054b2:	47b8      	blx	r7
 80054b4:	3001      	adds	r0, #1
 80054b6:	f43f aeae 	beq.w	8005216 <_printf_float+0xb6>
 80054ba:	f108 0801 	add.w	r8, r8, #1
 80054be:	e7ec      	b.n	800549a <_printf_float+0x33a>
 80054c0:	4642      	mov	r2, r8
 80054c2:	4631      	mov	r1, r6
 80054c4:	4628      	mov	r0, r5
 80054c6:	47b8      	blx	r7
 80054c8:	3001      	adds	r0, #1
 80054ca:	d1c2      	bne.n	8005452 <_printf_float+0x2f2>
 80054cc:	e6a3      	b.n	8005216 <_printf_float+0xb6>
 80054ce:	2301      	movs	r3, #1
 80054d0:	4631      	mov	r1, r6
 80054d2:	4628      	mov	r0, r5
 80054d4:	9206      	str	r2, [sp, #24]
 80054d6:	47b8      	blx	r7
 80054d8:	3001      	adds	r0, #1
 80054da:	f43f ae9c 	beq.w	8005216 <_printf_float+0xb6>
 80054de:	9a06      	ldr	r2, [sp, #24]
 80054e0:	f10b 0b01 	add.w	fp, fp, #1
 80054e4:	e7bb      	b.n	800545e <_printf_float+0x2fe>
 80054e6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80054ea:	4631      	mov	r1, r6
 80054ec:	4628      	mov	r0, r5
 80054ee:	47b8      	blx	r7
 80054f0:	3001      	adds	r0, #1
 80054f2:	d1c0      	bne.n	8005476 <_printf_float+0x316>
 80054f4:	e68f      	b.n	8005216 <_printf_float+0xb6>
 80054f6:	9a06      	ldr	r2, [sp, #24]
 80054f8:	464b      	mov	r3, r9
 80054fa:	4442      	add	r2, r8
 80054fc:	4631      	mov	r1, r6
 80054fe:	4628      	mov	r0, r5
 8005500:	47b8      	blx	r7
 8005502:	3001      	adds	r0, #1
 8005504:	d1c3      	bne.n	800548e <_printf_float+0x32e>
 8005506:	e686      	b.n	8005216 <_printf_float+0xb6>
 8005508:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800550c:	f1ba 0f01 	cmp.w	sl, #1
 8005510:	dc01      	bgt.n	8005516 <_printf_float+0x3b6>
 8005512:	07db      	lsls	r3, r3, #31
 8005514:	d536      	bpl.n	8005584 <_printf_float+0x424>
 8005516:	2301      	movs	r3, #1
 8005518:	4642      	mov	r2, r8
 800551a:	4631      	mov	r1, r6
 800551c:	4628      	mov	r0, r5
 800551e:	47b8      	blx	r7
 8005520:	3001      	adds	r0, #1
 8005522:	f43f ae78 	beq.w	8005216 <_printf_float+0xb6>
 8005526:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800552a:	4631      	mov	r1, r6
 800552c:	4628      	mov	r0, r5
 800552e:	47b8      	blx	r7
 8005530:	3001      	adds	r0, #1
 8005532:	f43f ae70 	beq.w	8005216 <_printf_float+0xb6>
 8005536:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800553a:	2200      	movs	r2, #0
 800553c:	2300      	movs	r3, #0
 800553e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005542:	f7fb fac1 	bl	8000ac8 <__aeabi_dcmpeq>
 8005546:	b9c0      	cbnz	r0, 800557a <_printf_float+0x41a>
 8005548:	4653      	mov	r3, sl
 800554a:	f108 0201 	add.w	r2, r8, #1
 800554e:	4631      	mov	r1, r6
 8005550:	4628      	mov	r0, r5
 8005552:	47b8      	blx	r7
 8005554:	3001      	adds	r0, #1
 8005556:	d10c      	bne.n	8005572 <_printf_float+0x412>
 8005558:	e65d      	b.n	8005216 <_printf_float+0xb6>
 800555a:	2301      	movs	r3, #1
 800555c:	465a      	mov	r2, fp
 800555e:	4631      	mov	r1, r6
 8005560:	4628      	mov	r0, r5
 8005562:	47b8      	blx	r7
 8005564:	3001      	adds	r0, #1
 8005566:	f43f ae56 	beq.w	8005216 <_printf_float+0xb6>
 800556a:	f108 0801 	add.w	r8, r8, #1
 800556e:	45d0      	cmp	r8, sl
 8005570:	dbf3      	blt.n	800555a <_printf_float+0x3fa>
 8005572:	464b      	mov	r3, r9
 8005574:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005578:	e6df      	b.n	800533a <_printf_float+0x1da>
 800557a:	f04f 0800 	mov.w	r8, #0
 800557e:	f104 0b1a 	add.w	fp, r4, #26
 8005582:	e7f4      	b.n	800556e <_printf_float+0x40e>
 8005584:	2301      	movs	r3, #1
 8005586:	4642      	mov	r2, r8
 8005588:	e7e1      	b.n	800554e <_printf_float+0x3ee>
 800558a:	2301      	movs	r3, #1
 800558c:	464a      	mov	r2, r9
 800558e:	4631      	mov	r1, r6
 8005590:	4628      	mov	r0, r5
 8005592:	47b8      	blx	r7
 8005594:	3001      	adds	r0, #1
 8005596:	f43f ae3e 	beq.w	8005216 <_printf_float+0xb6>
 800559a:	f108 0801 	add.w	r8, r8, #1
 800559e:	68e3      	ldr	r3, [r4, #12]
 80055a0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80055a2:	1a5b      	subs	r3, r3, r1
 80055a4:	4543      	cmp	r3, r8
 80055a6:	dcf0      	bgt.n	800558a <_printf_float+0x42a>
 80055a8:	e6fc      	b.n	80053a4 <_printf_float+0x244>
 80055aa:	f04f 0800 	mov.w	r8, #0
 80055ae:	f104 0919 	add.w	r9, r4, #25
 80055b2:	e7f4      	b.n	800559e <_printf_float+0x43e>

080055b4 <_printf_common>:
 80055b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80055b8:	4616      	mov	r6, r2
 80055ba:	4698      	mov	r8, r3
 80055bc:	688a      	ldr	r2, [r1, #8]
 80055be:	690b      	ldr	r3, [r1, #16]
 80055c0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80055c4:	4293      	cmp	r3, r2
 80055c6:	bfb8      	it	lt
 80055c8:	4613      	movlt	r3, r2
 80055ca:	6033      	str	r3, [r6, #0]
 80055cc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80055d0:	4607      	mov	r7, r0
 80055d2:	460c      	mov	r4, r1
 80055d4:	b10a      	cbz	r2, 80055da <_printf_common+0x26>
 80055d6:	3301      	adds	r3, #1
 80055d8:	6033      	str	r3, [r6, #0]
 80055da:	6823      	ldr	r3, [r4, #0]
 80055dc:	0699      	lsls	r1, r3, #26
 80055de:	bf42      	ittt	mi
 80055e0:	6833      	ldrmi	r3, [r6, #0]
 80055e2:	3302      	addmi	r3, #2
 80055e4:	6033      	strmi	r3, [r6, #0]
 80055e6:	6825      	ldr	r5, [r4, #0]
 80055e8:	f015 0506 	ands.w	r5, r5, #6
 80055ec:	d106      	bne.n	80055fc <_printf_common+0x48>
 80055ee:	f104 0a19 	add.w	sl, r4, #25
 80055f2:	68e3      	ldr	r3, [r4, #12]
 80055f4:	6832      	ldr	r2, [r6, #0]
 80055f6:	1a9b      	subs	r3, r3, r2
 80055f8:	42ab      	cmp	r3, r5
 80055fa:	dc26      	bgt.n	800564a <_printf_common+0x96>
 80055fc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005600:	6822      	ldr	r2, [r4, #0]
 8005602:	3b00      	subs	r3, #0
 8005604:	bf18      	it	ne
 8005606:	2301      	movne	r3, #1
 8005608:	0692      	lsls	r2, r2, #26
 800560a:	d42b      	bmi.n	8005664 <_printf_common+0xb0>
 800560c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005610:	4641      	mov	r1, r8
 8005612:	4638      	mov	r0, r7
 8005614:	47c8      	blx	r9
 8005616:	3001      	adds	r0, #1
 8005618:	d01e      	beq.n	8005658 <_printf_common+0xa4>
 800561a:	6823      	ldr	r3, [r4, #0]
 800561c:	6922      	ldr	r2, [r4, #16]
 800561e:	f003 0306 	and.w	r3, r3, #6
 8005622:	2b04      	cmp	r3, #4
 8005624:	bf02      	ittt	eq
 8005626:	68e5      	ldreq	r5, [r4, #12]
 8005628:	6833      	ldreq	r3, [r6, #0]
 800562a:	1aed      	subeq	r5, r5, r3
 800562c:	68a3      	ldr	r3, [r4, #8]
 800562e:	bf0c      	ite	eq
 8005630:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005634:	2500      	movne	r5, #0
 8005636:	4293      	cmp	r3, r2
 8005638:	bfc4      	itt	gt
 800563a:	1a9b      	subgt	r3, r3, r2
 800563c:	18ed      	addgt	r5, r5, r3
 800563e:	2600      	movs	r6, #0
 8005640:	341a      	adds	r4, #26
 8005642:	42b5      	cmp	r5, r6
 8005644:	d11a      	bne.n	800567c <_printf_common+0xc8>
 8005646:	2000      	movs	r0, #0
 8005648:	e008      	b.n	800565c <_printf_common+0xa8>
 800564a:	2301      	movs	r3, #1
 800564c:	4652      	mov	r2, sl
 800564e:	4641      	mov	r1, r8
 8005650:	4638      	mov	r0, r7
 8005652:	47c8      	blx	r9
 8005654:	3001      	adds	r0, #1
 8005656:	d103      	bne.n	8005660 <_printf_common+0xac>
 8005658:	f04f 30ff 	mov.w	r0, #4294967295
 800565c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005660:	3501      	adds	r5, #1
 8005662:	e7c6      	b.n	80055f2 <_printf_common+0x3e>
 8005664:	18e1      	adds	r1, r4, r3
 8005666:	1c5a      	adds	r2, r3, #1
 8005668:	2030      	movs	r0, #48	@ 0x30
 800566a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800566e:	4422      	add	r2, r4
 8005670:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005674:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005678:	3302      	adds	r3, #2
 800567a:	e7c7      	b.n	800560c <_printf_common+0x58>
 800567c:	2301      	movs	r3, #1
 800567e:	4622      	mov	r2, r4
 8005680:	4641      	mov	r1, r8
 8005682:	4638      	mov	r0, r7
 8005684:	47c8      	blx	r9
 8005686:	3001      	adds	r0, #1
 8005688:	d0e6      	beq.n	8005658 <_printf_common+0xa4>
 800568a:	3601      	adds	r6, #1
 800568c:	e7d9      	b.n	8005642 <_printf_common+0x8e>
	...

08005690 <_printf_i>:
 8005690:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005694:	7e0f      	ldrb	r7, [r1, #24]
 8005696:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005698:	2f78      	cmp	r7, #120	@ 0x78
 800569a:	4691      	mov	r9, r2
 800569c:	4680      	mov	r8, r0
 800569e:	460c      	mov	r4, r1
 80056a0:	469a      	mov	sl, r3
 80056a2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80056a6:	d807      	bhi.n	80056b8 <_printf_i+0x28>
 80056a8:	2f62      	cmp	r7, #98	@ 0x62
 80056aa:	d80a      	bhi.n	80056c2 <_printf_i+0x32>
 80056ac:	2f00      	cmp	r7, #0
 80056ae:	f000 80d2 	beq.w	8005856 <_printf_i+0x1c6>
 80056b2:	2f58      	cmp	r7, #88	@ 0x58
 80056b4:	f000 80b9 	beq.w	800582a <_printf_i+0x19a>
 80056b8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80056bc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80056c0:	e03a      	b.n	8005738 <_printf_i+0xa8>
 80056c2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80056c6:	2b15      	cmp	r3, #21
 80056c8:	d8f6      	bhi.n	80056b8 <_printf_i+0x28>
 80056ca:	a101      	add	r1, pc, #4	@ (adr r1, 80056d0 <_printf_i+0x40>)
 80056cc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80056d0:	08005729 	.word	0x08005729
 80056d4:	0800573d 	.word	0x0800573d
 80056d8:	080056b9 	.word	0x080056b9
 80056dc:	080056b9 	.word	0x080056b9
 80056e0:	080056b9 	.word	0x080056b9
 80056e4:	080056b9 	.word	0x080056b9
 80056e8:	0800573d 	.word	0x0800573d
 80056ec:	080056b9 	.word	0x080056b9
 80056f0:	080056b9 	.word	0x080056b9
 80056f4:	080056b9 	.word	0x080056b9
 80056f8:	080056b9 	.word	0x080056b9
 80056fc:	0800583d 	.word	0x0800583d
 8005700:	08005767 	.word	0x08005767
 8005704:	080057f7 	.word	0x080057f7
 8005708:	080056b9 	.word	0x080056b9
 800570c:	080056b9 	.word	0x080056b9
 8005710:	0800585f 	.word	0x0800585f
 8005714:	080056b9 	.word	0x080056b9
 8005718:	08005767 	.word	0x08005767
 800571c:	080056b9 	.word	0x080056b9
 8005720:	080056b9 	.word	0x080056b9
 8005724:	080057ff 	.word	0x080057ff
 8005728:	6833      	ldr	r3, [r6, #0]
 800572a:	1d1a      	adds	r2, r3, #4
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	6032      	str	r2, [r6, #0]
 8005730:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005734:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005738:	2301      	movs	r3, #1
 800573a:	e09d      	b.n	8005878 <_printf_i+0x1e8>
 800573c:	6833      	ldr	r3, [r6, #0]
 800573e:	6820      	ldr	r0, [r4, #0]
 8005740:	1d19      	adds	r1, r3, #4
 8005742:	6031      	str	r1, [r6, #0]
 8005744:	0606      	lsls	r6, r0, #24
 8005746:	d501      	bpl.n	800574c <_printf_i+0xbc>
 8005748:	681d      	ldr	r5, [r3, #0]
 800574a:	e003      	b.n	8005754 <_printf_i+0xc4>
 800574c:	0645      	lsls	r5, r0, #25
 800574e:	d5fb      	bpl.n	8005748 <_printf_i+0xb8>
 8005750:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005754:	2d00      	cmp	r5, #0
 8005756:	da03      	bge.n	8005760 <_printf_i+0xd0>
 8005758:	232d      	movs	r3, #45	@ 0x2d
 800575a:	426d      	negs	r5, r5
 800575c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005760:	4859      	ldr	r0, [pc, #356]	@ (80058c8 <_printf_i+0x238>)
 8005762:	230a      	movs	r3, #10
 8005764:	e011      	b.n	800578a <_printf_i+0xfa>
 8005766:	6821      	ldr	r1, [r4, #0]
 8005768:	6833      	ldr	r3, [r6, #0]
 800576a:	0608      	lsls	r0, r1, #24
 800576c:	f853 5b04 	ldr.w	r5, [r3], #4
 8005770:	d402      	bmi.n	8005778 <_printf_i+0xe8>
 8005772:	0649      	lsls	r1, r1, #25
 8005774:	bf48      	it	mi
 8005776:	b2ad      	uxthmi	r5, r5
 8005778:	2f6f      	cmp	r7, #111	@ 0x6f
 800577a:	4853      	ldr	r0, [pc, #332]	@ (80058c8 <_printf_i+0x238>)
 800577c:	6033      	str	r3, [r6, #0]
 800577e:	bf14      	ite	ne
 8005780:	230a      	movne	r3, #10
 8005782:	2308      	moveq	r3, #8
 8005784:	2100      	movs	r1, #0
 8005786:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800578a:	6866      	ldr	r6, [r4, #4]
 800578c:	60a6      	str	r6, [r4, #8]
 800578e:	2e00      	cmp	r6, #0
 8005790:	bfa2      	ittt	ge
 8005792:	6821      	ldrge	r1, [r4, #0]
 8005794:	f021 0104 	bicge.w	r1, r1, #4
 8005798:	6021      	strge	r1, [r4, #0]
 800579a:	b90d      	cbnz	r5, 80057a0 <_printf_i+0x110>
 800579c:	2e00      	cmp	r6, #0
 800579e:	d04b      	beq.n	8005838 <_printf_i+0x1a8>
 80057a0:	4616      	mov	r6, r2
 80057a2:	fbb5 f1f3 	udiv	r1, r5, r3
 80057a6:	fb03 5711 	mls	r7, r3, r1, r5
 80057aa:	5dc7      	ldrb	r7, [r0, r7]
 80057ac:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80057b0:	462f      	mov	r7, r5
 80057b2:	42bb      	cmp	r3, r7
 80057b4:	460d      	mov	r5, r1
 80057b6:	d9f4      	bls.n	80057a2 <_printf_i+0x112>
 80057b8:	2b08      	cmp	r3, #8
 80057ba:	d10b      	bne.n	80057d4 <_printf_i+0x144>
 80057bc:	6823      	ldr	r3, [r4, #0]
 80057be:	07df      	lsls	r7, r3, #31
 80057c0:	d508      	bpl.n	80057d4 <_printf_i+0x144>
 80057c2:	6923      	ldr	r3, [r4, #16]
 80057c4:	6861      	ldr	r1, [r4, #4]
 80057c6:	4299      	cmp	r1, r3
 80057c8:	bfde      	ittt	le
 80057ca:	2330      	movle	r3, #48	@ 0x30
 80057cc:	f806 3c01 	strble.w	r3, [r6, #-1]
 80057d0:	f106 36ff 	addle.w	r6, r6, #4294967295
 80057d4:	1b92      	subs	r2, r2, r6
 80057d6:	6122      	str	r2, [r4, #16]
 80057d8:	f8cd a000 	str.w	sl, [sp]
 80057dc:	464b      	mov	r3, r9
 80057de:	aa03      	add	r2, sp, #12
 80057e0:	4621      	mov	r1, r4
 80057e2:	4640      	mov	r0, r8
 80057e4:	f7ff fee6 	bl	80055b4 <_printf_common>
 80057e8:	3001      	adds	r0, #1
 80057ea:	d14a      	bne.n	8005882 <_printf_i+0x1f2>
 80057ec:	f04f 30ff 	mov.w	r0, #4294967295
 80057f0:	b004      	add	sp, #16
 80057f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80057f6:	6823      	ldr	r3, [r4, #0]
 80057f8:	f043 0320 	orr.w	r3, r3, #32
 80057fc:	6023      	str	r3, [r4, #0]
 80057fe:	4833      	ldr	r0, [pc, #204]	@ (80058cc <_printf_i+0x23c>)
 8005800:	2778      	movs	r7, #120	@ 0x78
 8005802:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005806:	6823      	ldr	r3, [r4, #0]
 8005808:	6831      	ldr	r1, [r6, #0]
 800580a:	061f      	lsls	r7, r3, #24
 800580c:	f851 5b04 	ldr.w	r5, [r1], #4
 8005810:	d402      	bmi.n	8005818 <_printf_i+0x188>
 8005812:	065f      	lsls	r7, r3, #25
 8005814:	bf48      	it	mi
 8005816:	b2ad      	uxthmi	r5, r5
 8005818:	6031      	str	r1, [r6, #0]
 800581a:	07d9      	lsls	r1, r3, #31
 800581c:	bf44      	itt	mi
 800581e:	f043 0320 	orrmi.w	r3, r3, #32
 8005822:	6023      	strmi	r3, [r4, #0]
 8005824:	b11d      	cbz	r5, 800582e <_printf_i+0x19e>
 8005826:	2310      	movs	r3, #16
 8005828:	e7ac      	b.n	8005784 <_printf_i+0xf4>
 800582a:	4827      	ldr	r0, [pc, #156]	@ (80058c8 <_printf_i+0x238>)
 800582c:	e7e9      	b.n	8005802 <_printf_i+0x172>
 800582e:	6823      	ldr	r3, [r4, #0]
 8005830:	f023 0320 	bic.w	r3, r3, #32
 8005834:	6023      	str	r3, [r4, #0]
 8005836:	e7f6      	b.n	8005826 <_printf_i+0x196>
 8005838:	4616      	mov	r6, r2
 800583a:	e7bd      	b.n	80057b8 <_printf_i+0x128>
 800583c:	6833      	ldr	r3, [r6, #0]
 800583e:	6825      	ldr	r5, [r4, #0]
 8005840:	6961      	ldr	r1, [r4, #20]
 8005842:	1d18      	adds	r0, r3, #4
 8005844:	6030      	str	r0, [r6, #0]
 8005846:	062e      	lsls	r6, r5, #24
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	d501      	bpl.n	8005850 <_printf_i+0x1c0>
 800584c:	6019      	str	r1, [r3, #0]
 800584e:	e002      	b.n	8005856 <_printf_i+0x1c6>
 8005850:	0668      	lsls	r0, r5, #25
 8005852:	d5fb      	bpl.n	800584c <_printf_i+0x1bc>
 8005854:	8019      	strh	r1, [r3, #0]
 8005856:	2300      	movs	r3, #0
 8005858:	6123      	str	r3, [r4, #16]
 800585a:	4616      	mov	r6, r2
 800585c:	e7bc      	b.n	80057d8 <_printf_i+0x148>
 800585e:	6833      	ldr	r3, [r6, #0]
 8005860:	1d1a      	adds	r2, r3, #4
 8005862:	6032      	str	r2, [r6, #0]
 8005864:	681e      	ldr	r6, [r3, #0]
 8005866:	6862      	ldr	r2, [r4, #4]
 8005868:	2100      	movs	r1, #0
 800586a:	4630      	mov	r0, r6
 800586c:	f7fa fcb0 	bl	80001d0 <memchr>
 8005870:	b108      	cbz	r0, 8005876 <_printf_i+0x1e6>
 8005872:	1b80      	subs	r0, r0, r6
 8005874:	6060      	str	r0, [r4, #4]
 8005876:	6863      	ldr	r3, [r4, #4]
 8005878:	6123      	str	r3, [r4, #16]
 800587a:	2300      	movs	r3, #0
 800587c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005880:	e7aa      	b.n	80057d8 <_printf_i+0x148>
 8005882:	6923      	ldr	r3, [r4, #16]
 8005884:	4632      	mov	r2, r6
 8005886:	4649      	mov	r1, r9
 8005888:	4640      	mov	r0, r8
 800588a:	47d0      	blx	sl
 800588c:	3001      	adds	r0, #1
 800588e:	d0ad      	beq.n	80057ec <_printf_i+0x15c>
 8005890:	6823      	ldr	r3, [r4, #0]
 8005892:	079b      	lsls	r3, r3, #30
 8005894:	d413      	bmi.n	80058be <_printf_i+0x22e>
 8005896:	68e0      	ldr	r0, [r4, #12]
 8005898:	9b03      	ldr	r3, [sp, #12]
 800589a:	4298      	cmp	r0, r3
 800589c:	bfb8      	it	lt
 800589e:	4618      	movlt	r0, r3
 80058a0:	e7a6      	b.n	80057f0 <_printf_i+0x160>
 80058a2:	2301      	movs	r3, #1
 80058a4:	4632      	mov	r2, r6
 80058a6:	4649      	mov	r1, r9
 80058a8:	4640      	mov	r0, r8
 80058aa:	47d0      	blx	sl
 80058ac:	3001      	adds	r0, #1
 80058ae:	d09d      	beq.n	80057ec <_printf_i+0x15c>
 80058b0:	3501      	adds	r5, #1
 80058b2:	68e3      	ldr	r3, [r4, #12]
 80058b4:	9903      	ldr	r1, [sp, #12]
 80058b6:	1a5b      	subs	r3, r3, r1
 80058b8:	42ab      	cmp	r3, r5
 80058ba:	dcf2      	bgt.n	80058a2 <_printf_i+0x212>
 80058bc:	e7eb      	b.n	8005896 <_printf_i+0x206>
 80058be:	2500      	movs	r5, #0
 80058c0:	f104 0619 	add.w	r6, r4, #25
 80058c4:	e7f5      	b.n	80058b2 <_printf_i+0x222>
 80058c6:	bf00      	nop
 80058c8:	08007a5a 	.word	0x08007a5a
 80058cc:	08007a6b 	.word	0x08007a6b

080058d0 <std>:
 80058d0:	2300      	movs	r3, #0
 80058d2:	b510      	push	{r4, lr}
 80058d4:	4604      	mov	r4, r0
 80058d6:	e9c0 3300 	strd	r3, r3, [r0]
 80058da:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80058de:	6083      	str	r3, [r0, #8]
 80058e0:	8181      	strh	r1, [r0, #12]
 80058e2:	6643      	str	r3, [r0, #100]	@ 0x64
 80058e4:	81c2      	strh	r2, [r0, #14]
 80058e6:	6183      	str	r3, [r0, #24]
 80058e8:	4619      	mov	r1, r3
 80058ea:	2208      	movs	r2, #8
 80058ec:	305c      	adds	r0, #92	@ 0x5c
 80058ee:	f000 f90e 	bl	8005b0e <memset>
 80058f2:	4b0d      	ldr	r3, [pc, #52]	@ (8005928 <std+0x58>)
 80058f4:	6263      	str	r3, [r4, #36]	@ 0x24
 80058f6:	4b0d      	ldr	r3, [pc, #52]	@ (800592c <std+0x5c>)
 80058f8:	62a3      	str	r3, [r4, #40]	@ 0x28
 80058fa:	4b0d      	ldr	r3, [pc, #52]	@ (8005930 <std+0x60>)
 80058fc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80058fe:	4b0d      	ldr	r3, [pc, #52]	@ (8005934 <std+0x64>)
 8005900:	6323      	str	r3, [r4, #48]	@ 0x30
 8005902:	4b0d      	ldr	r3, [pc, #52]	@ (8005938 <std+0x68>)
 8005904:	6224      	str	r4, [r4, #32]
 8005906:	429c      	cmp	r4, r3
 8005908:	d006      	beq.n	8005918 <std+0x48>
 800590a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800590e:	4294      	cmp	r4, r2
 8005910:	d002      	beq.n	8005918 <std+0x48>
 8005912:	33d0      	adds	r3, #208	@ 0xd0
 8005914:	429c      	cmp	r4, r3
 8005916:	d105      	bne.n	8005924 <std+0x54>
 8005918:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800591c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005920:	f000 b972 	b.w	8005c08 <__retarget_lock_init_recursive>
 8005924:	bd10      	pop	{r4, pc}
 8005926:	bf00      	nop
 8005928:	08005a89 	.word	0x08005a89
 800592c:	08005aab 	.word	0x08005aab
 8005930:	08005ae3 	.word	0x08005ae3
 8005934:	08005b07 	.word	0x08005b07
 8005938:	20000aa4 	.word	0x20000aa4

0800593c <stdio_exit_handler>:
 800593c:	4a02      	ldr	r2, [pc, #8]	@ (8005948 <stdio_exit_handler+0xc>)
 800593e:	4903      	ldr	r1, [pc, #12]	@ (800594c <stdio_exit_handler+0x10>)
 8005940:	4803      	ldr	r0, [pc, #12]	@ (8005950 <stdio_exit_handler+0x14>)
 8005942:	f000 b869 	b.w	8005a18 <_fwalk_sglue>
 8005946:	bf00      	nop
 8005948:	2000000c 	.word	0x2000000c
 800594c:	08007539 	.word	0x08007539
 8005950:	2000001c 	.word	0x2000001c

08005954 <cleanup_stdio>:
 8005954:	6841      	ldr	r1, [r0, #4]
 8005956:	4b0c      	ldr	r3, [pc, #48]	@ (8005988 <cleanup_stdio+0x34>)
 8005958:	4299      	cmp	r1, r3
 800595a:	b510      	push	{r4, lr}
 800595c:	4604      	mov	r4, r0
 800595e:	d001      	beq.n	8005964 <cleanup_stdio+0x10>
 8005960:	f001 fdea 	bl	8007538 <_fflush_r>
 8005964:	68a1      	ldr	r1, [r4, #8]
 8005966:	4b09      	ldr	r3, [pc, #36]	@ (800598c <cleanup_stdio+0x38>)
 8005968:	4299      	cmp	r1, r3
 800596a:	d002      	beq.n	8005972 <cleanup_stdio+0x1e>
 800596c:	4620      	mov	r0, r4
 800596e:	f001 fde3 	bl	8007538 <_fflush_r>
 8005972:	68e1      	ldr	r1, [r4, #12]
 8005974:	4b06      	ldr	r3, [pc, #24]	@ (8005990 <cleanup_stdio+0x3c>)
 8005976:	4299      	cmp	r1, r3
 8005978:	d004      	beq.n	8005984 <cleanup_stdio+0x30>
 800597a:	4620      	mov	r0, r4
 800597c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005980:	f001 bdda 	b.w	8007538 <_fflush_r>
 8005984:	bd10      	pop	{r4, pc}
 8005986:	bf00      	nop
 8005988:	20000aa4 	.word	0x20000aa4
 800598c:	20000b0c 	.word	0x20000b0c
 8005990:	20000b74 	.word	0x20000b74

08005994 <global_stdio_init.part.0>:
 8005994:	b510      	push	{r4, lr}
 8005996:	4b0b      	ldr	r3, [pc, #44]	@ (80059c4 <global_stdio_init.part.0+0x30>)
 8005998:	4c0b      	ldr	r4, [pc, #44]	@ (80059c8 <global_stdio_init.part.0+0x34>)
 800599a:	4a0c      	ldr	r2, [pc, #48]	@ (80059cc <global_stdio_init.part.0+0x38>)
 800599c:	601a      	str	r2, [r3, #0]
 800599e:	4620      	mov	r0, r4
 80059a0:	2200      	movs	r2, #0
 80059a2:	2104      	movs	r1, #4
 80059a4:	f7ff ff94 	bl	80058d0 <std>
 80059a8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80059ac:	2201      	movs	r2, #1
 80059ae:	2109      	movs	r1, #9
 80059b0:	f7ff ff8e 	bl	80058d0 <std>
 80059b4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80059b8:	2202      	movs	r2, #2
 80059ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80059be:	2112      	movs	r1, #18
 80059c0:	f7ff bf86 	b.w	80058d0 <std>
 80059c4:	20000bdc 	.word	0x20000bdc
 80059c8:	20000aa4 	.word	0x20000aa4
 80059cc:	0800593d 	.word	0x0800593d

080059d0 <__sfp_lock_acquire>:
 80059d0:	4801      	ldr	r0, [pc, #4]	@ (80059d8 <__sfp_lock_acquire+0x8>)
 80059d2:	f000 b91a 	b.w	8005c0a <__retarget_lock_acquire_recursive>
 80059d6:	bf00      	nop
 80059d8:	20000be5 	.word	0x20000be5

080059dc <__sfp_lock_release>:
 80059dc:	4801      	ldr	r0, [pc, #4]	@ (80059e4 <__sfp_lock_release+0x8>)
 80059de:	f000 b915 	b.w	8005c0c <__retarget_lock_release_recursive>
 80059e2:	bf00      	nop
 80059e4:	20000be5 	.word	0x20000be5

080059e8 <__sinit>:
 80059e8:	b510      	push	{r4, lr}
 80059ea:	4604      	mov	r4, r0
 80059ec:	f7ff fff0 	bl	80059d0 <__sfp_lock_acquire>
 80059f0:	6a23      	ldr	r3, [r4, #32]
 80059f2:	b11b      	cbz	r3, 80059fc <__sinit+0x14>
 80059f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80059f8:	f7ff bff0 	b.w	80059dc <__sfp_lock_release>
 80059fc:	4b04      	ldr	r3, [pc, #16]	@ (8005a10 <__sinit+0x28>)
 80059fe:	6223      	str	r3, [r4, #32]
 8005a00:	4b04      	ldr	r3, [pc, #16]	@ (8005a14 <__sinit+0x2c>)
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d1f5      	bne.n	80059f4 <__sinit+0xc>
 8005a08:	f7ff ffc4 	bl	8005994 <global_stdio_init.part.0>
 8005a0c:	e7f2      	b.n	80059f4 <__sinit+0xc>
 8005a0e:	bf00      	nop
 8005a10:	08005955 	.word	0x08005955
 8005a14:	20000bdc 	.word	0x20000bdc

08005a18 <_fwalk_sglue>:
 8005a18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005a1c:	4607      	mov	r7, r0
 8005a1e:	4688      	mov	r8, r1
 8005a20:	4614      	mov	r4, r2
 8005a22:	2600      	movs	r6, #0
 8005a24:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005a28:	f1b9 0901 	subs.w	r9, r9, #1
 8005a2c:	d505      	bpl.n	8005a3a <_fwalk_sglue+0x22>
 8005a2e:	6824      	ldr	r4, [r4, #0]
 8005a30:	2c00      	cmp	r4, #0
 8005a32:	d1f7      	bne.n	8005a24 <_fwalk_sglue+0xc>
 8005a34:	4630      	mov	r0, r6
 8005a36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005a3a:	89ab      	ldrh	r3, [r5, #12]
 8005a3c:	2b01      	cmp	r3, #1
 8005a3e:	d907      	bls.n	8005a50 <_fwalk_sglue+0x38>
 8005a40:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005a44:	3301      	adds	r3, #1
 8005a46:	d003      	beq.n	8005a50 <_fwalk_sglue+0x38>
 8005a48:	4629      	mov	r1, r5
 8005a4a:	4638      	mov	r0, r7
 8005a4c:	47c0      	blx	r8
 8005a4e:	4306      	orrs	r6, r0
 8005a50:	3568      	adds	r5, #104	@ 0x68
 8005a52:	e7e9      	b.n	8005a28 <_fwalk_sglue+0x10>

08005a54 <iprintf>:
 8005a54:	b40f      	push	{r0, r1, r2, r3}
 8005a56:	b507      	push	{r0, r1, r2, lr}
 8005a58:	4906      	ldr	r1, [pc, #24]	@ (8005a74 <iprintf+0x20>)
 8005a5a:	ab04      	add	r3, sp, #16
 8005a5c:	6808      	ldr	r0, [r1, #0]
 8005a5e:	f853 2b04 	ldr.w	r2, [r3], #4
 8005a62:	6881      	ldr	r1, [r0, #8]
 8005a64:	9301      	str	r3, [sp, #4]
 8005a66:	f001 fbcb 	bl	8007200 <_vfiprintf_r>
 8005a6a:	b003      	add	sp, #12
 8005a6c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005a70:	b004      	add	sp, #16
 8005a72:	4770      	bx	lr
 8005a74:	20000018 	.word	0x20000018

08005a78 <putchar>:
 8005a78:	4b02      	ldr	r3, [pc, #8]	@ (8005a84 <putchar+0xc>)
 8005a7a:	4601      	mov	r1, r0
 8005a7c:	6818      	ldr	r0, [r3, #0]
 8005a7e:	6882      	ldr	r2, [r0, #8]
 8005a80:	f001 bd82 	b.w	8007588 <_putc_r>
 8005a84:	20000018 	.word	0x20000018

08005a88 <__sread>:
 8005a88:	b510      	push	{r4, lr}
 8005a8a:	460c      	mov	r4, r1
 8005a8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005a90:	f000 f86c 	bl	8005b6c <_read_r>
 8005a94:	2800      	cmp	r0, #0
 8005a96:	bfab      	itete	ge
 8005a98:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005a9a:	89a3      	ldrhlt	r3, [r4, #12]
 8005a9c:	181b      	addge	r3, r3, r0
 8005a9e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005aa2:	bfac      	ite	ge
 8005aa4:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005aa6:	81a3      	strhlt	r3, [r4, #12]
 8005aa8:	bd10      	pop	{r4, pc}

08005aaa <__swrite>:
 8005aaa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005aae:	461f      	mov	r7, r3
 8005ab0:	898b      	ldrh	r3, [r1, #12]
 8005ab2:	05db      	lsls	r3, r3, #23
 8005ab4:	4605      	mov	r5, r0
 8005ab6:	460c      	mov	r4, r1
 8005ab8:	4616      	mov	r6, r2
 8005aba:	d505      	bpl.n	8005ac8 <__swrite+0x1e>
 8005abc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ac0:	2302      	movs	r3, #2
 8005ac2:	2200      	movs	r2, #0
 8005ac4:	f000 f840 	bl	8005b48 <_lseek_r>
 8005ac8:	89a3      	ldrh	r3, [r4, #12]
 8005aca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005ace:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005ad2:	81a3      	strh	r3, [r4, #12]
 8005ad4:	4632      	mov	r2, r6
 8005ad6:	463b      	mov	r3, r7
 8005ad8:	4628      	mov	r0, r5
 8005ada:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005ade:	f000 b857 	b.w	8005b90 <_write_r>

08005ae2 <__sseek>:
 8005ae2:	b510      	push	{r4, lr}
 8005ae4:	460c      	mov	r4, r1
 8005ae6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005aea:	f000 f82d 	bl	8005b48 <_lseek_r>
 8005aee:	1c43      	adds	r3, r0, #1
 8005af0:	89a3      	ldrh	r3, [r4, #12]
 8005af2:	bf15      	itete	ne
 8005af4:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005af6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005afa:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005afe:	81a3      	strheq	r3, [r4, #12]
 8005b00:	bf18      	it	ne
 8005b02:	81a3      	strhne	r3, [r4, #12]
 8005b04:	bd10      	pop	{r4, pc}

08005b06 <__sclose>:
 8005b06:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b0a:	f000 b80d 	b.w	8005b28 <_close_r>

08005b0e <memset>:
 8005b0e:	4402      	add	r2, r0
 8005b10:	4603      	mov	r3, r0
 8005b12:	4293      	cmp	r3, r2
 8005b14:	d100      	bne.n	8005b18 <memset+0xa>
 8005b16:	4770      	bx	lr
 8005b18:	f803 1b01 	strb.w	r1, [r3], #1
 8005b1c:	e7f9      	b.n	8005b12 <memset+0x4>
	...

08005b20 <_localeconv_r>:
 8005b20:	4800      	ldr	r0, [pc, #0]	@ (8005b24 <_localeconv_r+0x4>)
 8005b22:	4770      	bx	lr
 8005b24:	20000158 	.word	0x20000158

08005b28 <_close_r>:
 8005b28:	b538      	push	{r3, r4, r5, lr}
 8005b2a:	4d06      	ldr	r5, [pc, #24]	@ (8005b44 <_close_r+0x1c>)
 8005b2c:	2300      	movs	r3, #0
 8005b2e:	4604      	mov	r4, r0
 8005b30:	4608      	mov	r0, r1
 8005b32:	602b      	str	r3, [r5, #0]
 8005b34:	f7fb fdc2 	bl	80016bc <_close>
 8005b38:	1c43      	adds	r3, r0, #1
 8005b3a:	d102      	bne.n	8005b42 <_close_r+0x1a>
 8005b3c:	682b      	ldr	r3, [r5, #0]
 8005b3e:	b103      	cbz	r3, 8005b42 <_close_r+0x1a>
 8005b40:	6023      	str	r3, [r4, #0]
 8005b42:	bd38      	pop	{r3, r4, r5, pc}
 8005b44:	20000be0 	.word	0x20000be0

08005b48 <_lseek_r>:
 8005b48:	b538      	push	{r3, r4, r5, lr}
 8005b4a:	4d07      	ldr	r5, [pc, #28]	@ (8005b68 <_lseek_r+0x20>)
 8005b4c:	4604      	mov	r4, r0
 8005b4e:	4608      	mov	r0, r1
 8005b50:	4611      	mov	r1, r2
 8005b52:	2200      	movs	r2, #0
 8005b54:	602a      	str	r2, [r5, #0]
 8005b56:	461a      	mov	r2, r3
 8005b58:	f7fb fdd7 	bl	800170a <_lseek>
 8005b5c:	1c43      	adds	r3, r0, #1
 8005b5e:	d102      	bne.n	8005b66 <_lseek_r+0x1e>
 8005b60:	682b      	ldr	r3, [r5, #0]
 8005b62:	b103      	cbz	r3, 8005b66 <_lseek_r+0x1e>
 8005b64:	6023      	str	r3, [r4, #0]
 8005b66:	bd38      	pop	{r3, r4, r5, pc}
 8005b68:	20000be0 	.word	0x20000be0

08005b6c <_read_r>:
 8005b6c:	b538      	push	{r3, r4, r5, lr}
 8005b6e:	4d07      	ldr	r5, [pc, #28]	@ (8005b8c <_read_r+0x20>)
 8005b70:	4604      	mov	r4, r0
 8005b72:	4608      	mov	r0, r1
 8005b74:	4611      	mov	r1, r2
 8005b76:	2200      	movs	r2, #0
 8005b78:	602a      	str	r2, [r5, #0]
 8005b7a:	461a      	mov	r2, r3
 8005b7c:	f7fb fd65 	bl	800164a <_read>
 8005b80:	1c43      	adds	r3, r0, #1
 8005b82:	d102      	bne.n	8005b8a <_read_r+0x1e>
 8005b84:	682b      	ldr	r3, [r5, #0]
 8005b86:	b103      	cbz	r3, 8005b8a <_read_r+0x1e>
 8005b88:	6023      	str	r3, [r4, #0]
 8005b8a:	bd38      	pop	{r3, r4, r5, pc}
 8005b8c:	20000be0 	.word	0x20000be0

08005b90 <_write_r>:
 8005b90:	b538      	push	{r3, r4, r5, lr}
 8005b92:	4d07      	ldr	r5, [pc, #28]	@ (8005bb0 <_write_r+0x20>)
 8005b94:	4604      	mov	r4, r0
 8005b96:	4608      	mov	r0, r1
 8005b98:	4611      	mov	r1, r2
 8005b9a:	2200      	movs	r2, #0
 8005b9c:	602a      	str	r2, [r5, #0]
 8005b9e:	461a      	mov	r2, r3
 8005ba0:	f7fb fd70 	bl	8001684 <_write>
 8005ba4:	1c43      	adds	r3, r0, #1
 8005ba6:	d102      	bne.n	8005bae <_write_r+0x1e>
 8005ba8:	682b      	ldr	r3, [r5, #0]
 8005baa:	b103      	cbz	r3, 8005bae <_write_r+0x1e>
 8005bac:	6023      	str	r3, [r4, #0]
 8005bae:	bd38      	pop	{r3, r4, r5, pc}
 8005bb0:	20000be0 	.word	0x20000be0

08005bb4 <__errno>:
 8005bb4:	4b01      	ldr	r3, [pc, #4]	@ (8005bbc <__errno+0x8>)
 8005bb6:	6818      	ldr	r0, [r3, #0]
 8005bb8:	4770      	bx	lr
 8005bba:	bf00      	nop
 8005bbc:	20000018 	.word	0x20000018

08005bc0 <__libc_init_array>:
 8005bc0:	b570      	push	{r4, r5, r6, lr}
 8005bc2:	4d0d      	ldr	r5, [pc, #52]	@ (8005bf8 <__libc_init_array+0x38>)
 8005bc4:	4c0d      	ldr	r4, [pc, #52]	@ (8005bfc <__libc_init_array+0x3c>)
 8005bc6:	1b64      	subs	r4, r4, r5
 8005bc8:	10a4      	asrs	r4, r4, #2
 8005bca:	2600      	movs	r6, #0
 8005bcc:	42a6      	cmp	r6, r4
 8005bce:	d109      	bne.n	8005be4 <__libc_init_array+0x24>
 8005bd0:	4d0b      	ldr	r5, [pc, #44]	@ (8005c00 <__libc_init_array+0x40>)
 8005bd2:	4c0c      	ldr	r4, [pc, #48]	@ (8005c04 <__libc_init_array+0x44>)
 8005bd4:	f001 fef2 	bl	80079bc <_init>
 8005bd8:	1b64      	subs	r4, r4, r5
 8005bda:	10a4      	asrs	r4, r4, #2
 8005bdc:	2600      	movs	r6, #0
 8005bde:	42a6      	cmp	r6, r4
 8005be0:	d105      	bne.n	8005bee <__libc_init_array+0x2e>
 8005be2:	bd70      	pop	{r4, r5, r6, pc}
 8005be4:	f855 3b04 	ldr.w	r3, [r5], #4
 8005be8:	4798      	blx	r3
 8005bea:	3601      	adds	r6, #1
 8005bec:	e7ee      	b.n	8005bcc <__libc_init_array+0xc>
 8005bee:	f855 3b04 	ldr.w	r3, [r5], #4
 8005bf2:	4798      	blx	r3
 8005bf4:	3601      	adds	r6, #1
 8005bf6:	e7f2      	b.n	8005bde <__libc_init_array+0x1e>
 8005bf8:	08007dc0 	.word	0x08007dc0
 8005bfc:	08007dc0 	.word	0x08007dc0
 8005c00:	08007dc0 	.word	0x08007dc0
 8005c04:	08007dc4 	.word	0x08007dc4

08005c08 <__retarget_lock_init_recursive>:
 8005c08:	4770      	bx	lr

08005c0a <__retarget_lock_acquire_recursive>:
 8005c0a:	4770      	bx	lr

08005c0c <__retarget_lock_release_recursive>:
 8005c0c:	4770      	bx	lr

08005c0e <quorem>:
 8005c0e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c12:	6903      	ldr	r3, [r0, #16]
 8005c14:	690c      	ldr	r4, [r1, #16]
 8005c16:	42a3      	cmp	r3, r4
 8005c18:	4607      	mov	r7, r0
 8005c1a:	db7e      	blt.n	8005d1a <quorem+0x10c>
 8005c1c:	3c01      	subs	r4, #1
 8005c1e:	f101 0814 	add.w	r8, r1, #20
 8005c22:	00a3      	lsls	r3, r4, #2
 8005c24:	f100 0514 	add.w	r5, r0, #20
 8005c28:	9300      	str	r3, [sp, #0]
 8005c2a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005c2e:	9301      	str	r3, [sp, #4]
 8005c30:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005c34:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005c38:	3301      	adds	r3, #1
 8005c3a:	429a      	cmp	r2, r3
 8005c3c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005c40:	fbb2 f6f3 	udiv	r6, r2, r3
 8005c44:	d32e      	bcc.n	8005ca4 <quorem+0x96>
 8005c46:	f04f 0a00 	mov.w	sl, #0
 8005c4a:	46c4      	mov	ip, r8
 8005c4c:	46ae      	mov	lr, r5
 8005c4e:	46d3      	mov	fp, sl
 8005c50:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005c54:	b298      	uxth	r0, r3
 8005c56:	fb06 a000 	mla	r0, r6, r0, sl
 8005c5a:	0c02      	lsrs	r2, r0, #16
 8005c5c:	0c1b      	lsrs	r3, r3, #16
 8005c5e:	fb06 2303 	mla	r3, r6, r3, r2
 8005c62:	f8de 2000 	ldr.w	r2, [lr]
 8005c66:	b280      	uxth	r0, r0
 8005c68:	b292      	uxth	r2, r2
 8005c6a:	1a12      	subs	r2, r2, r0
 8005c6c:	445a      	add	r2, fp
 8005c6e:	f8de 0000 	ldr.w	r0, [lr]
 8005c72:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005c76:	b29b      	uxth	r3, r3
 8005c78:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005c7c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005c80:	b292      	uxth	r2, r2
 8005c82:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005c86:	45e1      	cmp	r9, ip
 8005c88:	f84e 2b04 	str.w	r2, [lr], #4
 8005c8c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005c90:	d2de      	bcs.n	8005c50 <quorem+0x42>
 8005c92:	9b00      	ldr	r3, [sp, #0]
 8005c94:	58eb      	ldr	r3, [r5, r3]
 8005c96:	b92b      	cbnz	r3, 8005ca4 <quorem+0x96>
 8005c98:	9b01      	ldr	r3, [sp, #4]
 8005c9a:	3b04      	subs	r3, #4
 8005c9c:	429d      	cmp	r5, r3
 8005c9e:	461a      	mov	r2, r3
 8005ca0:	d32f      	bcc.n	8005d02 <quorem+0xf4>
 8005ca2:	613c      	str	r4, [r7, #16]
 8005ca4:	4638      	mov	r0, r7
 8005ca6:	f001 f979 	bl	8006f9c <__mcmp>
 8005caa:	2800      	cmp	r0, #0
 8005cac:	db25      	blt.n	8005cfa <quorem+0xec>
 8005cae:	4629      	mov	r1, r5
 8005cb0:	2000      	movs	r0, #0
 8005cb2:	f858 2b04 	ldr.w	r2, [r8], #4
 8005cb6:	f8d1 c000 	ldr.w	ip, [r1]
 8005cba:	fa1f fe82 	uxth.w	lr, r2
 8005cbe:	fa1f f38c 	uxth.w	r3, ip
 8005cc2:	eba3 030e 	sub.w	r3, r3, lr
 8005cc6:	4403      	add	r3, r0
 8005cc8:	0c12      	lsrs	r2, r2, #16
 8005cca:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005cce:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005cd2:	b29b      	uxth	r3, r3
 8005cd4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005cd8:	45c1      	cmp	r9, r8
 8005cda:	f841 3b04 	str.w	r3, [r1], #4
 8005cde:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005ce2:	d2e6      	bcs.n	8005cb2 <quorem+0xa4>
 8005ce4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005ce8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005cec:	b922      	cbnz	r2, 8005cf8 <quorem+0xea>
 8005cee:	3b04      	subs	r3, #4
 8005cf0:	429d      	cmp	r5, r3
 8005cf2:	461a      	mov	r2, r3
 8005cf4:	d30b      	bcc.n	8005d0e <quorem+0x100>
 8005cf6:	613c      	str	r4, [r7, #16]
 8005cf8:	3601      	adds	r6, #1
 8005cfa:	4630      	mov	r0, r6
 8005cfc:	b003      	add	sp, #12
 8005cfe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d02:	6812      	ldr	r2, [r2, #0]
 8005d04:	3b04      	subs	r3, #4
 8005d06:	2a00      	cmp	r2, #0
 8005d08:	d1cb      	bne.n	8005ca2 <quorem+0x94>
 8005d0a:	3c01      	subs	r4, #1
 8005d0c:	e7c6      	b.n	8005c9c <quorem+0x8e>
 8005d0e:	6812      	ldr	r2, [r2, #0]
 8005d10:	3b04      	subs	r3, #4
 8005d12:	2a00      	cmp	r2, #0
 8005d14:	d1ef      	bne.n	8005cf6 <quorem+0xe8>
 8005d16:	3c01      	subs	r4, #1
 8005d18:	e7ea      	b.n	8005cf0 <quorem+0xe2>
 8005d1a:	2000      	movs	r0, #0
 8005d1c:	e7ee      	b.n	8005cfc <quorem+0xee>
	...

08005d20 <_dtoa_r>:
 8005d20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d24:	69c7      	ldr	r7, [r0, #28]
 8005d26:	b099      	sub	sp, #100	@ 0x64
 8005d28:	ed8d 0b02 	vstr	d0, [sp, #8]
 8005d2c:	ec55 4b10 	vmov	r4, r5, d0
 8005d30:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8005d32:	9109      	str	r1, [sp, #36]	@ 0x24
 8005d34:	4683      	mov	fp, r0
 8005d36:	920e      	str	r2, [sp, #56]	@ 0x38
 8005d38:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005d3a:	b97f      	cbnz	r7, 8005d5c <_dtoa_r+0x3c>
 8005d3c:	2010      	movs	r0, #16
 8005d3e:	f000 fdfd 	bl	800693c <malloc>
 8005d42:	4602      	mov	r2, r0
 8005d44:	f8cb 001c 	str.w	r0, [fp, #28]
 8005d48:	b920      	cbnz	r0, 8005d54 <_dtoa_r+0x34>
 8005d4a:	4ba7      	ldr	r3, [pc, #668]	@ (8005fe8 <_dtoa_r+0x2c8>)
 8005d4c:	21ef      	movs	r1, #239	@ 0xef
 8005d4e:	48a7      	ldr	r0, [pc, #668]	@ (8005fec <_dtoa_r+0x2cc>)
 8005d50:	f001 fd00 	bl	8007754 <__assert_func>
 8005d54:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005d58:	6007      	str	r7, [r0, #0]
 8005d5a:	60c7      	str	r7, [r0, #12]
 8005d5c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005d60:	6819      	ldr	r1, [r3, #0]
 8005d62:	b159      	cbz	r1, 8005d7c <_dtoa_r+0x5c>
 8005d64:	685a      	ldr	r2, [r3, #4]
 8005d66:	604a      	str	r2, [r1, #4]
 8005d68:	2301      	movs	r3, #1
 8005d6a:	4093      	lsls	r3, r2
 8005d6c:	608b      	str	r3, [r1, #8]
 8005d6e:	4658      	mov	r0, fp
 8005d70:	f000 feda 	bl	8006b28 <_Bfree>
 8005d74:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005d78:	2200      	movs	r2, #0
 8005d7a:	601a      	str	r2, [r3, #0]
 8005d7c:	1e2b      	subs	r3, r5, #0
 8005d7e:	bfb9      	ittee	lt
 8005d80:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8005d84:	9303      	strlt	r3, [sp, #12]
 8005d86:	2300      	movge	r3, #0
 8005d88:	6033      	strge	r3, [r6, #0]
 8005d8a:	9f03      	ldr	r7, [sp, #12]
 8005d8c:	4b98      	ldr	r3, [pc, #608]	@ (8005ff0 <_dtoa_r+0x2d0>)
 8005d8e:	bfbc      	itt	lt
 8005d90:	2201      	movlt	r2, #1
 8005d92:	6032      	strlt	r2, [r6, #0]
 8005d94:	43bb      	bics	r3, r7
 8005d96:	d112      	bne.n	8005dbe <_dtoa_r+0x9e>
 8005d98:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8005d9a:	f242 730f 	movw	r3, #9999	@ 0x270f
 8005d9e:	6013      	str	r3, [r2, #0]
 8005da0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8005da4:	4323      	orrs	r3, r4
 8005da6:	f000 854d 	beq.w	8006844 <_dtoa_r+0xb24>
 8005daa:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005dac:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8006004 <_dtoa_r+0x2e4>
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	f000 854f 	beq.w	8006854 <_dtoa_r+0xb34>
 8005db6:	f10a 0303 	add.w	r3, sl, #3
 8005dba:	f000 bd49 	b.w	8006850 <_dtoa_r+0xb30>
 8005dbe:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005dc2:	2200      	movs	r2, #0
 8005dc4:	ec51 0b17 	vmov	r0, r1, d7
 8005dc8:	2300      	movs	r3, #0
 8005dca:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8005dce:	f7fa fe7b 	bl	8000ac8 <__aeabi_dcmpeq>
 8005dd2:	4680      	mov	r8, r0
 8005dd4:	b158      	cbz	r0, 8005dee <_dtoa_r+0xce>
 8005dd6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8005dd8:	2301      	movs	r3, #1
 8005dda:	6013      	str	r3, [r2, #0]
 8005ddc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005dde:	b113      	cbz	r3, 8005de6 <_dtoa_r+0xc6>
 8005de0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8005de2:	4b84      	ldr	r3, [pc, #528]	@ (8005ff4 <_dtoa_r+0x2d4>)
 8005de4:	6013      	str	r3, [r2, #0]
 8005de6:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8006008 <_dtoa_r+0x2e8>
 8005dea:	f000 bd33 	b.w	8006854 <_dtoa_r+0xb34>
 8005dee:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8005df2:	aa16      	add	r2, sp, #88	@ 0x58
 8005df4:	a917      	add	r1, sp, #92	@ 0x5c
 8005df6:	4658      	mov	r0, fp
 8005df8:	f001 f980 	bl	80070fc <__d2b>
 8005dfc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8005e00:	4681      	mov	r9, r0
 8005e02:	2e00      	cmp	r6, #0
 8005e04:	d077      	beq.n	8005ef6 <_dtoa_r+0x1d6>
 8005e06:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005e08:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8005e0c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005e10:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005e14:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005e18:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8005e1c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005e20:	4619      	mov	r1, r3
 8005e22:	2200      	movs	r2, #0
 8005e24:	4b74      	ldr	r3, [pc, #464]	@ (8005ff8 <_dtoa_r+0x2d8>)
 8005e26:	f7fa fa2f 	bl	8000288 <__aeabi_dsub>
 8005e2a:	a369      	add	r3, pc, #420	@ (adr r3, 8005fd0 <_dtoa_r+0x2b0>)
 8005e2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e30:	f7fa fbe2 	bl	80005f8 <__aeabi_dmul>
 8005e34:	a368      	add	r3, pc, #416	@ (adr r3, 8005fd8 <_dtoa_r+0x2b8>)
 8005e36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e3a:	f7fa fa27 	bl	800028c <__adddf3>
 8005e3e:	4604      	mov	r4, r0
 8005e40:	4630      	mov	r0, r6
 8005e42:	460d      	mov	r5, r1
 8005e44:	f7fa fb6e 	bl	8000524 <__aeabi_i2d>
 8005e48:	a365      	add	r3, pc, #404	@ (adr r3, 8005fe0 <_dtoa_r+0x2c0>)
 8005e4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e4e:	f7fa fbd3 	bl	80005f8 <__aeabi_dmul>
 8005e52:	4602      	mov	r2, r0
 8005e54:	460b      	mov	r3, r1
 8005e56:	4620      	mov	r0, r4
 8005e58:	4629      	mov	r1, r5
 8005e5a:	f7fa fa17 	bl	800028c <__adddf3>
 8005e5e:	4604      	mov	r4, r0
 8005e60:	460d      	mov	r5, r1
 8005e62:	f7fa fe79 	bl	8000b58 <__aeabi_d2iz>
 8005e66:	2200      	movs	r2, #0
 8005e68:	4607      	mov	r7, r0
 8005e6a:	2300      	movs	r3, #0
 8005e6c:	4620      	mov	r0, r4
 8005e6e:	4629      	mov	r1, r5
 8005e70:	f7fa fe34 	bl	8000adc <__aeabi_dcmplt>
 8005e74:	b140      	cbz	r0, 8005e88 <_dtoa_r+0x168>
 8005e76:	4638      	mov	r0, r7
 8005e78:	f7fa fb54 	bl	8000524 <__aeabi_i2d>
 8005e7c:	4622      	mov	r2, r4
 8005e7e:	462b      	mov	r3, r5
 8005e80:	f7fa fe22 	bl	8000ac8 <__aeabi_dcmpeq>
 8005e84:	b900      	cbnz	r0, 8005e88 <_dtoa_r+0x168>
 8005e86:	3f01      	subs	r7, #1
 8005e88:	2f16      	cmp	r7, #22
 8005e8a:	d851      	bhi.n	8005f30 <_dtoa_r+0x210>
 8005e8c:	4b5b      	ldr	r3, [pc, #364]	@ (8005ffc <_dtoa_r+0x2dc>)
 8005e8e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005e92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e96:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005e9a:	f7fa fe1f 	bl	8000adc <__aeabi_dcmplt>
 8005e9e:	2800      	cmp	r0, #0
 8005ea0:	d048      	beq.n	8005f34 <_dtoa_r+0x214>
 8005ea2:	3f01      	subs	r7, #1
 8005ea4:	2300      	movs	r3, #0
 8005ea6:	9312      	str	r3, [sp, #72]	@ 0x48
 8005ea8:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8005eaa:	1b9b      	subs	r3, r3, r6
 8005eac:	1e5a      	subs	r2, r3, #1
 8005eae:	bf44      	itt	mi
 8005eb0:	f1c3 0801 	rsbmi	r8, r3, #1
 8005eb4:	2300      	movmi	r3, #0
 8005eb6:	9208      	str	r2, [sp, #32]
 8005eb8:	bf54      	ite	pl
 8005eba:	f04f 0800 	movpl.w	r8, #0
 8005ebe:	9308      	strmi	r3, [sp, #32]
 8005ec0:	2f00      	cmp	r7, #0
 8005ec2:	db39      	blt.n	8005f38 <_dtoa_r+0x218>
 8005ec4:	9b08      	ldr	r3, [sp, #32]
 8005ec6:	970f      	str	r7, [sp, #60]	@ 0x3c
 8005ec8:	443b      	add	r3, r7
 8005eca:	9308      	str	r3, [sp, #32]
 8005ecc:	2300      	movs	r3, #0
 8005ece:	930a      	str	r3, [sp, #40]	@ 0x28
 8005ed0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005ed2:	2b09      	cmp	r3, #9
 8005ed4:	d864      	bhi.n	8005fa0 <_dtoa_r+0x280>
 8005ed6:	2b05      	cmp	r3, #5
 8005ed8:	bfc4      	itt	gt
 8005eda:	3b04      	subgt	r3, #4
 8005edc:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8005ede:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005ee0:	f1a3 0302 	sub.w	r3, r3, #2
 8005ee4:	bfcc      	ite	gt
 8005ee6:	2400      	movgt	r4, #0
 8005ee8:	2401      	movle	r4, #1
 8005eea:	2b03      	cmp	r3, #3
 8005eec:	d863      	bhi.n	8005fb6 <_dtoa_r+0x296>
 8005eee:	e8df f003 	tbb	[pc, r3]
 8005ef2:	372a      	.short	0x372a
 8005ef4:	5535      	.short	0x5535
 8005ef6:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8005efa:	441e      	add	r6, r3
 8005efc:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8005f00:	2b20      	cmp	r3, #32
 8005f02:	bfc1      	itttt	gt
 8005f04:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8005f08:	409f      	lslgt	r7, r3
 8005f0a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8005f0e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8005f12:	bfd6      	itet	le
 8005f14:	f1c3 0320 	rsble	r3, r3, #32
 8005f18:	ea47 0003 	orrgt.w	r0, r7, r3
 8005f1c:	fa04 f003 	lslle.w	r0, r4, r3
 8005f20:	f7fa faf0 	bl	8000504 <__aeabi_ui2d>
 8005f24:	2201      	movs	r2, #1
 8005f26:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8005f2a:	3e01      	subs	r6, #1
 8005f2c:	9214      	str	r2, [sp, #80]	@ 0x50
 8005f2e:	e777      	b.n	8005e20 <_dtoa_r+0x100>
 8005f30:	2301      	movs	r3, #1
 8005f32:	e7b8      	b.n	8005ea6 <_dtoa_r+0x186>
 8005f34:	9012      	str	r0, [sp, #72]	@ 0x48
 8005f36:	e7b7      	b.n	8005ea8 <_dtoa_r+0x188>
 8005f38:	427b      	negs	r3, r7
 8005f3a:	930a      	str	r3, [sp, #40]	@ 0x28
 8005f3c:	2300      	movs	r3, #0
 8005f3e:	eba8 0807 	sub.w	r8, r8, r7
 8005f42:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005f44:	e7c4      	b.n	8005ed0 <_dtoa_r+0x1b0>
 8005f46:	2300      	movs	r3, #0
 8005f48:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005f4a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	dc35      	bgt.n	8005fbc <_dtoa_r+0x29c>
 8005f50:	2301      	movs	r3, #1
 8005f52:	9300      	str	r3, [sp, #0]
 8005f54:	9307      	str	r3, [sp, #28]
 8005f56:	461a      	mov	r2, r3
 8005f58:	920e      	str	r2, [sp, #56]	@ 0x38
 8005f5a:	e00b      	b.n	8005f74 <_dtoa_r+0x254>
 8005f5c:	2301      	movs	r3, #1
 8005f5e:	e7f3      	b.n	8005f48 <_dtoa_r+0x228>
 8005f60:	2300      	movs	r3, #0
 8005f62:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005f64:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005f66:	18fb      	adds	r3, r7, r3
 8005f68:	9300      	str	r3, [sp, #0]
 8005f6a:	3301      	adds	r3, #1
 8005f6c:	2b01      	cmp	r3, #1
 8005f6e:	9307      	str	r3, [sp, #28]
 8005f70:	bfb8      	it	lt
 8005f72:	2301      	movlt	r3, #1
 8005f74:	f8db 001c 	ldr.w	r0, [fp, #28]
 8005f78:	2100      	movs	r1, #0
 8005f7a:	2204      	movs	r2, #4
 8005f7c:	f102 0514 	add.w	r5, r2, #20
 8005f80:	429d      	cmp	r5, r3
 8005f82:	d91f      	bls.n	8005fc4 <_dtoa_r+0x2a4>
 8005f84:	6041      	str	r1, [r0, #4]
 8005f86:	4658      	mov	r0, fp
 8005f88:	f000 fd8e 	bl	8006aa8 <_Balloc>
 8005f8c:	4682      	mov	sl, r0
 8005f8e:	2800      	cmp	r0, #0
 8005f90:	d13c      	bne.n	800600c <_dtoa_r+0x2ec>
 8005f92:	4b1b      	ldr	r3, [pc, #108]	@ (8006000 <_dtoa_r+0x2e0>)
 8005f94:	4602      	mov	r2, r0
 8005f96:	f240 11af 	movw	r1, #431	@ 0x1af
 8005f9a:	e6d8      	b.n	8005d4e <_dtoa_r+0x2e>
 8005f9c:	2301      	movs	r3, #1
 8005f9e:	e7e0      	b.n	8005f62 <_dtoa_r+0x242>
 8005fa0:	2401      	movs	r4, #1
 8005fa2:	2300      	movs	r3, #0
 8005fa4:	9309      	str	r3, [sp, #36]	@ 0x24
 8005fa6:	940b      	str	r4, [sp, #44]	@ 0x2c
 8005fa8:	f04f 33ff 	mov.w	r3, #4294967295
 8005fac:	9300      	str	r3, [sp, #0]
 8005fae:	9307      	str	r3, [sp, #28]
 8005fb0:	2200      	movs	r2, #0
 8005fb2:	2312      	movs	r3, #18
 8005fb4:	e7d0      	b.n	8005f58 <_dtoa_r+0x238>
 8005fb6:	2301      	movs	r3, #1
 8005fb8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005fba:	e7f5      	b.n	8005fa8 <_dtoa_r+0x288>
 8005fbc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005fbe:	9300      	str	r3, [sp, #0]
 8005fc0:	9307      	str	r3, [sp, #28]
 8005fc2:	e7d7      	b.n	8005f74 <_dtoa_r+0x254>
 8005fc4:	3101      	adds	r1, #1
 8005fc6:	0052      	lsls	r2, r2, #1
 8005fc8:	e7d8      	b.n	8005f7c <_dtoa_r+0x25c>
 8005fca:	bf00      	nop
 8005fcc:	f3af 8000 	nop.w
 8005fd0:	636f4361 	.word	0x636f4361
 8005fd4:	3fd287a7 	.word	0x3fd287a7
 8005fd8:	8b60c8b3 	.word	0x8b60c8b3
 8005fdc:	3fc68a28 	.word	0x3fc68a28
 8005fe0:	509f79fb 	.word	0x509f79fb
 8005fe4:	3fd34413 	.word	0x3fd34413
 8005fe8:	08007a89 	.word	0x08007a89
 8005fec:	08007aa0 	.word	0x08007aa0
 8005ff0:	7ff00000 	.word	0x7ff00000
 8005ff4:	08007a59 	.word	0x08007a59
 8005ff8:	3ff80000 	.word	0x3ff80000
 8005ffc:	08007b98 	.word	0x08007b98
 8006000:	08007af8 	.word	0x08007af8
 8006004:	08007a85 	.word	0x08007a85
 8006008:	08007a58 	.word	0x08007a58
 800600c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006010:	6018      	str	r0, [r3, #0]
 8006012:	9b07      	ldr	r3, [sp, #28]
 8006014:	2b0e      	cmp	r3, #14
 8006016:	f200 80a4 	bhi.w	8006162 <_dtoa_r+0x442>
 800601a:	2c00      	cmp	r4, #0
 800601c:	f000 80a1 	beq.w	8006162 <_dtoa_r+0x442>
 8006020:	2f00      	cmp	r7, #0
 8006022:	dd33      	ble.n	800608c <_dtoa_r+0x36c>
 8006024:	4bad      	ldr	r3, [pc, #692]	@ (80062dc <_dtoa_r+0x5bc>)
 8006026:	f007 020f 	and.w	r2, r7, #15
 800602a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800602e:	ed93 7b00 	vldr	d7, [r3]
 8006032:	05f8      	lsls	r0, r7, #23
 8006034:	ed8d 7b04 	vstr	d7, [sp, #16]
 8006038:	ea4f 1427 	mov.w	r4, r7, asr #4
 800603c:	d516      	bpl.n	800606c <_dtoa_r+0x34c>
 800603e:	4ba8      	ldr	r3, [pc, #672]	@ (80062e0 <_dtoa_r+0x5c0>)
 8006040:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006044:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006048:	f7fa fc00 	bl	800084c <__aeabi_ddiv>
 800604c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006050:	f004 040f 	and.w	r4, r4, #15
 8006054:	2603      	movs	r6, #3
 8006056:	4da2      	ldr	r5, [pc, #648]	@ (80062e0 <_dtoa_r+0x5c0>)
 8006058:	b954      	cbnz	r4, 8006070 <_dtoa_r+0x350>
 800605a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800605e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006062:	f7fa fbf3 	bl	800084c <__aeabi_ddiv>
 8006066:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800606a:	e028      	b.n	80060be <_dtoa_r+0x39e>
 800606c:	2602      	movs	r6, #2
 800606e:	e7f2      	b.n	8006056 <_dtoa_r+0x336>
 8006070:	07e1      	lsls	r1, r4, #31
 8006072:	d508      	bpl.n	8006086 <_dtoa_r+0x366>
 8006074:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006078:	e9d5 2300 	ldrd	r2, r3, [r5]
 800607c:	f7fa fabc 	bl	80005f8 <__aeabi_dmul>
 8006080:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006084:	3601      	adds	r6, #1
 8006086:	1064      	asrs	r4, r4, #1
 8006088:	3508      	adds	r5, #8
 800608a:	e7e5      	b.n	8006058 <_dtoa_r+0x338>
 800608c:	f000 80d2 	beq.w	8006234 <_dtoa_r+0x514>
 8006090:	427c      	negs	r4, r7
 8006092:	4b92      	ldr	r3, [pc, #584]	@ (80062dc <_dtoa_r+0x5bc>)
 8006094:	4d92      	ldr	r5, [pc, #584]	@ (80062e0 <_dtoa_r+0x5c0>)
 8006096:	f004 020f 	and.w	r2, r4, #15
 800609a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800609e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060a2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80060a6:	f7fa faa7 	bl	80005f8 <__aeabi_dmul>
 80060aa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80060ae:	1124      	asrs	r4, r4, #4
 80060b0:	2300      	movs	r3, #0
 80060b2:	2602      	movs	r6, #2
 80060b4:	2c00      	cmp	r4, #0
 80060b6:	f040 80b2 	bne.w	800621e <_dtoa_r+0x4fe>
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d1d3      	bne.n	8006066 <_dtoa_r+0x346>
 80060be:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80060c0:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	f000 80b7 	beq.w	8006238 <_dtoa_r+0x518>
 80060ca:	4b86      	ldr	r3, [pc, #536]	@ (80062e4 <_dtoa_r+0x5c4>)
 80060cc:	2200      	movs	r2, #0
 80060ce:	4620      	mov	r0, r4
 80060d0:	4629      	mov	r1, r5
 80060d2:	f7fa fd03 	bl	8000adc <__aeabi_dcmplt>
 80060d6:	2800      	cmp	r0, #0
 80060d8:	f000 80ae 	beq.w	8006238 <_dtoa_r+0x518>
 80060dc:	9b07      	ldr	r3, [sp, #28]
 80060de:	2b00      	cmp	r3, #0
 80060e0:	f000 80aa 	beq.w	8006238 <_dtoa_r+0x518>
 80060e4:	9b00      	ldr	r3, [sp, #0]
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	dd37      	ble.n	800615a <_dtoa_r+0x43a>
 80060ea:	1e7b      	subs	r3, r7, #1
 80060ec:	9304      	str	r3, [sp, #16]
 80060ee:	4620      	mov	r0, r4
 80060f0:	4b7d      	ldr	r3, [pc, #500]	@ (80062e8 <_dtoa_r+0x5c8>)
 80060f2:	2200      	movs	r2, #0
 80060f4:	4629      	mov	r1, r5
 80060f6:	f7fa fa7f 	bl	80005f8 <__aeabi_dmul>
 80060fa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80060fe:	9c00      	ldr	r4, [sp, #0]
 8006100:	3601      	adds	r6, #1
 8006102:	4630      	mov	r0, r6
 8006104:	f7fa fa0e 	bl	8000524 <__aeabi_i2d>
 8006108:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800610c:	f7fa fa74 	bl	80005f8 <__aeabi_dmul>
 8006110:	4b76      	ldr	r3, [pc, #472]	@ (80062ec <_dtoa_r+0x5cc>)
 8006112:	2200      	movs	r2, #0
 8006114:	f7fa f8ba 	bl	800028c <__adddf3>
 8006118:	4605      	mov	r5, r0
 800611a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800611e:	2c00      	cmp	r4, #0
 8006120:	f040 808d 	bne.w	800623e <_dtoa_r+0x51e>
 8006124:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006128:	4b71      	ldr	r3, [pc, #452]	@ (80062f0 <_dtoa_r+0x5d0>)
 800612a:	2200      	movs	r2, #0
 800612c:	f7fa f8ac 	bl	8000288 <__aeabi_dsub>
 8006130:	4602      	mov	r2, r0
 8006132:	460b      	mov	r3, r1
 8006134:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006138:	462a      	mov	r2, r5
 800613a:	4633      	mov	r3, r6
 800613c:	f7fa fcec 	bl	8000b18 <__aeabi_dcmpgt>
 8006140:	2800      	cmp	r0, #0
 8006142:	f040 828b 	bne.w	800665c <_dtoa_r+0x93c>
 8006146:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800614a:	462a      	mov	r2, r5
 800614c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006150:	f7fa fcc4 	bl	8000adc <__aeabi_dcmplt>
 8006154:	2800      	cmp	r0, #0
 8006156:	f040 8128 	bne.w	80063aa <_dtoa_r+0x68a>
 800615a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800615e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8006162:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006164:	2b00      	cmp	r3, #0
 8006166:	f2c0 815a 	blt.w	800641e <_dtoa_r+0x6fe>
 800616a:	2f0e      	cmp	r7, #14
 800616c:	f300 8157 	bgt.w	800641e <_dtoa_r+0x6fe>
 8006170:	4b5a      	ldr	r3, [pc, #360]	@ (80062dc <_dtoa_r+0x5bc>)
 8006172:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006176:	ed93 7b00 	vldr	d7, [r3]
 800617a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800617c:	2b00      	cmp	r3, #0
 800617e:	ed8d 7b00 	vstr	d7, [sp]
 8006182:	da03      	bge.n	800618c <_dtoa_r+0x46c>
 8006184:	9b07      	ldr	r3, [sp, #28]
 8006186:	2b00      	cmp	r3, #0
 8006188:	f340 8101 	ble.w	800638e <_dtoa_r+0x66e>
 800618c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006190:	4656      	mov	r6, sl
 8006192:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006196:	4620      	mov	r0, r4
 8006198:	4629      	mov	r1, r5
 800619a:	f7fa fb57 	bl	800084c <__aeabi_ddiv>
 800619e:	f7fa fcdb 	bl	8000b58 <__aeabi_d2iz>
 80061a2:	4680      	mov	r8, r0
 80061a4:	f7fa f9be 	bl	8000524 <__aeabi_i2d>
 80061a8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80061ac:	f7fa fa24 	bl	80005f8 <__aeabi_dmul>
 80061b0:	4602      	mov	r2, r0
 80061b2:	460b      	mov	r3, r1
 80061b4:	4620      	mov	r0, r4
 80061b6:	4629      	mov	r1, r5
 80061b8:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80061bc:	f7fa f864 	bl	8000288 <__aeabi_dsub>
 80061c0:	f806 4b01 	strb.w	r4, [r6], #1
 80061c4:	9d07      	ldr	r5, [sp, #28]
 80061c6:	eba6 040a 	sub.w	r4, r6, sl
 80061ca:	42a5      	cmp	r5, r4
 80061cc:	4602      	mov	r2, r0
 80061ce:	460b      	mov	r3, r1
 80061d0:	f040 8117 	bne.w	8006402 <_dtoa_r+0x6e2>
 80061d4:	f7fa f85a 	bl	800028c <__adddf3>
 80061d8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80061dc:	4604      	mov	r4, r0
 80061de:	460d      	mov	r5, r1
 80061e0:	f7fa fc9a 	bl	8000b18 <__aeabi_dcmpgt>
 80061e4:	2800      	cmp	r0, #0
 80061e6:	f040 80f9 	bne.w	80063dc <_dtoa_r+0x6bc>
 80061ea:	e9dd 2300 	ldrd	r2, r3, [sp]
 80061ee:	4620      	mov	r0, r4
 80061f0:	4629      	mov	r1, r5
 80061f2:	f7fa fc69 	bl	8000ac8 <__aeabi_dcmpeq>
 80061f6:	b118      	cbz	r0, 8006200 <_dtoa_r+0x4e0>
 80061f8:	f018 0f01 	tst.w	r8, #1
 80061fc:	f040 80ee 	bne.w	80063dc <_dtoa_r+0x6bc>
 8006200:	4649      	mov	r1, r9
 8006202:	4658      	mov	r0, fp
 8006204:	f000 fc90 	bl	8006b28 <_Bfree>
 8006208:	2300      	movs	r3, #0
 800620a:	7033      	strb	r3, [r6, #0]
 800620c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800620e:	3701      	adds	r7, #1
 8006210:	601f      	str	r7, [r3, #0]
 8006212:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006214:	2b00      	cmp	r3, #0
 8006216:	f000 831d 	beq.w	8006854 <_dtoa_r+0xb34>
 800621a:	601e      	str	r6, [r3, #0]
 800621c:	e31a      	b.n	8006854 <_dtoa_r+0xb34>
 800621e:	07e2      	lsls	r2, r4, #31
 8006220:	d505      	bpl.n	800622e <_dtoa_r+0x50e>
 8006222:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006226:	f7fa f9e7 	bl	80005f8 <__aeabi_dmul>
 800622a:	3601      	adds	r6, #1
 800622c:	2301      	movs	r3, #1
 800622e:	1064      	asrs	r4, r4, #1
 8006230:	3508      	adds	r5, #8
 8006232:	e73f      	b.n	80060b4 <_dtoa_r+0x394>
 8006234:	2602      	movs	r6, #2
 8006236:	e742      	b.n	80060be <_dtoa_r+0x39e>
 8006238:	9c07      	ldr	r4, [sp, #28]
 800623a:	9704      	str	r7, [sp, #16]
 800623c:	e761      	b.n	8006102 <_dtoa_r+0x3e2>
 800623e:	4b27      	ldr	r3, [pc, #156]	@ (80062dc <_dtoa_r+0x5bc>)
 8006240:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006242:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006246:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800624a:	4454      	add	r4, sl
 800624c:	2900      	cmp	r1, #0
 800624e:	d053      	beq.n	80062f8 <_dtoa_r+0x5d8>
 8006250:	4928      	ldr	r1, [pc, #160]	@ (80062f4 <_dtoa_r+0x5d4>)
 8006252:	2000      	movs	r0, #0
 8006254:	f7fa fafa 	bl	800084c <__aeabi_ddiv>
 8006258:	4633      	mov	r3, r6
 800625a:	462a      	mov	r2, r5
 800625c:	f7fa f814 	bl	8000288 <__aeabi_dsub>
 8006260:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006264:	4656      	mov	r6, sl
 8006266:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800626a:	f7fa fc75 	bl	8000b58 <__aeabi_d2iz>
 800626e:	4605      	mov	r5, r0
 8006270:	f7fa f958 	bl	8000524 <__aeabi_i2d>
 8006274:	4602      	mov	r2, r0
 8006276:	460b      	mov	r3, r1
 8006278:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800627c:	f7fa f804 	bl	8000288 <__aeabi_dsub>
 8006280:	3530      	adds	r5, #48	@ 0x30
 8006282:	4602      	mov	r2, r0
 8006284:	460b      	mov	r3, r1
 8006286:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800628a:	f806 5b01 	strb.w	r5, [r6], #1
 800628e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006292:	f7fa fc23 	bl	8000adc <__aeabi_dcmplt>
 8006296:	2800      	cmp	r0, #0
 8006298:	d171      	bne.n	800637e <_dtoa_r+0x65e>
 800629a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800629e:	4911      	ldr	r1, [pc, #68]	@ (80062e4 <_dtoa_r+0x5c4>)
 80062a0:	2000      	movs	r0, #0
 80062a2:	f7f9 fff1 	bl	8000288 <__aeabi_dsub>
 80062a6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80062aa:	f7fa fc17 	bl	8000adc <__aeabi_dcmplt>
 80062ae:	2800      	cmp	r0, #0
 80062b0:	f040 8095 	bne.w	80063de <_dtoa_r+0x6be>
 80062b4:	42a6      	cmp	r6, r4
 80062b6:	f43f af50 	beq.w	800615a <_dtoa_r+0x43a>
 80062ba:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80062be:	4b0a      	ldr	r3, [pc, #40]	@ (80062e8 <_dtoa_r+0x5c8>)
 80062c0:	2200      	movs	r2, #0
 80062c2:	f7fa f999 	bl	80005f8 <__aeabi_dmul>
 80062c6:	4b08      	ldr	r3, [pc, #32]	@ (80062e8 <_dtoa_r+0x5c8>)
 80062c8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80062cc:	2200      	movs	r2, #0
 80062ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80062d2:	f7fa f991 	bl	80005f8 <__aeabi_dmul>
 80062d6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80062da:	e7c4      	b.n	8006266 <_dtoa_r+0x546>
 80062dc:	08007b98 	.word	0x08007b98
 80062e0:	08007b70 	.word	0x08007b70
 80062e4:	3ff00000 	.word	0x3ff00000
 80062e8:	40240000 	.word	0x40240000
 80062ec:	401c0000 	.word	0x401c0000
 80062f0:	40140000 	.word	0x40140000
 80062f4:	3fe00000 	.word	0x3fe00000
 80062f8:	4631      	mov	r1, r6
 80062fa:	4628      	mov	r0, r5
 80062fc:	f7fa f97c 	bl	80005f8 <__aeabi_dmul>
 8006300:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006304:	9415      	str	r4, [sp, #84]	@ 0x54
 8006306:	4656      	mov	r6, sl
 8006308:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800630c:	f7fa fc24 	bl	8000b58 <__aeabi_d2iz>
 8006310:	4605      	mov	r5, r0
 8006312:	f7fa f907 	bl	8000524 <__aeabi_i2d>
 8006316:	4602      	mov	r2, r0
 8006318:	460b      	mov	r3, r1
 800631a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800631e:	f7f9 ffb3 	bl	8000288 <__aeabi_dsub>
 8006322:	3530      	adds	r5, #48	@ 0x30
 8006324:	f806 5b01 	strb.w	r5, [r6], #1
 8006328:	4602      	mov	r2, r0
 800632a:	460b      	mov	r3, r1
 800632c:	42a6      	cmp	r6, r4
 800632e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006332:	f04f 0200 	mov.w	r2, #0
 8006336:	d124      	bne.n	8006382 <_dtoa_r+0x662>
 8006338:	4bac      	ldr	r3, [pc, #688]	@ (80065ec <_dtoa_r+0x8cc>)
 800633a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800633e:	f7f9 ffa5 	bl	800028c <__adddf3>
 8006342:	4602      	mov	r2, r0
 8006344:	460b      	mov	r3, r1
 8006346:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800634a:	f7fa fbe5 	bl	8000b18 <__aeabi_dcmpgt>
 800634e:	2800      	cmp	r0, #0
 8006350:	d145      	bne.n	80063de <_dtoa_r+0x6be>
 8006352:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006356:	49a5      	ldr	r1, [pc, #660]	@ (80065ec <_dtoa_r+0x8cc>)
 8006358:	2000      	movs	r0, #0
 800635a:	f7f9 ff95 	bl	8000288 <__aeabi_dsub>
 800635e:	4602      	mov	r2, r0
 8006360:	460b      	mov	r3, r1
 8006362:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006366:	f7fa fbb9 	bl	8000adc <__aeabi_dcmplt>
 800636a:	2800      	cmp	r0, #0
 800636c:	f43f aef5 	beq.w	800615a <_dtoa_r+0x43a>
 8006370:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8006372:	1e73      	subs	r3, r6, #1
 8006374:	9315      	str	r3, [sp, #84]	@ 0x54
 8006376:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800637a:	2b30      	cmp	r3, #48	@ 0x30
 800637c:	d0f8      	beq.n	8006370 <_dtoa_r+0x650>
 800637e:	9f04      	ldr	r7, [sp, #16]
 8006380:	e73e      	b.n	8006200 <_dtoa_r+0x4e0>
 8006382:	4b9b      	ldr	r3, [pc, #620]	@ (80065f0 <_dtoa_r+0x8d0>)
 8006384:	f7fa f938 	bl	80005f8 <__aeabi_dmul>
 8006388:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800638c:	e7bc      	b.n	8006308 <_dtoa_r+0x5e8>
 800638e:	d10c      	bne.n	80063aa <_dtoa_r+0x68a>
 8006390:	4b98      	ldr	r3, [pc, #608]	@ (80065f4 <_dtoa_r+0x8d4>)
 8006392:	2200      	movs	r2, #0
 8006394:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006398:	f7fa f92e 	bl	80005f8 <__aeabi_dmul>
 800639c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80063a0:	f7fa fbb0 	bl	8000b04 <__aeabi_dcmpge>
 80063a4:	2800      	cmp	r0, #0
 80063a6:	f000 8157 	beq.w	8006658 <_dtoa_r+0x938>
 80063aa:	2400      	movs	r4, #0
 80063ac:	4625      	mov	r5, r4
 80063ae:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80063b0:	43db      	mvns	r3, r3
 80063b2:	9304      	str	r3, [sp, #16]
 80063b4:	4656      	mov	r6, sl
 80063b6:	2700      	movs	r7, #0
 80063b8:	4621      	mov	r1, r4
 80063ba:	4658      	mov	r0, fp
 80063bc:	f000 fbb4 	bl	8006b28 <_Bfree>
 80063c0:	2d00      	cmp	r5, #0
 80063c2:	d0dc      	beq.n	800637e <_dtoa_r+0x65e>
 80063c4:	b12f      	cbz	r7, 80063d2 <_dtoa_r+0x6b2>
 80063c6:	42af      	cmp	r7, r5
 80063c8:	d003      	beq.n	80063d2 <_dtoa_r+0x6b2>
 80063ca:	4639      	mov	r1, r7
 80063cc:	4658      	mov	r0, fp
 80063ce:	f000 fbab 	bl	8006b28 <_Bfree>
 80063d2:	4629      	mov	r1, r5
 80063d4:	4658      	mov	r0, fp
 80063d6:	f000 fba7 	bl	8006b28 <_Bfree>
 80063da:	e7d0      	b.n	800637e <_dtoa_r+0x65e>
 80063dc:	9704      	str	r7, [sp, #16]
 80063de:	4633      	mov	r3, r6
 80063e0:	461e      	mov	r6, r3
 80063e2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80063e6:	2a39      	cmp	r2, #57	@ 0x39
 80063e8:	d107      	bne.n	80063fa <_dtoa_r+0x6da>
 80063ea:	459a      	cmp	sl, r3
 80063ec:	d1f8      	bne.n	80063e0 <_dtoa_r+0x6c0>
 80063ee:	9a04      	ldr	r2, [sp, #16]
 80063f0:	3201      	adds	r2, #1
 80063f2:	9204      	str	r2, [sp, #16]
 80063f4:	2230      	movs	r2, #48	@ 0x30
 80063f6:	f88a 2000 	strb.w	r2, [sl]
 80063fa:	781a      	ldrb	r2, [r3, #0]
 80063fc:	3201      	adds	r2, #1
 80063fe:	701a      	strb	r2, [r3, #0]
 8006400:	e7bd      	b.n	800637e <_dtoa_r+0x65e>
 8006402:	4b7b      	ldr	r3, [pc, #492]	@ (80065f0 <_dtoa_r+0x8d0>)
 8006404:	2200      	movs	r2, #0
 8006406:	f7fa f8f7 	bl	80005f8 <__aeabi_dmul>
 800640a:	2200      	movs	r2, #0
 800640c:	2300      	movs	r3, #0
 800640e:	4604      	mov	r4, r0
 8006410:	460d      	mov	r5, r1
 8006412:	f7fa fb59 	bl	8000ac8 <__aeabi_dcmpeq>
 8006416:	2800      	cmp	r0, #0
 8006418:	f43f aebb 	beq.w	8006192 <_dtoa_r+0x472>
 800641c:	e6f0      	b.n	8006200 <_dtoa_r+0x4e0>
 800641e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8006420:	2a00      	cmp	r2, #0
 8006422:	f000 80db 	beq.w	80065dc <_dtoa_r+0x8bc>
 8006426:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006428:	2a01      	cmp	r2, #1
 800642a:	f300 80bf 	bgt.w	80065ac <_dtoa_r+0x88c>
 800642e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8006430:	2a00      	cmp	r2, #0
 8006432:	f000 80b7 	beq.w	80065a4 <_dtoa_r+0x884>
 8006436:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800643a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800643c:	4646      	mov	r6, r8
 800643e:	9a08      	ldr	r2, [sp, #32]
 8006440:	2101      	movs	r1, #1
 8006442:	441a      	add	r2, r3
 8006444:	4658      	mov	r0, fp
 8006446:	4498      	add	r8, r3
 8006448:	9208      	str	r2, [sp, #32]
 800644a:	f000 fc21 	bl	8006c90 <__i2b>
 800644e:	4605      	mov	r5, r0
 8006450:	b15e      	cbz	r6, 800646a <_dtoa_r+0x74a>
 8006452:	9b08      	ldr	r3, [sp, #32]
 8006454:	2b00      	cmp	r3, #0
 8006456:	dd08      	ble.n	800646a <_dtoa_r+0x74a>
 8006458:	42b3      	cmp	r3, r6
 800645a:	9a08      	ldr	r2, [sp, #32]
 800645c:	bfa8      	it	ge
 800645e:	4633      	movge	r3, r6
 8006460:	eba8 0803 	sub.w	r8, r8, r3
 8006464:	1af6      	subs	r6, r6, r3
 8006466:	1ad3      	subs	r3, r2, r3
 8006468:	9308      	str	r3, [sp, #32]
 800646a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800646c:	b1f3      	cbz	r3, 80064ac <_dtoa_r+0x78c>
 800646e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006470:	2b00      	cmp	r3, #0
 8006472:	f000 80b7 	beq.w	80065e4 <_dtoa_r+0x8c4>
 8006476:	b18c      	cbz	r4, 800649c <_dtoa_r+0x77c>
 8006478:	4629      	mov	r1, r5
 800647a:	4622      	mov	r2, r4
 800647c:	4658      	mov	r0, fp
 800647e:	f000 fcc7 	bl	8006e10 <__pow5mult>
 8006482:	464a      	mov	r2, r9
 8006484:	4601      	mov	r1, r0
 8006486:	4605      	mov	r5, r0
 8006488:	4658      	mov	r0, fp
 800648a:	f000 fc17 	bl	8006cbc <__multiply>
 800648e:	4649      	mov	r1, r9
 8006490:	9004      	str	r0, [sp, #16]
 8006492:	4658      	mov	r0, fp
 8006494:	f000 fb48 	bl	8006b28 <_Bfree>
 8006498:	9b04      	ldr	r3, [sp, #16]
 800649a:	4699      	mov	r9, r3
 800649c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800649e:	1b1a      	subs	r2, r3, r4
 80064a0:	d004      	beq.n	80064ac <_dtoa_r+0x78c>
 80064a2:	4649      	mov	r1, r9
 80064a4:	4658      	mov	r0, fp
 80064a6:	f000 fcb3 	bl	8006e10 <__pow5mult>
 80064aa:	4681      	mov	r9, r0
 80064ac:	2101      	movs	r1, #1
 80064ae:	4658      	mov	r0, fp
 80064b0:	f000 fbee 	bl	8006c90 <__i2b>
 80064b4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80064b6:	4604      	mov	r4, r0
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	f000 81cf 	beq.w	800685c <_dtoa_r+0xb3c>
 80064be:	461a      	mov	r2, r3
 80064c0:	4601      	mov	r1, r0
 80064c2:	4658      	mov	r0, fp
 80064c4:	f000 fca4 	bl	8006e10 <__pow5mult>
 80064c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80064ca:	2b01      	cmp	r3, #1
 80064cc:	4604      	mov	r4, r0
 80064ce:	f300 8095 	bgt.w	80065fc <_dtoa_r+0x8dc>
 80064d2:	9b02      	ldr	r3, [sp, #8]
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	f040 8087 	bne.w	80065e8 <_dtoa_r+0x8c8>
 80064da:	9b03      	ldr	r3, [sp, #12]
 80064dc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	f040 8089 	bne.w	80065f8 <_dtoa_r+0x8d8>
 80064e6:	9b03      	ldr	r3, [sp, #12]
 80064e8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80064ec:	0d1b      	lsrs	r3, r3, #20
 80064ee:	051b      	lsls	r3, r3, #20
 80064f0:	b12b      	cbz	r3, 80064fe <_dtoa_r+0x7de>
 80064f2:	9b08      	ldr	r3, [sp, #32]
 80064f4:	3301      	adds	r3, #1
 80064f6:	9308      	str	r3, [sp, #32]
 80064f8:	f108 0801 	add.w	r8, r8, #1
 80064fc:	2301      	movs	r3, #1
 80064fe:	930a      	str	r3, [sp, #40]	@ 0x28
 8006500:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006502:	2b00      	cmp	r3, #0
 8006504:	f000 81b0 	beq.w	8006868 <_dtoa_r+0xb48>
 8006508:	6923      	ldr	r3, [r4, #16]
 800650a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800650e:	6918      	ldr	r0, [r3, #16]
 8006510:	f000 fb72 	bl	8006bf8 <__hi0bits>
 8006514:	f1c0 0020 	rsb	r0, r0, #32
 8006518:	9b08      	ldr	r3, [sp, #32]
 800651a:	4418      	add	r0, r3
 800651c:	f010 001f 	ands.w	r0, r0, #31
 8006520:	d077      	beq.n	8006612 <_dtoa_r+0x8f2>
 8006522:	f1c0 0320 	rsb	r3, r0, #32
 8006526:	2b04      	cmp	r3, #4
 8006528:	dd6b      	ble.n	8006602 <_dtoa_r+0x8e2>
 800652a:	9b08      	ldr	r3, [sp, #32]
 800652c:	f1c0 001c 	rsb	r0, r0, #28
 8006530:	4403      	add	r3, r0
 8006532:	4480      	add	r8, r0
 8006534:	4406      	add	r6, r0
 8006536:	9308      	str	r3, [sp, #32]
 8006538:	f1b8 0f00 	cmp.w	r8, #0
 800653c:	dd05      	ble.n	800654a <_dtoa_r+0x82a>
 800653e:	4649      	mov	r1, r9
 8006540:	4642      	mov	r2, r8
 8006542:	4658      	mov	r0, fp
 8006544:	f000 fcbe 	bl	8006ec4 <__lshift>
 8006548:	4681      	mov	r9, r0
 800654a:	9b08      	ldr	r3, [sp, #32]
 800654c:	2b00      	cmp	r3, #0
 800654e:	dd05      	ble.n	800655c <_dtoa_r+0x83c>
 8006550:	4621      	mov	r1, r4
 8006552:	461a      	mov	r2, r3
 8006554:	4658      	mov	r0, fp
 8006556:	f000 fcb5 	bl	8006ec4 <__lshift>
 800655a:	4604      	mov	r4, r0
 800655c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800655e:	2b00      	cmp	r3, #0
 8006560:	d059      	beq.n	8006616 <_dtoa_r+0x8f6>
 8006562:	4621      	mov	r1, r4
 8006564:	4648      	mov	r0, r9
 8006566:	f000 fd19 	bl	8006f9c <__mcmp>
 800656a:	2800      	cmp	r0, #0
 800656c:	da53      	bge.n	8006616 <_dtoa_r+0x8f6>
 800656e:	1e7b      	subs	r3, r7, #1
 8006570:	9304      	str	r3, [sp, #16]
 8006572:	4649      	mov	r1, r9
 8006574:	2300      	movs	r3, #0
 8006576:	220a      	movs	r2, #10
 8006578:	4658      	mov	r0, fp
 800657a:	f000 faf7 	bl	8006b6c <__multadd>
 800657e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006580:	4681      	mov	r9, r0
 8006582:	2b00      	cmp	r3, #0
 8006584:	f000 8172 	beq.w	800686c <_dtoa_r+0xb4c>
 8006588:	2300      	movs	r3, #0
 800658a:	4629      	mov	r1, r5
 800658c:	220a      	movs	r2, #10
 800658e:	4658      	mov	r0, fp
 8006590:	f000 faec 	bl	8006b6c <__multadd>
 8006594:	9b00      	ldr	r3, [sp, #0]
 8006596:	2b00      	cmp	r3, #0
 8006598:	4605      	mov	r5, r0
 800659a:	dc67      	bgt.n	800666c <_dtoa_r+0x94c>
 800659c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800659e:	2b02      	cmp	r3, #2
 80065a0:	dc41      	bgt.n	8006626 <_dtoa_r+0x906>
 80065a2:	e063      	b.n	800666c <_dtoa_r+0x94c>
 80065a4:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80065a6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80065aa:	e746      	b.n	800643a <_dtoa_r+0x71a>
 80065ac:	9b07      	ldr	r3, [sp, #28]
 80065ae:	1e5c      	subs	r4, r3, #1
 80065b0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80065b2:	42a3      	cmp	r3, r4
 80065b4:	bfbf      	itttt	lt
 80065b6:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 80065b8:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 80065ba:	940a      	strlt	r4, [sp, #40]	@ 0x28
 80065bc:	1ae3      	sublt	r3, r4, r3
 80065be:	bfb4      	ite	lt
 80065c0:	18d2      	addlt	r2, r2, r3
 80065c2:	1b1c      	subge	r4, r3, r4
 80065c4:	9b07      	ldr	r3, [sp, #28]
 80065c6:	bfbc      	itt	lt
 80065c8:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 80065ca:	2400      	movlt	r4, #0
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	bfb5      	itete	lt
 80065d0:	eba8 0603 	sublt.w	r6, r8, r3
 80065d4:	9b07      	ldrge	r3, [sp, #28]
 80065d6:	2300      	movlt	r3, #0
 80065d8:	4646      	movge	r6, r8
 80065da:	e730      	b.n	800643e <_dtoa_r+0x71e>
 80065dc:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80065de:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80065e0:	4646      	mov	r6, r8
 80065e2:	e735      	b.n	8006450 <_dtoa_r+0x730>
 80065e4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80065e6:	e75c      	b.n	80064a2 <_dtoa_r+0x782>
 80065e8:	2300      	movs	r3, #0
 80065ea:	e788      	b.n	80064fe <_dtoa_r+0x7de>
 80065ec:	3fe00000 	.word	0x3fe00000
 80065f0:	40240000 	.word	0x40240000
 80065f4:	40140000 	.word	0x40140000
 80065f8:	9b02      	ldr	r3, [sp, #8]
 80065fa:	e780      	b.n	80064fe <_dtoa_r+0x7de>
 80065fc:	2300      	movs	r3, #0
 80065fe:	930a      	str	r3, [sp, #40]	@ 0x28
 8006600:	e782      	b.n	8006508 <_dtoa_r+0x7e8>
 8006602:	d099      	beq.n	8006538 <_dtoa_r+0x818>
 8006604:	9a08      	ldr	r2, [sp, #32]
 8006606:	331c      	adds	r3, #28
 8006608:	441a      	add	r2, r3
 800660a:	4498      	add	r8, r3
 800660c:	441e      	add	r6, r3
 800660e:	9208      	str	r2, [sp, #32]
 8006610:	e792      	b.n	8006538 <_dtoa_r+0x818>
 8006612:	4603      	mov	r3, r0
 8006614:	e7f6      	b.n	8006604 <_dtoa_r+0x8e4>
 8006616:	9b07      	ldr	r3, [sp, #28]
 8006618:	9704      	str	r7, [sp, #16]
 800661a:	2b00      	cmp	r3, #0
 800661c:	dc20      	bgt.n	8006660 <_dtoa_r+0x940>
 800661e:	9300      	str	r3, [sp, #0]
 8006620:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006622:	2b02      	cmp	r3, #2
 8006624:	dd1e      	ble.n	8006664 <_dtoa_r+0x944>
 8006626:	9b00      	ldr	r3, [sp, #0]
 8006628:	2b00      	cmp	r3, #0
 800662a:	f47f aec0 	bne.w	80063ae <_dtoa_r+0x68e>
 800662e:	4621      	mov	r1, r4
 8006630:	2205      	movs	r2, #5
 8006632:	4658      	mov	r0, fp
 8006634:	f000 fa9a 	bl	8006b6c <__multadd>
 8006638:	4601      	mov	r1, r0
 800663a:	4604      	mov	r4, r0
 800663c:	4648      	mov	r0, r9
 800663e:	f000 fcad 	bl	8006f9c <__mcmp>
 8006642:	2800      	cmp	r0, #0
 8006644:	f77f aeb3 	ble.w	80063ae <_dtoa_r+0x68e>
 8006648:	4656      	mov	r6, sl
 800664a:	2331      	movs	r3, #49	@ 0x31
 800664c:	f806 3b01 	strb.w	r3, [r6], #1
 8006650:	9b04      	ldr	r3, [sp, #16]
 8006652:	3301      	adds	r3, #1
 8006654:	9304      	str	r3, [sp, #16]
 8006656:	e6ae      	b.n	80063b6 <_dtoa_r+0x696>
 8006658:	9c07      	ldr	r4, [sp, #28]
 800665a:	9704      	str	r7, [sp, #16]
 800665c:	4625      	mov	r5, r4
 800665e:	e7f3      	b.n	8006648 <_dtoa_r+0x928>
 8006660:	9b07      	ldr	r3, [sp, #28]
 8006662:	9300      	str	r3, [sp, #0]
 8006664:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006666:	2b00      	cmp	r3, #0
 8006668:	f000 8104 	beq.w	8006874 <_dtoa_r+0xb54>
 800666c:	2e00      	cmp	r6, #0
 800666e:	dd05      	ble.n	800667c <_dtoa_r+0x95c>
 8006670:	4629      	mov	r1, r5
 8006672:	4632      	mov	r2, r6
 8006674:	4658      	mov	r0, fp
 8006676:	f000 fc25 	bl	8006ec4 <__lshift>
 800667a:	4605      	mov	r5, r0
 800667c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800667e:	2b00      	cmp	r3, #0
 8006680:	d05a      	beq.n	8006738 <_dtoa_r+0xa18>
 8006682:	6869      	ldr	r1, [r5, #4]
 8006684:	4658      	mov	r0, fp
 8006686:	f000 fa0f 	bl	8006aa8 <_Balloc>
 800668a:	4606      	mov	r6, r0
 800668c:	b928      	cbnz	r0, 800669a <_dtoa_r+0x97a>
 800668e:	4b84      	ldr	r3, [pc, #528]	@ (80068a0 <_dtoa_r+0xb80>)
 8006690:	4602      	mov	r2, r0
 8006692:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8006696:	f7ff bb5a 	b.w	8005d4e <_dtoa_r+0x2e>
 800669a:	692a      	ldr	r2, [r5, #16]
 800669c:	3202      	adds	r2, #2
 800669e:	0092      	lsls	r2, r2, #2
 80066a0:	f105 010c 	add.w	r1, r5, #12
 80066a4:	300c      	adds	r0, #12
 80066a6:	f001 f847 	bl	8007738 <memcpy>
 80066aa:	2201      	movs	r2, #1
 80066ac:	4631      	mov	r1, r6
 80066ae:	4658      	mov	r0, fp
 80066b0:	f000 fc08 	bl	8006ec4 <__lshift>
 80066b4:	f10a 0301 	add.w	r3, sl, #1
 80066b8:	9307      	str	r3, [sp, #28]
 80066ba:	9b00      	ldr	r3, [sp, #0]
 80066bc:	4453      	add	r3, sl
 80066be:	930b      	str	r3, [sp, #44]	@ 0x2c
 80066c0:	9b02      	ldr	r3, [sp, #8]
 80066c2:	f003 0301 	and.w	r3, r3, #1
 80066c6:	462f      	mov	r7, r5
 80066c8:	930a      	str	r3, [sp, #40]	@ 0x28
 80066ca:	4605      	mov	r5, r0
 80066cc:	9b07      	ldr	r3, [sp, #28]
 80066ce:	4621      	mov	r1, r4
 80066d0:	3b01      	subs	r3, #1
 80066d2:	4648      	mov	r0, r9
 80066d4:	9300      	str	r3, [sp, #0]
 80066d6:	f7ff fa9a 	bl	8005c0e <quorem>
 80066da:	4639      	mov	r1, r7
 80066dc:	9002      	str	r0, [sp, #8]
 80066de:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80066e2:	4648      	mov	r0, r9
 80066e4:	f000 fc5a 	bl	8006f9c <__mcmp>
 80066e8:	462a      	mov	r2, r5
 80066ea:	9008      	str	r0, [sp, #32]
 80066ec:	4621      	mov	r1, r4
 80066ee:	4658      	mov	r0, fp
 80066f0:	f000 fc70 	bl	8006fd4 <__mdiff>
 80066f4:	68c2      	ldr	r2, [r0, #12]
 80066f6:	4606      	mov	r6, r0
 80066f8:	bb02      	cbnz	r2, 800673c <_dtoa_r+0xa1c>
 80066fa:	4601      	mov	r1, r0
 80066fc:	4648      	mov	r0, r9
 80066fe:	f000 fc4d 	bl	8006f9c <__mcmp>
 8006702:	4602      	mov	r2, r0
 8006704:	4631      	mov	r1, r6
 8006706:	4658      	mov	r0, fp
 8006708:	920e      	str	r2, [sp, #56]	@ 0x38
 800670a:	f000 fa0d 	bl	8006b28 <_Bfree>
 800670e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006710:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006712:	9e07      	ldr	r6, [sp, #28]
 8006714:	ea43 0102 	orr.w	r1, r3, r2
 8006718:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800671a:	4319      	orrs	r1, r3
 800671c:	d110      	bne.n	8006740 <_dtoa_r+0xa20>
 800671e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006722:	d029      	beq.n	8006778 <_dtoa_r+0xa58>
 8006724:	9b08      	ldr	r3, [sp, #32]
 8006726:	2b00      	cmp	r3, #0
 8006728:	dd02      	ble.n	8006730 <_dtoa_r+0xa10>
 800672a:	9b02      	ldr	r3, [sp, #8]
 800672c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8006730:	9b00      	ldr	r3, [sp, #0]
 8006732:	f883 8000 	strb.w	r8, [r3]
 8006736:	e63f      	b.n	80063b8 <_dtoa_r+0x698>
 8006738:	4628      	mov	r0, r5
 800673a:	e7bb      	b.n	80066b4 <_dtoa_r+0x994>
 800673c:	2201      	movs	r2, #1
 800673e:	e7e1      	b.n	8006704 <_dtoa_r+0x9e4>
 8006740:	9b08      	ldr	r3, [sp, #32]
 8006742:	2b00      	cmp	r3, #0
 8006744:	db04      	blt.n	8006750 <_dtoa_r+0xa30>
 8006746:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006748:	430b      	orrs	r3, r1
 800674a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800674c:	430b      	orrs	r3, r1
 800674e:	d120      	bne.n	8006792 <_dtoa_r+0xa72>
 8006750:	2a00      	cmp	r2, #0
 8006752:	dded      	ble.n	8006730 <_dtoa_r+0xa10>
 8006754:	4649      	mov	r1, r9
 8006756:	2201      	movs	r2, #1
 8006758:	4658      	mov	r0, fp
 800675a:	f000 fbb3 	bl	8006ec4 <__lshift>
 800675e:	4621      	mov	r1, r4
 8006760:	4681      	mov	r9, r0
 8006762:	f000 fc1b 	bl	8006f9c <__mcmp>
 8006766:	2800      	cmp	r0, #0
 8006768:	dc03      	bgt.n	8006772 <_dtoa_r+0xa52>
 800676a:	d1e1      	bne.n	8006730 <_dtoa_r+0xa10>
 800676c:	f018 0f01 	tst.w	r8, #1
 8006770:	d0de      	beq.n	8006730 <_dtoa_r+0xa10>
 8006772:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006776:	d1d8      	bne.n	800672a <_dtoa_r+0xa0a>
 8006778:	9a00      	ldr	r2, [sp, #0]
 800677a:	2339      	movs	r3, #57	@ 0x39
 800677c:	7013      	strb	r3, [r2, #0]
 800677e:	4633      	mov	r3, r6
 8006780:	461e      	mov	r6, r3
 8006782:	3b01      	subs	r3, #1
 8006784:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006788:	2a39      	cmp	r2, #57	@ 0x39
 800678a:	d052      	beq.n	8006832 <_dtoa_r+0xb12>
 800678c:	3201      	adds	r2, #1
 800678e:	701a      	strb	r2, [r3, #0]
 8006790:	e612      	b.n	80063b8 <_dtoa_r+0x698>
 8006792:	2a00      	cmp	r2, #0
 8006794:	dd07      	ble.n	80067a6 <_dtoa_r+0xa86>
 8006796:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800679a:	d0ed      	beq.n	8006778 <_dtoa_r+0xa58>
 800679c:	9a00      	ldr	r2, [sp, #0]
 800679e:	f108 0301 	add.w	r3, r8, #1
 80067a2:	7013      	strb	r3, [r2, #0]
 80067a4:	e608      	b.n	80063b8 <_dtoa_r+0x698>
 80067a6:	9b07      	ldr	r3, [sp, #28]
 80067a8:	9a07      	ldr	r2, [sp, #28]
 80067aa:	f803 8c01 	strb.w	r8, [r3, #-1]
 80067ae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80067b0:	4293      	cmp	r3, r2
 80067b2:	d028      	beq.n	8006806 <_dtoa_r+0xae6>
 80067b4:	4649      	mov	r1, r9
 80067b6:	2300      	movs	r3, #0
 80067b8:	220a      	movs	r2, #10
 80067ba:	4658      	mov	r0, fp
 80067bc:	f000 f9d6 	bl	8006b6c <__multadd>
 80067c0:	42af      	cmp	r7, r5
 80067c2:	4681      	mov	r9, r0
 80067c4:	f04f 0300 	mov.w	r3, #0
 80067c8:	f04f 020a 	mov.w	r2, #10
 80067cc:	4639      	mov	r1, r7
 80067ce:	4658      	mov	r0, fp
 80067d0:	d107      	bne.n	80067e2 <_dtoa_r+0xac2>
 80067d2:	f000 f9cb 	bl	8006b6c <__multadd>
 80067d6:	4607      	mov	r7, r0
 80067d8:	4605      	mov	r5, r0
 80067da:	9b07      	ldr	r3, [sp, #28]
 80067dc:	3301      	adds	r3, #1
 80067de:	9307      	str	r3, [sp, #28]
 80067e0:	e774      	b.n	80066cc <_dtoa_r+0x9ac>
 80067e2:	f000 f9c3 	bl	8006b6c <__multadd>
 80067e6:	4629      	mov	r1, r5
 80067e8:	4607      	mov	r7, r0
 80067ea:	2300      	movs	r3, #0
 80067ec:	220a      	movs	r2, #10
 80067ee:	4658      	mov	r0, fp
 80067f0:	f000 f9bc 	bl	8006b6c <__multadd>
 80067f4:	4605      	mov	r5, r0
 80067f6:	e7f0      	b.n	80067da <_dtoa_r+0xaba>
 80067f8:	9b00      	ldr	r3, [sp, #0]
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	bfcc      	ite	gt
 80067fe:	461e      	movgt	r6, r3
 8006800:	2601      	movle	r6, #1
 8006802:	4456      	add	r6, sl
 8006804:	2700      	movs	r7, #0
 8006806:	4649      	mov	r1, r9
 8006808:	2201      	movs	r2, #1
 800680a:	4658      	mov	r0, fp
 800680c:	f000 fb5a 	bl	8006ec4 <__lshift>
 8006810:	4621      	mov	r1, r4
 8006812:	4681      	mov	r9, r0
 8006814:	f000 fbc2 	bl	8006f9c <__mcmp>
 8006818:	2800      	cmp	r0, #0
 800681a:	dcb0      	bgt.n	800677e <_dtoa_r+0xa5e>
 800681c:	d102      	bne.n	8006824 <_dtoa_r+0xb04>
 800681e:	f018 0f01 	tst.w	r8, #1
 8006822:	d1ac      	bne.n	800677e <_dtoa_r+0xa5e>
 8006824:	4633      	mov	r3, r6
 8006826:	461e      	mov	r6, r3
 8006828:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800682c:	2a30      	cmp	r2, #48	@ 0x30
 800682e:	d0fa      	beq.n	8006826 <_dtoa_r+0xb06>
 8006830:	e5c2      	b.n	80063b8 <_dtoa_r+0x698>
 8006832:	459a      	cmp	sl, r3
 8006834:	d1a4      	bne.n	8006780 <_dtoa_r+0xa60>
 8006836:	9b04      	ldr	r3, [sp, #16]
 8006838:	3301      	adds	r3, #1
 800683a:	9304      	str	r3, [sp, #16]
 800683c:	2331      	movs	r3, #49	@ 0x31
 800683e:	f88a 3000 	strb.w	r3, [sl]
 8006842:	e5b9      	b.n	80063b8 <_dtoa_r+0x698>
 8006844:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006846:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 80068a4 <_dtoa_r+0xb84>
 800684a:	b11b      	cbz	r3, 8006854 <_dtoa_r+0xb34>
 800684c:	f10a 0308 	add.w	r3, sl, #8
 8006850:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8006852:	6013      	str	r3, [r2, #0]
 8006854:	4650      	mov	r0, sl
 8006856:	b019      	add	sp, #100	@ 0x64
 8006858:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800685c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800685e:	2b01      	cmp	r3, #1
 8006860:	f77f ae37 	ble.w	80064d2 <_dtoa_r+0x7b2>
 8006864:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006866:	930a      	str	r3, [sp, #40]	@ 0x28
 8006868:	2001      	movs	r0, #1
 800686a:	e655      	b.n	8006518 <_dtoa_r+0x7f8>
 800686c:	9b00      	ldr	r3, [sp, #0]
 800686e:	2b00      	cmp	r3, #0
 8006870:	f77f aed6 	ble.w	8006620 <_dtoa_r+0x900>
 8006874:	4656      	mov	r6, sl
 8006876:	4621      	mov	r1, r4
 8006878:	4648      	mov	r0, r9
 800687a:	f7ff f9c8 	bl	8005c0e <quorem>
 800687e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8006882:	f806 8b01 	strb.w	r8, [r6], #1
 8006886:	9b00      	ldr	r3, [sp, #0]
 8006888:	eba6 020a 	sub.w	r2, r6, sl
 800688c:	4293      	cmp	r3, r2
 800688e:	ddb3      	ble.n	80067f8 <_dtoa_r+0xad8>
 8006890:	4649      	mov	r1, r9
 8006892:	2300      	movs	r3, #0
 8006894:	220a      	movs	r2, #10
 8006896:	4658      	mov	r0, fp
 8006898:	f000 f968 	bl	8006b6c <__multadd>
 800689c:	4681      	mov	r9, r0
 800689e:	e7ea      	b.n	8006876 <_dtoa_r+0xb56>
 80068a0:	08007af8 	.word	0x08007af8
 80068a4:	08007a7c 	.word	0x08007a7c

080068a8 <_free_r>:
 80068a8:	b538      	push	{r3, r4, r5, lr}
 80068aa:	4605      	mov	r5, r0
 80068ac:	2900      	cmp	r1, #0
 80068ae:	d041      	beq.n	8006934 <_free_r+0x8c>
 80068b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80068b4:	1f0c      	subs	r4, r1, #4
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	bfb8      	it	lt
 80068ba:	18e4      	addlt	r4, r4, r3
 80068bc:	f000 f8e8 	bl	8006a90 <__malloc_lock>
 80068c0:	4a1d      	ldr	r2, [pc, #116]	@ (8006938 <_free_r+0x90>)
 80068c2:	6813      	ldr	r3, [r2, #0]
 80068c4:	b933      	cbnz	r3, 80068d4 <_free_r+0x2c>
 80068c6:	6063      	str	r3, [r4, #4]
 80068c8:	6014      	str	r4, [r2, #0]
 80068ca:	4628      	mov	r0, r5
 80068cc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80068d0:	f000 b8e4 	b.w	8006a9c <__malloc_unlock>
 80068d4:	42a3      	cmp	r3, r4
 80068d6:	d908      	bls.n	80068ea <_free_r+0x42>
 80068d8:	6820      	ldr	r0, [r4, #0]
 80068da:	1821      	adds	r1, r4, r0
 80068dc:	428b      	cmp	r3, r1
 80068de:	bf01      	itttt	eq
 80068e0:	6819      	ldreq	r1, [r3, #0]
 80068e2:	685b      	ldreq	r3, [r3, #4]
 80068e4:	1809      	addeq	r1, r1, r0
 80068e6:	6021      	streq	r1, [r4, #0]
 80068e8:	e7ed      	b.n	80068c6 <_free_r+0x1e>
 80068ea:	461a      	mov	r2, r3
 80068ec:	685b      	ldr	r3, [r3, #4]
 80068ee:	b10b      	cbz	r3, 80068f4 <_free_r+0x4c>
 80068f0:	42a3      	cmp	r3, r4
 80068f2:	d9fa      	bls.n	80068ea <_free_r+0x42>
 80068f4:	6811      	ldr	r1, [r2, #0]
 80068f6:	1850      	adds	r0, r2, r1
 80068f8:	42a0      	cmp	r0, r4
 80068fa:	d10b      	bne.n	8006914 <_free_r+0x6c>
 80068fc:	6820      	ldr	r0, [r4, #0]
 80068fe:	4401      	add	r1, r0
 8006900:	1850      	adds	r0, r2, r1
 8006902:	4283      	cmp	r3, r0
 8006904:	6011      	str	r1, [r2, #0]
 8006906:	d1e0      	bne.n	80068ca <_free_r+0x22>
 8006908:	6818      	ldr	r0, [r3, #0]
 800690a:	685b      	ldr	r3, [r3, #4]
 800690c:	6053      	str	r3, [r2, #4]
 800690e:	4408      	add	r0, r1
 8006910:	6010      	str	r0, [r2, #0]
 8006912:	e7da      	b.n	80068ca <_free_r+0x22>
 8006914:	d902      	bls.n	800691c <_free_r+0x74>
 8006916:	230c      	movs	r3, #12
 8006918:	602b      	str	r3, [r5, #0]
 800691a:	e7d6      	b.n	80068ca <_free_r+0x22>
 800691c:	6820      	ldr	r0, [r4, #0]
 800691e:	1821      	adds	r1, r4, r0
 8006920:	428b      	cmp	r3, r1
 8006922:	bf04      	itt	eq
 8006924:	6819      	ldreq	r1, [r3, #0]
 8006926:	685b      	ldreq	r3, [r3, #4]
 8006928:	6063      	str	r3, [r4, #4]
 800692a:	bf04      	itt	eq
 800692c:	1809      	addeq	r1, r1, r0
 800692e:	6021      	streq	r1, [r4, #0]
 8006930:	6054      	str	r4, [r2, #4]
 8006932:	e7ca      	b.n	80068ca <_free_r+0x22>
 8006934:	bd38      	pop	{r3, r4, r5, pc}
 8006936:	bf00      	nop
 8006938:	20000bec 	.word	0x20000bec

0800693c <malloc>:
 800693c:	4b02      	ldr	r3, [pc, #8]	@ (8006948 <malloc+0xc>)
 800693e:	4601      	mov	r1, r0
 8006940:	6818      	ldr	r0, [r3, #0]
 8006942:	f000 b825 	b.w	8006990 <_malloc_r>
 8006946:	bf00      	nop
 8006948:	20000018 	.word	0x20000018

0800694c <sbrk_aligned>:
 800694c:	b570      	push	{r4, r5, r6, lr}
 800694e:	4e0f      	ldr	r6, [pc, #60]	@ (800698c <sbrk_aligned+0x40>)
 8006950:	460c      	mov	r4, r1
 8006952:	6831      	ldr	r1, [r6, #0]
 8006954:	4605      	mov	r5, r0
 8006956:	b911      	cbnz	r1, 800695e <sbrk_aligned+0x12>
 8006958:	f000 fede 	bl	8007718 <_sbrk_r>
 800695c:	6030      	str	r0, [r6, #0]
 800695e:	4621      	mov	r1, r4
 8006960:	4628      	mov	r0, r5
 8006962:	f000 fed9 	bl	8007718 <_sbrk_r>
 8006966:	1c43      	adds	r3, r0, #1
 8006968:	d103      	bne.n	8006972 <sbrk_aligned+0x26>
 800696a:	f04f 34ff 	mov.w	r4, #4294967295
 800696e:	4620      	mov	r0, r4
 8006970:	bd70      	pop	{r4, r5, r6, pc}
 8006972:	1cc4      	adds	r4, r0, #3
 8006974:	f024 0403 	bic.w	r4, r4, #3
 8006978:	42a0      	cmp	r0, r4
 800697a:	d0f8      	beq.n	800696e <sbrk_aligned+0x22>
 800697c:	1a21      	subs	r1, r4, r0
 800697e:	4628      	mov	r0, r5
 8006980:	f000 feca 	bl	8007718 <_sbrk_r>
 8006984:	3001      	adds	r0, #1
 8006986:	d1f2      	bne.n	800696e <sbrk_aligned+0x22>
 8006988:	e7ef      	b.n	800696a <sbrk_aligned+0x1e>
 800698a:	bf00      	nop
 800698c:	20000be8 	.word	0x20000be8

08006990 <_malloc_r>:
 8006990:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006994:	1ccd      	adds	r5, r1, #3
 8006996:	f025 0503 	bic.w	r5, r5, #3
 800699a:	3508      	adds	r5, #8
 800699c:	2d0c      	cmp	r5, #12
 800699e:	bf38      	it	cc
 80069a0:	250c      	movcc	r5, #12
 80069a2:	2d00      	cmp	r5, #0
 80069a4:	4606      	mov	r6, r0
 80069a6:	db01      	blt.n	80069ac <_malloc_r+0x1c>
 80069a8:	42a9      	cmp	r1, r5
 80069aa:	d904      	bls.n	80069b6 <_malloc_r+0x26>
 80069ac:	230c      	movs	r3, #12
 80069ae:	6033      	str	r3, [r6, #0]
 80069b0:	2000      	movs	r0, #0
 80069b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80069b6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006a8c <_malloc_r+0xfc>
 80069ba:	f000 f869 	bl	8006a90 <__malloc_lock>
 80069be:	f8d8 3000 	ldr.w	r3, [r8]
 80069c2:	461c      	mov	r4, r3
 80069c4:	bb44      	cbnz	r4, 8006a18 <_malloc_r+0x88>
 80069c6:	4629      	mov	r1, r5
 80069c8:	4630      	mov	r0, r6
 80069ca:	f7ff ffbf 	bl	800694c <sbrk_aligned>
 80069ce:	1c43      	adds	r3, r0, #1
 80069d0:	4604      	mov	r4, r0
 80069d2:	d158      	bne.n	8006a86 <_malloc_r+0xf6>
 80069d4:	f8d8 4000 	ldr.w	r4, [r8]
 80069d8:	4627      	mov	r7, r4
 80069da:	2f00      	cmp	r7, #0
 80069dc:	d143      	bne.n	8006a66 <_malloc_r+0xd6>
 80069de:	2c00      	cmp	r4, #0
 80069e0:	d04b      	beq.n	8006a7a <_malloc_r+0xea>
 80069e2:	6823      	ldr	r3, [r4, #0]
 80069e4:	4639      	mov	r1, r7
 80069e6:	4630      	mov	r0, r6
 80069e8:	eb04 0903 	add.w	r9, r4, r3
 80069ec:	f000 fe94 	bl	8007718 <_sbrk_r>
 80069f0:	4581      	cmp	r9, r0
 80069f2:	d142      	bne.n	8006a7a <_malloc_r+0xea>
 80069f4:	6821      	ldr	r1, [r4, #0]
 80069f6:	1a6d      	subs	r5, r5, r1
 80069f8:	4629      	mov	r1, r5
 80069fa:	4630      	mov	r0, r6
 80069fc:	f7ff ffa6 	bl	800694c <sbrk_aligned>
 8006a00:	3001      	adds	r0, #1
 8006a02:	d03a      	beq.n	8006a7a <_malloc_r+0xea>
 8006a04:	6823      	ldr	r3, [r4, #0]
 8006a06:	442b      	add	r3, r5
 8006a08:	6023      	str	r3, [r4, #0]
 8006a0a:	f8d8 3000 	ldr.w	r3, [r8]
 8006a0e:	685a      	ldr	r2, [r3, #4]
 8006a10:	bb62      	cbnz	r2, 8006a6c <_malloc_r+0xdc>
 8006a12:	f8c8 7000 	str.w	r7, [r8]
 8006a16:	e00f      	b.n	8006a38 <_malloc_r+0xa8>
 8006a18:	6822      	ldr	r2, [r4, #0]
 8006a1a:	1b52      	subs	r2, r2, r5
 8006a1c:	d420      	bmi.n	8006a60 <_malloc_r+0xd0>
 8006a1e:	2a0b      	cmp	r2, #11
 8006a20:	d917      	bls.n	8006a52 <_malloc_r+0xc2>
 8006a22:	1961      	adds	r1, r4, r5
 8006a24:	42a3      	cmp	r3, r4
 8006a26:	6025      	str	r5, [r4, #0]
 8006a28:	bf18      	it	ne
 8006a2a:	6059      	strne	r1, [r3, #4]
 8006a2c:	6863      	ldr	r3, [r4, #4]
 8006a2e:	bf08      	it	eq
 8006a30:	f8c8 1000 	streq.w	r1, [r8]
 8006a34:	5162      	str	r2, [r4, r5]
 8006a36:	604b      	str	r3, [r1, #4]
 8006a38:	4630      	mov	r0, r6
 8006a3a:	f000 f82f 	bl	8006a9c <__malloc_unlock>
 8006a3e:	f104 000b 	add.w	r0, r4, #11
 8006a42:	1d23      	adds	r3, r4, #4
 8006a44:	f020 0007 	bic.w	r0, r0, #7
 8006a48:	1ac2      	subs	r2, r0, r3
 8006a4a:	bf1c      	itt	ne
 8006a4c:	1a1b      	subne	r3, r3, r0
 8006a4e:	50a3      	strne	r3, [r4, r2]
 8006a50:	e7af      	b.n	80069b2 <_malloc_r+0x22>
 8006a52:	6862      	ldr	r2, [r4, #4]
 8006a54:	42a3      	cmp	r3, r4
 8006a56:	bf0c      	ite	eq
 8006a58:	f8c8 2000 	streq.w	r2, [r8]
 8006a5c:	605a      	strne	r2, [r3, #4]
 8006a5e:	e7eb      	b.n	8006a38 <_malloc_r+0xa8>
 8006a60:	4623      	mov	r3, r4
 8006a62:	6864      	ldr	r4, [r4, #4]
 8006a64:	e7ae      	b.n	80069c4 <_malloc_r+0x34>
 8006a66:	463c      	mov	r4, r7
 8006a68:	687f      	ldr	r7, [r7, #4]
 8006a6a:	e7b6      	b.n	80069da <_malloc_r+0x4a>
 8006a6c:	461a      	mov	r2, r3
 8006a6e:	685b      	ldr	r3, [r3, #4]
 8006a70:	42a3      	cmp	r3, r4
 8006a72:	d1fb      	bne.n	8006a6c <_malloc_r+0xdc>
 8006a74:	2300      	movs	r3, #0
 8006a76:	6053      	str	r3, [r2, #4]
 8006a78:	e7de      	b.n	8006a38 <_malloc_r+0xa8>
 8006a7a:	230c      	movs	r3, #12
 8006a7c:	6033      	str	r3, [r6, #0]
 8006a7e:	4630      	mov	r0, r6
 8006a80:	f000 f80c 	bl	8006a9c <__malloc_unlock>
 8006a84:	e794      	b.n	80069b0 <_malloc_r+0x20>
 8006a86:	6005      	str	r5, [r0, #0]
 8006a88:	e7d6      	b.n	8006a38 <_malloc_r+0xa8>
 8006a8a:	bf00      	nop
 8006a8c:	20000bec 	.word	0x20000bec

08006a90 <__malloc_lock>:
 8006a90:	4801      	ldr	r0, [pc, #4]	@ (8006a98 <__malloc_lock+0x8>)
 8006a92:	f7ff b8ba 	b.w	8005c0a <__retarget_lock_acquire_recursive>
 8006a96:	bf00      	nop
 8006a98:	20000be4 	.word	0x20000be4

08006a9c <__malloc_unlock>:
 8006a9c:	4801      	ldr	r0, [pc, #4]	@ (8006aa4 <__malloc_unlock+0x8>)
 8006a9e:	f7ff b8b5 	b.w	8005c0c <__retarget_lock_release_recursive>
 8006aa2:	bf00      	nop
 8006aa4:	20000be4 	.word	0x20000be4

08006aa8 <_Balloc>:
 8006aa8:	b570      	push	{r4, r5, r6, lr}
 8006aaa:	69c6      	ldr	r6, [r0, #28]
 8006aac:	4604      	mov	r4, r0
 8006aae:	460d      	mov	r5, r1
 8006ab0:	b976      	cbnz	r6, 8006ad0 <_Balloc+0x28>
 8006ab2:	2010      	movs	r0, #16
 8006ab4:	f7ff ff42 	bl	800693c <malloc>
 8006ab8:	4602      	mov	r2, r0
 8006aba:	61e0      	str	r0, [r4, #28]
 8006abc:	b920      	cbnz	r0, 8006ac8 <_Balloc+0x20>
 8006abe:	4b18      	ldr	r3, [pc, #96]	@ (8006b20 <_Balloc+0x78>)
 8006ac0:	4818      	ldr	r0, [pc, #96]	@ (8006b24 <_Balloc+0x7c>)
 8006ac2:	216b      	movs	r1, #107	@ 0x6b
 8006ac4:	f000 fe46 	bl	8007754 <__assert_func>
 8006ac8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006acc:	6006      	str	r6, [r0, #0]
 8006ace:	60c6      	str	r6, [r0, #12]
 8006ad0:	69e6      	ldr	r6, [r4, #28]
 8006ad2:	68f3      	ldr	r3, [r6, #12]
 8006ad4:	b183      	cbz	r3, 8006af8 <_Balloc+0x50>
 8006ad6:	69e3      	ldr	r3, [r4, #28]
 8006ad8:	68db      	ldr	r3, [r3, #12]
 8006ada:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006ade:	b9b8      	cbnz	r0, 8006b10 <_Balloc+0x68>
 8006ae0:	2101      	movs	r1, #1
 8006ae2:	fa01 f605 	lsl.w	r6, r1, r5
 8006ae6:	1d72      	adds	r2, r6, #5
 8006ae8:	0092      	lsls	r2, r2, #2
 8006aea:	4620      	mov	r0, r4
 8006aec:	f000 fe50 	bl	8007790 <_calloc_r>
 8006af0:	b160      	cbz	r0, 8006b0c <_Balloc+0x64>
 8006af2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006af6:	e00e      	b.n	8006b16 <_Balloc+0x6e>
 8006af8:	2221      	movs	r2, #33	@ 0x21
 8006afa:	2104      	movs	r1, #4
 8006afc:	4620      	mov	r0, r4
 8006afe:	f000 fe47 	bl	8007790 <_calloc_r>
 8006b02:	69e3      	ldr	r3, [r4, #28]
 8006b04:	60f0      	str	r0, [r6, #12]
 8006b06:	68db      	ldr	r3, [r3, #12]
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d1e4      	bne.n	8006ad6 <_Balloc+0x2e>
 8006b0c:	2000      	movs	r0, #0
 8006b0e:	bd70      	pop	{r4, r5, r6, pc}
 8006b10:	6802      	ldr	r2, [r0, #0]
 8006b12:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006b16:	2300      	movs	r3, #0
 8006b18:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006b1c:	e7f7      	b.n	8006b0e <_Balloc+0x66>
 8006b1e:	bf00      	nop
 8006b20:	08007a89 	.word	0x08007a89
 8006b24:	08007b09 	.word	0x08007b09

08006b28 <_Bfree>:
 8006b28:	b570      	push	{r4, r5, r6, lr}
 8006b2a:	69c6      	ldr	r6, [r0, #28]
 8006b2c:	4605      	mov	r5, r0
 8006b2e:	460c      	mov	r4, r1
 8006b30:	b976      	cbnz	r6, 8006b50 <_Bfree+0x28>
 8006b32:	2010      	movs	r0, #16
 8006b34:	f7ff ff02 	bl	800693c <malloc>
 8006b38:	4602      	mov	r2, r0
 8006b3a:	61e8      	str	r0, [r5, #28]
 8006b3c:	b920      	cbnz	r0, 8006b48 <_Bfree+0x20>
 8006b3e:	4b09      	ldr	r3, [pc, #36]	@ (8006b64 <_Bfree+0x3c>)
 8006b40:	4809      	ldr	r0, [pc, #36]	@ (8006b68 <_Bfree+0x40>)
 8006b42:	218f      	movs	r1, #143	@ 0x8f
 8006b44:	f000 fe06 	bl	8007754 <__assert_func>
 8006b48:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006b4c:	6006      	str	r6, [r0, #0]
 8006b4e:	60c6      	str	r6, [r0, #12]
 8006b50:	b13c      	cbz	r4, 8006b62 <_Bfree+0x3a>
 8006b52:	69eb      	ldr	r3, [r5, #28]
 8006b54:	6862      	ldr	r2, [r4, #4]
 8006b56:	68db      	ldr	r3, [r3, #12]
 8006b58:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006b5c:	6021      	str	r1, [r4, #0]
 8006b5e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006b62:	bd70      	pop	{r4, r5, r6, pc}
 8006b64:	08007a89 	.word	0x08007a89
 8006b68:	08007b09 	.word	0x08007b09

08006b6c <__multadd>:
 8006b6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006b70:	690d      	ldr	r5, [r1, #16]
 8006b72:	4607      	mov	r7, r0
 8006b74:	460c      	mov	r4, r1
 8006b76:	461e      	mov	r6, r3
 8006b78:	f101 0c14 	add.w	ip, r1, #20
 8006b7c:	2000      	movs	r0, #0
 8006b7e:	f8dc 3000 	ldr.w	r3, [ip]
 8006b82:	b299      	uxth	r1, r3
 8006b84:	fb02 6101 	mla	r1, r2, r1, r6
 8006b88:	0c1e      	lsrs	r6, r3, #16
 8006b8a:	0c0b      	lsrs	r3, r1, #16
 8006b8c:	fb02 3306 	mla	r3, r2, r6, r3
 8006b90:	b289      	uxth	r1, r1
 8006b92:	3001      	adds	r0, #1
 8006b94:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006b98:	4285      	cmp	r5, r0
 8006b9a:	f84c 1b04 	str.w	r1, [ip], #4
 8006b9e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006ba2:	dcec      	bgt.n	8006b7e <__multadd+0x12>
 8006ba4:	b30e      	cbz	r6, 8006bea <__multadd+0x7e>
 8006ba6:	68a3      	ldr	r3, [r4, #8]
 8006ba8:	42ab      	cmp	r3, r5
 8006baa:	dc19      	bgt.n	8006be0 <__multadd+0x74>
 8006bac:	6861      	ldr	r1, [r4, #4]
 8006bae:	4638      	mov	r0, r7
 8006bb0:	3101      	adds	r1, #1
 8006bb2:	f7ff ff79 	bl	8006aa8 <_Balloc>
 8006bb6:	4680      	mov	r8, r0
 8006bb8:	b928      	cbnz	r0, 8006bc6 <__multadd+0x5a>
 8006bba:	4602      	mov	r2, r0
 8006bbc:	4b0c      	ldr	r3, [pc, #48]	@ (8006bf0 <__multadd+0x84>)
 8006bbe:	480d      	ldr	r0, [pc, #52]	@ (8006bf4 <__multadd+0x88>)
 8006bc0:	21ba      	movs	r1, #186	@ 0xba
 8006bc2:	f000 fdc7 	bl	8007754 <__assert_func>
 8006bc6:	6922      	ldr	r2, [r4, #16]
 8006bc8:	3202      	adds	r2, #2
 8006bca:	f104 010c 	add.w	r1, r4, #12
 8006bce:	0092      	lsls	r2, r2, #2
 8006bd0:	300c      	adds	r0, #12
 8006bd2:	f000 fdb1 	bl	8007738 <memcpy>
 8006bd6:	4621      	mov	r1, r4
 8006bd8:	4638      	mov	r0, r7
 8006bda:	f7ff ffa5 	bl	8006b28 <_Bfree>
 8006bde:	4644      	mov	r4, r8
 8006be0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006be4:	3501      	adds	r5, #1
 8006be6:	615e      	str	r6, [r3, #20]
 8006be8:	6125      	str	r5, [r4, #16]
 8006bea:	4620      	mov	r0, r4
 8006bec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006bf0:	08007af8 	.word	0x08007af8
 8006bf4:	08007b09 	.word	0x08007b09

08006bf8 <__hi0bits>:
 8006bf8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006bfc:	4603      	mov	r3, r0
 8006bfe:	bf36      	itet	cc
 8006c00:	0403      	lslcc	r3, r0, #16
 8006c02:	2000      	movcs	r0, #0
 8006c04:	2010      	movcc	r0, #16
 8006c06:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006c0a:	bf3c      	itt	cc
 8006c0c:	021b      	lslcc	r3, r3, #8
 8006c0e:	3008      	addcc	r0, #8
 8006c10:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006c14:	bf3c      	itt	cc
 8006c16:	011b      	lslcc	r3, r3, #4
 8006c18:	3004      	addcc	r0, #4
 8006c1a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006c1e:	bf3c      	itt	cc
 8006c20:	009b      	lslcc	r3, r3, #2
 8006c22:	3002      	addcc	r0, #2
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	db05      	blt.n	8006c34 <__hi0bits+0x3c>
 8006c28:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006c2c:	f100 0001 	add.w	r0, r0, #1
 8006c30:	bf08      	it	eq
 8006c32:	2020      	moveq	r0, #32
 8006c34:	4770      	bx	lr

08006c36 <__lo0bits>:
 8006c36:	6803      	ldr	r3, [r0, #0]
 8006c38:	4602      	mov	r2, r0
 8006c3a:	f013 0007 	ands.w	r0, r3, #7
 8006c3e:	d00b      	beq.n	8006c58 <__lo0bits+0x22>
 8006c40:	07d9      	lsls	r1, r3, #31
 8006c42:	d421      	bmi.n	8006c88 <__lo0bits+0x52>
 8006c44:	0798      	lsls	r0, r3, #30
 8006c46:	bf49      	itett	mi
 8006c48:	085b      	lsrmi	r3, r3, #1
 8006c4a:	089b      	lsrpl	r3, r3, #2
 8006c4c:	2001      	movmi	r0, #1
 8006c4e:	6013      	strmi	r3, [r2, #0]
 8006c50:	bf5c      	itt	pl
 8006c52:	6013      	strpl	r3, [r2, #0]
 8006c54:	2002      	movpl	r0, #2
 8006c56:	4770      	bx	lr
 8006c58:	b299      	uxth	r1, r3
 8006c5a:	b909      	cbnz	r1, 8006c60 <__lo0bits+0x2a>
 8006c5c:	0c1b      	lsrs	r3, r3, #16
 8006c5e:	2010      	movs	r0, #16
 8006c60:	b2d9      	uxtb	r1, r3
 8006c62:	b909      	cbnz	r1, 8006c68 <__lo0bits+0x32>
 8006c64:	3008      	adds	r0, #8
 8006c66:	0a1b      	lsrs	r3, r3, #8
 8006c68:	0719      	lsls	r1, r3, #28
 8006c6a:	bf04      	itt	eq
 8006c6c:	091b      	lsreq	r3, r3, #4
 8006c6e:	3004      	addeq	r0, #4
 8006c70:	0799      	lsls	r1, r3, #30
 8006c72:	bf04      	itt	eq
 8006c74:	089b      	lsreq	r3, r3, #2
 8006c76:	3002      	addeq	r0, #2
 8006c78:	07d9      	lsls	r1, r3, #31
 8006c7a:	d403      	bmi.n	8006c84 <__lo0bits+0x4e>
 8006c7c:	085b      	lsrs	r3, r3, #1
 8006c7e:	f100 0001 	add.w	r0, r0, #1
 8006c82:	d003      	beq.n	8006c8c <__lo0bits+0x56>
 8006c84:	6013      	str	r3, [r2, #0]
 8006c86:	4770      	bx	lr
 8006c88:	2000      	movs	r0, #0
 8006c8a:	4770      	bx	lr
 8006c8c:	2020      	movs	r0, #32
 8006c8e:	4770      	bx	lr

08006c90 <__i2b>:
 8006c90:	b510      	push	{r4, lr}
 8006c92:	460c      	mov	r4, r1
 8006c94:	2101      	movs	r1, #1
 8006c96:	f7ff ff07 	bl	8006aa8 <_Balloc>
 8006c9a:	4602      	mov	r2, r0
 8006c9c:	b928      	cbnz	r0, 8006caa <__i2b+0x1a>
 8006c9e:	4b05      	ldr	r3, [pc, #20]	@ (8006cb4 <__i2b+0x24>)
 8006ca0:	4805      	ldr	r0, [pc, #20]	@ (8006cb8 <__i2b+0x28>)
 8006ca2:	f240 1145 	movw	r1, #325	@ 0x145
 8006ca6:	f000 fd55 	bl	8007754 <__assert_func>
 8006caa:	2301      	movs	r3, #1
 8006cac:	6144      	str	r4, [r0, #20]
 8006cae:	6103      	str	r3, [r0, #16]
 8006cb0:	bd10      	pop	{r4, pc}
 8006cb2:	bf00      	nop
 8006cb4:	08007af8 	.word	0x08007af8
 8006cb8:	08007b09 	.word	0x08007b09

08006cbc <__multiply>:
 8006cbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006cc0:	4614      	mov	r4, r2
 8006cc2:	690a      	ldr	r2, [r1, #16]
 8006cc4:	6923      	ldr	r3, [r4, #16]
 8006cc6:	429a      	cmp	r2, r3
 8006cc8:	bfa8      	it	ge
 8006cca:	4623      	movge	r3, r4
 8006ccc:	460f      	mov	r7, r1
 8006cce:	bfa4      	itt	ge
 8006cd0:	460c      	movge	r4, r1
 8006cd2:	461f      	movge	r7, r3
 8006cd4:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8006cd8:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8006cdc:	68a3      	ldr	r3, [r4, #8]
 8006cde:	6861      	ldr	r1, [r4, #4]
 8006ce0:	eb0a 0609 	add.w	r6, sl, r9
 8006ce4:	42b3      	cmp	r3, r6
 8006ce6:	b085      	sub	sp, #20
 8006ce8:	bfb8      	it	lt
 8006cea:	3101      	addlt	r1, #1
 8006cec:	f7ff fedc 	bl	8006aa8 <_Balloc>
 8006cf0:	b930      	cbnz	r0, 8006d00 <__multiply+0x44>
 8006cf2:	4602      	mov	r2, r0
 8006cf4:	4b44      	ldr	r3, [pc, #272]	@ (8006e08 <__multiply+0x14c>)
 8006cf6:	4845      	ldr	r0, [pc, #276]	@ (8006e0c <__multiply+0x150>)
 8006cf8:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006cfc:	f000 fd2a 	bl	8007754 <__assert_func>
 8006d00:	f100 0514 	add.w	r5, r0, #20
 8006d04:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006d08:	462b      	mov	r3, r5
 8006d0a:	2200      	movs	r2, #0
 8006d0c:	4543      	cmp	r3, r8
 8006d0e:	d321      	bcc.n	8006d54 <__multiply+0x98>
 8006d10:	f107 0114 	add.w	r1, r7, #20
 8006d14:	f104 0214 	add.w	r2, r4, #20
 8006d18:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8006d1c:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8006d20:	9302      	str	r3, [sp, #8]
 8006d22:	1b13      	subs	r3, r2, r4
 8006d24:	3b15      	subs	r3, #21
 8006d26:	f023 0303 	bic.w	r3, r3, #3
 8006d2a:	3304      	adds	r3, #4
 8006d2c:	f104 0715 	add.w	r7, r4, #21
 8006d30:	42ba      	cmp	r2, r7
 8006d32:	bf38      	it	cc
 8006d34:	2304      	movcc	r3, #4
 8006d36:	9301      	str	r3, [sp, #4]
 8006d38:	9b02      	ldr	r3, [sp, #8]
 8006d3a:	9103      	str	r1, [sp, #12]
 8006d3c:	428b      	cmp	r3, r1
 8006d3e:	d80c      	bhi.n	8006d5a <__multiply+0x9e>
 8006d40:	2e00      	cmp	r6, #0
 8006d42:	dd03      	ble.n	8006d4c <__multiply+0x90>
 8006d44:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d05b      	beq.n	8006e04 <__multiply+0x148>
 8006d4c:	6106      	str	r6, [r0, #16]
 8006d4e:	b005      	add	sp, #20
 8006d50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d54:	f843 2b04 	str.w	r2, [r3], #4
 8006d58:	e7d8      	b.n	8006d0c <__multiply+0x50>
 8006d5a:	f8b1 a000 	ldrh.w	sl, [r1]
 8006d5e:	f1ba 0f00 	cmp.w	sl, #0
 8006d62:	d024      	beq.n	8006dae <__multiply+0xf2>
 8006d64:	f104 0e14 	add.w	lr, r4, #20
 8006d68:	46a9      	mov	r9, r5
 8006d6a:	f04f 0c00 	mov.w	ip, #0
 8006d6e:	f85e 7b04 	ldr.w	r7, [lr], #4
 8006d72:	f8d9 3000 	ldr.w	r3, [r9]
 8006d76:	fa1f fb87 	uxth.w	fp, r7
 8006d7a:	b29b      	uxth	r3, r3
 8006d7c:	fb0a 330b 	mla	r3, sl, fp, r3
 8006d80:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8006d84:	f8d9 7000 	ldr.w	r7, [r9]
 8006d88:	4463      	add	r3, ip
 8006d8a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8006d8e:	fb0a c70b 	mla	r7, sl, fp, ip
 8006d92:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8006d96:	b29b      	uxth	r3, r3
 8006d98:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8006d9c:	4572      	cmp	r2, lr
 8006d9e:	f849 3b04 	str.w	r3, [r9], #4
 8006da2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8006da6:	d8e2      	bhi.n	8006d6e <__multiply+0xb2>
 8006da8:	9b01      	ldr	r3, [sp, #4]
 8006daa:	f845 c003 	str.w	ip, [r5, r3]
 8006dae:	9b03      	ldr	r3, [sp, #12]
 8006db0:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8006db4:	3104      	adds	r1, #4
 8006db6:	f1b9 0f00 	cmp.w	r9, #0
 8006dba:	d021      	beq.n	8006e00 <__multiply+0x144>
 8006dbc:	682b      	ldr	r3, [r5, #0]
 8006dbe:	f104 0c14 	add.w	ip, r4, #20
 8006dc2:	46ae      	mov	lr, r5
 8006dc4:	f04f 0a00 	mov.w	sl, #0
 8006dc8:	f8bc b000 	ldrh.w	fp, [ip]
 8006dcc:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8006dd0:	fb09 770b 	mla	r7, r9, fp, r7
 8006dd4:	4457      	add	r7, sl
 8006dd6:	b29b      	uxth	r3, r3
 8006dd8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8006ddc:	f84e 3b04 	str.w	r3, [lr], #4
 8006de0:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006de4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006de8:	f8be 3000 	ldrh.w	r3, [lr]
 8006dec:	fb09 330a 	mla	r3, r9, sl, r3
 8006df0:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8006df4:	4562      	cmp	r2, ip
 8006df6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006dfa:	d8e5      	bhi.n	8006dc8 <__multiply+0x10c>
 8006dfc:	9f01      	ldr	r7, [sp, #4]
 8006dfe:	51eb      	str	r3, [r5, r7]
 8006e00:	3504      	adds	r5, #4
 8006e02:	e799      	b.n	8006d38 <__multiply+0x7c>
 8006e04:	3e01      	subs	r6, #1
 8006e06:	e79b      	b.n	8006d40 <__multiply+0x84>
 8006e08:	08007af8 	.word	0x08007af8
 8006e0c:	08007b09 	.word	0x08007b09

08006e10 <__pow5mult>:
 8006e10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006e14:	4615      	mov	r5, r2
 8006e16:	f012 0203 	ands.w	r2, r2, #3
 8006e1a:	4607      	mov	r7, r0
 8006e1c:	460e      	mov	r6, r1
 8006e1e:	d007      	beq.n	8006e30 <__pow5mult+0x20>
 8006e20:	4c25      	ldr	r4, [pc, #148]	@ (8006eb8 <__pow5mult+0xa8>)
 8006e22:	3a01      	subs	r2, #1
 8006e24:	2300      	movs	r3, #0
 8006e26:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006e2a:	f7ff fe9f 	bl	8006b6c <__multadd>
 8006e2e:	4606      	mov	r6, r0
 8006e30:	10ad      	asrs	r5, r5, #2
 8006e32:	d03d      	beq.n	8006eb0 <__pow5mult+0xa0>
 8006e34:	69fc      	ldr	r4, [r7, #28]
 8006e36:	b97c      	cbnz	r4, 8006e58 <__pow5mult+0x48>
 8006e38:	2010      	movs	r0, #16
 8006e3a:	f7ff fd7f 	bl	800693c <malloc>
 8006e3e:	4602      	mov	r2, r0
 8006e40:	61f8      	str	r0, [r7, #28]
 8006e42:	b928      	cbnz	r0, 8006e50 <__pow5mult+0x40>
 8006e44:	4b1d      	ldr	r3, [pc, #116]	@ (8006ebc <__pow5mult+0xac>)
 8006e46:	481e      	ldr	r0, [pc, #120]	@ (8006ec0 <__pow5mult+0xb0>)
 8006e48:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006e4c:	f000 fc82 	bl	8007754 <__assert_func>
 8006e50:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006e54:	6004      	str	r4, [r0, #0]
 8006e56:	60c4      	str	r4, [r0, #12]
 8006e58:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006e5c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006e60:	b94c      	cbnz	r4, 8006e76 <__pow5mult+0x66>
 8006e62:	f240 2171 	movw	r1, #625	@ 0x271
 8006e66:	4638      	mov	r0, r7
 8006e68:	f7ff ff12 	bl	8006c90 <__i2b>
 8006e6c:	2300      	movs	r3, #0
 8006e6e:	f8c8 0008 	str.w	r0, [r8, #8]
 8006e72:	4604      	mov	r4, r0
 8006e74:	6003      	str	r3, [r0, #0]
 8006e76:	f04f 0900 	mov.w	r9, #0
 8006e7a:	07eb      	lsls	r3, r5, #31
 8006e7c:	d50a      	bpl.n	8006e94 <__pow5mult+0x84>
 8006e7e:	4631      	mov	r1, r6
 8006e80:	4622      	mov	r2, r4
 8006e82:	4638      	mov	r0, r7
 8006e84:	f7ff ff1a 	bl	8006cbc <__multiply>
 8006e88:	4631      	mov	r1, r6
 8006e8a:	4680      	mov	r8, r0
 8006e8c:	4638      	mov	r0, r7
 8006e8e:	f7ff fe4b 	bl	8006b28 <_Bfree>
 8006e92:	4646      	mov	r6, r8
 8006e94:	106d      	asrs	r5, r5, #1
 8006e96:	d00b      	beq.n	8006eb0 <__pow5mult+0xa0>
 8006e98:	6820      	ldr	r0, [r4, #0]
 8006e9a:	b938      	cbnz	r0, 8006eac <__pow5mult+0x9c>
 8006e9c:	4622      	mov	r2, r4
 8006e9e:	4621      	mov	r1, r4
 8006ea0:	4638      	mov	r0, r7
 8006ea2:	f7ff ff0b 	bl	8006cbc <__multiply>
 8006ea6:	6020      	str	r0, [r4, #0]
 8006ea8:	f8c0 9000 	str.w	r9, [r0]
 8006eac:	4604      	mov	r4, r0
 8006eae:	e7e4      	b.n	8006e7a <__pow5mult+0x6a>
 8006eb0:	4630      	mov	r0, r6
 8006eb2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006eb6:	bf00      	nop
 8006eb8:	08007b64 	.word	0x08007b64
 8006ebc:	08007a89 	.word	0x08007a89
 8006ec0:	08007b09 	.word	0x08007b09

08006ec4 <__lshift>:
 8006ec4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006ec8:	460c      	mov	r4, r1
 8006eca:	6849      	ldr	r1, [r1, #4]
 8006ecc:	6923      	ldr	r3, [r4, #16]
 8006ece:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006ed2:	68a3      	ldr	r3, [r4, #8]
 8006ed4:	4607      	mov	r7, r0
 8006ed6:	4691      	mov	r9, r2
 8006ed8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006edc:	f108 0601 	add.w	r6, r8, #1
 8006ee0:	42b3      	cmp	r3, r6
 8006ee2:	db0b      	blt.n	8006efc <__lshift+0x38>
 8006ee4:	4638      	mov	r0, r7
 8006ee6:	f7ff fddf 	bl	8006aa8 <_Balloc>
 8006eea:	4605      	mov	r5, r0
 8006eec:	b948      	cbnz	r0, 8006f02 <__lshift+0x3e>
 8006eee:	4602      	mov	r2, r0
 8006ef0:	4b28      	ldr	r3, [pc, #160]	@ (8006f94 <__lshift+0xd0>)
 8006ef2:	4829      	ldr	r0, [pc, #164]	@ (8006f98 <__lshift+0xd4>)
 8006ef4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006ef8:	f000 fc2c 	bl	8007754 <__assert_func>
 8006efc:	3101      	adds	r1, #1
 8006efe:	005b      	lsls	r3, r3, #1
 8006f00:	e7ee      	b.n	8006ee0 <__lshift+0x1c>
 8006f02:	2300      	movs	r3, #0
 8006f04:	f100 0114 	add.w	r1, r0, #20
 8006f08:	f100 0210 	add.w	r2, r0, #16
 8006f0c:	4618      	mov	r0, r3
 8006f0e:	4553      	cmp	r3, sl
 8006f10:	db33      	blt.n	8006f7a <__lshift+0xb6>
 8006f12:	6920      	ldr	r0, [r4, #16]
 8006f14:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006f18:	f104 0314 	add.w	r3, r4, #20
 8006f1c:	f019 091f 	ands.w	r9, r9, #31
 8006f20:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006f24:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006f28:	d02b      	beq.n	8006f82 <__lshift+0xbe>
 8006f2a:	f1c9 0e20 	rsb	lr, r9, #32
 8006f2e:	468a      	mov	sl, r1
 8006f30:	2200      	movs	r2, #0
 8006f32:	6818      	ldr	r0, [r3, #0]
 8006f34:	fa00 f009 	lsl.w	r0, r0, r9
 8006f38:	4310      	orrs	r0, r2
 8006f3a:	f84a 0b04 	str.w	r0, [sl], #4
 8006f3e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006f42:	459c      	cmp	ip, r3
 8006f44:	fa22 f20e 	lsr.w	r2, r2, lr
 8006f48:	d8f3      	bhi.n	8006f32 <__lshift+0x6e>
 8006f4a:	ebac 0304 	sub.w	r3, ip, r4
 8006f4e:	3b15      	subs	r3, #21
 8006f50:	f023 0303 	bic.w	r3, r3, #3
 8006f54:	3304      	adds	r3, #4
 8006f56:	f104 0015 	add.w	r0, r4, #21
 8006f5a:	4584      	cmp	ip, r0
 8006f5c:	bf38      	it	cc
 8006f5e:	2304      	movcc	r3, #4
 8006f60:	50ca      	str	r2, [r1, r3]
 8006f62:	b10a      	cbz	r2, 8006f68 <__lshift+0xa4>
 8006f64:	f108 0602 	add.w	r6, r8, #2
 8006f68:	3e01      	subs	r6, #1
 8006f6a:	4638      	mov	r0, r7
 8006f6c:	612e      	str	r6, [r5, #16]
 8006f6e:	4621      	mov	r1, r4
 8006f70:	f7ff fdda 	bl	8006b28 <_Bfree>
 8006f74:	4628      	mov	r0, r5
 8006f76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f7a:	f842 0f04 	str.w	r0, [r2, #4]!
 8006f7e:	3301      	adds	r3, #1
 8006f80:	e7c5      	b.n	8006f0e <__lshift+0x4a>
 8006f82:	3904      	subs	r1, #4
 8006f84:	f853 2b04 	ldr.w	r2, [r3], #4
 8006f88:	f841 2f04 	str.w	r2, [r1, #4]!
 8006f8c:	459c      	cmp	ip, r3
 8006f8e:	d8f9      	bhi.n	8006f84 <__lshift+0xc0>
 8006f90:	e7ea      	b.n	8006f68 <__lshift+0xa4>
 8006f92:	bf00      	nop
 8006f94:	08007af8 	.word	0x08007af8
 8006f98:	08007b09 	.word	0x08007b09

08006f9c <__mcmp>:
 8006f9c:	690a      	ldr	r2, [r1, #16]
 8006f9e:	4603      	mov	r3, r0
 8006fa0:	6900      	ldr	r0, [r0, #16]
 8006fa2:	1a80      	subs	r0, r0, r2
 8006fa4:	b530      	push	{r4, r5, lr}
 8006fa6:	d10e      	bne.n	8006fc6 <__mcmp+0x2a>
 8006fa8:	3314      	adds	r3, #20
 8006faa:	3114      	adds	r1, #20
 8006fac:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006fb0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006fb4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006fb8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006fbc:	4295      	cmp	r5, r2
 8006fbe:	d003      	beq.n	8006fc8 <__mcmp+0x2c>
 8006fc0:	d205      	bcs.n	8006fce <__mcmp+0x32>
 8006fc2:	f04f 30ff 	mov.w	r0, #4294967295
 8006fc6:	bd30      	pop	{r4, r5, pc}
 8006fc8:	42a3      	cmp	r3, r4
 8006fca:	d3f3      	bcc.n	8006fb4 <__mcmp+0x18>
 8006fcc:	e7fb      	b.n	8006fc6 <__mcmp+0x2a>
 8006fce:	2001      	movs	r0, #1
 8006fd0:	e7f9      	b.n	8006fc6 <__mcmp+0x2a>
	...

08006fd4 <__mdiff>:
 8006fd4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fd8:	4689      	mov	r9, r1
 8006fda:	4606      	mov	r6, r0
 8006fdc:	4611      	mov	r1, r2
 8006fde:	4648      	mov	r0, r9
 8006fe0:	4614      	mov	r4, r2
 8006fe2:	f7ff ffdb 	bl	8006f9c <__mcmp>
 8006fe6:	1e05      	subs	r5, r0, #0
 8006fe8:	d112      	bne.n	8007010 <__mdiff+0x3c>
 8006fea:	4629      	mov	r1, r5
 8006fec:	4630      	mov	r0, r6
 8006fee:	f7ff fd5b 	bl	8006aa8 <_Balloc>
 8006ff2:	4602      	mov	r2, r0
 8006ff4:	b928      	cbnz	r0, 8007002 <__mdiff+0x2e>
 8006ff6:	4b3f      	ldr	r3, [pc, #252]	@ (80070f4 <__mdiff+0x120>)
 8006ff8:	f240 2137 	movw	r1, #567	@ 0x237
 8006ffc:	483e      	ldr	r0, [pc, #248]	@ (80070f8 <__mdiff+0x124>)
 8006ffe:	f000 fba9 	bl	8007754 <__assert_func>
 8007002:	2301      	movs	r3, #1
 8007004:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007008:	4610      	mov	r0, r2
 800700a:	b003      	add	sp, #12
 800700c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007010:	bfbc      	itt	lt
 8007012:	464b      	movlt	r3, r9
 8007014:	46a1      	movlt	r9, r4
 8007016:	4630      	mov	r0, r6
 8007018:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800701c:	bfba      	itte	lt
 800701e:	461c      	movlt	r4, r3
 8007020:	2501      	movlt	r5, #1
 8007022:	2500      	movge	r5, #0
 8007024:	f7ff fd40 	bl	8006aa8 <_Balloc>
 8007028:	4602      	mov	r2, r0
 800702a:	b918      	cbnz	r0, 8007034 <__mdiff+0x60>
 800702c:	4b31      	ldr	r3, [pc, #196]	@ (80070f4 <__mdiff+0x120>)
 800702e:	f240 2145 	movw	r1, #581	@ 0x245
 8007032:	e7e3      	b.n	8006ffc <__mdiff+0x28>
 8007034:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007038:	6926      	ldr	r6, [r4, #16]
 800703a:	60c5      	str	r5, [r0, #12]
 800703c:	f109 0310 	add.w	r3, r9, #16
 8007040:	f109 0514 	add.w	r5, r9, #20
 8007044:	f104 0e14 	add.w	lr, r4, #20
 8007048:	f100 0b14 	add.w	fp, r0, #20
 800704c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007050:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007054:	9301      	str	r3, [sp, #4]
 8007056:	46d9      	mov	r9, fp
 8007058:	f04f 0c00 	mov.w	ip, #0
 800705c:	9b01      	ldr	r3, [sp, #4]
 800705e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007062:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007066:	9301      	str	r3, [sp, #4]
 8007068:	fa1f f38a 	uxth.w	r3, sl
 800706c:	4619      	mov	r1, r3
 800706e:	b283      	uxth	r3, r0
 8007070:	1acb      	subs	r3, r1, r3
 8007072:	0c00      	lsrs	r0, r0, #16
 8007074:	4463      	add	r3, ip
 8007076:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800707a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800707e:	b29b      	uxth	r3, r3
 8007080:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007084:	4576      	cmp	r6, lr
 8007086:	f849 3b04 	str.w	r3, [r9], #4
 800708a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800708e:	d8e5      	bhi.n	800705c <__mdiff+0x88>
 8007090:	1b33      	subs	r3, r6, r4
 8007092:	3b15      	subs	r3, #21
 8007094:	f023 0303 	bic.w	r3, r3, #3
 8007098:	3415      	adds	r4, #21
 800709a:	3304      	adds	r3, #4
 800709c:	42a6      	cmp	r6, r4
 800709e:	bf38      	it	cc
 80070a0:	2304      	movcc	r3, #4
 80070a2:	441d      	add	r5, r3
 80070a4:	445b      	add	r3, fp
 80070a6:	461e      	mov	r6, r3
 80070a8:	462c      	mov	r4, r5
 80070aa:	4544      	cmp	r4, r8
 80070ac:	d30e      	bcc.n	80070cc <__mdiff+0xf8>
 80070ae:	f108 0103 	add.w	r1, r8, #3
 80070b2:	1b49      	subs	r1, r1, r5
 80070b4:	f021 0103 	bic.w	r1, r1, #3
 80070b8:	3d03      	subs	r5, #3
 80070ba:	45a8      	cmp	r8, r5
 80070bc:	bf38      	it	cc
 80070be:	2100      	movcc	r1, #0
 80070c0:	440b      	add	r3, r1
 80070c2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80070c6:	b191      	cbz	r1, 80070ee <__mdiff+0x11a>
 80070c8:	6117      	str	r7, [r2, #16]
 80070ca:	e79d      	b.n	8007008 <__mdiff+0x34>
 80070cc:	f854 1b04 	ldr.w	r1, [r4], #4
 80070d0:	46e6      	mov	lr, ip
 80070d2:	0c08      	lsrs	r0, r1, #16
 80070d4:	fa1c fc81 	uxtah	ip, ip, r1
 80070d8:	4471      	add	r1, lr
 80070da:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80070de:	b289      	uxth	r1, r1
 80070e0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80070e4:	f846 1b04 	str.w	r1, [r6], #4
 80070e8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80070ec:	e7dd      	b.n	80070aa <__mdiff+0xd6>
 80070ee:	3f01      	subs	r7, #1
 80070f0:	e7e7      	b.n	80070c2 <__mdiff+0xee>
 80070f2:	bf00      	nop
 80070f4:	08007af8 	.word	0x08007af8
 80070f8:	08007b09 	.word	0x08007b09

080070fc <__d2b>:
 80070fc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007100:	460f      	mov	r7, r1
 8007102:	2101      	movs	r1, #1
 8007104:	ec59 8b10 	vmov	r8, r9, d0
 8007108:	4616      	mov	r6, r2
 800710a:	f7ff fccd 	bl	8006aa8 <_Balloc>
 800710e:	4604      	mov	r4, r0
 8007110:	b930      	cbnz	r0, 8007120 <__d2b+0x24>
 8007112:	4602      	mov	r2, r0
 8007114:	4b23      	ldr	r3, [pc, #140]	@ (80071a4 <__d2b+0xa8>)
 8007116:	4824      	ldr	r0, [pc, #144]	@ (80071a8 <__d2b+0xac>)
 8007118:	f240 310f 	movw	r1, #783	@ 0x30f
 800711c:	f000 fb1a 	bl	8007754 <__assert_func>
 8007120:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007124:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007128:	b10d      	cbz	r5, 800712e <__d2b+0x32>
 800712a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800712e:	9301      	str	r3, [sp, #4]
 8007130:	f1b8 0300 	subs.w	r3, r8, #0
 8007134:	d023      	beq.n	800717e <__d2b+0x82>
 8007136:	4668      	mov	r0, sp
 8007138:	9300      	str	r3, [sp, #0]
 800713a:	f7ff fd7c 	bl	8006c36 <__lo0bits>
 800713e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007142:	b1d0      	cbz	r0, 800717a <__d2b+0x7e>
 8007144:	f1c0 0320 	rsb	r3, r0, #32
 8007148:	fa02 f303 	lsl.w	r3, r2, r3
 800714c:	430b      	orrs	r3, r1
 800714e:	40c2      	lsrs	r2, r0
 8007150:	6163      	str	r3, [r4, #20]
 8007152:	9201      	str	r2, [sp, #4]
 8007154:	9b01      	ldr	r3, [sp, #4]
 8007156:	61a3      	str	r3, [r4, #24]
 8007158:	2b00      	cmp	r3, #0
 800715a:	bf0c      	ite	eq
 800715c:	2201      	moveq	r2, #1
 800715e:	2202      	movne	r2, #2
 8007160:	6122      	str	r2, [r4, #16]
 8007162:	b1a5      	cbz	r5, 800718e <__d2b+0x92>
 8007164:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007168:	4405      	add	r5, r0
 800716a:	603d      	str	r5, [r7, #0]
 800716c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007170:	6030      	str	r0, [r6, #0]
 8007172:	4620      	mov	r0, r4
 8007174:	b003      	add	sp, #12
 8007176:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800717a:	6161      	str	r1, [r4, #20]
 800717c:	e7ea      	b.n	8007154 <__d2b+0x58>
 800717e:	a801      	add	r0, sp, #4
 8007180:	f7ff fd59 	bl	8006c36 <__lo0bits>
 8007184:	9b01      	ldr	r3, [sp, #4]
 8007186:	6163      	str	r3, [r4, #20]
 8007188:	3020      	adds	r0, #32
 800718a:	2201      	movs	r2, #1
 800718c:	e7e8      	b.n	8007160 <__d2b+0x64>
 800718e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007192:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8007196:	6038      	str	r0, [r7, #0]
 8007198:	6918      	ldr	r0, [r3, #16]
 800719a:	f7ff fd2d 	bl	8006bf8 <__hi0bits>
 800719e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80071a2:	e7e5      	b.n	8007170 <__d2b+0x74>
 80071a4:	08007af8 	.word	0x08007af8
 80071a8:	08007b09 	.word	0x08007b09

080071ac <__sfputc_r>:
 80071ac:	6893      	ldr	r3, [r2, #8]
 80071ae:	3b01      	subs	r3, #1
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	b410      	push	{r4}
 80071b4:	6093      	str	r3, [r2, #8]
 80071b6:	da08      	bge.n	80071ca <__sfputc_r+0x1e>
 80071b8:	6994      	ldr	r4, [r2, #24]
 80071ba:	42a3      	cmp	r3, r4
 80071bc:	db01      	blt.n	80071c2 <__sfputc_r+0x16>
 80071be:	290a      	cmp	r1, #10
 80071c0:	d103      	bne.n	80071ca <__sfputc_r+0x1e>
 80071c2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80071c6:	f000 ba13 	b.w	80075f0 <__swbuf_r>
 80071ca:	6813      	ldr	r3, [r2, #0]
 80071cc:	1c58      	adds	r0, r3, #1
 80071ce:	6010      	str	r0, [r2, #0]
 80071d0:	7019      	strb	r1, [r3, #0]
 80071d2:	4608      	mov	r0, r1
 80071d4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80071d8:	4770      	bx	lr

080071da <__sfputs_r>:
 80071da:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071dc:	4606      	mov	r6, r0
 80071de:	460f      	mov	r7, r1
 80071e0:	4614      	mov	r4, r2
 80071e2:	18d5      	adds	r5, r2, r3
 80071e4:	42ac      	cmp	r4, r5
 80071e6:	d101      	bne.n	80071ec <__sfputs_r+0x12>
 80071e8:	2000      	movs	r0, #0
 80071ea:	e007      	b.n	80071fc <__sfputs_r+0x22>
 80071ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80071f0:	463a      	mov	r2, r7
 80071f2:	4630      	mov	r0, r6
 80071f4:	f7ff ffda 	bl	80071ac <__sfputc_r>
 80071f8:	1c43      	adds	r3, r0, #1
 80071fa:	d1f3      	bne.n	80071e4 <__sfputs_r+0xa>
 80071fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007200 <_vfiprintf_r>:
 8007200:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007204:	460d      	mov	r5, r1
 8007206:	b09d      	sub	sp, #116	@ 0x74
 8007208:	4614      	mov	r4, r2
 800720a:	4698      	mov	r8, r3
 800720c:	4606      	mov	r6, r0
 800720e:	b118      	cbz	r0, 8007218 <_vfiprintf_r+0x18>
 8007210:	6a03      	ldr	r3, [r0, #32]
 8007212:	b90b      	cbnz	r3, 8007218 <_vfiprintf_r+0x18>
 8007214:	f7fe fbe8 	bl	80059e8 <__sinit>
 8007218:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800721a:	07d9      	lsls	r1, r3, #31
 800721c:	d405      	bmi.n	800722a <_vfiprintf_r+0x2a>
 800721e:	89ab      	ldrh	r3, [r5, #12]
 8007220:	059a      	lsls	r2, r3, #22
 8007222:	d402      	bmi.n	800722a <_vfiprintf_r+0x2a>
 8007224:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007226:	f7fe fcf0 	bl	8005c0a <__retarget_lock_acquire_recursive>
 800722a:	89ab      	ldrh	r3, [r5, #12]
 800722c:	071b      	lsls	r3, r3, #28
 800722e:	d501      	bpl.n	8007234 <_vfiprintf_r+0x34>
 8007230:	692b      	ldr	r3, [r5, #16]
 8007232:	b99b      	cbnz	r3, 800725c <_vfiprintf_r+0x5c>
 8007234:	4629      	mov	r1, r5
 8007236:	4630      	mov	r0, r6
 8007238:	f000 fa18 	bl	800766c <__swsetup_r>
 800723c:	b170      	cbz	r0, 800725c <_vfiprintf_r+0x5c>
 800723e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007240:	07dc      	lsls	r4, r3, #31
 8007242:	d504      	bpl.n	800724e <_vfiprintf_r+0x4e>
 8007244:	f04f 30ff 	mov.w	r0, #4294967295
 8007248:	b01d      	add	sp, #116	@ 0x74
 800724a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800724e:	89ab      	ldrh	r3, [r5, #12]
 8007250:	0598      	lsls	r0, r3, #22
 8007252:	d4f7      	bmi.n	8007244 <_vfiprintf_r+0x44>
 8007254:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007256:	f7fe fcd9 	bl	8005c0c <__retarget_lock_release_recursive>
 800725a:	e7f3      	b.n	8007244 <_vfiprintf_r+0x44>
 800725c:	2300      	movs	r3, #0
 800725e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007260:	2320      	movs	r3, #32
 8007262:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007266:	f8cd 800c 	str.w	r8, [sp, #12]
 800726a:	2330      	movs	r3, #48	@ 0x30
 800726c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800741c <_vfiprintf_r+0x21c>
 8007270:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007274:	f04f 0901 	mov.w	r9, #1
 8007278:	4623      	mov	r3, r4
 800727a:	469a      	mov	sl, r3
 800727c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007280:	b10a      	cbz	r2, 8007286 <_vfiprintf_r+0x86>
 8007282:	2a25      	cmp	r2, #37	@ 0x25
 8007284:	d1f9      	bne.n	800727a <_vfiprintf_r+0x7a>
 8007286:	ebba 0b04 	subs.w	fp, sl, r4
 800728a:	d00b      	beq.n	80072a4 <_vfiprintf_r+0xa4>
 800728c:	465b      	mov	r3, fp
 800728e:	4622      	mov	r2, r4
 8007290:	4629      	mov	r1, r5
 8007292:	4630      	mov	r0, r6
 8007294:	f7ff ffa1 	bl	80071da <__sfputs_r>
 8007298:	3001      	adds	r0, #1
 800729a:	f000 80a7 	beq.w	80073ec <_vfiprintf_r+0x1ec>
 800729e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80072a0:	445a      	add	r2, fp
 80072a2:	9209      	str	r2, [sp, #36]	@ 0x24
 80072a4:	f89a 3000 	ldrb.w	r3, [sl]
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	f000 809f 	beq.w	80073ec <_vfiprintf_r+0x1ec>
 80072ae:	2300      	movs	r3, #0
 80072b0:	f04f 32ff 	mov.w	r2, #4294967295
 80072b4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80072b8:	f10a 0a01 	add.w	sl, sl, #1
 80072bc:	9304      	str	r3, [sp, #16]
 80072be:	9307      	str	r3, [sp, #28]
 80072c0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80072c4:	931a      	str	r3, [sp, #104]	@ 0x68
 80072c6:	4654      	mov	r4, sl
 80072c8:	2205      	movs	r2, #5
 80072ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 80072ce:	4853      	ldr	r0, [pc, #332]	@ (800741c <_vfiprintf_r+0x21c>)
 80072d0:	f7f8 ff7e 	bl	80001d0 <memchr>
 80072d4:	9a04      	ldr	r2, [sp, #16]
 80072d6:	b9d8      	cbnz	r0, 8007310 <_vfiprintf_r+0x110>
 80072d8:	06d1      	lsls	r1, r2, #27
 80072da:	bf44      	itt	mi
 80072dc:	2320      	movmi	r3, #32
 80072de:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80072e2:	0713      	lsls	r3, r2, #28
 80072e4:	bf44      	itt	mi
 80072e6:	232b      	movmi	r3, #43	@ 0x2b
 80072e8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80072ec:	f89a 3000 	ldrb.w	r3, [sl]
 80072f0:	2b2a      	cmp	r3, #42	@ 0x2a
 80072f2:	d015      	beq.n	8007320 <_vfiprintf_r+0x120>
 80072f4:	9a07      	ldr	r2, [sp, #28]
 80072f6:	4654      	mov	r4, sl
 80072f8:	2000      	movs	r0, #0
 80072fa:	f04f 0c0a 	mov.w	ip, #10
 80072fe:	4621      	mov	r1, r4
 8007300:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007304:	3b30      	subs	r3, #48	@ 0x30
 8007306:	2b09      	cmp	r3, #9
 8007308:	d94b      	bls.n	80073a2 <_vfiprintf_r+0x1a2>
 800730a:	b1b0      	cbz	r0, 800733a <_vfiprintf_r+0x13a>
 800730c:	9207      	str	r2, [sp, #28]
 800730e:	e014      	b.n	800733a <_vfiprintf_r+0x13a>
 8007310:	eba0 0308 	sub.w	r3, r0, r8
 8007314:	fa09 f303 	lsl.w	r3, r9, r3
 8007318:	4313      	orrs	r3, r2
 800731a:	9304      	str	r3, [sp, #16]
 800731c:	46a2      	mov	sl, r4
 800731e:	e7d2      	b.n	80072c6 <_vfiprintf_r+0xc6>
 8007320:	9b03      	ldr	r3, [sp, #12]
 8007322:	1d19      	adds	r1, r3, #4
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	9103      	str	r1, [sp, #12]
 8007328:	2b00      	cmp	r3, #0
 800732a:	bfbb      	ittet	lt
 800732c:	425b      	neglt	r3, r3
 800732e:	f042 0202 	orrlt.w	r2, r2, #2
 8007332:	9307      	strge	r3, [sp, #28]
 8007334:	9307      	strlt	r3, [sp, #28]
 8007336:	bfb8      	it	lt
 8007338:	9204      	strlt	r2, [sp, #16]
 800733a:	7823      	ldrb	r3, [r4, #0]
 800733c:	2b2e      	cmp	r3, #46	@ 0x2e
 800733e:	d10a      	bne.n	8007356 <_vfiprintf_r+0x156>
 8007340:	7863      	ldrb	r3, [r4, #1]
 8007342:	2b2a      	cmp	r3, #42	@ 0x2a
 8007344:	d132      	bne.n	80073ac <_vfiprintf_r+0x1ac>
 8007346:	9b03      	ldr	r3, [sp, #12]
 8007348:	1d1a      	adds	r2, r3, #4
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	9203      	str	r2, [sp, #12]
 800734e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007352:	3402      	adds	r4, #2
 8007354:	9305      	str	r3, [sp, #20]
 8007356:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800742c <_vfiprintf_r+0x22c>
 800735a:	7821      	ldrb	r1, [r4, #0]
 800735c:	2203      	movs	r2, #3
 800735e:	4650      	mov	r0, sl
 8007360:	f7f8 ff36 	bl	80001d0 <memchr>
 8007364:	b138      	cbz	r0, 8007376 <_vfiprintf_r+0x176>
 8007366:	9b04      	ldr	r3, [sp, #16]
 8007368:	eba0 000a 	sub.w	r0, r0, sl
 800736c:	2240      	movs	r2, #64	@ 0x40
 800736e:	4082      	lsls	r2, r0
 8007370:	4313      	orrs	r3, r2
 8007372:	3401      	adds	r4, #1
 8007374:	9304      	str	r3, [sp, #16]
 8007376:	f814 1b01 	ldrb.w	r1, [r4], #1
 800737a:	4829      	ldr	r0, [pc, #164]	@ (8007420 <_vfiprintf_r+0x220>)
 800737c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007380:	2206      	movs	r2, #6
 8007382:	f7f8 ff25 	bl	80001d0 <memchr>
 8007386:	2800      	cmp	r0, #0
 8007388:	d03f      	beq.n	800740a <_vfiprintf_r+0x20a>
 800738a:	4b26      	ldr	r3, [pc, #152]	@ (8007424 <_vfiprintf_r+0x224>)
 800738c:	bb1b      	cbnz	r3, 80073d6 <_vfiprintf_r+0x1d6>
 800738e:	9b03      	ldr	r3, [sp, #12]
 8007390:	3307      	adds	r3, #7
 8007392:	f023 0307 	bic.w	r3, r3, #7
 8007396:	3308      	adds	r3, #8
 8007398:	9303      	str	r3, [sp, #12]
 800739a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800739c:	443b      	add	r3, r7
 800739e:	9309      	str	r3, [sp, #36]	@ 0x24
 80073a0:	e76a      	b.n	8007278 <_vfiprintf_r+0x78>
 80073a2:	fb0c 3202 	mla	r2, ip, r2, r3
 80073a6:	460c      	mov	r4, r1
 80073a8:	2001      	movs	r0, #1
 80073aa:	e7a8      	b.n	80072fe <_vfiprintf_r+0xfe>
 80073ac:	2300      	movs	r3, #0
 80073ae:	3401      	adds	r4, #1
 80073b0:	9305      	str	r3, [sp, #20]
 80073b2:	4619      	mov	r1, r3
 80073b4:	f04f 0c0a 	mov.w	ip, #10
 80073b8:	4620      	mov	r0, r4
 80073ba:	f810 2b01 	ldrb.w	r2, [r0], #1
 80073be:	3a30      	subs	r2, #48	@ 0x30
 80073c0:	2a09      	cmp	r2, #9
 80073c2:	d903      	bls.n	80073cc <_vfiprintf_r+0x1cc>
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d0c6      	beq.n	8007356 <_vfiprintf_r+0x156>
 80073c8:	9105      	str	r1, [sp, #20]
 80073ca:	e7c4      	b.n	8007356 <_vfiprintf_r+0x156>
 80073cc:	fb0c 2101 	mla	r1, ip, r1, r2
 80073d0:	4604      	mov	r4, r0
 80073d2:	2301      	movs	r3, #1
 80073d4:	e7f0      	b.n	80073b8 <_vfiprintf_r+0x1b8>
 80073d6:	ab03      	add	r3, sp, #12
 80073d8:	9300      	str	r3, [sp, #0]
 80073da:	462a      	mov	r2, r5
 80073dc:	4b12      	ldr	r3, [pc, #72]	@ (8007428 <_vfiprintf_r+0x228>)
 80073de:	a904      	add	r1, sp, #16
 80073e0:	4630      	mov	r0, r6
 80073e2:	f7fd febd 	bl	8005160 <_printf_float>
 80073e6:	4607      	mov	r7, r0
 80073e8:	1c78      	adds	r0, r7, #1
 80073ea:	d1d6      	bne.n	800739a <_vfiprintf_r+0x19a>
 80073ec:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80073ee:	07d9      	lsls	r1, r3, #31
 80073f0:	d405      	bmi.n	80073fe <_vfiprintf_r+0x1fe>
 80073f2:	89ab      	ldrh	r3, [r5, #12]
 80073f4:	059a      	lsls	r2, r3, #22
 80073f6:	d402      	bmi.n	80073fe <_vfiprintf_r+0x1fe>
 80073f8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80073fa:	f7fe fc07 	bl	8005c0c <__retarget_lock_release_recursive>
 80073fe:	89ab      	ldrh	r3, [r5, #12]
 8007400:	065b      	lsls	r3, r3, #25
 8007402:	f53f af1f 	bmi.w	8007244 <_vfiprintf_r+0x44>
 8007406:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007408:	e71e      	b.n	8007248 <_vfiprintf_r+0x48>
 800740a:	ab03      	add	r3, sp, #12
 800740c:	9300      	str	r3, [sp, #0]
 800740e:	462a      	mov	r2, r5
 8007410:	4b05      	ldr	r3, [pc, #20]	@ (8007428 <_vfiprintf_r+0x228>)
 8007412:	a904      	add	r1, sp, #16
 8007414:	4630      	mov	r0, r6
 8007416:	f7fe f93b 	bl	8005690 <_printf_i>
 800741a:	e7e4      	b.n	80073e6 <_vfiprintf_r+0x1e6>
 800741c:	08007c60 	.word	0x08007c60
 8007420:	08007c6a 	.word	0x08007c6a
 8007424:	08005161 	.word	0x08005161
 8007428:	080071db 	.word	0x080071db
 800742c:	08007c66 	.word	0x08007c66

08007430 <__sflush_r>:
 8007430:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007434:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007438:	0716      	lsls	r6, r2, #28
 800743a:	4605      	mov	r5, r0
 800743c:	460c      	mov	r4, r1
 800743e:	d454      	bmi.n	80074ea <__sflush_r+0xba>
 8007440:	684b      	ldr	r3, [r1, #4]
 8007442:	2b00      	cmp	r3, #0
 8007444:	dc02      	bgt.n	800744c <__sflush_r+0x1c>
 8007446:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007448:	2b00      	cmp	r3, #0
 800744a:	dd48      	ble.n	80074de <__sflush_r+0xae>
 800744c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800744e:	2e00      	cmp	r6, #0
 8007450:	d045      	beq.n	80074de <__sflush_r+0xae>
 8007452:	2300      	movs	r3, #0
 8007454:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007458:	682f      	ldr	r7, [r5, #0]
 800745a:	6a21      	ldr	r1, [r4, #32]
 800745c:	602b      	str	r3, [r5, #0]
 800745e:	d030      	beq.n	80074c2 <__sflush_r+0x92>
 8007460:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007462:	89a3      	ldrh	r3, [r4, #12]
 8007464:	0759      	lsls	r1, r3, #29
 8007466:	d505      	bpl.n	8007474 <__sflush_r+0x44>
 8007468:	6863      	ldr	r3, [r4, #4]
 800746a:	1ad2      	subs	r2, r2, r3
 800746c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800746e:	b10b      	cbz	r3, 8007474 <__sflush_r+0x44>
 8007470:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007472:	1ad2      	subs	r2, r2, r3
 8007474:	2300      	movs	r3, #0
 8007476:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007478:	6a21      	ldr	r1, [r4, #32]
 800747a:	4628      	mov	r0, r5
 800747c:	47b0      	blx	r6
 800747e:	1c43      	adds	r3, r0, #1
 8007480:	89a3      	ldrh	r3, [r4, #12]
 8007482:	d106      	bne.n	8007492 <__sflush_r+0x62>
 8007484:	6829      	ldr	r1, [r5, #0]
 8007486:	291d      	cmp	r1, #29
 8007488:	d82b      	bhi.n	80074e2 <__sflush_r+0xb2>
 800748a:	4a2a      	ldr	r2, [pc, #168]	@ (8007534 <__sflush_r+0x104>)
 800748c:	410a      	asrs	r2, r1
 800748e:	07d6      	lsls	r6, r2, #31
 8007490:	d427      	bmi.n	80074e2 <__sflush_r+0xb2>
 8007492:	2200      	movs	r2, #0
 8007494:	6062      	str	r2, [r4, #4]
 8007496:	04d9      	lsls	r1, r3, #19
 8007498:	6922      	ldr	r2, [r4, #16]
 800749a:	6022      	str	r2, [r4, #0]
 800749c:	d504      	bpl.n	80074a8 <__sflush_r+0x78>
 800749e:	1c42      	adds	r2, r0, #1
 80074a0:	d101      	bne.n	80074a6 <__sflush_r+0x76>
 80074a2:	682b      	ldr	r3, [r5, #0]
 80074a4:	b903      	cbnz	r3, 80074a8 <__sflush_r+0x78>
 80074a6:	6560      	str	r0, [r4, #84]	@ 0x54
 80074a8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80074aa:	602f      	str	r7, [r5, #0]
 80074ac:	b1b9      	cbz	r1, 80074de <__sflush_r+0xae>
 80074ae:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80074b2:	4299      	cmp	r1, r3
 80074b4:	d002      	beq.n	80074bc <__sflush_r+0x8c>
 80074b6:	4628      	mov	r0, r5
 80074b8:	f7ff f9f6 	bl	80068a8 <_free_r>
 80074bc:	2300      	movs	r3, #0
 80074be:	6363      	str	r3, [r4, #52]	@ 0x34
 80074c0:	e00d      	b.n	80074de <__sflush_r+0xae>
 80074c2:	2301      	movs	r3, #1
 80074c4:	4628      	mov	r0, r5
 80074c6:	47b0      	blx	r6
 80074c8:	4602      	mov	r2, r0
 80074ca:	1c50      	adds	r0, r2, #1
 80074cc:	d1c9      	bne.n	8007462 <__sflush_r+0x32>
 80074ce:	682b      	ldr	r3, [r5, #0]
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d0c6      	beq.n	8007462 <__sflush_r+0x32>
 80074d4:	2b1d      	cmp	r3, #29
 80074d6:	d001      	beq.n	80074dc <__sflush_r+0xac>
 80074d8:	2b16      	cmp	r3, #22
 80074da:	d11e      	bne.n	800751a <__sflush_r+0xea>
 80074dc:	602f      	str	r7, [r5, #0]
 80074de:	2000      	movs	r0, #0
 80074e0:	e022      	b.n	8007528 <__sflush_r+0xf8>
 80074e2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80074e6:	b21b      	sxth	r3, r3
 80074e8:	e01b      	b.n	8007522 <__sflush_r+0xf2>
 80074ea:	690f      	ldr	r7, [r1, #16]
 80074ec:	2f00      	cmp	r7, #0
 80074ee:	d0f6      	beq.n	80074de <__sflush_r+0xae>
 80074f0:	0793      	lsls	r3, r2, #30
 80074f2:	680e      	ldr	r6, [r1, #0]
 80074f4:	bf08      	it	eq
 80074f6:	694b      	ldreq	r3, [r1, #20]
 80074f8:	600f      	str	r7, [r1, #0]
 80074fa:	bf18      	it	ne
 80074fc:	2300      	movne	r3, #0
 80074fe:	eba6 0807 	sub.w	r8, r6, r7
 8007502:	608b      	str	r3, [r1, #8]
 8007504:	f1b8 0f00 	cmp.w	r8, #0
 8007508:	dde9      	ble.n	80074de <__sflush_r+0xae>
 800750a:	6a21      	ldr	r1, [r4, #32]
 800750c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800750e:	4643      	mov	r3, r8
 8007510:	463a      	mov	r2, r7
 8007512:	4628      	mov	r0, r5
 8007514:	47b0      	blx	r6
 8007516:	2800      	cmp	r0, #0
 8007518:	dc08      	bgt.n	800752c <__sflush_r+0xfc>
 800751a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800751e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007522:	81a3      	strh	r3, [r4, #12]
 8007524:	f04f 30ff 	mov.w	r0, #4294967295
 8007528:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800752c:	4407      	add	r7, r0
 800752e:	eba8 0800 	sub.w	r8, r8, r0
 8007532:	e7e7      	b.n	8007504 <__sflush_r+0xd4>
 8007534:	dfbffffe 	.word	0xdfbffffe

08007538 <_fflush_r>:
 8007538:	b538      	push	{r3, r4, r5, lr}
 800753a:	690b      	ldr	r3, [r1, #16]
 800753c:	4605      	mov	r5, r0
 800753e:	460c      	mov	r4, r1
 8007540:	b913      	cbnz	r3, 8007548 <_fflush_r+0x10>
 8007542:	2500      	movs	r5, #0
 8007544:	4628      	mov	r0, r5
 8007546:	bd38      	pop	{r3, r4, r5, pc}
 8007548:	b118      	cbz	r0, 8007552 <_fflush_r+0x1a>
 800754a:	6a03      	ldr	r3, [r0, #32]
 800754c:	b90b      	cbnz	r3, 8007552 <_fflush_r+0x1a>
 800754e:	f7fe fa4b 	bl	80059e8 <__sinit>
 8007552:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007556:	2b00      	cmp	r3, #0
 8007558:	d0f3      	beq.n	8007542 <_fflush_r+0xa>
 800755a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800755c:	07d0      	lsls	r0, r2, #31
 800755e:	d404      	bmi.n	800756a <_fflush_r+0x32>
 8007560:	0599      	lsls	r1, r3, #22
 8007562:	d402      	bmi.n	800756a <_fflush_r+0x32>
 8007564:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007566:	f7fe fb50 	bl	8005c0a <__retarget_lock_acquire_recursive>
 800756a:	4628      	mov	r0, r5
 800756c:	4621      	mov	r1, r4
 800756e:	f7ff ff5f 	bl	8007430 <__sflush_r>
 8007572:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007574:	07da      	lsls	r2, r3, #31
 8007576:	4605      	mov	r5, r0
 8007578:	d4e4      	bmi.n	8007544 <_fflush_r+0xc>
 800757a:	89a3      	ldrh	r3, [r4, #12]
 800757c:	059b      	lsls	r3, r3, #22
 800757e:	d4e1      	bmi.n	8007544 <_fflush_r+0xc>
 8007580:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007582:	f7fe fb43 	bl	8005c0c <__retarget_lock_release_recursive>
 8007586:	e7dd      	b.n	8007544 <_fflush_r+0xc>

08007588 <_putc_r>:
 8007588:	b570      	push	{r4, r5, r6, lr}
 800758a:	460d      	mov	r5, r1
 800758c:	4614      	mov	r4, r2
 800758e:	4606      	mov	r6, r0
 8007590:	b118      	cbz	r0, 800759a <_putc_r+0x12>
 8007592:	6a03      	ldr	r3, [r0, #32]
 8007594:	b90b      	cbnz	r3, 800759a <_putc_r+0x12>
 8007596:	f7fe fa27 	bl	80059e8 <__sinit>
 800759a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800759c:	07d8      	lsls	r0, r3, #31
 800759e:	d405      	bmi.n	80075ac <_putc_r+0x24>
 80075a0:	89a3      	ldrh	r3, [r4, #12]
 80075a2:	0599      	lsls	r1, r3, #22
 80075a4:	d402      	bmi.n	80075ac <_putc_r+0x24>
 80075a6:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80075a8:	f7fe fb2f 	bl	8005c0a <__retarget_lock_acquire_recursive>
 80075ac:	68a3      	ldr	r3, [r4, #8]
 80075ae:	3b01      	subs	r3, #1
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	60a3      	str	r3, [r4, #8]
 80075b4:	da05      	bge.n	80075c2 <_putc_r+0x3a>
 80075b6:	69a2      	ldr	r2, [r4, #24]
 80075b8:	4293      	cmp	r3, r2
 80075ba:	db12      	blt.n	80075e2 <_putc_r+0x5a>
 80075bc:	b2eb      	uxtb	r3, r5
 80075be:	2b0a      	cmp	r3, #10
 80075c0:	d00f      	beq.n	80075e2 <_putc_r+0x5a>
 80075c2:	6823      	ldr	r3, [r4, #0]
 80075c4:	1c5a      	adds	r2, r3, #1
 80075c6:	6022      	str	r2, [r4, #0]
 80075c8:	701d      	strb	r5, [r3, #0]
 80075ca:	b2ed      	uxtb	r5, r5
 80075cc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80075ce:	07da      	lsls	r2, r3, #31
 80075d0:	d405      	bmi.n	80075de <_putc_r+0x56>
 80075d2:	89a3      	ldrh	r3, [r4, #12]
 80075d4:	059b      	lsls	r3, r3, #22
 80075d6:	d402      	bmi.n	80075de <_putc_r+0x56>
 80075d8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80075da:	f7fe fb17 	bl	8005c0c <__retarget_lock_release_recursive>
 80075de:	4628      	mov	r0, r5
 80075e0:	bd70      	pop	{r4, r5, r6, pc}
 80075e2:	4629      	mov	r1, r5
 80075e4:	4622      	mov	r2, r4
 80075e6:	4630      	mov	r0, r6
 80075e8:	f000 f802 	bl	80075f0 <__swbuf_r>
 80075ec:	4605      	mov	r5, r0
 80075ee:	e7ed      	b.n	80075cc <_putc_r+0x44>

080075f0 <__swbuf_r>:
 80075f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80075f2:	460e      	mov	r6, r1
 80075f4:	4614      	mov	r4, r2
 80075f6:	4605      	mov	r5, r0
 80075f8:	b118      	cbz	r0, 8007602 <__swbuf_r+0x12>
 80075fa:	6a03      	ldr	r3, [r0, #32]
 80075fc:	b90b      	cbnz	r3, 8007602 <__swbuf_r+0x12>
 80075fe:	f7fe f9f3 	bl	80059e8 <__sinit>
 8007602:	69a3      	ldr	r3, [r4, #24]
 8007604:	60a3      	str	r3, [r4, #8]
 8007606:	89a3      	ldrh	r3, [r4, #12]
 8007608:	071a      	lsls	r2, r3, #28
 800760a:	d501      	bpl.n	8007610 <__swbuf_r+0x20>
 800760c:	6923      	ldr	r3, [r4, #16]
 800760e:	b943      	cbnz	r3, 8007622 <__swbuf_r+0x32>
 8007610:	4621      	mov	r1, r4
 8007612:	4628      	mov	r0, r5
 8007614:	f000 f82a 	bl	800766c <__swsetup_r>
 8007618:	b118      	cbz	r0, 8007622 <__swbuf_r+0x32>
 800761a:	f04f 37ff 	mov.w	r7, #4294967295
 800761e:	4638      	mov	r0, r7
 8007620:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007622:	6823      	ldr	r3, [r4, #0]
 8007624:	6922      	ldr	r2, [r4, #16]
 8007626:	1a98      	subs	r0, r3, r2
 8007628:	6963      	ldr	r3, [r4, #20]
 800762a:	b2f6      	uxtb	r6, r6
 800762c:	4283      	cmp	r3, r0
 800762e:	4637      	mov	r7, r6
 8007630:	dc05      	bgt.n	800763e <__swbuf_r+0x4e>
 8007632:	4621      	mov	r1, r4
 8007634:	4628      	mov	r0, r5
 8007636:	f7ff ff7f 	bl	8007538 <_fflush_r>
 800763a:	2800      	cmp	r0, #0
 800763c:	d1ed      	bne.n	800761a <__swbuf_r+0x2a>
 800763e:	68a3      	ldr	r3, [r4, #8]
 8007640:	3b01      	subs	r3, #1
 8007642:	60a3      	str	r3, [r4, #8]
 8007644:	6823      	ldr	r3, [r4, #0]
 8007646:	1c5a      	adds	r2, r3, #1
 8007648:	6022      	str	r2, [r4, #0]
 800764a:	701e      	strb	r6, [r3, #0]
 800764c:	6962      	ldr	r2, [r4, #20]
 800764e:	1c43      	adds	r3, r0, #1
 8007650:	429a      	cmp	r2, r3
 8007652:	d004      	beq.n	800765e <__swbuf_r+0x6e>
 8007654:	89a3      	ldrh	r3, [r4, #12]
 8007656:	07db      	lsls	r3, r3, #31
 8007658:	d5e1      	bpl.n	800761e <__swbuf_r+0x2e>
 800765a:	2e0a      	cmp	r6, #10
 800765c:	d1df      	bne.n	800761e <__swbuf_r+0x2e>
 800765e:	4621      	mov	r1, r4
 8007660:	4628      	mov	r0, r5
 8007662:	f7ff ff69 	bl	8007538 <_fflush_r>
 8007666:	2800      	cmp	r0, #0
 8007668:	d0d9      	beq.n	800761e <__swbuf_r+0x2e>
 800766a:	e7d6      	b.n	800761a <__swbuf_r+0x2a>

0800766c <__swsetup_r>:
 800766c:	b538      	push	{r3, r4, r5, lr}
 800766e:	4b29      	ldr	r3, [pc, #164]	@ (8007714 <__swsetup_r+0xa8>)
 8007670:	4605      	mov	r5, r0
 8007672:	6818      	ldr	r0, [r3, #0]
 8007674:	460c      	mov	r4, r1
 8007676:	b118      	cbz	r0, 8007680 <__swsetup_r+0x14>
 8007678:	6a03      	ldr	r3, [r0, #32]
 800767a:	b90b      	cbnz	r3, 8007680 <__swsetup_r+0x14>
 800767c:	f7fe f9b4 	bl	80059e8 <__sinit>
 8007680:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007684:	0719      	lsls	r1, r3, #28
 8007686:	d422      	bmi.n	80076ce <__swsetup_r+0x62>
 8007688:	06da      	lsls	r2, r3, #27
 800768a:	d407      	bmi.n	800769c <__swsetup_r+0x30>
 800768c:	2209      	movs	r2, #9
 800768e:	602a      	str	r2, [r5, #0]
 8007690:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007694:	81a3      	strh	r3, [r4, #12]
 8007696:	f04f 30ff 	mov.w	r0, #4294967295
 800769a:	e033      	b.n	8007704 <__swsetup_r+0x98>
 800769c:	0758      	lsls	r0, r3, #29
 800769e:	d512      	bpl.n	80076c6 <__swsetup_r+0x5a>
 80076a0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80076a2:	b141      	cbz	r1, 80076b6 <__swsetup_r+0x4a>
 80076a4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80076a8:	4299      	cmp	r1, r3
 80076aa:	d002      	beq.n	80076b2 <__swsetup_r+0x46>
 80076ac:	4628      	mov	r0, r5
 80076ae:	f7ff f8fb 	bl	80068a8 <_free_r>
 80076b2:	2300      	movs	r3, #0
 80076b4:	6363      	str	r3, [r4, #52]	@ 0x34
 80076b6:	89a3      	ldrh	r3, [r4, #12]
 80076b8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80076bc:	81a3      	strh	r3, [r4, #12]
 80076be:	2300      	movs	r3, #0
 80076c0:	6063      	str	r3, [r4, #4]
 80076c2:	6923      	ldr	r3, [r4, #16]
 80076c4:	6023      	str	r3, [r4, #0]
 80076c6:	89a3      	ldrh	r3, [r4, #12]
 80076c8:	f043 0308 	orr.w	r3, r3, #8
 80076cc:	81a3      	strh	r3, [r4, #12]
 80076ce:	6923      	ldr	r3, [r4, #16]
 80076d0:	b94b      	cbnz	r3, 80076e6 <__swsetup_r+0x7a>
 80076d2:	89a3      	ldrh	r3, [r4, #12]
 80076d4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80076d8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80076dc:	d003      	beq.n	80076e6 <__swsetup_r+0x7a>
 80076de:	4621      	mov	r1, r4
 80076e0:	4628      	mov	r0, r5
 80076e2:	f000 f8c1 	bl	8007868 <__smakebuf_r>
 80076e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80076ea:	f013 0201 	ands.w	r2, r3, #1
 80076ee:	d00a      	beq.n	8007706 <__swsetup_r+0x9a>
 80076f0:	2200      	movs	r2, #0
 80076f2:	60a2      	str	r2, [r4, #8]
 80076f4:	6962      	ldr	r2, [r4, #20]
 80076f6:	4252      	negs	r2, r2
 80076f8:	61a2      	str	r2, [r4, #24]
 80076fa:	6922      	ldr	r2, [r4, #16]
 80076fc:	b942      	cbnz	r2, 8007710 <__swsetup_r+0xa4>
 80076fe:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007702:	d1c5      	bne.n	8007690 <__swsetup_r+0x24>
 8007704:	bd38      	pop	{r3, r4, r5, pc}
 8007706:	0799      	lsls	r1, r3, #30
 8007708:	bf58      	it	pl
 800770a:	6962      	ldrpl	r2, [r4, #20]
 800770c:	60a2      	str	r2, [r4, #8]
 800770e:	e7f4      	b.n	80076fa <__swsetup_r+0x8e>
 8007710:	2000      	movs	r0, #0
 8007712:	e7f7      	b.n	8007704 <__swsetup_r+0x98>
 8007714:	20000018 	.word	0x20000018

08007718 <_sbrk_r>:
 8007718:	b538      	push	{r3, r4, r5, lr}
 800771a:	4d06      	ldr	r5, [pc, #24]	@ (8007734 <_sbrk_r+0x1c>)
 800771c:	2300      	movs	r3, #0
 800771e:	4604      	mov	r4, r0
 8007720:	4608      	mov	r0, r1
 8007722:	602b      	str	r3, [r5, #0]
 8007724:	f7f9 fffe 	bl	8001724 <_sbrk>
 8007728:	1c43      	adds	r3, r0, #1
 800772a:	d102      	bne.n	8007732 <_sbrk_r+0x1a>
 800772c:	682b      	ldr	r3, [r5, #0]
 800772e:	b103      	cbz	r3, 8007732 <_sbrk_r+0x1a>
 8007730:	6023      	str	r3, [r4, #0]
 8007732:	bd38      	pop	{r3, r4, r5, pc}
 8007734:	20000be0 	.word	0x20000be0

08007738 <memcpy>:
 8007738:	440a      	add	r2, r1
 800773a:	4291      	cmp	r1, r2
 800773c:	f100 33ff 	add.w	r3, r0, #4294967295
 8007740:	d100      	bne.n	8007744 <memcpy+0xc>
 8007742:	4770      	bx	lr
 8007744:	b510      	push	{r4, lr}
 8007746:	f811 4b01 	ldrb.w	r4, [r1], #1
 800774a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800774e:	4291      	cmp	r1, r2
 8007750:	d1f9      	bne.n	8007746 <memcpy+0xe>
 8007752:	bd10      	pop	{r4, pc}

08007754 <__assert_func>:
 8007754:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007756:	4614      	mov	r4, r2
 8007758:	461a      	mov	r2, r3
 800775a:	4b09      	ldr	r3, [pc, #36]	@ (8007780 <__assert_func+0x2c>)
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	4605      	mov	r5, r0
 8007760:	68d8      	ldr	r0, [r3, #12]
 8007762:	b954      	cbnz	r4, 800777a <__assert_func+0x26>
 8007764:	4b07      	ldr	r3, [pc, #28]	@ (8007784 <__assert_func+0x30>)
 8007766:	461c      	mov	r4, r3
 8007768:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800776c:	9100      	str	r1, [sp, #0]
 800776e:	462b      	mov	r3, r5
 8007770:	4905      	ldr	r1, [pc, #20]	@ (8007788 <__assert_func+0x34>)
 8007772:	f000 f841 	bl	80077f8 <fiprintf>
 8007776:	f000 f8d5 	bl	8007924 <abort>
 800777a:	4b04      	ldr	r3, [pc, #16]	@ (800778c <__assert_func+0x38>)
 800777c:	e7f4      	b.n	8007768 <__assert_func+0x14>
 800777e:	bf00      	nop
 8007780:	20000018 	.word	0x20000018
 8007784:	08007cb6 	.word	0x08007cb6
 8007788:	08007c88 	.word	0x08007c88
 800778c:	08007c7b 	.word	0x08007c7b

08007790 <_calloc_r>:
 8007790:	b570      	push	{r4, r5, r6, lr}
 8007792:	fba1 5402 	umull	r5, r4, r1, r2
 8007796:	b93c      	cbnz	r4, 80077a8 <_calloc_r+0x18>
 8007798:	4629      	mov	r1, r5
 800779a:	f7ff f8f9 	bl	8006990 <_malloc_r>
 800779e:	4606      	mov	r6, r0
 80077a0:	b928      	cbnz	r0, 80077ae <_calloc_r+0x1e>
 80077a2:	2600      	movs	r6, #0
 80077a4:	4630      	mov	r0, r6
 80077a6:	bd70      	pop	{r4, r5, r6, pc}
 80077a8:	220c      	movs	r2, #12
 80077aa:	6002      	str	r2, [r0, #0]
 80077ac:	e7f9      	b.n	80077a2 <_calloc_r+0x12>
 80077ae:	462a      	mov	r2, r5
 80077b0:	4621      	mov	r1, r4
 80077b2:	f7fe f9ac 	bl	8005b0e <memset>
 80077b6:	e7f5      	b.n	80077a4 <_calloc_r+0x14>

080077b8 <__ascii_mbtowc>:
 80077b8:	b082      	sub	sp, #8
 80077ba:	b901      	cbnz	r1, 80077be <__ascii_mbtowc+0x6>
 80077bc:	a901      	add	r1, sp, #4
 80077be:	b142      	cbz	r2, 80077d2 <__ascii_mbtowc+0x1a>
 80077c0:	b14b      	cbz	r3, 80077d6 <__ascii_mbtowc+0x1e>
 80077c2:	7813      	ldrb	r3, [r2, #0]
 80077c4:	600b      	str	r3, [r1, #0]
 80077c6:	7812      	ldrb	r2, [r2, #0]
 80077c8:	1e10      	subs	r0, r2, #0
 80077ca:	bf18      	it	ne
 80077cc:	2001      	movne	r0, #1
 80077ce:	b002      	add	sp, #8
 80077d0:	4770      	bx	lr
 80077d2:	4610      	mov	r0, r2
 80077d4:	e7fb      	b.n	80077ce <__ascii_mbtowc+0x16>
 80077d6:	f06f 0001 	mvn.w	r0, #1
 80077da:	e7f8      	b.n	80077ce <__ascii_mbtowc+0x16>

080077dc <__ascii_wctomb>:
 80077dc:	4603      	mov	r3, r0
 80077de:	4608      	mov	r0, r1
 80077e0:	b141      	cbz	r1, 80077f4 <__ascii_wctomb+0x18>
 80077e2:	2aff      	cmp	r2, #255	@ 0xff
 80077e4:	d904      	bls.n	80077f0 <__ascii_wctomb+0x14>
 80077e6:	228a      	movs	r2, #138	@ 0x8a
 80077e8:	601a      	str	r2, [r3, #0]
 80077ea:	f04f 30ff 	mov.w	r0, #4294967295
 80077ee:	4770      	bx	lr
 80077f0:	700a      	strb	r2, [r1, #0]
 80077f2:	2001      	movs	r0, #1
 80077f4:	4770      	bx	lr
	...

080077f8 <fiprintf>:
 80077f8:	b40e      	push	{r1, r2, r3}
 80077fa:	b503      	push	{r0, r1, lr}
 80077fc:	4601      	mov	r1, r0
 80077fe:	ab03      	add	r3, sp, #12
 8007800:	4805      	ldr	r0, [pc, #20]	@ (8007818 <fiprintf+0x20>)
 8007802:	f853 2b04 	ldr.w	r2, [r3], #4
 8007806:	6800      	ldr	r0, [r0, #0]
 8007808:	9301      	str	r3, [sp, #4]
 800780a:	f7ff fcf9 	bl	8007200 <_vfiprintf_r>
 800780e:	b002      	add	sp, #8
 8007810:	f85d eb04 	ldr.w	lr, [sp], #4
 8007814:	b003      	add	sp, #12
 8007816:	4770      	bx	lr
 8007818:	20000018 	.word	0x20000018

0800781c <__swhatbuf_r>:
 800781c:	b570      	push	{r4, r5, r6, lr}
 800781e:	460c      	mov	r4, r1
 8007820:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007824:	2900      	cmp	r1, #0
 8007826:	b096      	sub	sp, #88	@ 0x58
 8007828:	4615      	mov	r5, r2
 800782a:	461e      	mov	r6, r3
 800782c:	da0d      	bge.n	800784a <__swhatbuf_r+0x2e>
 800782e:	89a3      	ldrh	r3, [r4, #12]
 8007830:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007834:	f04f 0100 	mov.w	r1, #0
 8007838:	bf14      	ite	ne
 800783a:	2340      	movne	r3, #64	@ 0x40
 800783c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007840:	2000      	movs	r0, #0
 8007842:	6031      	str	r1, [r6, #0]
 8007844:	602b      	str	r3, [r5, #0]
 8007846:	b016      	add	sp, #88	@ 0x58
 8007848:	bd70      	pop	{r4, r5, r6, pc}
 800784a:	466a      	mov	r2, sp
 800784c:	f000 f848 	bl	80078e0 <_fstat_r>
 8007850:	2800      	cmp	r0, #0
 8007852:	dbec      	blt.n	800782e <__swhatbuf_r+0x12>
 8007854:	9901      	ldr	r1, [sp, #4]
 8007856:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800785a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800785e:	4259      	negs	r1, r3
 8007860:	4159      	adcs	r1, r3
 8007862:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007866:	e7eb      	b.n	8007840 <__swhatbuf_r+0x24>

08007868 <__smakebuf_r>:
 8007868:	898b      	ldrh	r3, [r1, #12]
 800786a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800786c:	079d      	lsls	r5, r3, #30
 800786e:	4606      	mov	r6, r0
 8007870:	460c      	mov	r4, r1
 8007872:	d507      	bpl.n	8007884 <__smakebuf_r+0x1c>
 8007874:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007878:	6023      	str	r3, [r4, #0]
 800787a:	6123      	str	r3, [r4, #16]
 800787c:	2301      	movs	r3, #1
 800787e:	6163      	str	r3, [r4, #20]
 8007880:	b003      	add	sp, #12
 8007882:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007884:	ab01      	add	r3, sp, #4
 8007886:	466a      	mov	r2, sp
 8007888:	f7ff ffc8 	bl	800781c <__swhatbuf_r>
 800788c:	9f00      	ldr	r7, [sp, #0]
 800788e:	4605      	mov	r5, r0
 8007890:	4639      	mov	r1, r7
 8007892:	4630      	mov	r0, r6
 8007894:	f7ff f87c 	bl	8006990 <_malloc_r>
 8007898:	b948      	cbnz	r0, 80078ae <__smakebuf_r+0x46>
 800789a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800789e:	059a      	lsls	r2, r3, #22
 80078a0:	d4ee      	bmi.n	8007880 <__smakebuf_r+0x18>
 80078a2:	f023 0303 	bic.w	r3, r3, #3
 80078a6:	f043 0302 	orr.w	r3, r3, #2
 80078aa:	81a3      	strh	r3, [r4, #12]
 80078ac:	e7e2      	b.n	8007874 <__smakebuf_r+0xc>
 80078ae:	89a3      	ldrh	r3, [r4, #12]
 80078b0:	6020      	str	r0, [r4, #0]
 80078b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80078b6:	81a3      	strh	r3, [r4, #12]
 80078b8:	9b01      	ldr	r3, [sp, #4]
 80078ba:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80078be:	b15b      	cbz	r3, 80078d8 <__smakebuf_r+0x70>
 80078c0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80078c4:	4630      	mov	r0, r6
 80078c6:	f000 f81d 	bl	8007904 <_isatty_r>
 80078ca:	b128      	cbz	r0, 80078d8 <__smakebuf_r+0x70>
 80078cc:	89a3      	ldrh	r3, [r4, #12]
 80078ce:	f023 0303 	bic.w	r3, r3, #3
 80078d2:	f043 0301 	orr.w	r3, r3, #1
 80078d6:	81a3      	strh	r3, [r4, #12]
 80078d8:	89a3      	ldrh	r3, [r4, #12]
 80078da:	431d      	orrs	r5, r3
 80078dc:	81a5      	strh	r5, [r4, #12]
 80078de:	e7cf      	b.n	8007880 <__smakebuf_r+0x18>

080078e0 <_fstat_r>:
 80078e0:	b538      	push	{r3, r4, r5, lr}
 80078e2:	4d07      	ldr	r5, [pc, #28]	@ (8007900 <_fstat_r+0x20>)
 80078e4:	2300      	movs	r3, #0
 80078e6:	4604      	mov	r4, r0
 80078e8:	4608      	mov	r0, r1
 80078ea:	4611      	mov	r1, r2
 80078ec:	602b      	str	r3, [r5, #0]
 80078ee:	f7f9 fef1 	bl	80016d4 <_fstat>
 80078f2:	1c43      	adds	r3, r0, #1
 80078f4:	d102      	bne.n	80078fc <_fstat_r+0x1c>
 80078f6:	682b      	ldr	r3, [r5, #0]
 80078f8:	b103      	cbz	r3, 80078fc <_fstat_r+0x1c>
 80078fa:	6023      	str	r3, [r4, #0]
 80078fc:	bd38      	pop	{r3, r4, r5, pc}
 80078fe:	bf00      	nop
 8007900:	20000be0 	.word	0x20000be0

08007904 <_isatty_r>:
 8007904:	b538      	push	{r3, r4, r5, lr}
 8007906:	4d06      	ldr	r5, [pc, #24]	@ (8007920 <_isatty_r+0x1c>)
 8007908:	2300      	movs	r3, #0
 800790a:	4604      	mov	r4, r0
 800790c:	4608      	mov	r0, r1
 800790e:	602b      	str	r3, [r5, #0]
 8007910:	f7f9 fef0 	bl	80016f4 <_isatty>
 8007914:	1c43      	adds	r3, r0, #1
 8007916:	d102      	bne.n	800791e <_isatty_r+0x1a>
 8007918:	682b      	ldr	r3, [r5, #0]
 800791a:	b103      	cbz	r3, 800791e <_isatty_r+0x1a>
 800791c:	6023      	str	r3, [r4, #0]
 800791e:	bd38      	pop	{r3, r4, r5, pc}
 8007920:	20000be0 	.word	0x20000be0

08007924 <abort>:
 8007924:	b508      	push	{r3, lr}
 8007926:	2006      	movs	r0, #6
 8007928:	f000 f82c 	bl	8007984 <raise>
 800792c:	2001      	movs	r0, #1
 800792e:	f7f9 fe81 	bl	8001634 <_exit>

08007932 <_raise_r>:
 8007932:	291f      	cmp	r1, #31
 8007934:	b538      	push	{r3, r4, r5, lr}
 8007936:	4605      	mov	r5, r0
 8007938:	460c      	mov	r4, r1
 800793a:	d904      	bls.n	8007946 <_raise_r+0x14>
 800793c:	2316      	movs	r3, #22
 800793e:	6003      	str	r3, [r0, #0]
 8007940:	f04f 30ff 	mov.w	r0, #4294967295
 8007944:	bd38      	pop	{r3, r4, r5, pc}
 8007946:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007948:	b112      	cbz	r2, 8007950 <_raise_r+0x1e>
 800794a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800794e:	b94b      	cbnz	r3, 8007964 <_raise_r+0x32>
 8007950:	4628      	mov	r0, r5
 8007952:	f000 f831 	bl	80079b8 <_getpid_r>
 8007956:	4622      	mov	r2, r4
 8007958:	4601      	mov	r1, r0
 800795a:	4628      	mov	r0, r5
 800795c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007960:	f000 b818 	b.w	8007994 <_kill_r>
 8007964:	2b01      	cmp	r3, #1
 8007966:	d00a      	beq.n	800797e <_raise_r+0x4c>
 8007968:	1c59      	adds	r1, r3, #1
 800796a:	d103      	bne.n	8007974 <_raise_r+0x42>
 800796c:	2316      	movs	r3, #22
 800796e:	6003      	str	r3, [r0, #0]
 8007970:	2001      	movs	r0, #1
 8007972:	e7e7      	b.n	8007944 <_raise_r+0x12>
 8007974:	2100      	movs	r1, #0
 8007976:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800797a:	4620      	mov	r0, r4
 800797c:	4798      	blx	r3
 800797e:	2000      	movs	r0, #0
 8007980:	e7e0      	b.n	8007944 <_raise_r+0x12>
	...

08007984 <raise>:
 8007984:	4b02      	ldr	r3, [pc, #8]	@ (8007990 <raise+0xc>)
 8007986:	4601      	mov	r1, r0
 8007988:	6818      	ldr	r0, [r3, #0]
 800798a:	f7ff bfd2 	b.w	8007932 <_raise_r>
 800798e:	bf00      	nop
 8007990:	20000018 	.word	0x20000018

08007994 <_kill_r>:
 8007994:	b538      	push	{r3, r4, r5, lr}
 8007996:	4d07      	ldr	r5, [pc, #28]	@ (80079b4 <_kill_r+0x20>)
 8007998:	2300      	movs	r3, #0
 800799a:	4604      	mov	r4, r0
 800799c:	4608      	mov	r0, r1
 800799e:	4611      	mov	r1, r2
 80079a0:	602b      	str	r3, [r5, #0]
 80079a2:	f7f9 fe37 	bl	8001614 <_kill>
 80079a6:	1c43      	adds	r3, r0, #1
 80079a8:	d102      	bne.n	80079b0 <_kill_r+0x1c>
 80079aa:	682b      	ldr	r3, [r5, #0]
 80079ac:	b103      	cbz	r3, 80079b0 <_kill_r+0x1c>
 80079ae:	6023      	str	r3, [r4, #0]
 80079b0:	bd38      	pop	{r3, r4, r5, pc}
 80079b2:	bf00      	nop
 80079b4:	20000be0 	.word	0x20000be0

080079b8 <_getpid_r>:
 80079b8:	f7f9 be24 	b.w	8001604 <_getpid>

080079bc <_init>:
 80079bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079be:	bf00      	nop
 80079c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80079c2:	bc08      	pop	{r3}
 80079c4:	469e      	mov	lr, r3
 80079c6:	4770      	bx	lr

080079c8 <_fini>:
 80079c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079ca:	bf00      	nop
 80079cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80079ce:	bc08      	pop	{r3}
 80079d0:	469e      	mov	lr, r3
 80079d2:	4770      	bx	lr
