Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Mar 15 23:14:00 2024
| Host         : ANDREWTHOMA7F28 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file gamecat_timing_summary_routed.rpt -pb gamecat_timing_summary_routed.pb -rpx gamecat_timing_summary_routed.rpx -warn_on_violation
| Design       : gamecat
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  72          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (36)
6. checking no_output_delay (35)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (36)
-------------------------------
 There are 36 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (35)
--------------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.935        0.000                      0                   54        0.261        0.000                      0                   54        4.500        0.000                       0                    55  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.935        0.000                      0                   54        0.261        0.000                      0                   54        4.500        0.000                       0                    55  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.935ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.935ns  (required time - arrival time)
  Source:                 read_state_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            address_active_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.026ns  (logic 0.707ns (17.559%)  route 3.319ns (82.441%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 19.877 - 15.000 ) 
    Source Clock Delay      (SCD):    5.185ns = ( 10.185 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.633    10.185    clk_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  read_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.459    10.644 r  read_state_reg[0]/Q
                         net (fo=22, routed)          1.647    12.291    read_state_reg_n_0_[0]
    SLICE_X2Y34          LUT6 (Prop_lut6_I2_O)        0.124    12.415 r  address_active[15]_i_4/O
                         net (fo=16, routed)          1.673    14.087    address_active[15]_i_4_n_0
    SLICE_X0Y25          LUT4 (Prop_lut4_I0_O)        0.124    14.211 r  address_active[3]_i_1/O
                         net (fo=1, routed)           0.000    14.211    p_1_in[3]
    SLICE_X0Y25          FDRE                                         r  address_active_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    16.418 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.371 f  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.505    19.877    clk_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  address_active_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.273    20.150    
                         clock uncertainty           -0.035    20.114    
    SLICE_X0Y25          FDRE (Setup_fdre_C_D)        0.032    20.146    address_active_reg[3]
  -------------------------------------------------------------------
                         required time                         20.146    
                         arrival time                         -14.211    
  -------------------------------------------------------------------
                         slack                                  5.935    

Slack (MET) :             5.948ns  (required time - arrival time)
  Source:                 read_state_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            address_active_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.015ns  (logic 0.707ns (17.608%)  route 3.308ns (82.392%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 19.877 - 15.000 ) 
    Source Clock Delay      (SCD):    5.185ns = ( 10.185 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.633    10.185    clk_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  read_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.459    10.644 r  read_state_reg[0]/Q
                         net (fo=22, routed)          1.647    12.291    read_state_reg_n_0_[0]
    SLICE_X2Y34          LUT6 (Prop_lut6_I2_O)        0.124    12.415 r  address_active[15]_i_4/O
                         net (fo=16, routed)          1.662    14.076    address_active[15]_i_4_n_0
    SLICE_X0Y25          LUT4 (Prop_lut4_I0_O)        0.124    14.200 r  address_active[7]_i_1/O
                         net (fo=1, routed)           0.000    14.200    p_1_in[7]
    SLICE_X0Y25          FDRE                                         r  address_active_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    16.418 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.371 f  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.505    19.877    clk_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  address_active_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.273    20.150    
                         clock uncertainty           -0.035    20.114    
    SLICE_X0Y25          FDRE (Setup_fdre_C_D)        0.034    20.148    address_active_reg[7]
  -------------------------------------------------------------------
                         required time                         20.148    
                         arrival time                         -14.200    
  -------------------------------------------------------------------
                         slack                                  5.948    

Slack (MET) :             6.049ns  (required time - arrival time)
  Source:                 address_full_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            override_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.825ns  (logic 0.831ns (21.723%)  route 2.994ns (78.277%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 19.888 - 15.000 ) 
    Source Clock Delay      (SCD):    5.187ns = ( 10.187 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.635    10.187    clk_IBUF_BUFG
    SLICE_X3Y35          FDRE                                         r  address_full_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.459    10.646 r  address_full_reg[14]/Q
                         net (fo=1, routed)           0.987    11.633    address_full[14]
    SLICE_X3Y35          LUT6 (Prop_lut6_I4_O)        0.124    11.757 r  override_i_6/O
                         net (fo=1, routed)           1.084    12.841    override_i_6_n_0
    SLICE_X4Y35          LUT6 (Prop_lut6_I3_O)        0.124    12.965 r  override_i_2/O
                         net (fo=2, routed)           0.593    13.558    override_i_2_n_0
    SLICE_X3Y35          LUT4 (Prop_lut4_I0_O)        0.124    13.682 r  override_i_1/O
                         net (fo=1, routed)           0.330    14.012    override_i_1_n_0
    SLICE_X3Y34          FDRE                                         r  override_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    16.418 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.371 f  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.516    19.888    clk_IBUF_BUFG
    SLICE_X3Y34          FDRE                                         r  override_reg/C  (IS_INVERTED)
                         clock pessimism              0.273    20.161    
                         clock uncertainty           -0.035    20.125    
    SLICE_X3Y34          FDRE (Setup_fdre_C_D)       -0.064    20.061    override_reg
  -------------------------------------------------------------------
                         required time                         20.061    
                         arrival time                         -14.012    
  -------------------------------------------------------------------
                         slack                                  6.049    

Slack (MET) :             6.087ns  (required time - arrival time)
  Source:                 read_state_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            address_active_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.876ns  (logic 0.707ns (18.239%)  route 3.169ns (81.761%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 19.879 - 15.000 ) 
    Source Clock Delay      (SCD):    5.185ns = ( 10.185 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.633    10.185    clk_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  read_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.459    10.644 r  read_state_reg[0]/Q
                         net (fo=22, routed)          1.647    12.291    read_state_reg_n_0_[0]
    SLICE_X2Y34          LUT6 (Prop_lut6_I2_O)        0.124    12.415 r  address_active[15]_i_4/O
                         net (fo=16, routed)          1.523    13.937    address_active[15]_i_4_n_0
    SLICE_X0Y26          LUT5 (Prop_lut5_I0_O)        0.124    14.061 r  address_active[6]_i_1/O
                         net (fo=1, routed)           0.000    14.061    p_1_in[6]
    SLICE_X0Y26          FDRE                                         r  address_active_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    16.418 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.371 f  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.507    19.879    clk_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  address_active_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.273    20.152    
                         clock uncertainty           -0.035    20.116    
    SLICE_X0Y26          FDRE (Setup_fdre_C_D)        0.032    20.148    address_active_reg[6]
  -------------------------------------------------------------------
                         required time                         20.148    
                         arrival time                         -14.061    
  -------------------------------------------------------------------
                         slack                                  6.087    

Slack (MET) :             6.194ns  (required time - arrival time)
  Source:                 read_state_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            address_active_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.774ns  (logic 0.707ns (18.733%)  route 3.067ns (81.267%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 19.883 - 15.000 ) 
    Source Clock Delay      (SCD):    5.185ns = ( 10.185 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.633    10.185    clk_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  read_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.459    10.644 r  read_state_reg[0]/Q
                         net (fo=22, routed)          1.647    12.291    read_state_reg_n_0_[0]
    SLICE_X2Y34          LUT6 (Prop_lut6_I2_O)        0.124    12.415 r  address_active[15]_i_4/O
                         net (fo=16, routed)          1.420    13.835    address_active[15]_i_4_n_0
    SLICE_X0Y30          LUT5 (Prop_lut5_I0_O)        0.124    13.959 r  address_active[1]_i_1/O
                         net (fo=1, routed)           0.000    13.959    p_1_in[1]
    SLICE_X0Y30          FDRE                                         r  address_active_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    16.418 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.371 f  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.511    19.883    clk_IBUF_BUFG
    SLICE_X0Y30          FDRE                                         r  address_active_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.273    20.156    
                         clock uncertainty           -0.035    20.120    
    SLICE_X0Y30          FDRE (Setup_fdre_C_D)        0.032    20.152    address_active_reg[1]
  -------------------------------------------------------------------
                         required time                         20.152    
                         arrival time                         -13.959    
  -------------------------------------------------------------------
                         slack                                  6.194    

Slack (MET) :             6.214ns  (required time - arrival time)
  Source:                 override_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            address_active_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.513ns  (logic 0.935ns (26.614%)  route 2.578ns (73.386%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 19.877 - 15.000 ) 
    Source Clock Delay      (SCD):    5.185ns = ( 10.185 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.633    10.185    clk_IBUF_BUFG
    SLICE_X3Y34          FDRE                                         r  override_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.459    10.644 f  override_reg/Q
                         net (fo=6, routed)           0.679    11.322    override_reg_n_0
    SLICE_X3Y35          LUT3 (Prop_lut3_I1_O)        0.150    11.472 r  address_active[15]_i_3/O
                         net (fo=1, routed)           0.642    12.114    address_active[15]_i_3_n_0
    SLICE_X2Y35          LUT6 (Prop_lut6_I5_O)        0.326    12.440 r  address_active[15]_i_1/O
                         net (fo=16, routed)          1.258    13.698    address_active[15]_i_1_n_0
    SLICE_X0Y25          FDRE                                         r  address_active_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    16.418 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.371 f  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.505    19.877    clk_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  address_active_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.273    20.150    
                         clock uncertainty           -0.035    20.114    
    SLICE_X0Y25          FDRE (Setup_fdre_C_CE)      -0.202    19.912    address_active_reg[3]
  -------------------------------------------------------------------
                         required time                         19.912    
                         arrival time                         -13.698    
  -------------------------------------------------------------------
                         slack                                  6.214    

Slack (MET) :             6.214ns  (required time - arrival time)
  Source:                 override_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            address_active_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.513ns  (logic 0.935ns (26.614%)  route 2.578ns (73.386%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 19.877 - 15.000 ) 
    Source Clock Delay      (SCD):    5.185ns = ( 10.185 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.633    10.185    clk_IBUF_BUFG
    SLICE_X3Y34          FDRE                                         r  override_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.459    10.644 f  override_reg/Q
                         net (fo=6, routed)           0.679    11.322    override_reg_n_0
    SLICE_X3Y35          LUT3 (Prop_lut3_I1_O)        0.150    11.472 r  address_active[15]_i_3/O
                         net (fo=1, routed)           0.642    12.114    address_active[15]_i_3_n_0
    SLICE_X2Y35          LUT6 (Prop_lut6_I5_O)        0.326    12.440 r  address_active[15]_i_1/O
                         net (fo=16, routed)          1.258    13.698    address_active[15]_i_1_n_0
    SLICE_X0Y25          FDRE                                         r  address_active_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    16.418 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.371 f  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.505    19.877    clk_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  address_active_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.273    20.150    
                         clock uncertainty           -0.035    20.114    
    SLICE_X0Y25          FDRE (Setup_fdre_C_CE)      -0.202    19.912    address_active_reg[7]
  -------------------------------------------------------------------
                         required time                         19.912    
                         arrival time                         -13.698    
  -------------------------------------------------------------------
                         slack                                  6.214    

Slack (MET) :             6.229ns  (required time - arrival time)
  Source:                 override_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            address_active_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.501ns  (logic 0.935ns (26.707%)  route 2.566ns (73.293%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 19.879 - 15.000 ) 
    Source Clock Delay      (SCD):    5.185ns = ( 10.185 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.633    10.185    clk_IBUF_BUFG
    SLICE_X3Y34          FDRE                                         r  override_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.459    10.644 f  override_reg/Q
                         net (fo=6, routed)           0.679    11.322    override_reg_n_0
    SLICE_X3Y35          LUT3 (Prop_lut3_I1_O)        0.150    11.472 r  address_active[15]_i_3/O
                         net (fo=1, routed)           0.642    12.114    address_active[15]_i_3_n_0
    SLICE_X2Y35          LUT6 (Prop_lut6_I5_O)        0.326    12.440 r  address_active[15]_i_1/O
                         net (fo=16, routed)          1.246    13.686    address_active[15]_i_1_n_0
    SLICE_X0Y26          FDRE                                         r  address_active_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    16.418 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.371 f  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.507    19.879    clk_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  address_active_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.273    20.152    
                         clock uncertainty           -0.035    20.116    
    SLICE_X0Y26          FDRE (Setup_fdre_C_CE)      -0.202    19.914    address_active_reg[6]
  -------------------------------------------------------------------
                         required time                         19.914    
                         arrival time                         -13.686    
  -------------------------------------------------------------------
                         slack                                  6.229    

Slack (MET) :             6.230ns  (required time - arrival time)
  Source:                 read_state_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            address_active_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.735ns  (logic 0.707ns (18.931%)  route 3.028ns (81.069%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 19.880 - 15.000 ) 
    Source Clock Delay      (SCD):    5.185ns = ( 10.185 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.633    10.185    clk_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  read_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.459    10.644 r  read_state_reg[0]/Q
                         net (fo=22, routed)          1.647    12.291    read_state_reg_n_0_[0]
    SLICE_X2Y34          LUT6 (Prop_lut6_I2_O)        0.124    12.415 r  address_active[15]_i_4/O
                         net (fo=16, routed)          1.381    13.796    address_active[15]_i_4_n_0
    SLICE_X0Y27          LUT3 (Prop_lut3_I0_O)        0.124    13.920 r  address_active[4]_i_1/O
                         net (fo=1, routed)           0.000    13.920    p_1_in[4]
    SLICE_X0Y27          FDRE                                         r  address_active_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    16.418 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.371 f  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.508    19.880    clk_IBUF_BUFG
    SLICE_X0Y27          FDRE                                         r  address_active_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.273    20.153    
                         clock uncertainty           -0.035    20.117    
    SLICE_X0Y27          FDRE (Setup_fdre_C_D)        0.032    20.149    address_active_reg[4]
  -------------------------------------------------------------------
                         required time                         20.149    
                         arrival time                         -13.920    
  -------------------------------------------------------------------
                         slack                                  6.230    

Slack (MET) :             6.250ns  (required time - arrival time)
  Source:                 read_state_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            address_active_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.761ns  (logic 0.733ns (19.491%)  route 3.028ns (80.509%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 19.880 - 15.000 ) 
    Source Clock Delay      (SCD):    5.185ns = ( 10.185 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.633    10.185    clk_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  read_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.459    10.644 r  read_state_reg[0]/Q
                         net (fo=22, routed)          1.647    12.291    read_state_reg_n_0_[0]
    SLICE_X2Y34          LUT6 (Prop_lut6_I2_O)        0.124    12.415 r  address_active[15]_i_4/O
                         net (fo=16, routed)          1.381    13.796    address_active[15]_i_4_n_0
    SLICE_X0Y27          LUT3 (Prop_lut3_I0_O)        0.150    13.946 r  address_active[8]_i_1/O
                         net (fo=1, routed)           0.000    13.946    p_1_in[8]
    SLICE_X0Y27          FDRE                                         r  address_active_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    16.418 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.371 f  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.508    19.880    clk_IBUF_BUFG
    SLICE_X0Y27          FDRE                                         r  address_active_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.273    20.153    
                         clock uncertainty           -0.035    20.117    
    SLICE_X0Y27          FDRE (Setup_fdre_C_D)        0.078    20.195    address_active_reg[8]
  -------------------------------------------------------------------
                         required time                         20.195    
                         arrival time                         -13.946    
  -------------------------------------------------------------------
                         slack                                  6.250    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 override_data_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            override_data_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.359ns  (logic 0.191ns (53.168%)  route 0.168ns (46.832%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns = ( 7.021 - 5.000 ) 
    Source Clock Delay      (SCD):    1.506ns = ( 6.506 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.914 f  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.593     6.506    clk_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  override_data_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.146     6.652 r  override_data_reg[1]/Q
                         net (fo=2, routed)           0.168     6.821    override_data_reg_n_0_[1]
    SLICE_X1Y35          LUT2 (Prop_lut2_I1_O)        0.045     6.866 r  override_data[1]_i_1/O
                         net (fo=1, routed)           0.000     6.866    override_data[1]_i_1_n_0
    SLICE_X1Y35          FDRE                                         r  override_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.158 f  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.863     7.021    clk_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  override_data_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.515     6.506    
    SLICE_X1Y35          FDRE (Hold_fdre_C_D)         0.098     6.604    override_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.604    
                         arrival time                           6.866    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 step_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            step_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.376ns  (logic 0.191ns (50.825%)  route 0.185ns (49.175%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns = ( 7.027 - 5.000 ) 
    Source Clock Delay      (SCD):    1.511ns = ( 6.511 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.914 f  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.598     6.511    clk_IBUF_BUFG
    SLICE_X0Y1           FDRE                                         r  step_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.146     6.657 r  step_reg/Q
                         net (fo=2, routed)           0.185     6.842    led_OBUF[3]
    SLICE_X0Y1           LUT2 (Prop_lut2_I1_O)        0.045     6.887 r  step_i_1/O
                         net (fo=1, routed)           0.000     6.887    step_i_1_n_0
    SLICE_X0Y1           FDRE                                         r  step_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.158 f  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.869     7.027    clk_IBUF_BUFG
    SLICE_X0Y1           FDRE                                         r  step_reg/C  (IS_INVERTED)
                         clock pessimism             -0.516     6.511    
    SLICE_X0Y1           FDRE (Hold_fdre_C_D)         0.098     6.609    step_reg
  -------------------------------------------------------------------
                         required time                         -6.609    
                         arrival time                           6.887    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 read_state_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            read_state_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.411ns  (logic 0.212ns (51.639%)  route 0.199ns (48.361%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns = ( 7.019 - 5.000 ) 
    Source Clock Delay      (SCD):    1.505ns = ( 6.505 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.914 f  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.592     6.505    clk_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  read_state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.167     6.672 r  read_state_reg[2]/Q
                         net (fo=22, routed)          0.199     6.871    read_state_reg_n_0_[2]
    SLICE_X2Y33          LUT6 (Prop_lut6_I5_O)        0.045     6.916 r  read_state[2]_i_1/O
                         net (fo=1, routed)           0.000     6.916    read_state[2]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  read_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.158 f  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.861     7.019    clk_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  read_state_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.514     6.505    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.124     6.629    read_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.629    
                         arrival time                           6.916    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 read_state_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            read_state_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.450ns  (logic 0.191ns (42.475%)  route 0.259ns (57.525%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns = ( 7.020 - 5.000 ) 
    Source Clock Delay      (SCD):    1.506ns = ( 6.506 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.914 f  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.593     6.506    clk_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  read_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.146     6.652 r  read_state_reg[0]/Q
                         net (fo=22, routed)          0.259     6.911    read_state_reg_n_0_[0]
    SLICE_X3Y34          LUT6 (Prop_lut6_I3_O)        0.045     6.956 r  read_state[1]_i_1/O
                         net (fo=1, routed)           0.000     6.956    read_state[1]_i_1_n_0
    SLICE_X3Y34          FDRE                                         r  read_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.158 f  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.862     7.020    clk_IBUF_BUFG
    SLICE_X3Y34          FDRE                                         r  read_state_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.520    
    SLICE_X3Y34          FDRE (Hold_fdre_C_D)         0.099     6.619    read_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.619    
                         arrival time                           6.956    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 read_state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            address_active_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.491ns  (logic 0.191ns (38.925%)  route 0.300ns (61.074%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns = ( 7.016 - 5.000 ) 
    Source Clock Delay      (SCD):    1.506ns = ( 6.506 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.914 f  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.593     6.506    clk_IBUF_BUFG
    SLICE_X3Y34          FDRE                                         r  read_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.146     6.652 r  read_state_reg[1]/Q
                         net (fo=24, routed)          0.300     6.952    read_state_reg_n_0_[1]
    SLICE_X0Y30          LUT5 (Prop_lut5_I3_O)        0.045     6.997 r  address_active[1]_i_1/O
                         net (fo=1, routed)           0.000     6.997    p_1_in[1]
    SLICE_X0Y30          FDRE                                         r  address_active_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.158 f  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.858     7.016    clk_IBUF_BUFG
    SLICE_X0Y30          FDRE                                         r  address_active_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.516    
    SLICE_X0Y30          FDRE (Hold_fdre_C_D)         0.098     6.614    address_active_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.614    
                         arrival time                           6.997    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 read_state_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            address_active_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.510ns  (logic 0.257ns (50.346%)  route 0.253ns (49.654%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns = ( 7.019 - 5.000 ) 
    Source Clock Delay      (SCD):    1.505ns = ( 6.505 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.914 f  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.592     6.505    clk_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  read_state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.167     6.672 r  read_state_reg[2]/Q
                         net (fo=22, routed)          0.119     6.791    read_state_reg_n_0_[2]
    SLICE_X3Y33          LUT6 (Prop_lut6_I3_O)        0.045     6.836 r  address_active[14]_i_2/O
                         net (fo=1, routed)           0.135     6.971    address_active[14]_i_2_n_0
    SLICE_X3Y33          LUT5 (Prop_lut5_I4_O)        0.045     7.016 r  address_active[14]_i_1/O
                         net (fo=1, routed)           0.000     7.016    p_1_in[14]
    SLICE_X3Y33          FDRE                                         r  address_active_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.158 f  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.861     7.019    clk_IBUF_BUFG
    SLICE_X3Y33          FDRE                                         r  address_active_reg[14]/C  (IS_INVERTED)
                         clock pessimism             -0.501     6.518    
    SLICE_X3Y33          FDRE (Hold_fdre_C_D)         0.098     6.616    address_active_reg[14]
  -------------------------------------------------------------------
                         required time                         -6.616    
                         arrival time                           7.016    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 override_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            address_active_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.539ns  (logic 0.236ns (43.749%)  route 0.303ns (56.251%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns = ( 7.021 - 5.000 ) 
    Source Clock Delay      (SCD):    1.506ns = ( 6.506 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.914 f  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.593     6.506    clk_IBUF_BUFG
    SLICE_X3Y34          FDRE                                         r  override_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.146     6.652 f  override_reg/Q
                         net (fo=6, routed)           0.126     6.779    override_reg_n_0
    SLICE_X2Y34          LUT6 (Prop_lut6_I0_O)        0.045     6.824 r  address_active[15]_i_4/O
                         net (fo=16, routed)          0.177     7.001    address_active[15]_i_4_n_0
    SLICE_X2Y35          LUT4 (Prop_lut4_I0_O)        0.045     7.046 r  address_active[15]_i_2/O
                         net (fo=1, routed)           0.000     7.046    p_1_in[15]
    SLICE_X2Y35          FDRE                                         r  address_active_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.158 f  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.863     7.021    clk_IBUF_BUFG
    SLICE_X2Y35          FDRE                                         r  address_active_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.521    
    SLICE_X2Y35          FDRE (Hold_fdre_C_D)         0.124     6.645    address_active_reg[15]
  -------------------------------------------------------------------
                         required time                         -6.645    
                         arrival time                           7.046    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 read_state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            address_active_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.519ns  (logic 0.236ns (45.495%)  route 0.283ns (54.505%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns = ( 7.020 - 5.000 ) 
    Source Clock Delay      (SCD):    1.506ns = ( 6.506 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.914 f  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.593     6.506    clk_IBUF_BUFG
    SLICE_X3Y34          FDRE                                         r  read_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.146     6.652 r  read_state_reg[1]/Q
                         net (fo=24, routed)          0.224     6.876    read_state_reg_n_0_[1]
    SLICE_X0Y34          LUT6 (Prop_lut6_I2_O)        0.045     6.921 r  address_active[5]_i_2/O
                         net (fo=1, routed)           0.059     6.980    address_active[5]_i_2_n_0
    SLICE_X0Y34          LUT4 (Prop_lut4_I3_O)        0.045     7.025 r  address_active[5]_i_1/O
                         net (fo=1, routed)           0.000     7.025    p_1_in[5]
    SLICE_X0Y34          FDRE                                         r  address_active_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.158 f  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.862     7.020    clk_IBUF_BUFG
    SLICE_X0Y34          FDRE                                         r  address_active_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.520    
    SLICE_X0Y34          FDRE (Hold_fdre_C_D)         0.098     6.618    address_active_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.618    
                         arrival time                           7.025    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 read_state_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            address_active_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.567ns  (logic 0.236ns (41.594%)  route 0.331ns (58.406%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns = ( 7.021 - 5.000 ) 
    Source Clock Delay      (SCD):    1.506ns = ( 6.506 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.914 f  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.593     6.506    clk_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  read_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.146     6.652 r  read_state_reg[0]/Q
                         net (fo=22, routed)          0.180     6.832    read_state_reg_n_0_[0]
    SLICE_X2Y34          LUT6 (Prop_lut6_I4_O)        0.045     6.877 r  address_active[0]_i_2/O
                         net (fo=1, routed)           0.152     7.029    address_active[0]_i_2_n_0
    SLICE_X2Y36          LUT4 (Prop_lut4_I3_O)        0.045     7.074 r  address_active[0]_i_1/O
                         net (fo=1, routed)           0.000     7.074    p_1_in[0]
    SLICE_X2Y36          FDRE                                         r  address_active_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.158 f  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.863     7.021    clk_IBUF_BUFG
    SLICE_X2Y36          FDRE                                         r  address_active_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.521    
    SLICE_X2Y36          FDRE (Hold_fdre_C_D)         0.125     6.646    address_active_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.646    
                         arrival time                           7.074    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 override_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            address_active_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.544ns  (logic 0.236ns (43.344%)  route 0.308ns (56.656%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns = ( 7.021 - 5.000 ) 
    Source Clock Delay      (SCD):    1.506ns = ( 6.506 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.914 f  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.593     6.506    clk_IBUF_BUFG
    SLICE_X3Y34          FDRE                                         r  override_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.146     6.652 f  override_reg/Q
                         net (fo=6, routed)           0.126     6.779    override_reg_n_0
    SLICE_X2Y34          LUT6 (Prop_lut6_I0_O)        0.045     6.824 r  address_active[15]_i_4/O
                         net (fo=16, routed)          0.182     7.006    address_active[15]_i_4_n_0
    SLICE_X3Y36          LUT5 (Prop_lut5_I0_O)        0.045     7.051 r  address_active[13]_i_1/O
                         net (fo=1, routed)           0.000     7.051    p_1_in[13]
    SLICE_X3Y36          FDRE                                         r  address_active_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.158 f  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.863     7.021    clk_IBUF_BUFG
    SLICE_X3Y36          FDRE                                         r  address_active_reg[13]/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.521    
    SLICE_X3Y36          FDRE (Hold_fdre_C_D)         0.099     6.620    address_active_reg[13]
  -------------------------------------------------------------------
                         required time                         -6.620    
                         arrival time                           7.051    
  -------------------------------------------------------------------
                         slack                                  0.430    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y36     address_active_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y36     address_active_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y36     address_active_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y36     address_active_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y36     address_active_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y33     address_active_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y35     address_active_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y30     address_active_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y31     address_active_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y36     address_active_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y36     address_active_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y36     address_active_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y36     address_active_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y36     address_active_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y36     address_active_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y36     address_active_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y36     address_active_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y36     address_active_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y36     address_active_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y36     address_active_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y36     address_active_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y36     address_active_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y36     address_active_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y36     address_active_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y36     address_active_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y36     address_active_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y36     address_active_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y36     address_active_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y36     address_active_reg[13]/C



