#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Thu May 18 18:39:49 2017
# Process ID: 6944
# Current directory: C:/Users/AErika/Documents/2nd/2nd_sem/lab6/mips_gr
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9148 C:\Users\AErika\Documents\2nd\2nd_sem\lab6\mips_gr\mips_gr.xpr
# Log file: C:/Users/AErika/Documents/2nd/2nd_sem/lab6/mips_gr/vivado.log
# Journal file: C:/Users/AErika/Documents/2nd/2nd_sem/lab6/mips_gr\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/AErika/Documents/2nd/2nd_sem/lab6/mips_gr/mips_gr.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/AErika/Desktop/lab6/mips_gr' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 793.004 ; gain = 142.121
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/AErika/Documents/2nd/2nd_sem/lab6/mips_gr/mips_gr.srcs/sources_1/imports/labs/lab2/segmgent7/segmgent7.srcs/sources_1/new/segment7.v" into library work [C:/Users/AErika/Documents/2nd/2nd_sem/lab6/mips_gr/mips_gr.srcs/sources_1/imports/labs/lab2/segmgent7/segmgent7.srcs/sources_1/new/segment7.v:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/AErika/Documents/2nd/2nd_sem/lab6/mips_gr/mips_gr.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib [C:/Users/AErika/Documents/2nd/2nd_sem/lab6/mips_gr/mips_gr.srcs/sources_1/new/ALU.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/AErika/Documents/2nd/2nd_sem/lab6/mips_gr/mips_gr.srcs/sources_1/new/control.vhd" into library xil_defaultlib [C:/Users/AErika/Documents/2nd/2nd_sem/lab6/mips_gr/mips_gr.srcs/sources_1/new/control.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/AErika/Documents/2nd/2nd_sem/lab6/mips_gr/mips_gr.srcs/sources_1/new/data_memory.vhd" into library xil_defaultlib [C:/Users/AErika/Documents/2nd/2nd_sem/lab6/mips_gr/mips_gr.srcs/sources_1/new/data_memory.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/AErika/Documents/2nd/2nd_sem/lab6/mips_gr/mips_gr.srcs/sources_1/new/exec_unit.vhd" into library xil_defaultlib [C:/Users/AErika/Documents/2nd/2nd_sem/lab6/mips_gr/mips_gr.srcs/sources_1/new/exec_unit.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/AErika/Documents/2nd/2nd_sem/lab6/mips_gr/mips_gr.srcs/sources_1/new/inst_data.vhd" into library xil_defaultlib [C:/Users/AErika/Documents/2nd/2nd_sem/lab6/mips_gr/mips_gr.srcs/sources_1/new/inst_data.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/AErika/Documents/2nd/2nd_sem/lab6/mips_gr/mips_gr.srcs/sources_1/new/mips_gr.vhd" into library xil_defaultlib [C:/Users/AErika/Documents/2nd/2nd_sem/lab6/mips_gr/mips_gr.srcs/sources_1/new/mips_gr.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/AErika/Documents/2nd/2nd_sem/lab6/mips_gr/mips_gr.srcs/sources_1/imports/labs/lab4/mips_ram/mips_ram.srcs/sources_1/new/mips_top.vhd" into library xil_defaultlib [C:/Users/AErika/Documents/2nd/2nd_sem/lab6/mips_gr/mips_gr.srcs/sources_1/imports/labs/lab4/mips_ram/mips_ram.srcs/sources_1/new/mips_top.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/AErika/Documents/2nd/2nd_sem/lab6/mips_gr/mips_gr.srcs/sources_1/imports/labs/lab1/test_env/test_env.srcs/sources_1/new/mpg.vhd" into library xil_defaultlib [C:/Users/AErika/Documents/2nd/2nd_sem/lab6/mips_gr/mips_gr.srcs/sources_1/imports/labs/lab1/test_env/test_env.srcs/sources_1/new/mpg.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/AErika/Documents/2nd/2nd_sem/lab6/mips_gr/mips_gr.srcs/sources_1/imports/new/regf.vhd" into library xil_defaultlib [C:/Users/AErika/Documents/2nd/2nd_sem/lab6/mips_gr/mips_gr.srcs/sources_1/imports/new/regf.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/AErika/Documents/2nd/2nd_sem/lab6/mips_gr/mips_gr.srcs/sources_1/imports/labs/lab4/mips_ram/mips_ram.srcs/sources_1/new/rom.vhd" into library xil_defaultlib [C:/Users/AErika/Documents/2nd/2nd_sem/lab6/mips_gr/mips_gr.srcs/sources_1/imports/labs/lab4/mips_ram/mips_ram.srcs/sources_1/new/rom.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/AErika/Documents/2nd/2nd_sem/lab6/mips_gr/mips_gr.srcs/sources_1/imports/labs/lab2/segmgent7/segmgent7.srcs/sources_1/new/segment7.vhd" into library xil_defaultlib [C:/Users/AErika/Documents/2nd/2nd_sem/lab6/mips_gr/mips_gr.srcs/sources_1/imports/labs/lab2/segmgent7/segmgent7.srcs/sources_1/new/segment7.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/AErika/Documents/2nd/2nd_sem/lab6/mips_gr/mips_gr.srcs/sources_1/imports/labs/lab2/segmgent7/segmgent7.srcs/sources_1/new/top_segment.vhd" into library xil_defaultlib [C:/Users/AErika/Documents/2nd/2nd_sem/lab6/mips_gr/mips_gr.srcs/sources_1/imports/labs/lab2/segmgent7/segmgent7.srcs/sources_1/new/top_segment.vhd:1]
[Thu May 18 19:03:30 2017] Launched synth_1...
Run output will be captured here: C:/Users/AErika/Documents/2nd/2nd_sem/lab6/mips_gr/mips_gr.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 824.125 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/AErika/Documents/2nd/2nd_sem/lab6/mips_gr/mips_gr.srcs/sources_1/new/exec_unit.vhd" into library xil_defaultlib [C:/Users/AErika/Documents/2nd/2nd_sem/lab6/mips_gr/mips_gr.srcs/sources_1/new/exec_unit.vhd:1]
[Thu May 18 19:29:04 2017] Launched synth_1...
Run output will be captured here: C:/Users/AErika/Documents/2nd/2nd_sem/lab6/mips_gr/mips_gr.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Thu May 18 19:30:17 2017] Launched impl_1...
Run output will be captured here: C:/Users/AErika/Documents/2nd/2nd_sem/lab6/mips_gr/mips_gr.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 75 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/AErika/Documents/2nd/2nd_sem/lab6/mips_gr/.Xil/Vivado-6944-DESKTOP-AQLT8MD/dcp/mips_gr.xdc]
Finished Parsing XDC File [C:/Users/AErika/Documents/2nd/2nd_sem/lab6/mips_gr/.Xil/Vivado-6944-DESKTOP-AQLT8MD/dcp/mips_gr.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.463 . Memory (MB): peak = 1026.617 ; gain = 0.020
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.487 . Memory (MB): peak = 1026.617 ; gain = 0.020
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 54 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 32 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 6 instances
  RAM32X1S => RAM32X1S (RAMS32): 16 instances

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:38 . Memory (MB): peak = 1142.105 ; gain = 292.141
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu May 18 19:39:42 2017] Launched impl_1...
Run output will be captured here: C:/Users/AErika/Documents/2nd/2nd_sem/lab6/mips_gr/mips_gr.runs/impl_1/runme.log
close [ open C:/Users/AErika/Documents/2nd/2nd_sem/lab6/mips_gr/mips_gr.srcs/sources_1/new/register_if_id.vhd w ]
add_files C:/Users/AErika/Documents/2nd/2nd_sem/lab6/mips_gr/mips_gr.srcs/sources_1/new/register_if_id.vhd
close [ open C:/Users/AErika/Documents/2nd/2nd_sem/lab6/mips_gr/mips_gr.srcs/sources_1/new/reg_id_ex.vhd w ]
add_files C:/Users/AErika/Documents/2nd/2nd_sem/lab6/mips_gr/mips_gr.srcs/sources_1/new/reg_id_ex.vhd
close [ open C:/Users/AErika/Documents/2nd/2nd_sem/lab6/mips_gr/mips_gr.srcs/sources_1/new/reg_ex_mem.vhd w ]
add_files C:/Users/AErika/Documents/2nd/2nd_sem/lab6/mips_gr/mips_gr.srcs/sources_1/new/reg_ex_mem.vhd
exit
INFO: [Common 17-206] Exiting Vivado at Fri May 19 09:54:13 2017...
