
*** Running vivado
    with args -log MLP_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source MLP_wrapper.tcl -notrace


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source MLP_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/student/Desktop/PSDS_FINALNA/ip_repo/IP_psds_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/es/xilinx/Vivado/2020.2/data/ip'.
Command: link_design -top MLP_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/student/Desktop/PSDS_FINALNA/IP_mina_opacic/IP_mina_opacic.gen/sources_1/bd/MLP/ip/MLP_IP_psds_0_0/MLP_IP_psds_0_0.dcp' for cell 'MLP_i/IP_psds_0'
INFO: [Project 1-454] Reading design checkpoint '/home/student/Desktop/PSDS_FINALNA/IP_mina_opacic/IP_mina_opacic.gen/sources_1/bd/MLP/ip/MLP_processing_system7_0_0/MLP_processing_system7_0_0.dcp' for cell 'MLP_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/student/Desktop/PSDS_FINALNA/IP_mina_opacic/IP_mina_opacic.gen/sources_1/bd/MLP/ip/MLP_rst_ps7_0_50M_0/MLP_rst_ps7_0_50M_0.dcp' for cell 'MLP_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/home/student/Desktop/PSDS_FINALNA/IP_mina_opacic/IP_mina_opacic.gen/sources_1/bd/MLP/ip/MLP_auto_pc_0/MLP_auto_pc_0.dcp' for cell 'MLP_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2316.086 ; gain = 0.000 ; free physical = 8775 ; free virtual = 44525
INFO: [Netlist 29-17] Analyzing 877 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/student/Desktop/PSDS_FINALNA/IP_mina_opacic/IP_mina_opacic.gen/sources_1/bd/MLP/ip/MLP_processing_system7_0_0/MLP_processing_system7_0_0.xdc] for cell 'MLP_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/student/Desktop/PSDS_FINALNA/IP_mina_opacic/IP_mina_opacic.gen/sources_1/bd/MLP/ip/MLP_processing_system7_0_0/MLP_processing_system7_0_0.xdc] for cell 'MLP_i/processing_system7_0/inst'
Parsing XDC File [/home/student/Desktop/PSDS_FINALNA/IP_mina_opacic/IP_mina_opacic.gen/sources_1/bd/MLP/ip/MLP_rst_ps7_0_50M_0/MLP_rst_ps7_0_50M_0_board.xdc] for cell 'MLP_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/student/Desktop/PSDS_FINALNA/IP_mina_opacic/IP_mina_opacic.gen/sources_1/bd/MLP/ip/MLP_rst_ps7_0_50M_0/MLP_rst_ps7_0_50M_0_board.xdc] for cell 'MLP_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/student/Desktop/PSDS_FINALNA/IP_mina_opacic/IP_mina_opacic.gen/sources_1/bd/MLP/ip/MLP_rst_ps7_0_50M_0/MLP_rst_ps7_0_50M_0.xdc] for cell 'MLP_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/student/Desktop/PSDS_FINALNA/IP_mina_opacic/IP_mina_opacic.gen/sources_1/bd/MLP/ip/MLP_rst_ps7_0_50M_0/MLP_rst_ps7_0_50M_0.xdc] for cell 'MLP_i/rst_ps7_0_50M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2452.059 ; gain = 0.000 ; free physical = 8664 ; free virtual = 44414
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 12 instances

14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2452.059 ; gain = 136.066 ; free physical = 8664 ; free virtual = 44414
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2452.059 ; gain = 0.000 ; free physical = 8639 ; free virtual = 44389

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: e9bd13a5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2520.848 ; gain = 68.789 ; free physical = 8269 ; free virtual = 44019

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 199f4782e

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2692.754 ; gain = 0.000 ; free physical = 8110 ; free virtual = 43860
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 29 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 170644cfc

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2692.754 ; gain = 0.000 ; free physical = 8110 ; free virtual = 43860
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 8 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 18116484b

Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2692.754 ; gain = 0.000 ; free physical = 8110 ; free virtual = 43860
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 235 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 18116484b

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2692.754 ; gain = 0.000 ; free physical = 8110 ; free virtual = 43860
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 18116484b

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2692.754 ; gain = 0.000 ; free physical = 8110 ; free virtual = 43860
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 18116484b

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2692.754 ; gain = 0.000 ; free physical = 8110 ; free virtual = 43860
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |              29  |                                              0  |
|  Constant propagation         |               0  |               8  |                                              0  |
|  Sweep                        |               0  |             235  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2692.754 ; gain = 0.000 ; free physical = 8110 ; free virtual = 43860
Ending Logic Optimization Task | Checksum: a8c73719

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2692.754 ; gain = 0.000 ; free physical = 8110 ; free virtual = 43860

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 17 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 34
Ending PowerOpt Patch Enables Task | Checksum: a8c73719

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2941.637 ; gain = 0.000 ; free physical = 8086 ; free virtual = 43836
Ending Power Optimization Task | Checksum: a8c73719

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2941.637 ; gain = 248.883 ; free physical = 8093 ; free virtual = 43843

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: a8c73719

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2941.637 ; gain = 0.000 ; free physical = 8093 ; free virtual = 43843

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2941.637 ; gain = 0.000 ; free physical = 8093 ; free virtual = 43843
Ending Netlist Obfuscation Task | Checksum: a8c73719

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2941.637 ; gain = 0.000 ; free physical = 8093 ; free virtual = 43843
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2941.637 ; gain = 489.578 ; free physical = 8093 ; free virtual = 43843
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2941.637 ; gain = 0.000 ; free physical = 8089 ; free virtual = 43841
INFO: [Common 17-1381] The checkpoint '/home/student/Desktop/PSDS_FINALNA/IP_mina_opacic/IP_mina_opacic.runs/impl_1/MLP_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file MLP_wrapper_drc_opted.rpt -pb MLP_wrapper_drc_opted.pb -rpx MLP_wrapper_drc_opted.rpx
Command: report_drc -file MLP_wrapper_drc_opted.rpt -pb MLP_wrapper_drc_opted.pb -rpx MLP_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/student/Desktop/PSDS_FINALNA/IP_mina_opacic/IP_mina_opacic.runs/impl_1/MLP_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 6 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2941.637 ; gain = 0.000 ; free physical = 8006 ; free virtual = 43758
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 51667c87

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2941.637 ; gain = 0.000 ; free physical = 8006 ; free virtual = 43758
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2941.637 ; gain = 0.000 ; free physical = 8006 ; free virtual = 43758

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 8e49f055

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2941.637 ; gain = 0.000 ; free physical = 8034 ; free virtual = 43786

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 17128486c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2941.637 ; gain = 0.000 ; free physical = 8047 ; free virtual = 43800

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 17128486c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2941.637 ; gain = 0.000 ; free physical = 8047 ; free virtual = 43800
Phase 1 Placer Initialization | Checksum: 17128486c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2941.637 ; gain = 0.000 ; free physical = 8047 ; free virtual = 43800

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1122a677b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2941.637 ; gain = 0.000 ; free physical = 8047 ; free virtual = 43799

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: e7ea1ba4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2941.637 ; gain = 0.000 ; free physical = 8047 ; free virtual = 43799

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 378 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 185 nets or cells. Created 0 new cell, deleted 185 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2941.637 ; gain = 0.000 ; free physical = 8038 ; free virtual = 43791

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            185  |                   185  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            185  |                   185  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 10afc60e9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2941.637 ; gain = 0.000 ; free physical = 8038 ; free virtual = 43791
Phase 2.3 Global Placement Core | Checksum: 17021ccd3

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2941.637 ; gain = 0.000 ; free physical = 8037 ; free virtual = 43791
Phase 2 Global Placement | Checksum: 17021ccd3

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2941.637 ; gain = 0.000 ; free physical = 8037 ; free virtual = 43791

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 11cfaae23

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2941.637 ; gain = 0.000 ; free physical = 8037 ; free virtual = 43791

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 157c8d464

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2941.637 ; gain = 0.000 ; free physical = 8037 ; free virtual = 43791

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 13afcc929

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2941.637 ; gain = 0.000 ; free physical = 8037 ; free virtual = 43791

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: bc634cd4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2941.637 ; gain = 0.000 ; free physical = 8037 ; free virtual = 43791

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: dfbb313e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2941.637 ; gain = 0.000 ; free physical = 8037 ; free virtual = 43790

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 149f39f7b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2941.637 ; gain = 0.000 ; free physical = 8037 ; free virtual = 43790

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1d92a2a4a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2941.637 ; gain = 0.000 ; free physical = 8037 ; free virtual = 43790
Phase 3 Detail Placement | Checksum: 1d92a2a4a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2941.637 ; gain = 0.000 ; free physical = 8037 ; free virtual = 43790

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 264b21be2

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 6 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=12.979 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1bde8c44d

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2941.637 ; gain = 0.000 ; free physical = 8037 ; free virtual = 43791
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1db0589cf

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2941.637 ; gain = 0.000 ; free physical = 8037 ; free virtual = 43791
Phase 4.1.1.1 BUFG Insertion | Checksum: 264b21be2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2941.637 ; gain = 0.000 ; free physical = 8037 ; free virtual = 43791
INFO: [Place 30-746] Post Placement Timing Summary WNS=12.979. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2941.637 ; gain = 0.000 ; free physical = 8037 ; free virtual = 43791
Phase 4.1 Post Commit Optimization | Checksum: 26957b74d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2941.637 ; gain = 0.000 ; free physical = 8037 ; free virtual = 43791

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 26957b74d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2941.637 ; gain = 0.000 ; free physical = 8037 ; free virtual = 43791

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 26957b74d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2941.637 ; gain = 0.000 ; free physical = 8037 ; free virtual = 43791
Phase 4.3 Placer Reporting | Checksum: 26957b74d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2941.637 ; gain = 0.000 ; free physical = 8037 ; free virtual = 43791

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2941.637 ; gain = 0.000 ; free physical = 8037 ; free virtual = 43791

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2941.637 ; gain = 0.000 ; free physical = 8037 ; free virtual = 43791
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 26108d841

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2941.637 ; gain = 0.000 ; free physical = 8037 ; free virtual = 43791
Ending Placer Task | Checksum: 17b55f031

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2941.637 ; gain = 0.000 ; free physical = 8037 ; free virtual = 43791
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 2941.637 ; gain = 0.000 ; free physical = 8037 ; free virtual = 43791
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2941.637 ; gain = 0.000 ; free physical = 8020 ; free virtual = 43785
INFO: [Common 17-1381] The checkpoint '/home/student/Desktop/PSDS_FINALNA/IP_mina_opacic/IP_mina_opacic.runs/impl_1/MLP_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file MLP_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2941.637 ; gain = 0.000 ; free physical = 8018 ; free virtual = 43775
INFO: [runtcl-4] Executing : report_utilization -file MLP_wrapper_utilization_placed.rpt -pb MLP_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file MLP_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2941.637 ; gain = 0.000 ; free physical = 8017 ; free virtual = 43773
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
80 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2941.637 ; gain = 0.000 ; free physical = 7980 ; free virtual = 43748
INFO: [Common 17-1381] The checkpoint '/home/student/Desktop/PSDS_FINALNA/IP_mina_opacic/IP_mina_opacic.runs/impl_1/MLP_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 6 CPUs
Checksum: PlaceDB: fe2a1227 ConstDB: 0 ShapeSum: 7d2bde0a RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 13a3f186f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2941.637 ; gain = 0.000 ; free physical = 7926 ; free virtual = 43685
Post Restoration Checksum: NetGraph: 8f22acc4 NumContArr: ab1c6bab Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 13a3f186f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2941.637 ; gain = 0.000 ; free physical = 7929 ; free virtual = 43688

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 13a3f186f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2941.637 ; gain = 0.000 ; free physical = 7905 ; free virtual = 43665

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 13a3f186f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2941.637 ; gain = 0.000 ; free physical = 7905 ; free virtual = 43665
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 124121e49

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2941.637 ; gain = 0.000 ; free physical = 7889 ; free virtual = 43649
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.079 | TNS=0.000  | WHS=-0.188 | THS=-24.008|

Phase 2 Router Initialization | Checksum: e239e716

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2941.637 ; gain = 0.000 ; free physical = 7897 ; free virtual = 43657

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 6375
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 6375
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: e239e716

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2941.637 ; gain = 0.000 ; free physical = 7895 ; free virtual = 43656
Phase 3 Initial Routing | Checksum: 12434e711

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2941.637 ; gain = 0.000 ; free physical = 7893 ; free virtual = 43653

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 185
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.229 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 93bfba73

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2941.637 ; gain = 0.000 ; free physical = 7893 ; free virtual = 43653

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.229 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: cc45b030

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2941.637 ; gain = 0.000 ; free physical = 7893 ; free virtual = 43653
Phase 4 Rip-up And Reroute | Checksum: cc45b030

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2941.637 ; gain = 0.000 ; free physical = 7893 ; free virtual = 43653

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: cc45b030

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2941.637 ; gain = 0.000 ; free physical = 7893 ; free virtual = 43653

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: cc45b030

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2941.637 ; gain = 0.000 ; free physical = 7893 ; free virtual = 43653
Phase 5 Delay and Skew Optimization | Checksum: cc45b030

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2941.637 ; gain = 0.000 ; free physical = 7893 ; free virtual = 43653

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: ec452a22

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2941.637 ; gain = 0.000 ; free physical = 7893 ; free virtual = 43653
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.344 | TNS=0.000  | WHS=0.021  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: b3d506e1

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2941.637 ; gain = 0.000 ; free physical = 7893 ; free virtual = 43653
Phase 6 Post Hold Fix | Checksum: b3d506e1

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2941.637 ; gain = 0.000 ; free physical = 7893 ; free virtual = 43653

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.27773 %
  Global Horizontal Routing Utilization  = 3.42302 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: e1f4e165

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2941.637 ; gain = 0.000 ; free physical = 7893 ; free virtual = 43653

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: e1f4e165

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2941.637 ; gain = 0.000 ; free physical = 7893 ; free virtual = 43653

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1aa798bfd

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2941.637 ; gain = 0.000 ; free physical = 7893 ; free virtual = 43653

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=11.344 | TNS=0.000  | WHS=0.021  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1aa798bfd

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2941.637 ; gain = 0.000 ; free physical = 7893 ; free virtual = 43653
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2941.637 ; gain = 0.000 ; free physical = 7911 ; free virtual = 43671

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2941.637 ; gain = 0.000 ; free physical = 7911 ; free virtual = 43671
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2941.637 ; gain = 0.000 ; free physical = 7896 ; free virtual = 43669
INFO: [Common 17-1381] The checkpoint '/home/student/Desktop/PSDS_FINALNA/IP_mina_opacic/IP_mina_opacic.runs/impl_1/MLP_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file MLP_wrapper_drc_routed.rpt -pb MLP_wrapper_drc_routed.pb -rpx MLP_wrapper_drc_routed.rpx
Command: report_drc -file MLP_wrapper_drc_routed.rpt -pb MLP_wrapper_drc_routed.pb -rpx MLP_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/student/Desktop/PSDS_FINALNA/IP_mina_opacic/IP_mina_opacic.runs/impl_1/MLP_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file MLP_wrapper_methodology_drc_routed.rpt -pb MLP_wrapper_methodology_drc_routed.pb -rpx MLP_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file MLP_wrapper_methodology_drc_routed.rpt -pb MLP_wrapper_methodology_drc_routed.pb -rpx MLP_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 6 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/student/Desktop/PSDS_FINALNA/IP_mina_opacic/IP_mina_opacic.runs/impl_1/MLP_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file MLP_wrapper_power_routed.rpt -pb MLP_wrapper_power_summary_routed.pb -rpx MLP_wrapper_power_routed.rpx
Command: report_power -file MLP_wrapper_power_routed.rpt -pb MLP_wrapper_power_summary_routed.pb -rpx MLP_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
108 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file MLP_wrapper_route_status.rpt -pb MLP_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file MLP_wrapper_timing_summary_routed.rpt -pb MLP_wrapper_timing_summary_routed.pb -rpx MLP_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file MLP_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file MLP_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file MLP_wrapper_bus_skew_routed.rpt -pb MLP_wrapper_bus_skew_routed.pb -rpx MLP_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
Command: write_bitstream -force MLP_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 6 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./MLP_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 3260.727 ; gain = 259.082 ; free physical = 7848 ; free virtual = 43623
INFO: [Common 17-206] Exiting Vivado at Wed Sep  6 13:24:50 2023...
