#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Dec 11 22:29:52 2019
# Process ID: 1960
# Current directory: C:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.runs/impl_2
# Command line: vivado.exe -log system_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace
# Log file: C:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.runs/impl_2/system_wrapper.vdi
# Journal file: C:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.runs/impl_2\vivado.jou
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/nc1220/xilinx_workspace/vivado-library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/nc1220/xilinx_workspace/dvd_projects'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vitis/Vivado/custom_ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/nc1220/xilinx_workspace/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Vitis/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'messiah.edu:user:ACF_AXI:1.0'. The one found in IP location 'c:/Users/nc1220/xilinx_workspace/dvd_projects/Autocorrelation-Function-AXI' will take precedence over the same IP in location c:/Vitis/Vivado/custom_ip_repo/Autocorrelation-Function-AXI
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:ACF_AXI:1.0'. The one found in IP location 'c:/Users/nc1220/xilinx_workspace/dvd_projects/Autocorrelation-Function-AXI/AutoCorrelationFunction.srcs/sources_1/imports/AutoCorrelationFunction' will take precedence over the same IP in location c:/Vitis/Vivado/custom_ip_repo/Autocorrelation-Function-AXI/AutoCorrelationFunction.srcs/sources_1/imports/AutoCorrelationFunction
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'messiah.edu:user:myip:1.0'. The one found in IP location 'c:/Vitis/Vivado/custom_ip_repo/ip_repo/myip_1.0' will take precedence over the same IP in location c:/Users/nc1220/xilinx_workspace/ip_repo/myip_1.0
Command: link_design -top system_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/system_ACF_AXI_mini_0_0.dcp' for cell 'system_i/ACF_AXI_mini_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_dynclk_0_0/system_axi_dynclk_0_0.dcp' for cell 'system_i/axi_dynclk_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.dcp' for cell 'system_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3.dcp' for cell 'system_i/axi_vdma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axis_subset_converter_0_1/system_axis_subset_converter_0_1.dcp' for cell 'system_i/axis_subset_converter_out'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0.dcp' for cell 'system_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_rgb2dvi_0_0/system_rgb2dvi_0_0.dcp' for cell 'system_i/rgb2dvi_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.dcp' for cell 'system_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_v_axi4s_vid_out_0_0/system_v_axi4s_vid_out_0_0.dcp' for cell 'system_i/v_axi4s_vid_out_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_v_tc_0_1/system_v_tc_0_1.dcp' for cell 'system_i/v_tc_out'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_xbar_5/system_xbar_5.dcp' for cell 'system_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp' for cell 'system_i/axi_interconnect_0/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_m00_regslice_0/system_m00_regslice_0.dcp' for cell 'system_i/axi_interconnect_0/m00_couplers/m00_regslice'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_s00_regslice_0/system_s00_regslice_0.dcp' for cell 'system_i/axi_interconnect_0/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_s01_regslice_0/system_s01_regslice_0.dcp' for cell 'system_i/axi_interconnect_0/s01_couplers/s01_regslice'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_xbar_6/system_xbar_6.dcp' for cell 'system_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1.dcp' for cell 'system_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 942.371 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 878 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
WARNING: [Vivado 12-2489] -input_jitter contains time 0.224970 which will be rounded to 0.225 to ensure it is an integer multiple of 1 picosecond [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc:21]
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0_board.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0_board.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'system_i/rgb2dvi_0/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'system_i/rgb2dvi_0/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0_board.xdc] for cell 'system_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0_board.xdc] for cell 'system_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0.xdc] for cell 'system_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0.xdc] for cell 'system_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3.xdc] for cell 'system_i/axi_vdma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3.xdc:68]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3.xdc:72]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3.xdc:80]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3.xdc:84]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3.xdc:92]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3.xdc:96]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3.xdc:176]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3.xdc:180]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3.xdc:184]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3.xdc:188]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3.xdc:192]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3.xdc:196]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3.xdc:200]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3.xdc:204]
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3.xdc] for cell 'system_i/axi_vdma_0/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[11].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[11].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[1].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[1].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[3].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[3].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[4].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[4].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[5].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[5].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[6].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[6].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[7].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[7].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[8].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[8].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[9].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[9].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/photonCounter/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/photonCounter/smallFIFO/U0'
Parsing XDC File [C:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'btn[0]'. [C:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[1]'. [C:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[2]'. [C:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[3]'. [C:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc]
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'system_i/rgb2dvi_0/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'system_i/rgb2dvi_0/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_v_axi4s_vid_out_0_0/system_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'system_i/v_axi4s_vid_out_0/inst'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_v_axi4s_vid_out_0_0/system_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'system_i/v_axi4s_vid_out_0/inst'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_v_tc_0_1/system_v_tc_0_1_clocks.xdc] for cell 'system_i/v_tc_out/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_v_tc_0_1/system_v_tc_0_1_clocks.xdc:2]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_v_tc_0_1/system_v_tc_0_1_clocks.xdc:2]
get_clocks: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1708.520 ; gain = 586.883
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_v_tc_0_1/system_v_tc_0_1_clocks.xdc] for cell 'system_i/v_tc_out/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3_clocks.xdc] for cell 'system_i/axi_vdma_0/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3_clocks.xdc] for cell 'system_i/axi_vdma_0/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[11].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[11].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[1].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[1].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[3].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[3].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[4].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[4].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[5].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[5].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[6].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[6].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[7].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[7].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[8].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[8].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[9].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[9].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/photonCounter/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/photonCounter/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_s00_regslice_0/system_s00_regslice_0_clocks.xdc] for cell 'system_i/axi_interconnect_0/s00_couplers/s00_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_s00_regslice_0/system_s00_regslice_0_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_s00_regslice_0/system_s00_regslice_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_s00_regslice_0/system_s00_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_s00_regslice_0/system_s00_regslice_0_clocks.xdc] for cell 'system_i/axi_interconnect_0/s00_couplers/s00_regslice/inst'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_s01_regslice_0/system_s01_regslice_0_clocks.xdc] for cell 'system_i/axi_interconnect_0/s01_couplers/s01_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_s01_regslice_0/system_s01_regslice_0_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_s01_regslice_0/system_s01_regslice_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_s01_regslice_0/system_s01_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_s01_regslice_0/system_s01_regslice_0_clocks.xdc] for cell 'system_i/axi_interconnect_0/s01_couplers/s01_regslice/inst'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_m00_regslice_0/system_m00_regslice_0_clocks.xdc] for cell 'system_i/axi_interconnect_0/m00_couplers/m00_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_m00_regslice_0/system_m00_regslice_0_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_m00_regslice_0/system_m00_regslice_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_m00_regslice_0/system_m00_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_m00_regslice_0/system_m00_regslice_0_clocks.xdc] for cell 'system_i/axi_interconnect_0/m00_couplers/m00_regslice/inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/photonCounter/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/photonCounter/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[5].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[5].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[5].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[5].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[4].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[4].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[4].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[4].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[3].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[3].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[3].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[3].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[1].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[1].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[1].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[1].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[9].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[9].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[9].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[9].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[6].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[6].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[6].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[6].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[7].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[7].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[7].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[7].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[8].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[8].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[8].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[8].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[11].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[11].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[11].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[11].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/photonCounter/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/photonCounter/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/photonCounter/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/photonCounter/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[5].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[5].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[5].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[5].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[4].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[4].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[4].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[4].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[3].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[3].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[3].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[3].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[1].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[1].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[1].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[1].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[9].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[9].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[9].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[9].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[6].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[6].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[6].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[6].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[7].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[7].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[7].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[7].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[8].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[8].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[8].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[8].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[11].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[11].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[11].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[11].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/photonCounter/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/photonCounter/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/photonCounter/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/photonCounter/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[5].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[5].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[5].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[5].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[4].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[4].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[4].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[4].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[3].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[3].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[3].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[3].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[1].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[1].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[1].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[1].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[9].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[9].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[9].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[9].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[6].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[6].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[6].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[6].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[7].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[7].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[7].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[7].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[8].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[8].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[8].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[8].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[11].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[11].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[11].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[11].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/photonCounter/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/photonCounter/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/CDC_SINGLE_LOCKED_INST/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/CDC_SINGLE_LOCKED_INST/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/CDC_SINGLE_REMAP_UNDERFLOW_INST/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/CDC_SINGLE_REMAP_UNDERFLOW_INST/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1708.520 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 

33 Infos, 34 Warnings, 4 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 1708.520 ; gain = 1139.574
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1708.520 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 27fd37a7c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1708.520 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 3 inverter(s) to 246 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 21c2e294d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1876.781 ; gain = 2.063
INFO: [Opt 31-389] Phase Retarget created 266 cells and removed 606 cells
INFO: [Opt 31-1021] In phase Retarget, 159 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 265009aeb

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1876.781 ; gain = 2.063
INFO: [Opt 31-389] Phase Constant propagation created 105 cells and removed 1285 cells
INFO: [Opt 31-1021] In phase Constant propagation, 502 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1f9aeebb9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1876.781 ; gain = 2.063
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1848 cells
INFO: [Opt 31-1021] In phase Sweep, 580 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG system_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst to drive 5528 load(s) on clock net system_i/processing_system7_0/inst/FCLK_CLK1_BUFG
INFO: [Opt 31-194] Inserted BUFG system_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst to drive 1903 load(s) on clock net system_i/processing_system7_0/inst/FCLK_CLK2_BUFG
INFO: [Opt 31-194] Inserted BUFG system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/fifoWriter/wrEn_BUFG_inst to drive 96 load(s) on clock net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/fifoWriter/wrEn_BUFG
INFO: [Opt 31-193] Inserted 3 BUFG(s) on clock nets
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 23bdfc38b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1876.781 ; gain = 2.063
INFO: [Opt 31-662] Phase BUFG optimization created 3 cells of which 3 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 23bdfc38b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1876.781 ; gain = 2.063
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 23bdfc38b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1876.781 ; gain = 2.063
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 159 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             266  |             606  |                                            159  |
|  Constant propagation         |             105  |            1285  |                                            502  |
|  Sweep                        |               0  |            1848  |                                            580  |
|  BUFG optimization            |               3  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            159  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.119 . Memory (MB): peak = 1876.781 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 280181ac8

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1876.781 ; gain = 2.063

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.067 | TNS=-0.067 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 36 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 2 WE to EN ports
Number of BRAM Ports augmented: 42 newly gated: 2 Total Ports: 72
Ending PowerOpt Patch Enables Task | Checksum: 1cfe42533

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.579 . Memory (MB): peak = 2374.996 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1cfe42533

Time (s): cpu = 00:00:34 ; elapsed = 00:00:18 . Memory (MB): peak = 2374.996 ; gain = 498.215

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1814765ff

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2374.996 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 1814765ff

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2374.996 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2374.996 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1814765ff

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2374.996 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 34 Warnings, 4 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:11 ; elapsed = 00:00:49 . Memory (MB): peak = 2374.996 ; gain = 666.477
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2374.996 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.150 . Memory (MB): peak = 2374.996 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.runs/impl_2/system_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2374.996 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
Command: report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.runs/impl_2/system_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10] (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[5]) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[11] (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[6]) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[12] (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[7]) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[13] (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[8]) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5] (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[0]) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6] (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[1]) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7] (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[2]) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8] (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[3]) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9] (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[4]) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[10] (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[5]) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[11] (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[6]) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[12] (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[7]) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[13] (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[8]) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5] (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[0]) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[6] (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[1]) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[7] (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[2]) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[8] (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[3]) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[9] (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[4]) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_sig_27) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_sig_27) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2374.996 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10e77b5f6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 2374.996 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2374.996 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 194449a67

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2374.996 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 218c1d845

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 2374.996 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 218c1d845

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 2374.996 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 218c1d845

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 2374.996 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c13d661a

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2374.996 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 811 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 247 nets or cells. Created 0 new cell, deleted 247 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2374.996 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            247  |                   247  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            247  |                   247  |           0  |           7  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 11dc8ec04

Time (s): cpu = 00:01:19 ; elapsed = 00:00:49 . Memory (MB): peak = 2374.996 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: c00572bc

Time (s): cpu = 00:01:21 ; elapsed = 00:00:51 . Memory (MB): peak = 2374.996 ; gain = 0.000
Phase 2 Global Placement | Checksum: c00572bc

Time (s): cpu = 00:01:22 ; elapsed = 00:00:51 . Memory (MB): peak = 2374.996 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 10108158e

Time (s): cpu = 00:01:27 ; elapsed = 00:00:54 . Memory (MB): peak = 2374.996 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 12e1190d9

Time (s): cpu = 00:01:37 ; elapsed = 00:01:01 . Memory (MB): peak = 2374.996 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 14fdcb37f

Time (s): cpu = 00:01:38 ; elapsed = 00:01:02 . Memory (MB): peak = 2374.996 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1cf70f89d

Time (s): cpu = 00:01:38 ; elapsed = 00:01:02 . Memory (MB): peak = 2374.996 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1595febfc

Time (s): cpu = 00:01:47 ; elapsed = 00:01:07 . Memory (MB): peak = 2374.996 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 168caa720

Time (s): cpu = 00:03:14 ; elapsed = 00:02:27 . Memory (MB): peak = 2374.996 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: d30f70e7

Time (s): cpu = 00:03:17 ; elapsed = 00:02:30 . Memory (MB): peak = 2374.996 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: adee7b4a

Time (s): cpu = 00:03:17 ; elapsed = 00:02:31 . Memory (MB): peak = 2374.996 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1fe21ebdc

Time (s): cpu = 00:03:34 ; elapsed = 00:02:43 . Memory (MB): peak = 2374.996 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1fe21ebdc

Time (s): cpu = 00:03:35 ; elapsed = 00:02:44 . Memory (MB): peak = 2374.996 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1c6b8fe76

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/slv_reg2[0]_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net system_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 2, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1c6b8fe76

Time (s): cpu = 00:03:53 ; elapsed = 00:02:55 . Memory (MB): peak = 2374.996 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.224. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 18e743809

Time (s): cpu = 00:05:40 ; elapsed = 00:04:43 . Memory (MB): peak = 2374.996 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 18e743809

Time (s): cpu = 00:05:40 ; elapsed = 00:04:43 . Memory (MB): peak = 2374.996 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 18e743809

Time (s): cpu = 00:05:40 ; elapsed = 00:04:44 . Memory (MB): peak = 2374.996 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 18e743809

Time (s): cpu = 00:05:41 ; elapsed = 00:04:44 . Memory (MB): peak = 2374.996 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2374.996 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 1c433df20

Time (s): cpu = 00:05:41 ; elapsed = 00:04:44 . Memory (MB): peak = 2374.996 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c433df20

Time (s): cpu = 00:05:42 ; elapsed = 00:04:45 . Memory (MB): peak = 2374.996 ; gain = 0.000
Ending Placer Task | Checksum: 1282cf07a

Time (s): cpu = 00:05:42 ; elapsed = 00:04:45 . Memory (MB): peak = 2374.996 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
103 Infos, 55 Warnings, 4 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:05:47 ; elapsed = 00:04:48 . Memory (MB): peak = 2374.996 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2374.996 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2374.996 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.runs/impl_2/system_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 2374.996 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file system_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.095 . Memory (MB): peak = 2374.996 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file system_wrapper_utilization_placed.rpt -pb system_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.190 . Memory (MB): peak = 2374.996 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2374.996 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.224 | TNS=-17.687 |
Phase 1 Physical Synthesis Initialization | Checksum: 155aff618

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2374.996 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.224 | TNS=-17.687 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 155aff618

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2374.996 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.224 | TNS=-17.687 |
INFO: [Physopt 32-663] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i.  Re-placed instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
INFO: [Physopt 32-735] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.185 | TNS=-17.648 |
INFO: [Physopt 32-662] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i.  Did not re-place instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[2].  Did not re-place instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
INFO: [Physopt 32-571] Net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[2] was not replicated.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/comp2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/carrynet_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/v1_reg_0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.175 | TNS=-17.628 |
INFO: [Physopt 32-662] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]_0[6].  Did not re-place instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]
INFO: [Physopt 32-571] Net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]_0[6] was not replicated.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]_0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/comp1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/carrynet_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/v1_reg[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.104 | TNS=-17.486 |
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/v1_reg_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_fb_i_reg.  Re-placed instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_i_i_1
INFO: [Physopt 32-735] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_fb_i_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.054 | TNS=-17.255 |
INFO: [Physopt 32-663] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i.  Re-placed instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
INFO: [Physopt 32-735] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.047 | TNS=-17.234 |
INFO: [Physopt 32-662] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i.  Did not re-place instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]_0[6].  Did not re-place instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]
INFO: [Physopt 32-572] Net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]_0[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]_0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/comp1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/carrynet_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/v1_reg[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.033 | TNS=-17.206 |
INFO: [Physopt 32-662] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin[2].  Did not re-place instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[2]
INFO: [Physopt 32-572] Net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/comp2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/carrynet_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/v1_reg_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_fb_i_reg.  Re-placed instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_i_i_1
INFO: [Physopt 32-735] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_fb_i_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.026 | TNS=-16.718 |
INFO: [Physopt 32-662] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[9].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i.  Did not re-place instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[9].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[9].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[9].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[4].  Did not re-place instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[9].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]
INFO: [Physopt 32-571] Net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[9].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[4] was not replicated.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[9].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[9].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/comp2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[9].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/carrynet_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[9].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/v1_reg_0[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.998 | TNS=-16.528 |
INFO: [Physopt 32-662] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_fb_i_reg.  Did not re-place instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_i_i_1
INFO: [Physopt 32-601] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_fb_i_reg. Net driver system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_i_i_1 was replaced.
INFO: [Physopt 32-735] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_fb_i_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.931 | TNS=-16.211 |
INFO: [Physopt 32-662] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[9].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[2].  Did not re-place instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[9].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
INFO: [Physopt 32-571] Net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[9].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[2] was not replicated.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[9].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[9].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/v1_reg_0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.910 | TNS=-16.169 |
INFO: [Physopt 32-662] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[9].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin[0].  Did not re-place instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[9].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]
INFO: [Physopt 32-572] Net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[9].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[9].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[9].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/v1_reg_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.874 | TNS=-16.081 |
INFO: [Physopt 32-662] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_fb_i_reg.  Did not re-place instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_i_i_1
INFO: [Physopt 32-572] Net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_fb_i_reg was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_fb_i_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-15.349 |
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[9].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/v1_reg_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[9].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_fb_i_reg.  Re-placed instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[9].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_i_i_1
INFO: [Physopt 32-735] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[9].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_fb_i_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.789 | TNS=-14.861 |
INFO: [Physopt 32-662] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_fb_i_reg.  Did not re-place instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_i_i_1
INFO: [Physopt 32-572] Net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_fb_i_reg was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_fb_i_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/processing_system7_0/inst/FCLK_CLK2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/cntFinished_d. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/mainTimer/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/Q[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/cntFinished_d_i_2_n_0.  Did not re-place instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/cntFinished_d_i_2
INFO: [Physopt 32-134] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/cntFinished_d_i_2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-735] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/cntFinished_d_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.789 | TNS=-14.815 |
INFO: [Physopt 32-662] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/cntFinished_d_i_2_n_0.  Did not re-place instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/cntFinished_d_i_2
INFO: [Physopt 32-134] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/cntFinished_d_i_2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/cntFinished_d_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/cntFinished_d_i_6_n_0.  Did not re-place instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/cntFinished_d_i_6
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/cntFinished_d_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/cntFinished_smpl00_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/cntFinished_d_reg_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/cntFinished_d_reg_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/cntFinished_d_reg_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/cntFinished_d_reg_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/cntFinished_d_i_49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/cntFinished_smpl. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i.  Did not re-place instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin[2].  Did not re-place instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[2]
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/comp2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/v1_reg_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_fb_i_reg.  Did not re-place instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_i_i_1
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_fb_i_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/processing_system7_0/inst/FCLK_CLK2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/cntFinished_d. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/mainTimer/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/Q[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/cntFinished_d_i_2_n_0.  Did not re-place instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/cntFinished_d_i_2
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/cntFinished_d_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/cntFinished_d_i_6_n_0.  Did not re-place instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/cntFinished_d_i_6
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/cntFinished_d_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/cntFinished_smpl00_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/cntFinished_d_i_49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/cntFinished_smpl. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.789 | TNS=-14.815 |
Phase 3 Critical Path Optimization | Checksum: 155aff618

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 2374.996 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.789 | TNS=-14.815 |
INFO: [Physopt 32-662] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i.  Did not re-place instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin[2].  Did not re-place instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[2]
INFO: [Physopt 32-572] Net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/comp2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/carrynet_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/v1_reg_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_fb_i_reg.  Did not re-place instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_i_i_1
INFO: [Physopt 32-572] Net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_fb_i_reg was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_fb_i_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/processing_system7_0/inst/FCLK_CLK2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/cntFinished_d. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/mainTimer/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/Q[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/cntFinished_d_i_2_n_0.  Did not re-place instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/cntFinished_d_i_2
INFO: [Physopt 32-134] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/cntFinished_d_i_2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/cntFinished_d_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/cntFinished_d_i_6_n_0.  Did not re-place instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/cntFinished_d_i_6
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/cntFinished_d_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/cntFinished_smpl00_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/cntFinished_d_reg_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/cntFinished_d_reg_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/cntFinished_d_reg_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/cntFinished_d_reg_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/cntFinished_d_i_49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/cntFinished_smpl. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i.  Did not re-place instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin[2].  Did not re-place instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[2]
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/comp2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/v1_reg_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_fb_i_reg.  Did not re-place instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_i_i_1
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_fb_i_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/processing_system7_0/inst/FCLK_CLK2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/cntFinished_d. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/mainTimer/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/Q[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/cntFinished_d_i_2_n_0.  Did not re-place instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/cntFinished_d_i_2
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/cntFinished_d_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/cntFinished_d_i_6_n_0.  Did not re-place instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/cntFinished_d_i_6
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/cntFinished_d_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/cntFinished_smpl00_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/cntFinished_d_i_49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/cntFinished_smpl. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.789 | TNS=-14.815 |
Phase 4 Critical Path Optimization | Checksum: 155aff618

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 2374.996 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2374.996 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.789 | TNS=-14.815 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Critical Path  |          0.435  |          2.872  |            0  |              0  |                    14  |           0  |           2  |  00:00:04  |
|  Total          |          0.435  |          2.872  |            0  |              0  |                    14  |           0  |           3  |  00:00:05  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2374.996 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 155aff618

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 2374.996 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
279 Infos, 55 Warnings, 4 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:17 . Memory (MB): peak = 2374.996 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2374.996 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2374.996 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.runs/impl_2/system_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 2374.996 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 90a08d52 ConstDB: 0 ShapeSum: 77254033 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f5e9ccd7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 2374.996 ; gain = 0.000
Post Restoration Checksum: NetGraph: 60993092 NumContArr: 95509c45 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f5e9ccd7

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 2374.996 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: f5e9ccd7

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2374.996 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: f5e9ccd7

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2374.996 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 183e30915

Time (s): cpu = 00:00:47 ; elapsed = 00:00:32 . Memory (MB): peak = 2374.996 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.780 | TNS=-15.683| WHS=-0.354 | THS=-305.228|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 143479d22

Time (s): cpu = 00:01:05 ; elapsed = 00:00:43 . Memory (MB): peak = 2374.996 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.780 | TNS=-13.872| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 1ccbe2f1e

Time (s): cpu = 00:01:06 ; elapsed = 00:00:44 . Memory (MB): peak = 2374.996 ; gain = 0.000
Phase 2 Router Initialization | Checksum: 1f7133fcb

Time (s): cpu = 00:01:06 ; elapsed = 00:00:44 . Memory (MB): peak = 2374.996 ; gain = 0.000

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00717905 %
  Global Horizontal Routing Utilization  = 0.000229779 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 34350
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 34350
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1feaa93d0

Time (s): cpu = 00:01:18 ; elapsed = 00:00:51 . Memory (MB): peak = 2374.996 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6379
 Number of Nodes with overlaps = 1096
 Number of Nodes with overlaps = 301
 Number of Nodes with overlaps = 110
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.718 | TNS=-12.358| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1fae58b30

Time (s): cpu = 00:02:52 ; elapsed = 00:01:50 . Memory (MB): peak = 2374.996 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 108
 Number of Nodes with overlaps = 85
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.731 | TNS=-9.919 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: c8275b23

Time (s): cpu = 00:03:10 ; elapsed = 00:02:05 . Memory (MB): peak = 2374.996 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: c8275b23

Time (s): cpu = 00:03:10 ; elapsed = 00:02:06 . Memory (MB): peak = 2374.996 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 9703df0c

Time (s): cpu = 00:03:15 ; elapsed = 00:02:09 . Memory (MB): peak = 2374.996 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.705 | TNS=-9.327 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 15f7d4fd8

Time (s): cpu = 00:03:17 ; elapsed = 00:02:10 . Memory (MB): peak = 2374.996 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 15f7d4fd8

Time (s): cpu = 00:03:17 ; elapsed = 00:02:10 . Memory (MB): peak = 2374.996 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 15f7d4fd8

Time (s): cpu = 00:03:17 ; elapsed = 00:02:10 . Memory (MB): peak = 2374.996 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 17c819c1a

Time (s): cpu = 00:03:23 ; elapsed = 00:02:14 . Memory (MB): peak = 2374.996 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.705 | TNS=-8.530 | WHS=-0.015 | THS=-0.018 |

Phase 6.1 Hold Fix Iter | Checksum: 1cb840930

Time (s): cpu = 00:03:24 ; elapsed = 00:02:14 . Memory (MB): peak = 2374.996 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 13acbd290

Time (s): cpu = 00:03:24 ; elapsed = 00:02:14 . Memory (MB): peak = 2374.996 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 45.3595 %
  Global Horizontal Routing Utilization  = 48.5749 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 2x2 Area, Max Cong = 91.2162%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X8Y40 -> INT_R_X9Y41
   INT_L_X12Y28 -> INT_R_X13Y29
   INT_L_X10Y26 -> INT_R_X11Y27
   INT_L_X10Y22 -> INT_R_X11Y23
South Dir 4x4 Area, Max Cong = 85.9797%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X12Y16 -> INT_R_X15Y19
East Dir 2x2 Area, Max Cong = 91.5441%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X6Y34 -> INT_R_X7Y35
   INT_L_X6Y24 -> INT_R_X7Y25
   INT_L_X6Y20 -> INT_R_X7Y21
   INT_L_X6Y18 -> INT_R_X7Y19
   INT_L_X6Y14 -> INT_R_X7Y15
West Dir 2x2 Area, Max Cong = 88.2353%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X18Y24 -> INT_R_X19Y25
   INT_L_X16Y18 -> INT_R_X17Y19
   INT_L_X14Y14 -> INT_R_X15Y15

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 0.625 Sparse Ratio: 0.75
Direction: South
----------------
Congested clusters found at Level 2
Effective congestion level: 2 Aspect Ratio: 1 Sparse Ratio: 1
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 0.8 Sparse Ratio: 0.8125
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 0.833333 Sparse Ratio: 0.8125

Phase 7 Route finalize | Checksum: 19ee6caf4

Time (s): cpu = 00:03:24 ; elapsed = 00:02:15 . Memory (MB): peak = 2374.996 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 19ee6caf4

Time (s): cpu = 00:03:24 ; elapsed = 00:02:15 . Memory (MB): peak = 2374.996 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 17061d671

Time (s): cpu = 00:03:28 ; elapsed = 00:02:19 . Memory (MB): peak = 2374.996 ; gain = 0.000

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 1310e719c

Time (s): cpu = 00:03:34 ; elapsed = 00:02:23 . Memory (MB): peak = 2374.996 ; gain = 0.000
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.705 | TNS=-8.530 | WHS=0.050  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1310e719c

Time (s): cpu = 00:03:34 ; elapsed = 00:02:23 . Memory (MB): peak = 2374.996 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:35 ; elapsed = 00:02:23 . Memory (MB): peak = 2374.996 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
295 Infos, 56 Warnings, 4 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:43 ; elapsed = 00:02:27 . Memory (MB): peak = 2374.996 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2374.996 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 2374.996 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.runs/impl_2/system_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 2374.996 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
Command: report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.runs/impl_2/system_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2374.996 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.runs/impl_2/system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:35 ; elapsed = 00:00:20 . Memory (MB): peak = 2474.348 ; gain = 99.352
INFO: [runtcl-4] Executing : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
Command: report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
307 Infos, 57 Warnings, 4 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 2474.348 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file system_wrapper_route_status.rpt -pb system_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file system_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file system_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file system_wrapper_bus_skew_routed.rpt -pb system_wrapper_bus_skew_routed.pb -rpx system_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Dec 11 22:40:59 2019...
