// Seed: 2857513543
module module_0;
  tri id_1;
  case (id_1)
    id_1: begin : LABEL_0
      assign id_1 = 1;
      wire id_2;
    end
    default:
    logic [7:0] id_3;
  endcase
  wire id_4;
  id_5(
      .id_0(id_3[(1) : 1]), .id_1(id_4), .id_2(1'b0), .id_3(id_1), .id_4(id_1), .id_5(~id_1)
  );
endmodule
module module_1 (
    input tri id_0
);
  id_2(
      .id_0(1), .id_1(1), .id_2(1'b0), .id_3(id_0), .id_4()
  );
  module_0 modCall_1 ();
endmodule
