-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             yl7897@newnano.poly.edu                             
-- Generated date:           Wed Aug 18 21:31:27 EDT 2021                        

Solution Settings: inPlaceNTT_DIF.v6
  Current state: schedule
  Project: Catapult_2
  
  Design Input Files Specified
    $PROJECT_HOME/src/ntt.cpp
      $PROJECT_HOME/include/ntt.h
        $PROJECT_HOME/include/config.h
          $MGC_HOME/shared/include/ac_int.h
        $MGC_HOME/shared/include/math/mgc_ac_math.h
          $MGC_HOME/shared/include/ac_fixed.h
          $MGC_HOME/shared/include/ac_float.h
          $MGC_HOME/shared/include/ac_complex.h
          $MGC_HOME/shared/include/math/mgc_ac_trig.h
            $MGC_HOME/shared/include/math/mgc_sc_atan_pow2.tab
            $MGC_HOME/shared/include/math/mgc_sc_atan2_pow2.tab
            $MGC_HOME/shared/include/math/mgc_sc_K_cordic.tab
            $MGC_HOME/shared/include/math/mgc_sc_x2_atan2_pow2.tab
          $MGC_HOME/shared/include/math/mgc_ac_hcordic.h
            $MGC_HOME/shared/include/math/mgc_ac_hcordic.tab
            $MGC_HOME/shared/include/math/mgc_ac_hcordic_inv_ln2.tab
    $PROJECT_HOME/src/ntt_tb.cpp
  
  Processes/Blocks in Design
    Process              Real Operation(s) count Latency Throughput Reset Length II Comments 
    -------------------- ----------------------- ------- ---------- ------------ -- --------
    /inPlaceNTT_DIF/core                      71  810567     810572            0  0        ? 
    Design Total:                             71  810567     810572            0  0          
    
  Clock Information
    Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks 
    ------------ ------ ------ ----------------- ----------- ------------------------
    clk          rising 10.000             20.00    0.000000 /inPlaceNTT_DIF/core     
    
  I/O Data Ranges
    Port                        Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
    --------------------------- ---- -------- --------- --------- ------- -------- --------
    clk                         IN   Unsigned         1                                     
    rst                         IN   Unsigned         1                                     
    vec:rsc(0)(0).q             IN   Unsigned        64                                     
    vec:rsc(0)(1).q             IN   Unsigned        64                                     
    p:rsc.dat                   IN   Unsigned        64                                     
    r:rsc.dat                   IN   Unsigned        64                                     
    twiddle:rsc(0)(0).q         IN   Unsigned        64                                     
    twiddle:rsc(0)(1).q         IN   Unsigned        64                                     
    vec:rsc(0)(0).radr          OUT  Unsigned         9                                     
    vec:rsc(0)(0).re            OUT  Unsigned         1                                     
    vec:rsc(0)(0).wadr          OUT  Unsigned         9                                     
    vec:rsc(0)(0).d             OUT  Unsigned        64                                     
    vec:rsc(0)(0).we            OUT  Unsigned         1                                     
    vec:rsc.triosy(0)(0).lz     OUT  Unsigned         1                                     
    vec:rsc(0)(1).radr          OUT  Unsigned         9                                     
    vec:rsc(0)(1).re            OUT  Unsigned         1                                     
    vec:rsc(0)(1).wadr          OUT  Unsigned         9                                     
    vec:rsc(0)(1).d             OUT  Unsigned        64                                     
    vec:rsc(0)(1).we            OUT  Unsigned         1                                     
    vec:rsc.triosy(0)(1).lz     OUT  Unsigned         1                                     
    p:rsc.triosy.lz             OUT  Unsigned         1                                     
    r:rsc.triosy.lz             OUT  Unsigned         1                                     
    twiddle:rsc(0)(0).radr      OUT  Unsigned         9                                     
    twiddle:rsc(0)(0).re        OUT  Unsigned         1                                     
    twiddle:rsc.triosy(0)(0).lz OUT  Unsigned         1                                     
    twiddle:rsc(0)(1).radr      OUT  Unsigned         9                                     
    twiddle:rsc(0)(1).re        OUT  Unsigned         1                                     
    twiddle:rsc.triosy(0)(1).lz OUT  Unsigned         1                                     
    
  Memory Resources
    Resource Name: /inPlaceNTT_DIF/vec:rsc
      Memory Component: ccs_ram_sync_1R1W            Size:         1024 x 64
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable            Indices Phys Memory Address        
      ------------------- ------- --------------------------
      /inPlaceNTT_DIF/vec    0:63 000003ff-00000000 (1023-0) 
      
      Splitting: 
      Block         Original Addresses 
      ------------- ------------------
      vec:rsc(0)(0)   0, 2, ..., 1022  
      vec:rsc(0)(1)   1, 3, ..., 1023  
      
    Resource Name: /inPlaceNTT_DIF/p:rsc
      Memory Component: ccs_in                       Size:         1 x 64
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable          Indices Phys Memory Address     
      ----------------- ------- -----------------------
      /inPlaceNTT_DIF/p    0:63 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIF/r:rsc
      Memory Component: ccs_in                       Size:         1 x 64
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable          Indices Phys Memory Address     
      ----------------- ------- -----------------------
      /inPlaceNTT_DIF/r    0:63 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIF/twiddle:rsc
      Memory Component: ccs_ram_sync_1R1W            Size:         1024 x 64
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable                Indices Phys Memory Address        
      ----------------------- ------- --------------------------
      /inPlaceNTT_DIF/twiddle    0:63 000003ff-00000000 (1023-0) 
      
      Splitting: 
      Block             Original Addresses 
      ----------------- ------------------
      twiddle:rsc(0)(0)   0, 2, ..., 1022  
      twiddle:rsc(0)(1)   1, 3, ..., 1023  
      
  C++ to Interface Mappings
    C++ Field Interface Range Range Expression Expression Limits 
    --------- --------------- ---------------- -----------------
    
  Multi-Cycle (Combinational) Component Usage
    Instance Component Name Delay 
    -------- -------------- -----
    
  Loops
    Process              Loop             Iterations C-Steps Total Cycles   Duration  Unroll Init Comments 
    -------------------- ---------------- ---------- ------- ------------- ---------- ------ ---- --------
    /inPlaceNTT_DIF/core core:rlp           Infinite       0     810572 ?    8.11 ms                       
    /inPlaceNTT_DIF/core  main              Infinite       2     810572 ?    8.11 ms                       
    /inPlaceNTT_DIF/core   STAGE_LOOP             10       2     810570 ?    8.11 ms                       
    /inPlaceNTT_DIF/core    VEC_LOOP               ?       1      81055 ?  810.55 us                       
    /inPlaceNTT_DIF/core     COMP_LOOP           513     158      81054 ?  810.54 us       2               
    
  Loop Execution Profile
    Process              Loop             Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
    -------------------- ---------------- ------------ -------------------------- ----------------- --------
    /inPlaceNTT_DIF/core core:rlp                 0 ?                        0.00         810572 ?           
    /inPlaceNTT_DIF/core  main                    2 ?                        0.00         810572 ?           
    /inPlaceNTT_DIF/core   STAGE_LOOP            20 ?                        0.00         810570 ?           
    /inPlaceNTT_DIF/core    VEC_LOOP             10 ?                        0.00         810550 ?           
    /inPlaceNTT_DIF/core     COMP_LOOP       810540 ?                      100.00         810540 ?           
    
  End of Report
