Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (lin64) Build 2644227 Wed Sep  4 09:44:18 MDT 2019
| Date         : Wed Jan  8 14:37:57 2020
| Host         : parallels-Parallels-Virtual-Platform running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_control_sets -verbose -file tl_control_sets_placed.rpt
| Design       : tl
| Device       : xc7z020
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    17 |
|    Minimum number of control sets                        |    17 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    53 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    17 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    11 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            6 |
| No           | No                    | Yes                    |              12 |            6 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              66 |           17 |
| Yes          | No                    | Yes                    |             233 |           81 |
| Yes          | Yes                   | No                     |              76 |           20 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------+---------------------------------+------------------+----------------+
|  Clock Signal  |             Enable Signal            |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+----------------+--------------------------------------+---------------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                      |                                 |                6 |              8 |
|  clk_IBUF_BUFG | multiplier_vhdl/exp0                 | multiplier_vhdl/g0_b0__0__0_n_0 |                1 |              8 |
|  clk_IBUF_BUFG | multiplier_verilog/exp[7]_i_1_n_0    | reset_IBUF                      |                2 |              8 |
|  clk_IBUF_BUFG | multiplier_verilog/tmpexp[8]_i_1_n_0 | reset_IBUF                      |                3 |              9 |
|  clk_IBUF_BUFG | multiplier_vhdl/tmpexp0              |                                 |                3 |              9 |
|  clk_IBUF_BUFG |                                      | reset_IBUF                      |                6 |             12 |
|  clk_IBUF_BUFG | multiplier_vhdl/m0                   | multiplier_vhdl/m[21]_i_1_n_0   |                7 |             22 |
|  clk_IBUF_BUFG | multiplier_verilog/g0_b21_n_0        | reset_IBUF                      |                9 |             22 |
|  clk_IBUF_BUFG | multiplier_verilog/m[22]_i_1__0_n_0  | reset_IBUF                      |                7 |             23 |
|  clk_IBUF_BUFG | multiplier_vhdl/tmpm0[46]            |                                 |                8 |             25 |
|  clk_IBUF_BUFG | multiplier_verilog/g0_b22_n_0        | reset_IBUF                      |               16 |             26 |
|  clk_IBUF_BUFG | multiplier_vhdl/resrdy0              |                                 |                6 |             32 |
|  clk_IBUF_BUFG | multiplier_vhdl/E[0]                 | reset_IBUF                      |               11 |             32 |
|  clk_IBUF_BUFG | multiplier_verilog/res[31]_i_1_n_0   | reset_IBUF                      |                9 |             33 |
|  clk_IBUF_BUFG | multiplier_verilog/E[0]              | reset_IBUF                      |               15 |             34 |
|  clk_IBUF_BUFG | multiplier_verilog/m1[22]_i_1__0_n_0 | reset_IBUF                      |                9 |             46 |
|  clk_IBUF_BUFG | multiplier_vhdl/m1[22]_i_2__0_n_0    | multiplier_vhdl/m1[22]_i_1_n_0  |               12 |             46 |
+----------------+--------------------------------------+---------------------------------+------------------+----------------+


