<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Speedster7t 2D NoC Simulation Support</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part63.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_2D_Network_on_Chip_User_Guide_UG089.html">Contents</a><span> | </span><a href="part65.htm">Next &gt;</a></p><p class="s4" style="padding-bottom: 3pt;padding-left: 6pt;text-indent: 0pt;text-align: justify;"><a name="bookmark128">&zwnj;</a>Chapter - 8: Speedster7t 2D NoC Simulation Support<a name="bookmark137">&zwnj;</a></p><p style="padding-left: 6pt;text-indent: 0pt;line-height: 1pt;text-align: left;"><span><img width="672" height="1" alt="image" src="Image_098.png"/></span></p><p style="padding-top: 9pt;padding-left: 6pt;text-indent: 0pt;text-align: justify;">With the introduction of a two-dimensional network on chip (2D NoC) interacting with logic in the FPGA fabric, it is important to have methods for simulating the user design to understand how the design interacts with the 2D NoC. Achronix provides three levels of simulation models to support different phases in the design process:</p><p class="s18" style="padding-top: 11pt;padding-left: 22pt;text-indent: 0pt;text-align: left;">1. <span class="p">A bus functional model (BFM) of the NAP for simple functional simulations.</span></p><p class="s18" style="padding-top: 4pt;padding-left: 36pt;text-indent: -13pt;text-align: left;">2. <span class="p">A cycle-accurate model of the full rows, columns and peripheral ring of the 2D NoC to simulate latency and congestion between NAPs, with BFMs of the interface subsystems.</span></p><p class="s18" style="padding-top: 4pt;padding-left: 36pt;text-indent: -13pt;text-align: left;">3. <span class="p">Ability to extended the cycle-accurate model of the 2D NoC with cycle-accurate RTL models of individual interface subsystems.</span></p><p class="toc">&nbsp;</p><div class="toc"><a class="toc0" href="part65.htm">NAP Bus Functional Model</a><a class="toc1" href="part66.htm">ACX_NAP_AXI_SLAVE Responder Macro</a><a class="toc1" href="part67.htm">ACX_NAP_AXI_MASTER Initiator Macro</a><a class="toc1" href="part68.htm">ACX_NAP_HORIZONTAL Macro</a><a class="toc1" href="part69.htm">ACX_NAP_VERTICAL Macro</a><a class="toc1" href="part70.htm">ACX_NAP_ETHERNET Macro</a><a class="toc0" href="part71.htm">Simulating 2D NoC with DSM</a><a class="toc0" href="part72.htm">Cycle-Accurate Simulations of Interface Subsystems</a></div><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part63.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_2D_Network_on_Chip_User_Guide_UG089.html">Contents</a><span> | </span><a href="part65.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
