#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Fri Nov  8 19:46:59 2024
# Process ID: 2115
# Current directory: /home/user/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.runs/TopLevelDesign_Simple_MMap_0_0_synth_1
# Command line: vivado -log TopLevelDesign_Simple_MMap_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TopLevelDesign_Simple_MMap_0_0.tcl
# Log file: /home/user/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.runs/TopLevelDesign_Simple_MMap_0_0_synth_1/TopLevelDesign_Simple_MMap_0_0.vds
# Journal file: /home/user/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.runs/TopLevelDesign_Simple_MMap_0_0_synth_1/vivado.jou
# Running On        :03eb3b363294
# Platform          :Ubuntu
# Operating System  :Ubuntu 22.04.5 LTS
# Processor Detail  :
# CPU Frequency     :
# CPU Physical cores:12
# CPU Logical cores :12
# Host memory       :18834 MB
# Swap memory       :4294 MB
# Total Virtual     :23129 MB
# Available Virtual :20613 MB
#-----------------------------------------------------------
source TopLevelDesign_Simple_MMap_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2048.156 ; gain = 83.012 ; free physical = 12730 ; free virtual = 18418
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user/FPGADesign/ip_repo/Simple_MMap_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/user/Xilinx/Vivado/2024.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: TopLevelDesign_Simple_MMap_0_0
Command: synth_design -top TopLevelDesign_Simple_MMap_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2160
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2883.656 ; gain = 412.754 ; free physical = 7838 ; free virtual = 13308
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'leds_4bits_tri_o', assumed default net type 'wire' [/home/user/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.gen/sources_1/bd/TopLevelDesign/ipshared/f6f2/hdl/Simple_MMap.v:107]
INFO: [Synth 8-6157] synthesizing module 'TopLevelDesign_Simple_MMap_0_0' [/home/user/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.gen/sources_1/bd/TopLevelDesign/ip/TopLevelDesign_Simple_MMap_0_0/synth/TopLevelDesign_Simple_MMap_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'Simple_MMap' [/home/user/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.gen/sources_1/bd/TopLevelDesign/ipshared/f6f2/hdl/Simple_MMap.v:4]
INFO: [Synth 8-6157] synthesizing module 'Simple_MMap_slave_lite_v1_0_S00_AXI' [/home/user/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.gen/sources_1/bd/TopLevelDesign/ipshared/f6f2/hdl/Simple_MMap_slave_lite_v1_0_S00_AXI.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [/home/user/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.gen/sources_1/bd/TopLevelDesign/ipshared/f6f2/hdl/Simple_MMap_slave_lite_v1_0_S00_AXI.v:156]
INFO: [Synth 8-226] default block is never used [/home/user/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.gen/sources_1/bd/TopLevelDesign/ipshared/f6f2/hdl/Simple_MMap_slave_lite_v1_0_S00_AXI.v:242]
INFO: [Synth 8-155] case statement is not full and has no default [/home/user/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.gen/sources_1/bd/TopLevelDesign/ipshared/f6f2/hdl/Simple_MMap_slave_lite_v1_0_S00_AXI.v:391]
INFO: [Synth 8-6155] done synthesizing module 'Simple_MMap_slave_lite_v1_0_S00_AXI' (0#1) [/home/user/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.gen/sources_1/bd/TopLevelDesign/ipshared/f6f2/hdl/Simple_MMap_slave_lite_v1_0_S00_AXI.v:4]
WARNING: [Synth 8-689] width (1) of port connection 'output_leds' does not match port width (4) of module 'Simple_MMap_slave_lite_v1_0_S00_AXI' [/home/user/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.gen/sources_1/bd/TopLevelDesign/ipshared/f6f2/hdl/Simple_MMap.v:107]
INFO: [Synth 8-6157] synthesizing module 'Simple_MMap_slave_lite_inter_v1_0_S_AXI_INTR' [/home/user/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.gen/sources_1/bd/TopLevelDesign/ipshared/f6f2/hdl/Simple_MMap_slave_lite_inter_v1_0_S_AXI_INTR.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Simple_MMap_slave_lite_inter_v1_0_S_AXI_INTR' (0#1) [/home/user/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.gen/sources_1/bd/TopLevelDesign/ipshared/f6f2/hdl/Simple_MMap_slave_lite_inter_v1_0_S_AXI_INTR.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Simple_MMap' (0#1) [/home/user/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.gen/sources_1/bd/TopLevelDesign/ipshared/f6f2/hdl/Simple_MMap.v:4]
ERROR: [Synth 8-11365] for the instance 'inst' of module 'Simple_MMap' declared at '/home/user/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.gen/sources_1/bd/TopLevelDesign/ipshared/f6f2/hdl/Simple_MMap.v:4', named port connection 'leds_4bits_tri_o' does not exist [/home/user/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.gen/sources_1/bd/TopLevelDesign/ip/TopLevelDesign_Simple_MMap_0_0/synth/TopLevelDesign_Simple_MMap_0_0.v:211]
ERROR: [Synth 8-6156] failed synthesizing module 'TopLevelDesign_Simple_MMap_0_0' [/home/user/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.gen/sources_1/bd/TopLevelDesign/ip/TopLevelDesign_Simple_MMap_0_0/synth/TopLevelDesign_Simple_MMap_0_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2974.453 ; gain = 503.551 ; free physical = 6746 ; free virtual = 12224
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 1 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Fri Nov  8 19:47:31 2024...
