
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001249                       # Number of seconds simulated
sim_ticks                                  1249316500                       # Number of ticks simulated
final_tick                               2255688979000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               29749739                       # Simulator instruction rate (inst/s)
host_op_rate                                 29749670                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              379317037                       # Simulator tick rate (ticks/s)
host_mem_usage                                 729104                       # Number of bytes of host memory used
host_seconds                                     3.29                       # Real time elapsed on the host
sim_insts                                    97983154                       # Number of instructions simulated
sim_ops                                      97983154                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst       449984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data      1001024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1451008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       449984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        449984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       606208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          606208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         7031                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data        15641                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               22672                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          9472                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               9472                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst    360184149                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    801257328                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1161441476                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst    360184149                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        360184149                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       485231725                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            485231725                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       485231725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst    360184149                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    801257328                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1646673201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       22672                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       9472                       # Number of write requests accepted
system.mem_ctrls.readBursts                     22672                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     9472                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1447424                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3584                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  604032                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1451008                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               606208                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     56                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            9                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1445                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2090                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              983                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               641                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               423                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               405                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              277                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              523                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              532                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              506                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1249284500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 22672                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 9472                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   11747                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6037                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3172                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1611                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         8039                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    254.949123                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   148.667322                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   303.960151                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3694     45.95%     45.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1963     24.42%     70.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          703      8.74%     79.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          339      4.22%     83.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          210      2.61%     85.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          153      1.90%     87.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          106      1.32%     89.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          111      1.38%     90.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          760      9.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         8039                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          582                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.810997                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.898221                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     27.792358                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7               1      0.17%      0.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15             35      6.01%      6.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23           176     30.24%     36.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            77     13.23%     49.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            79     13.57%     63.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            54      9.28%     72.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            45      7.73%     80.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            35      6.01%     86.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            18      3.09%     89.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            21      3.61%     92.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             5      0.86%     93.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            10      1.72%     95.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            6      1.03%     96.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            6      1.03%     97.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            4      0.69%     98.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            3      0.52%     98.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.17%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            2      0.34%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            1      0.17%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            1      0.17%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-215            1      0.17%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-247            1      0.17%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           582                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          582                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.216495                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.203354                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.680085                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              525     90.21%     90.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.52%     90.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               40      6.87%     97.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               13      2.23%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.17%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           582                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    412000250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               836050250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  113080000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18217.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36967.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1158.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       483.49                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1161.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    485.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.83                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.78                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.74                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.70                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    17044                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    6957                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.36                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.46                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      38865.25                       # Average gap between requests
system.mem_ctrls.pageHitRate                    74.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 30179520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 16467000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                85690800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               37415520                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             81369600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            807909165                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             38943750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             1097975355                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            881.157693                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     60077500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      41600000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1144604500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 30497040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 16640250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                90292800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               23639040                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             81369600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            831409695                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             18329250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             1092177675                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            876.504883                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     25379500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      41600000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1179094250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                       2781                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                      635     49.15%     49.15% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       1      0.08%     49.23% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                     656     50.77%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 1292                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                       633     49.96%     49.96% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        1      0.08%     50.04% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                      633     49.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  1267                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               1137904500     91.22%     91.22% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 1473000      0.12%     91.33% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               108098000      8.67%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           1247475500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.996850                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.964939                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.980650                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      5.56%      5.56% # number of syscalls executed
system.cpu.kern.syscall::3                          2     11.11%     16.67% # number of syscalls executed
system.cpu.kern.syscall::6                          2     11.11%     27.78% # number of syscalls executed
system.cpu.kern.syscall::17                         1      5.56%     33.33% # number of syscalls executed
system.cpu.kern.syscall::19                         1      5.56%     38.89% # number of syscalls executed
system.cpu.kern.syscall::33                         1      5.56%     44.44% # number of syscalls executed
system.cpu.kern.syscall::45                         3     16.67%     61.11% # number of syscalls executed
system.cpu.kern.syscall::48                         1      5.56%     66.67% # number of syscalls executed
system.cpu.kern.syscall::59                         1      5.56%     72.22% # number of syscalls executed
system.cpu.kern.syscall::71                         4     22.22%     94.44% # number of syscalls executed
system.cpu.kern.syscall::74                         1      5.56%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     18                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   118      8.10%      8.10% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.41%      8.51% # number of callpals executed
system.cpu.kern.callpal::swpipl                  1107     75.98%     84.49% # number of callpals executed
system.cpu.kern.callpal::rdps                       3      0.21%     84.69% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.07%     84.76% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.07%     84.83% # number of callpals executed
system.cpu.kern.callpal::rti                      184     12.63%     97.46% # number of callpals executed
system.cpu.kern.callpal::callsys                   33      2.26%     99.73% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.27%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   1457                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               302                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 181                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 181                      
system.cpu.kern.mode_good::user                   181                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.599338                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.749482                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel          877057000     70.31%     70.31% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            370411500     29.69%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      118                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements             18284                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              200112                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             18284                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             10.944651                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    24.013663                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   487.986337                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.046902                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.953098                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          364                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           58                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1186760                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1186760                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data       133963                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          133963                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data        58713                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          58713                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         2223                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2223                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         2376                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2376                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data       192676                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           192676                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data       192676                       # number of overall hits
system.cpu.dcache.overall_hits::total          192676                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        26907                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         26907                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        67536                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        67536                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          399                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          399                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::switch_cpus.data            2                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        94443                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          94443                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        94443                       # number of overall misses
system.cpu.dcache.overall_misses::total         94443                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   1667542750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1667542750                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   5024016845                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5024016845                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     29545750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     29545750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::switch_cpus.data        46501                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        46501                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   6691559595                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6691559595                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   6691559595                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6691559595                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data       160870                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       160870                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       126249                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       126249                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         2622                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2622                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         2378                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2378                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data       287119                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       287119                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data       287119                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       287119                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.167259                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.167259                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.534943                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.534943                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.152174                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.152174                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::switch_cpus.data     0.000841                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000841                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.328933                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.328933                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.328933                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.328933                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 61974.309659                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61974.309659                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 74390.204410                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74390.204410                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 74049.498747                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 74049.498747                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::switch_cpus.data 23250.500000                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total 23250.500000                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 70852.891109                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70852.891109                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 70852.891109                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70852.891109                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       394021                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              7600                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    51.844868                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        10995                       # number of writebacks
system.cpu.dcache.writebacks::total             10995                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        17934                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        17934                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        58438                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58438                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          175                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          175                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        76372                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        76372                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        76372                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        76372                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         8973                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8973                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data         9098                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9098                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          224                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          224                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::switch_cpus.data            2                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        18071                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        18071                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        18071                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        18071                       # number of overall MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data            1                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total            1                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data            1                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total            1                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    646055500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    646055500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    779046549                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    779046549                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data     16077750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     16077750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::switch_cpus.data        43499                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        43499                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data   1425102049                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1425102049                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data   1425102049                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1425102049                       # number of overall MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data       223500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total       223500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data       223500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total       223500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.055778                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.055778                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.072064                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.072064                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.085431                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.085431                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::switch_cpus.data     0.000841                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000841                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.062939                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.062939                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.062939                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.062939                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 71999.944277                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71999.944277                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 85628.330292                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 85628.330292                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 71775.669643                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71775.669643                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus.data 21749.500000                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total 21749.500000                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 78861.272149                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78861.272149                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 78861.272149                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78861.272149                       # average overall mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data       223500                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total       223500                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data       223500                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total       223500                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             10180                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.749152                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              362580                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             10180                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             35.616896                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    21.141335                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   490.607817                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.041292                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.958218                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999510                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          429                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            338146                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           338146                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst       151822                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          151822                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst       151822                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           151822                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst       151822                       # number of overall hits
system.cpu.icache.overall_hits::total          151822                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        12155                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         12155                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        12155                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          12155                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        12155                       # number of overall misses
system.cpu.icache.overall_misses::total         12155                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    760940993                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    760940993                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    760940993                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    760940993                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    760940993                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    760940993                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst       163977                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       163977                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst       163977                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       163977                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst       163977                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       163977                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.074126                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.074126                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.074126                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.074126                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.074126                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.074126                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 62603.125710                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62603.125710                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 62603.125710                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62603.125710                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 62603.125710                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62603.125710                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2345                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                44                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    53.295455                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         1963                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1963                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         1963                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1963                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         1963                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1963                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        10192                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        10192                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        10192                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        10192                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        10192                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        10192                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    631200254                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    631200254                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    631200254                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    631200254                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    631200254                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    631200254                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.062155                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.062155                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.062155                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.062155                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.062155                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.062155                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 61930.951138                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61930.951138                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 61930.951138                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61930.951138                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 61930.951138                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61930.951138                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                   1                       # Transaction distribution
system.iobus.trans_dist::WriteResp                  1                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                       2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                        8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                 2000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy                1000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     23761                       # number of replacements
system.l2.tags.tagsinuse                  2386.396073                       # Cycle average of tags in use
system.l2.tags.total_refs                        7325                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     23761                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.308278                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      881.730474                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        112.167023                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        180.984113                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   581.454288                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data   630.060176                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.053817                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.006846                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.011046                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.035489                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.038456                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.145654                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2013                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          196                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          672                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1082                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           63                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.122864                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    664215                       # Number of tag accesses
system.l2.tags.data_accesses                   664215                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst         3146                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         1902                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    5048                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            10995                       # number of Writeback hits
system.l2.Writeback_hits::total                 10995                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data          741                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   741                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst          3146                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data          2643                       # number of demand (read+write) hits
system.l2.demand_hits::total                     5789                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst         3146                       # number of overall hits
system.l2.overall_hits::switch_cpus.data         2643                       # number of overall hits
system.l2.overall_hits::total                    5789                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         7031                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         7292                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 14323                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data            8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  8                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                1                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data         8350                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8350                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         7031                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        15642                       # number of demand (read+write) misses
system.l2.demand_misses::total                  22673                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         7031                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        15642                       # number of overall misses
system.l2.overall_misses::total                 22673                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    587889250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    631906000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1219795250                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data    760922250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     760922250                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    587889250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data   1392828250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1980717500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    587889250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data   1392828250                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1980717500                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        10177                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data         9194                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               19371                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        10995                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             10995                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               10                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data         9091                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9091                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        10177                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        18285                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                28462                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        10177                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        18285                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               28462                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.690872                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.793126                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.739404                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.800000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.800000                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.918491                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.918491                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.690872                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.855455                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.796606                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.690872                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.855455                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.796606                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 83613.888494                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 86657.432803                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 85163.391049                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 91128.413174                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91128.413174                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 83613.888494                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 89044.127989                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87360.186124                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 83613.888494                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 89044.127989                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87360.186124                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9472                       # number of writebacks
system.l2.writebacks::total                      9472                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         7031                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         7292                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            14323                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             8                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            1                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data         8350                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           8350                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         7031                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        15642                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             22673                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         7031                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        15642                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            22673                       # number of overall MSHR misses
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data            1                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total            1                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data            1                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total            1                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    499679250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    540615000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1040294250                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data       143007                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       143007                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus.data        17501                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        17501                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data    657635750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    657635750                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    499679250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data   1198250750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1697930000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    499679250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data   1198250750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1697930000                       # number of overall MSHR miss cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data       210500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total       210500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data       210500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total       210500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.690872                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.793126                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.739404                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.800000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.918491                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.918491                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.690872                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.855455                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.796606                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.690872                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.855455                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.796606                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 71068.020196                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 74138.096544                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 72631.030510                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 17875.875000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17875.875000                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus.data        17501                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        17501                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 78758.772455                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78758.772455                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 71068.020196                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 76604.702084                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74887.751952                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 71068.020196                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 76604.702084                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74887.751952                       # average overall mshr miss latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data       210500                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total       210500                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data       210500                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total       210500                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               14323                       # Transaction distribution
system.membus.trans_dist::ReadResp              14322                       # Transaction distribution
system.membus.trans_dist::WriteReq                  1                       # Transaction distribution
system.membus.trans_dist::WriteResp                 1                       # Transaction distribution
system.membus.trans_dist::Writeback              9472                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                8                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              1                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               9                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8350                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8350                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        54834                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        54838                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  54838                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2057216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2057224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2057224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             32155                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   32155    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               32155                       # Request fanout histogram
system.membus.reqLayer0.occupancy                2000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            76047000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          120412992                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              9.6                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          244455                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       202727                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        11199                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       172700                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits           83445                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     48.317892                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS           14336                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect          502                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits               198923                       # DTB read hits
system.switch_cpus.dtb.read_misses               3028                       # DTB read misses
system.switch_cpus.dtb.read_acv                    23                       # DTB read access violations
system.switch_cpus.dtb.read_accesses            60764                       # DTB read accesses
system.switch_cpus.dtb.write_hits              136746                       # DTB write hits
system.switch_cpus.dtb.write_misses              1214                       # DTB write misses
system.switch_cpus.dtb.write_acv                   61                       # DTB write access violations
system.switch_cpus.dtb.write_accesses           25317                       # DTB write accesses
system.switch_cpus.dtb.data_hits               335669                       # DTB hits
system.switch_cpus.dtb.data_misses               4242                       # DTB misses
system.switch_cpus.dtb.data_acv                    84                       # DTB access violations
system.switch_cpus.dtb.data_accesses            86081                       # DTB accesses
system.switch_cpus.itb.fetch_hits               59416                       # ITB hits
system.switch_cpus.itb.fetch_misses              1029                       # ITB misses
system.switch_cpus.itb.fetch_acv                   30                       # ITB acv
system.switch_cpus.itb.fetch_accesses           60445                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                  2498633                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles       432875                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts                1269846                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches              244455                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches        97781                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               1331757                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles           32138                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                  2                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles          452                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        31676                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           75                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines            163978                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes          7301                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      1812906                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.700448                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.017405                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          1575101     86.88%     86.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            16079      0.89%     87.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            28331      1.56%     89.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            18120      1.00%     90.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4            45896      2.53%     92.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            10400      0.57%     93.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            18217      1.00%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7             8237      0.45%     94.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8            92525      5.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      1812906                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.097835                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.508216                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles           311810                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       1299693                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles            152183                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         34499                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles          14720                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved        11975                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          1372                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts        1078074                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          4417                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles          14720                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles           329885                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          502790                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       515306                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles            167404                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        282800                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts        1023239                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents           909                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          27982                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          15840                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         206544                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands       684276                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups       1310074                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups      1306840                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups         2817                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps        493930                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           190338                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        31905                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         3610                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            233486                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads       192476                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       147237                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        35287                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        22583                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded             935683                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        27203                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued            893094                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         1455                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       235544                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       133622                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        18465                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      1812906                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.492631                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.206723                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      1445762     79.75%     79.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       146050      8.06%     87.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2        73053      4.03%     91.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        59715      3.29%     95.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        46533      2.57%     97.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        23625      1.30%     99.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        11701      0.65%     99.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         4406      0.24%     99.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         2061      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      1812906                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            1334      4.34%      4.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      4.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      4.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      4.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      4.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      4.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      4.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      4.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      4.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      4.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      4.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      4.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      4.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      4.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      4.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      4.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      4.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      4.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      4.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      4.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      4.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      4.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      4.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      4.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      4.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      4.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      4.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      4.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          17866     58.16%     62.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         11518     37.50%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          460      0.05%      0.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        519693     58.19%     58.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          761      0.09%     58.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     58.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         1249      0.14%     58.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     58.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     58.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     58.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv          230      0.03%     58.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     58.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     58.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     58.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     58.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     58.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     58.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     58.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     58.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     58.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     58.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     58.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     58.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     58.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     58.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     58.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     58.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     58.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     58.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     58.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       211410     23.67%     82.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       139960     15.67%     97.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess        19331      2.16%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total         893094                       # Type of FU issued
system.switch_cpus.iq.rate                   0.357433                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               30718                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.034395                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads      3622593                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes      1194901                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses       832729                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads         8673                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes         4504                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses         4121                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses         918831                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses            4521                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads         7637                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads        54100                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses           99                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1010                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores        18425                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        34021                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles          14720                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          225218                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        238378                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts       982779                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts         4225                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts        192476                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       147237                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        21830                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           1408                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents        236634                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         1010                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect         3749                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        10038                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        13787                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts        880176                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts        203147                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        12917                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                 19893                       # number of nop insts executed
system.switch_cpus.iew.exec_refs               341536                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches           118884                       # Number of branches executed
system.switch_cpus.iew.exec_stores             138389                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.352263                       # Inst execution rate
system.switch_cpus.iew.wb_sent                 844331                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count                836850                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers            403898                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers            541037                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.334923                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.746526                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts       231641                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         8738                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        12631                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      1772476                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.418630                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.346040                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      1501514     84.71%     84.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       126549      7.14%     91.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        49672      2.80%     94.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        21326      1.20%     95.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        22601      1.28%     97.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5         8152      0.46%     97.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6         6935      0.39%     97.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         6449      0.36%     98.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8        29278      1.65%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      1772476                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts       742012                       # Number of instructions committed
system.switch_cpus.commit.committedOps         742012                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                 267188                       # Number of memory references committed
system.switch_cpus.commit.loads                138376                       # Number of loads committed
system.switch_cpus.commit.membars                4188                       # Number of memory barriers committed
system.switch_cpus.commit.branches              98747                       # Number of branches committed
system.switch_cpus.commit.fp_insts               3890                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts            712788                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls         7884                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass        15135      2.04%      2.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu       433656     58.44%     60.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          720      0.10%     60.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     60.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         1218      0.16%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv          230      0.03%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       142564     19.21%     79.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       129158     17.41%     97.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess        19331      2.61%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total       742012                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events         29278                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads              2699638                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             1988140                       # The number of ROB writes
system.switch_cpus.timesIdled                    6973                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  685727                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts              727337                       # Number of Instructions Simulated
system.switch_cpus.committedOps                727337                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       3.435317                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 3.435317                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.291094                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.291094                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads          1164056                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          577288                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads              2700                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes             2482                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads           25400                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          15006                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              19386                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             19385                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                 1                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp                1                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            10995                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              10                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             12                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9091                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9091                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        20369                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        47591                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 67960                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       651328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1873864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2525192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              15                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            39485                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  39485    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              39485                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           30738000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          16676495                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          29840258                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.061565                       # Number of seconds simulated
sim_ticks                                 61564681500                       # Number of ticks simulated
final_tick                               2318499005000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1361002                       # Simulator instruction rate (inst/s)
host_op_rate                                  1361002                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              643962330                       # Simulator tick rate (ticks/s)
host_mem_usage                                 741392                       # Number of bytes of host memory used
host_seconds                                    95.60                       # Real time elapsed on the host
sim_insts                                   130115796                       # Number of instructions simulated
sim_ops                                     130115796                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst      6517184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     15480704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide          960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           21998848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst      6517184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6517184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     16260608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16260608                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst       101831                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data       241886                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide            15                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              343732                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        254072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             254072                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst    105859136                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    251454302                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide           15593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             357329031                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst    105859136                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        105859136                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       264122344                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            264122344                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       264122344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst    105859136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    251454302                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide          15593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            621451375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      343731                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     384888                       # Number of write requests accepted
system.mem_ctrls.readBursts                    343731                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   384888                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               21887488                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  111296                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                18614848                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                21998784                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             24632832                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1739                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 94044                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          127                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             23861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             23637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             19650                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             23550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             23281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             17579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             17719                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             22076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15635                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            22556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            23732                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            26030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            26191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            20398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            20765                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             18786                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             18051                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             18465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             18389                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             19043                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             19157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             17486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             17214                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             18065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             17888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            17855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            18120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            17830                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            18757                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            17472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            18279                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       539                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   61564579500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                343731                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               384888                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  176737                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  100982                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   38511                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   25399                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     339                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  12849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  10767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  12520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  12330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  12181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   5227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   6565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   7282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   7932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   7562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   7499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   7123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   6690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   5609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   5065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   4036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   3192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1806                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       146482                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    276.504799                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   149.506435                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   341.662019                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        71770     49.00%     49.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        32489     22.18%     71.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9475      6.47%     77.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4094      2.79%     80.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2835      1.94%     82.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1812      1.24%     83.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1725      1.18%     84.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1519      1.04%     85.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20763     14.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       146482                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        14778                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.143050                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     32.060742                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           7556     51.13%     51.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          3395     22.97%     74.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47          1482     10.03%     84.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63           865      5.85%     89.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           535      3.62%     93.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95           307      2.08%     95.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111          218      1.48%     97.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127          120      0.81%     97.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143          100      0.68%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           99      0.67%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           53      0.36%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           20      0.14%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207           12      0.08%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            8      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            2      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            3      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::304-319            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         14778                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        14778                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      19.681757                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.476396                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     28.448287                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31         14460     97.85%     97.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47           126      0.85%     98.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63            27      0.18%     98.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79            15      0.10%     98.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95             4      0.03%     99.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111            4      0.03%     99.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127            4      0.03%     99.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143           18      0.12%     99.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159           19      0.13%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175           26      0.18%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191            3      0.02%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207            8      0.05%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-223            6      0.04%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-239            2      0.01%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-303            2      0.01%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-319            5      0.03%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-335            7      0.05%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-351            6      0.04%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-367            6      0.04%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383            8      0.05%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-399            1      0.01%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-431            1      0.01%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-463            1      0.01%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::464-479            3      0.02%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-495            3      0.02%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::528-543            1      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-559            7      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::592-607            1      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::688-703            2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-719            1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::720-735            1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         14778                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   6860996083                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             13273346083                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1709960000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     20061.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38811.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       355.52                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       302.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    357.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    400.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.14                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.78                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.36                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.32                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.15                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   242928                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  243441                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.03                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.70                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      84494.89                       # Average gap between requests
system.mem_ctrls.pageHitRate                    76.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                593013960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                323569125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              1455160200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1025680320                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy           4183923120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          22258441575                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          18909694500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy            48749482800                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            761.024097                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  31198778936                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    2055820000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   28311279814                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                636189120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                347127000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              1562425800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              980929440                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy           4183923120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          21904038945                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy          19220574000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy            48835207425                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            762.362337                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  31783422250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    2055820000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   27726636500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      431                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                      63678                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     7014     39.68%     39.68% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     129      0.73%     40.41% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      63      0.36%     40.77% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   10469     59.23%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                17675                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      6643     49.28%     49.28% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      129      0.96%     50.24% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       63      0.47%     50.70% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     6645     49.30%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 13480                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              56469768500     91.72%     91.72% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               139250500      0.23%     91.95% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                41845000      0.07%     92.02% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              4915318500      7.98%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          61566182500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.947106                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.634731                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.762659                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      0.22%      0.22% # number of syscalls executed
system.cpu.kern.syscall::3                        398     87.67%     87.89% # number of syscalls executed
system.cpu.kern.syscall::4                          3      0.66%     88.55% # number of syscalls executed
system.cpu.kern.syscall::6                          6      1.32%     89.87% # number of syscalls executed
system.cpu.kern.syscall::17                        17      3.74%     93.61% # number of syscalls executed
system.cpu.kern.syscall::19                         1      0.22%     93.83% # number of syscalls executed
system.cpu.kern.syscall::45                         6      1.32%     95.15% # number of syscalls executed
system.cpu.kern.syscall::48                         1      0.22%     95.37% # number of syscalls executed
system.cpu.kern.syscall::54                         1      0.22%     95.59% # number of syscalls executed
system.cpu.kern.syscall::59                         1      0.22%     95.81% # number of syscalls executed
system.cpu.kern.syscall::71                        10      2.20%     98.02% # number of syscalls executed
system.cpu.kern.syscall::73                         5      1.10%     99.12% # number of syscalls executed
system.cpu.kern.syscall::144                        2      0.44%     99.56% # number of syscalls executed
system.cpu.kern.syscall::256                        1      0.22%     99.78% # number of syscalls executed
system.cpu.kern.syscall::257                        1      0.22%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                    454                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   336      0.60%      0.60% # number of callpals executed
system.cpu.kern.callpal::tbi                       12      0.02%      0.62% # number of callpals executed
system.cpu.kern.callpal::swpipl                 15879     28.14%     28.76% # number of callpals executed
system.cpu.kern.callpal::rdps                     728      1.29%     30.05% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     30.05% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     30.05% # number of callpals executed
system.cpu.kern.callpal::rti                     1606      2.85%     32.90% # number of callpals executed
system.cpu.kern.callpal::callsys                  486      0.86%     33.76% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.01%     33.77% # number of callpals executed
system.cpu.kern.callpal::rdunique               37367     66.23%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  56421                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              1829                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1070                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                 113                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                1108                      
system.cpu.kern.mode_good::user                  1070                      
system.cpu.kern.mode_good::idle                    38                      
system.cpu.kern.mode_switch_good::kernel     0.605796                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.336283                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.735724                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        14704272500     23.88%     23.88% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          15852539500     25.75%     49.63% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle          31009370500     50.37%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      336                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements            314822                       # number of replacements
system.cpu.dcache.tags.tagsinuse           511.967118                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7788936                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            314822                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             24.740761                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   511.967118                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.999936                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999936                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          265                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          131                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           68                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          38073481                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         38073481                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data      4388357                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4388357                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data      3223936                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3223936                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data       106896                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       106896                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data       108736                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       108736                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data      7612293                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          7612293                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data      7612293                       # number of overall hits
system.cpu.dcache.overall_hits::total         7612293                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data       743673                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        743673                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data       862993                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       862993                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data         5050                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         5050                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::switch_cpus.data           20                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total           20                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      1606666                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1606666                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      1606666                       # number of overall misses
system.cpu.dcache.overall_misses::total       1606666                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  54066999985                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  54066999985                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  59267092361                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  59267092361                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data    257215057                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    257215057                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::switch_cpus.data       527013                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total       527013                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 113334092346                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 113334092346                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 113334092346                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 113334092346                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data      5132030                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5132030                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data      4086929                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4086929                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data       111946                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       111946                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data       108756                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       108756                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data      9218959                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9218959                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data      9218959                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9218959                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.144908                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.144908                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.211159                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.211159                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.045111                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.045111                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::switch_cpus.data     0.000184                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000184                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.174278                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.174278                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.174278                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.174278                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 72702.652893                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72702.652893                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 68676.214478                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68676.214478                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 50933.674653                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 50933.674653                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::switch_cpus.data 26350.650000                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total 26350.650000                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 70539.920771                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70539.920771                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 70539.920771                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70539.920771                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      6051606                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          763                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            127055                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    47.629814                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   254.333333                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       167565                       # number of writebacks
system.cpu.dcache.writebacks::total            167565                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data       561216                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       561216                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data       733750                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       733750                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data         1767                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total         1767                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      1294966                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1294966                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      1294966                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1294966                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data       182457                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       182457                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       129243                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       129243                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data         3283                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         3283                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::switch_cpus.data           20                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total           20                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data       311700                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       311700                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data       311700                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       311700                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data         1528                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1528                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data         2250                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2250                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data         3778                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3778                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  13304045882                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  13304045882                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   9528777862                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9528777862                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data    141064878                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    141064878                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::switch_cpus.data       496987                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total       496987                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  22832823744                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  22832823744                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  22832823744                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  22832823744                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data    268358000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    268358000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data    378731500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    378731500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data    647089500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    647089500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.035553                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.035553                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.031624                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031624                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.029327                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.029327                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::switch_cpus.data     0.000184                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000184                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.033811                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.033811                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.033811                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.033811                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 72916.061768                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72916.061768                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 73727.612807                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73727.612807                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 42968.284496                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 42968.284496                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus.data 24849.350000                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total 24849.350000                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 73252.562541                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73252.562541                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 73252.562541                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73252.562541                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 175626.963351                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 175626.963351                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 168325.111111                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 168325.111111                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 171278.321863                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 171278.321863                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements            238102                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.691442                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5368958                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            238102                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             22.548983                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   511.691442                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.999397                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999397                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          104                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          290                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           95                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          11454066                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         11454066                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst      5353240                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         5353240                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst      5353240                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          5353240                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst      5353240                       # number of overall hits
system.cpu.icache.overall_hits::total         5353240                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst       254666                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        254666                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst       254666                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         254666                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst       254666                       # number of overall misses
system.cpu.icache.overall_misses::total        254666                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst  11718395114                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  11718395114                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst  11718395114                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  11718395114                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst  11718395114                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  11718395114                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst      5607906                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      5607906                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst      5607906                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      5607906                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst      5607906                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      5607906                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.045412                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.045412                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.045412                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.045412                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.045412                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.045412                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 46014.760957                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 46014.760957                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 46014.760957                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 46014.760957                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 46014.760957                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 46014.760957                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         5517                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               111                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    49.702703                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst        16413                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        16413                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst        16413                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        16413                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst        16413                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        16413                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst       238253                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       238253                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst       238253                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       238253                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst       238253                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       238253                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst  10501697484                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  10501697484                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst  10501697484                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  10501697484                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst  10501697484                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  10501697484                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.042485                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.042485                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.042485                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.042485                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.042485                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.042485                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 44077.923401                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 44077.923401                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 44077.923401                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 44077.923401                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 44077.923401                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 44077.923401                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                1014                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  8372224                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                       1030                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 1825                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1825                       # Transaction distribution
system.iobus.trans_dist::WriteReq              133066                       # Transaction distribution
system.iobus.trans_dist::WriteResp               2250                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp       130816                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          152                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5720                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7556                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       262226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       262226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  269782                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3456                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          608                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3217                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         7733                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      8374600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      8374600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  8382333                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               737000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               114000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               42000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              490000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             4645000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           761835780                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               1.2                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5306000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           131487370                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.iocache.tags.replacements               131113                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               131113                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1180017                       # Number of tag accesses
system.iocache.tags.data_accesses             1180017                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          297                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              297                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide       130816                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total       130816                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide          297                       # number of demand (read+write) misses
system.iocache.demand_misses::total               297                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          297                       # number of overall misses
system.iocache.overall_misses::total              297                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide     37707133                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     37707133                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide  28887852277                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total  28887852277                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide     37707133                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     37707133                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide     37707133                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     37707133                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide          297                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            297                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide       130816                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total       130816                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          297                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             297                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          297                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            297                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 126960.043771                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 126960.043771                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 220828.127117                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 220828.127117                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 126960.043771                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 126960.043771                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 126960.043771                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 126960.043771                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs        278767                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                42901                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.497914                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks          130816                       # number of writebacks
system.iocache.writebacks::total               130816                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide          297                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          297                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide       130816                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total       130816                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide          297                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          297                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide          297                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          297                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide     22112631                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     22112631                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide  22084179519                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total  22084179519                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide     22112631                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     22112631                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide     22112631                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     22112631                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 74453.303030                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 74453.303030                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 168818.642360                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 168818.642360                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 74453.303030                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 74453.303030                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 74453.303030                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 74453.303030                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    358528                       # number of replacements
system.l2.tags.tagsinuse                  2462.248736                       # Cycle average of tags in use
system.l2.tags.total_refs                      226519                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    358528                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.631803                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      657.606381                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data          0.125990                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   939.702330                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data   864.814034                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.040137                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.057355                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.052784                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.150284                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2380                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          538                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          265                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1133                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          328                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.145264                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12018878                       # Number of tag accesses
system.l2.tags.data_accesses                 12018878                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst       136241                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data        46816                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  183057                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           167565                       # number of Writeback hits
system.l2.Writeback_hits::total                167565                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data           47                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   47                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus.data            7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  7                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data        26117                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 26117                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst        136241                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data         72933                       # number of demand (read+write) hits
system.l2.demand_hits::total                   209174                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst       136241                       # number of overall hits
system.l2.overall_hits::switch_cpus.data        72933                       # number of overall hits
system.l2.overall_hits::total                  209174                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst       101843                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data       138909                       # number of ReadReq misses
system.l2.ReadReq_misses::total                240752                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data           99                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 99                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               13                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data       102996                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              102996                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst       101843                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data       241905                       # number of demand (read+write) misses
system.l2.demand_misses::total                 343748                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst       101843                       # number of overall misses
system.l2.overall_misses::switch_cpus.data       241905                       # number of overall misses
system.l2.overall_misses::total                343748                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst   8831176904                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data  12755538000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     21586714904                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus.data       159496                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       159496                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus.data       216993                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       216993                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data   9112672715                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9112672715                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst   8831176904                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  21868210715                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      30699387619                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst   8831176904                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  21868210715                       # number of overall miss cycles
system.l2.overall_miss_latency::total     30699387619                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst       238084                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data       185725                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              423809                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       167565                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            167565                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data          146                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              146                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus.data           20                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             20                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       129113                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            129113                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst       238084                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data       314838                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               552922                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst       238084                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data       314838                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              552922                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.427761                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.747928                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.568067                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.678082                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.678082                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus.data     0.650000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.650000                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.797720                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.797720                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.427761                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.768348                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.621693                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.427761                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.768348                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.621693                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 86713.636715                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 91826.577112                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 89663.699176                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data  1611.070707                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1611.070707                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus.data 16691.769231                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 16691.769231                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 88475.986592                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88475.986592                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 86713.636715                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 90399.994688                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89307.829046                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 86713.636715                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 90399.994688                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89307.829046                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               123256                       # number of writebacks
system.l2.writebacks::total                    123256                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus.inst            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                  1                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus.inst       101842                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data       138909                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           240751                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data           99                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            99                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus.data           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           13                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data       102996                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         102996                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst       101842                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       241905                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            343747                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst       101842                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       241905                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           343747                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data         1528                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         1528                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data         2250                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         2250                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data         3778                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         3778                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst   7551167096                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data  11017732500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  18568899596                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data      1816086                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1816086                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus.data       228013                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       228013                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   7839727285                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7839727285                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst   7551167096                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  18857459785                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  26408626881                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst   7551167096                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  18857459785                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  26408626881                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data    246966000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    246966000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data    349481000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    349481000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data    596447000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    596447000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.427757                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.747928                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.568065                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.678082                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.678082                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus.data     0.650000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.650000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.797720                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.797720                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.427757                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.768348                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.621692                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.427757                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.768348                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.621692                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 74145.903419                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 79316.189016                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 77129.065283                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 18344.303030                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18344.303030                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus.data 17539.461538                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 17539.461538                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 76116.813129                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76116.813129                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 74145.903419                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 77953.989314                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76825.766861                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 74145.903419                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 77953.989314                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76825.766861                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 161626.963351                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 161626.963351                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 155324.888889                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 155324.888889                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 157873.742721                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 157873.742721                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq              242576                       # Transaction distribution
system.membus.trans_dist::ReadResp             242576                       # Transaction distribution
system.membus.trans_dist::WriteReq               2250                       # Transaction distribution
system.membus.trans_dist::WriteResp              2250                       # Transaction distribution
system.membus.trans_dist::Writeback            254072                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq       130816                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp       130816                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              114                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             13                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             127                       # Transaction distribution
system.membus.trans_dist::ReadExReq            102981                       # Transaction distribution
system.membus.trans_dist::ReadExResp           102981                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       392760                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       392760                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         7556                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       810958                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       818516                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1211276                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     16745408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     16745408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         7733                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     29886272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     29894005                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                46639413                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              297                       # Total snoops (count)
system.membus.snoop_fanout::samples            733361                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  733361    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              733361                       # Request fanout histogram
system.membus.reqLayer0.occupancy             6978000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          2364251049                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.8                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          132996630                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy         1834279020                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.0                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         5507546                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      4098062                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       142931                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      3552945                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits         2858686                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     80.459619                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS          616578                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect         6117                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits              5668809                       # DTB read hits
system.switch_cpus.dtb.read_misses              12201                       # DTB read misses
system.switch_cpus.dtb.read_acv                    66                       # DTB read access violations
system.switch_cpus.dtb.read_accesses          3487913                       # DTB read accesses
system.switch_cpus.dtb.write_hits             4337712                       # DTB write hits
system.switch_cpus.dtb.write_misses              5133                       # DTB write misses
system.switch_cpus.dtb.write_acv                   64                       # DTB write access violations
system.switch_cpus.dtb.write_accesses         2888404                       # DTB write accesses
system.switch_cpus.dtb.data_hits             10006521                       # DTB hits
system.switch_cpus.dtb.data_misses              17334                       # DTB misses
system.switch_cpus.dtb.data_acv                   130                       # DTB access violations
system.switch_cpus.dtb.data_accesses          6376317                       # DTB accesses
system.switch_cpus.itb.fetch_hits             3232656                       # ITB hits
system.switch_cpus.itb.fetch_misses             59123                       # ITB misses
system.switch_cpus.itb.fetch_acv                  448                       # ITB acv
system.switch_cpus.itb.fetch_accesses         3291779                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                 62457000                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles     11944337                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts               39272746                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches             5507546                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      3475264                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles              34041805                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles          447934                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles              17416                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles        18363                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles      3647226                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles        56389                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          182                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines           5607907                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         77996                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes             203                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples     49949698                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.786246                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.056965                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         42031889     84.15%     84.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           769235      1.54%     85.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           658587      1.32%     87.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          1070119      2.14%     89.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1645944      3.30%     92.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           330971      0.66%     93.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           660762      1.32%     94.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           484751      0.97%     95.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2297440      4.60%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     49949698                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.088181                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.628797                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles          7877615                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles      35695719                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles           4879842                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles       1282932                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         213590                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved       624684                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred         10562                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts       37638096                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts         32394                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles         213590                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles          8663054                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles         6030817                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     25715079                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles           5367002                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles       3960156                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts       36862287                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents        147848                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         104358                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents         118797                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents        1809468                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands     25058282                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups      44187966                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups     41345743                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups      2584679                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps      22830609                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps          2227673                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      1471067                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts       118135                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           7888492                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads      5583793                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4466213                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads       600693                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       607883                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded           33504205                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded       630170                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued          33421247                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued        19227                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      2728295                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined      1181941                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved       328209                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples     49949698                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.669098                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.457664                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     37200394     74.48%     74.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      5067565     10.15%     84.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2230850      4.47%     89.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1901222      3.81%     92.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1340446      2.68%     95.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       889091      1.78%     97.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       964618      1.93%     99.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       250727      0.50%     99.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       104785      0.21%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     49949698                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           44878      6.60%      6.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult             13      0.00%      6.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      6.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             6      0.00%      6.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      6.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      6.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      6.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      6.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      6.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      6.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      6.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      6.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      6.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      6.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      6.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      6.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      6.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      6.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      6.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      6.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      6.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      6.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      6.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      6.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      6.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      6.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      6.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      6.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         319055     46.91%     53.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        316159     46.49%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass       511711      1.53%      1.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      19611531     58.68%     60.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       535178      1.60%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      1282483      3.84%     65.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp           69      0.00%     65.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt       767579      2.30%     67.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult           66      0.00%     67.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv       255858      0.77%     68.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     68.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     68.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     68.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     68.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     68.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     68.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     68.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     68.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     68.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     68.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     68.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     68.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     68.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     68.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     68.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     68.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     68.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     68.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     68.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      5902371     17.66%     86.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      4369114     13.07%     99.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess       185287      0.55%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       33421247                       # Type of FU issued
system.switch_cpus.iq.rate                   0.535108                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt              680111                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.020350                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads    109748843                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes     32980331                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     28927165                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads      7742688                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes      3893909                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      3868443                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses       29717321                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses         3872326                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads       165099                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads       492936                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses         1099                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        11684                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       266672                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads        21020                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       329759                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         213590                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles         1000307                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       2836357                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts     36192032                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts        53950                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts       5583793                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts      4466213                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts       489118                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           8107                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents       2826481                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        11684                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect        78188                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       137608                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       215796                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts      33225227                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts       5722657                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       196021                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop               2057657                       # number of nop insts executed
system.switch_cpus.iew.exec_refs             10066732                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches          4447153                       # Number of branches executed
system.switch_cpus.iew.exec_stores            4344075                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.531970                       # Inst execution rate
system.switch_cpus.iew.wb_sent               32843883                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count              32795608                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers          14921439                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers          18608146                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.525091                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.801877                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts      2916150                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls       301961                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       196232                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples     49457127                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.671746                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.699645                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     38674938     78.20%     78.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      3854838      7.79%     85.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2351727      4.76%     90.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       986929      2.00%     92.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1376333      2.78%     95.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       270072      0.55%     96.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       160716      0.32%     96.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       369008      0.75%     97.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1412566      2.86%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     49457127                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts     33222651                       # Number of instructions committed
system.switch_cpus.commit.committedOps       33222651                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                9290396                       # Number of memory references committed
system.switch_cpus.commit.loads               5090855                       # Number of loads committed
system.switch_cpus.commit.membars              129276                       # Number of memory barriers committed
system.switch_cpus.commit.branches            4228426                       # Number of branches committed
system.switch_cpus.commit.fp_insts            3849989                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts          28984523                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       530029                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass      2328282      7.01%      7.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     18446672     55.52%     62.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       533534      1.61%     64.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     64.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd      1282182      3.86%     68.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp           48      0.00%     68.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt       767567      2.31%     70.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult           51      0.00%     70.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv       255853      0.77%     71.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     71.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     71.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     71.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     71.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     71.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     71.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     71.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     71.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     71.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     71.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     71.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     71.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     71.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     71.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     71.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     71.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     71.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     71.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     71.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      5220131     15.71%     86.79% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      4203048     12.65%     99.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess       185283      0.56%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     33222651                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events       1412566                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads             84088182                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            72771748                       # The number of ROB writes
system.switch_cpus.timesIdled                  169604                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                12507302                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.quiesceCycles             60672363                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.committedInsts            31406074                       # Number of Instructions Simulated
system.switch_cpus.committedOps              31406074                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.988692                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.988692                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.502843                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.502843                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads         39732364                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        21114125                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads           2582093                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          2563852                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads         5769093                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes         588300                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq             425803                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            425646                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              2250                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             2250                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           167565                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq       131145                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             146                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            20                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            166                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           129113                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          129113                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       476338                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       805269                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1281607                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     15237440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     30890421                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               46127861                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          131751                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           856095                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.153537                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.360504                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 724653     84.65%     84.65% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 131442     15.35%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             856095                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          531042448                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           210000                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         377394763                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         510572654                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.931622                       # Number of seconds simulated
sim_ticks                                931622251000                       # Number of ticks simulated
final_tick                               3250121256000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 445803                       # Simulator instruction rate (inst/s)
host_op_rate                                   445803                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              160395007                       # Simulator tick rate (ticks/s)
host_mem_usage                                 753680                       # Number of bytes of host memory used
host_seconds                                  5808.30                       # Real time elapsed on the host
sim_insts                                  2589357794                       # Number of instructions simulated
sim_ops                                    2589357794                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst     35419328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data    533232320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          568651648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst     35419328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      35419328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    407155840                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       407155840                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst       553427                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data      8331755                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8885182                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       6361810                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            6361810                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst     38018980                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    572369670                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             610388650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst     38018980                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         38018980                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       437039626                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            437039626                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       437039626                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst     38018980                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    572369670                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1047428276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     8885182                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    6375378                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8885182                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  6375378                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              561349568                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 7302080                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               407126464                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               568651648                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            408024192                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                 114095                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 14027                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           60                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            737909                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            636239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            549889                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            439766                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            511153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            568935                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            544705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            565681                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            465454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            499200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           554378                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           448411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           538665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           627585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           502820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           580297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            551724                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            490750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            346034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            275815                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            343353                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            461492                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            415294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            432867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            316094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            354406                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           416684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           337907                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           358328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           488538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           358613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           413452                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        61                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  931622285500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8885182                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              6375378                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4087552                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2275518                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1461920                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  936271                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    9018                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     749                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      56                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  59265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  66930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 143383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 218031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 294887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 366755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 391857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 399040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 408030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 415279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 437048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 548009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 447141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 446392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 480497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 404115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 401344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 388573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   7318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    135                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3211589                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    301.556694                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   169.225700                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   340.103995                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1358014     42.28%     42.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       729809     22.72%     65.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       251407      7.83%     72.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       144447      4.50%     77.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       115492      3.60%     80.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        69958      2.18%     83.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        63666      1.98%     85.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        55636      1.73%     86.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       423160     13.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3211589                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       382686                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.919785                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     24.967277                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31         326547     85.33%     85.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63         41354     10.81%     96.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          6928      1.81%     97.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127         3828      1.00%     98.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159         2213      0.58%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191          460      0.12%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223          479      0.13%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255          183      0.05%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287          184      0.05%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319          229      0.06%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351           67      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383           39      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415           51      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447           31      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479           20      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511           25      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            8      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            4      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607           14      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::800-831            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-863            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        382686                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       382686                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.622900                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.538289                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.771024                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-23        378455     98.89%     98.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-31          2890      0.76%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-39           997      0.26%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-47           245      0.06%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-55            58      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-63            14      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-71             4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-87             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-111            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-119            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-127            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::136-143            2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-151            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-167            2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::168-175            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-183            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::200-207            2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-311            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::312-319            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::328-335            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-343            3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-375            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-455            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::496-503            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::504-511            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        382686                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 197420513170                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            361878394420                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                43855435000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     22508.10                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                41258.10                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       602.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       437.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    610.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    437.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.41                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.54                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.15                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  6826596                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 5094249                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.83                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.08                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      61047.71                       # Average gap between requests
system.mem_ctrls.pageHitRate                    78.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              12996917640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               7091572125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             36978333600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            22522037040                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          65032618560                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         436701038895                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         214333772250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           795656290110                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            799.112640                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 322102797000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   31108740000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  578406164000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              12511709280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               6826825500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             34453380000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            20706120720                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          65032618560                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         445682450520                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         206455341000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           791668445580                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            795.107472                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 308464217250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   31108740000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  592044329750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      101                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                     857937                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                    33503     39.95%     39.95% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      60      0.07%     40.02% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     954      1.14%     41.16% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   49344     58.84%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                83861                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     33376     49.25%     49.25% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       60      0.09%     49.34% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      954      1.41%     50.75% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    33376     49.25%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 67766                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             911134379000     97.80%     97.80% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                77041000      0.01%     97.81% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22              1067805000      0.11%     97.92% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             19342865000      2.08%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         931622090000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.996209                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.676394                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.808075                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::1                          5      0.75%      0.75% # number of syscalls executed
system.cpu.kern.syscall::3                        114     16.99%     17.73% # number of syscalls executed
system.cpu.kern.syscall::4                         17      2.53%     20.27% # number of syscalls executed
system.cpu.kern.syscall::6                         33      4.92%     25.19% # number of syscalls executed
system.cpu.kern.syscall::17                        85     12.67%     37.85% # number of syscalls executed
system.cpu.kern.syscall::19                        32      4.77%     42.62% # number of syscalls executed
system.cpu.kern.syscall::45                        33      4.92%     47.54% # number of syscalls executed
system.cpu.kern.syscall::71                       184     27.42%     74.96% # number of syscalls executed
system.cpu.kern.syscall::73                        37      5.51%     80.48% # number of syscalls executed
system.cpu.kern.syscall::74                       130     19.37%     99.85% # number of syscalls executed
system.cpu.kern.syscall::92                         1      0.15%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                    671                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                  3336      1.31%      1.31% # number of callpals executed
system.cpu.kern.callpal::tbi                        3      0.00%      1.31% # number of callpals executed
system.cpu.kern.callpal::swpipl                 73213     28.74%     30.05% # number of callpals executed
system.cpu.kern.callpal::rdps                    2341      0.92%     30.97% # number of callpals executed
system.cpu.kern.callpal::wrusp                    126      0.05%     31.02% # number of callpals executed
system.cpu.kern.callpal::rdusp                    126      0.05%     31.07% # number of callpals executed
system.cpu.kern.callpal::rti                     9634      3.78%     34.85% # number of callpals executed
system.cpu.kern.callpal::callsys                 4284      1.68%     36.54% # number of callpals executed
system.cpu.kern.callpal::imb                        2      0.00%     36.54% # number of callpals executed
system.cpu.kern.callpal::rdunique              161647     63.46%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 254712                       # number of callpals executed
system.cpu.kern.mode_switch::kernel             12941                       # number of protection mode switches
system.cpu.kern.mode_switch::user                9519                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  29                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                9529                      
system.cpu.kern.mode_good::user                  9519                      
system.cpu.kern.mode_good::idle                    10                      
system.cpu.kern.mode_switch_good::kernel     0.736342                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.344828                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.847437                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        52326484500      5.62%      5.62% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         872248356500     93.63%     99.24% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle           7047249000      0.76%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                     3336                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements          13304473                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           648916857                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          13304473                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             48.774338                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           73                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          365                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2886062385                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2886062385                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data    549914924                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       549914924                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data     98623509                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       98623509                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data       198920                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       198920                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data       211063                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       211063                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    648538433                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        648538433                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    648538433                       # number of overall hits
system.cpu.dcache.overall_hits::total       648538433                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     18268367                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      18268367                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data     50951850                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     50951850                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data        20843                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total        20843                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::switch_cpus.data            2                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     69220217                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       69220217                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     69220217                       # number of overall misses
system.cpu.dcache.overall_misses::total      69220217                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 816946057426                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 816946057426                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 3333816014099                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 3333816014099                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data   1249124992                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total   1249124992                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::switch_cpus.data        67502                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        67502                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 4150762071525                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 4150762071525                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 4150762071525                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 4150762071525                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    568183291                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    568183291                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    149575359                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    149575359                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data       219763                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       219763                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data       211065                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       211065                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    717758650                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    717758650                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    717758650                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    717758650                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.032152                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.032152                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.340643                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.340643                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.094843                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.094843                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::switch_cpus.data     0.000009                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000009                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.096439                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.096439                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.096439                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.096439                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 44719.161676                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 44719.161676                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 65430.715746                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 65430.715746                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 59930.192007                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 59930.192007                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::switch_cpus.data        33751                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total        33751                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 59964.592014                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59964.592014                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 59964.592014                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59964.592014                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    208015170                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       191872                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           3610197                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            3167                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    57.618786                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    60.584781                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks     10436689                       # number of writebacks
system.cpu.dcache.writebacks::total          10436689                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data     12343974                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     12343974                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data     43584294                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total     43584294                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data         8186                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total         8186                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data     55928268                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     55928268                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data     55928268                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     55928268                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      5924393                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      5924393                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      7367556                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      7367556                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data        12657                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total        12657                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::switch_cpus.data            2                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data     13291949                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     13291949                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data     13291949                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     13291949                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data          777                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          777                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data         1737                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1737                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data         2514                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         2514                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 276198181559                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 276198181559                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data 552331704245                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 552331704245                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data    802675508                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    802675508                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::switch_cpus.data        64498                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        64498                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 828529885804                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 828529885804                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 828529885804                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 828529885804                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data    157053500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    157053500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data    359279500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    359279500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data    516333000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    516333000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.010427                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010427                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.049256                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049256                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.057594                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.057594                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::switch_cpus.data     0.000009                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.018519                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018519                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.018519                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018519                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 46620.502988                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 46620.502988                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 74968.103974                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74968.103974                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 63417.516631                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 63417.516631                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus.data        32249                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total        32249                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 62333.212820                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62333.212820                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 62333.212820                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62333.212820                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 202128.056628                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 202128.056628                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 206839.090386                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 206839.090386                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 205383.054893                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 205383.054893                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements            967034                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.255228                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           384859303                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            967034                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            397.979081                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   511.255228                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.998545                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998545                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          182                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          145                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         773262232                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        773262232                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst    385054691                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       385054691                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    385054691                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        385054691                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    385054691                       # number of overall hits
system.cpu.icache.overall_hits::total       385054691                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst      1092801                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1092801                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst      1092801                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1092801                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst      1092801                       # number of overall misses
system.cpu.icache.overall_misses::total       1092801                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst  61020440528                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  61020440528                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst  61020440528                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  61020440528                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst  61020440528                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  61020440528                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    386147492                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    386147492                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    386147492                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    386147492                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    386147492                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    386147492                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.002830                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002830                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.002830                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002830                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.002830                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002830                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 55838.565785                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55838.565785                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 55838.565785                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55838.565785                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 55838.565785                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55838.565785                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        68745                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              1127                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    60.998225                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst       125552                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       125552                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst       125552                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       125552                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst       125552                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       125552                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst       967249                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       967249                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst       967249                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       967249                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst       967249                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       967249                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst  52729044122                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  52729044122                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst  52729044122                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  52729044122                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst  52729044122                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  52729044122                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.002505                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002505                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.002505                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002505                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.002505                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002505                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 54514.446768                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54514.446768                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 54514.446768                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54514.446768                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 54514.446768                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 54514.446768                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 100                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   868352                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        112                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  821                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 821                       # Transaction distribution
system.iobus.trans_dist::WriteReq               15305                       # Transaction distribution
system.iobus.trans_dist::WriteResp               1737                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp        13568                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         2140                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           80                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          256                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1208                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1344                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         5028                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        27224                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        27224                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   32252                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         8560                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          320                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          352                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          604                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          756                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        10592                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       868704                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       868704                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   879296                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              2080000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                60000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              224000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              795000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1092000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy            78939036                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             3291000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            13673539                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                13612                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                13612                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               122508                       # Number of tag accesses
system.iocache.tags.data_accesses              122508                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           44                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               44                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide        13568                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total        13568                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           44                       # number of demand (read+write) misses
system.iocache.demand_misses::total                44                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           44                       # number of overall misses
system.iocache.overall_misses::total               44                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      5266472                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      5266472                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide   2930694025                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total   2930694025                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      5266472                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      5266472                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      5266472                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      5266472                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           44                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             44                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        13568                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        13568                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           44                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              44                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           44                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             44                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 119692.545455                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 119692.545455                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 216000.444060                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 216000.444060                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 119692.545455                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 119692.545455                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 119692.545455                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 119692.545455                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs         27263                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                 4246                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.420867                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           13568                       # number of writebacks
system.iocache.writebacks::total                13568                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide           44                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        13568                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        13568                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           44                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           44                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      2943472                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2943472                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   2225080103                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   2225080103                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      2943472                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      2943472                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      2943472                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      2943472                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 66897.090909                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 66897.090909                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 163994.700988                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 163994.700988                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 66897.090909                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66897.090909                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 66897.090909                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66897.090909                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   9349400                       # number of replacements
system.l2.tags.tagsinuse                  1731.126456                       # Cycle average of tags in use
system.l2.tags.total_refs                     7984876                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   9349400                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.854052                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      688.164136                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   154.032111                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data   888.930209                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.042002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.009401                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.054256                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.105660                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1713                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          621                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          728                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          265                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.104553                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 412050600                       # Number of tag accesses
system.l2.tags.data_accesses                412050600                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst       413585                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data      3191222                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 3604807                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks         10436689                       # number of Writeback hits
system.l2.Writeback_hits::total              10436689                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data           64                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   64                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data      1781414                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1781414                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst        413585                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       4972636                       # number of demand (read+write) hits
system.l2.demand_hits::total                  5386221                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst       413585                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      4972636                       # number of overall hits
system.l2.overall_hits::total                 5386221                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst       553462                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data      2744985                       # number of ReadReq misses
system.l2.ReadReq_misses::total               3298447                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data           43                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 43                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                2                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data      5586878                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5586878                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst       553462                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data      8331863                       # number of demand (read+write) misses
system.l2.demand_misses::total                8885325                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst       553462                       # number of overall misses
system.l2.overall_misses::switch_cpus.data      8331863                       # number of overall misses
system.l2.overall_misses::total               8885325                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst  47408114306                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data 237098726766                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    284506841072                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus.data        62998                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        62998                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data 525436175065                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  525436175065                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst  47408114306                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 762534901831                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     809943016137                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst  47408114306                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 762534901831                       # number of overall miss cycles
system.l2.overall_miss_latency::total    809943016137                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst       967047                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data      5936207                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             6903254                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks     10436689                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total          10436689                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data          107                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              107                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data      7368292                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7368292                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst       967047                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data     13304499                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             14271546                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst       967047                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data     13304499                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            14271546                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.572322                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.462414                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.477810                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.401869                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.401869                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.758232                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.758232                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.572322                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.626244                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.622590                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.572322                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.626244                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.622590                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 85657.397086                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 86375.235845                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 86254.786289                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data  1465.069767                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1465.069767                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 94048.263639                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94048.263639                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 85657.397086                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 91520.336068                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91155.136828                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 85657.397086                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 91520.336068                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91155.136828                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              6348242                       # number of writebacks
system.l2.writebacks::total                   6348242                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus.inst            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus.data            3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                  4                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus.data            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus.data            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus.inst       553461                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data      2744982                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total          3298443                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data           43                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            43                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            2                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data      5586878                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        5586878                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst       553461                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data      8331860                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8885321                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst       553461                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data      8331860                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8885321                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data          777                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          777                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data         1737                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         1737                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data         2514                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         2514                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst  40452543694                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data 202797049734                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 243249593428                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data       769039                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       769039                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus.data        35502                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        35502                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data 456385442595                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 456385442595                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst  40452543694                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 659182492329                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 699635036023                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst  40452543694                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 659182492329                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 699635036023                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data    146175500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    146175500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data    336698500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    336698500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data    482874000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    482874000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.572321                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.462413                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.477810                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.401869                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.401869                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.758232                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.758232                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.572321                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.626244                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.622590                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.572321                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.626244                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.622590                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 73090.143107                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 73879.191096                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 73746.793086                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 17884.627907                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17884.627907                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus.data        17751                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        17751                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 81688.814861                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81688.814861                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 73090.143107                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 79115.886768                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78740.547024                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 73090.143107                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 79115.886768                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78740.547024                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 188128.056628                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 188128.056628                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 193839.090386                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 193839.090386                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 192073.985680                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 192073.985680                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq             3299263                       # Transaction distribution
system.membus.trans_dist::ReadResp            3299237                       # Transaction distribution
system.membus.trans_dist::WriteReq               1737                       # Transaction distribution
system.membus.trans_dist::WriteResp              1737                       # Transaction distribution
system.membus.trans_dist::Writeback           6361810                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        13568                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        13568                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               58                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              2                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              60                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5586863                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5586863                       # Transaction distribution
system.membus.trans_dist::BadAddressError           26                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        40748                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        40748                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         5028                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     24118823                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio           52                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     24123903                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               24164651                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1736704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1736704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        10592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    974939136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    974949728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               976686432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              141                       # Total snoops (count)
system.membus.snoop_fanout::samples          15263362                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                15263362    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            15263362                       # Request fanout histogram
system.membus.reqLayer0.occupancy             4688000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         43089351385                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               4.6                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               29500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           13844461                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy        46859753266                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.0                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       476110601                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    438731279                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     21264703                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    291391776                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       261133491                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     89.615944                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS         9485146                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect        22691                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            619607667                       # DTB read hits
system.switch_cpus.dtb.read_misses            8709703                       # DTB read misses
system.switch_cpus.dtb.read_acv                   194                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        623229234                       # DTB read accesses
system.switch_cpus.dtb.write_hits           162726991                       # DTB write hits
system.switch_cpus.dtb.write_misses           8781022                       # DTB write misses
system.switch_cpus.dtb.write_acv                   29                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       164162737                       # DTB write accesses
system.switch_cpus.dtb.data_hits            782334658                       # DTB hits
system.switch_cpus.dtb.data_misses           17490725                       # DTB misses
system.switch_cpus.dtb.data_acv                   223                       # DTB access violations
system.switch_cpus.dtb.data_accesses        787391971                       # DTB accesses
system.switch_cpus.itb.fetch_hits           381506906                       # ITB hits
system.switch_cpus.itb.fetch_misses            324875                       # ITB misses
system.switch_cpus.itb.fetch_acv                 3380                       # ITB acv
system.switch_cpus.itb.fetch_accesses       381831781                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles               1849648204                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    425691065                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             3850479773                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           476110601                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    270618637                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles            1322022330                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        45683082                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles               4271                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles        91305                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles     20446817                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles         6498                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.IcacheWaitRetryStallCycles         3212                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         386147523                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       6541626                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes              27                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1791107039                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.149776                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.061144                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1096448701     61.22%     61.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         20498549      1.14%     62.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         71316422      3.98%     66.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         39899905      2.23%     68.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4        171075481      9.55%     78.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         39428570      2.20%     80.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         58595918      3.27%     83.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         16119561      0.90%     84.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        277723932     15.51%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1791107039                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.257406                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.081736                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        349594771                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     814736265                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         535759302                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      68241742                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       22774959                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     24378197                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred         68419                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     3635090337                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts        201434                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       22774959                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        382585453                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles       326167433                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles    106700903                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         565720099                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     387158192                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     3545651566                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents       4778565                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents       65743916                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       71179402                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents      230239074                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.FullRegisterEvents            2                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands   2718525547                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    4732521198                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   3963703550                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups    768798704                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    2005661537                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        712864013                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      8850672                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts       241494                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         319658995                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    689695898                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    183412646                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     43308444                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     22675648                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         3202250321                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded      7422132                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        2864241380                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       902148                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    750430459                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    582856505                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved      6660414                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1791107039                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.599146                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.999889                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    862567392     48.16%     48.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    222869676     12.44%     60.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    182597647     10.19%     70.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    165805518      9.26%     80.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    157383370      8.79%     88.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5    103980520      5.81%     94.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     55760719      3.11%     97.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     26378114      1.47%     99.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     13764083      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1791107039                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         5379587     19.33%     19.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult         113171      0.41%     19.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     19.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd       2659879      9.56%     29.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp       1286652      4.62%     33.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt         14845      0.05%     33.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult      2361547      8.49%     42.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv       2537695      9.12%     51.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            3      0.00%     51.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     51.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     51.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     51.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     51.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     51.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     51.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     51.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     51.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     51.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     51.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     51.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     51.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     51.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     51.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     51.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     51.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     51.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     51.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     51.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     51.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        7859338     28.25%     79.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       5612309     20.17%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass        14130      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1671819287     58.37%     58.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      3899067      0.14%     58.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     58.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd    246779359      8.62%     67.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     70798003      2.47%     69.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt      5855374      0.20%     69.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult     39957278      1.40%     71.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      2695705      0.09%     71.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt      1547251      0.05%     71.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     71.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     71.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     71.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     71.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     71.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     71.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     71.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     71.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     71.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     71.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     71.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     71.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     71.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     71.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     71.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     71.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     71.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    640523139     22.36%     93.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    173745791      6.07%     99.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess      6606996      0.23%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2864241380                       # Type of FU issued
system.switch_cpus.iq.rate                   1.548533                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            27825026                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.009715                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   6305723194                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   3177585978                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2190920848                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads   1242593779                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    782651908                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    600574805                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     2265362754                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       626689522                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     45392426                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads    164151574                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        96630                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation       143045                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     33614851                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         7748                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked      8429174                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       22774959                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles       179584021                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles      95922462                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   3407847509                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      3399698                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     689695898                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    183412646                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts      7122568                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents        1445956                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents      93794872                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents       143045                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect     11887738                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect     11989559                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts     23877297                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2838078355                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     628564130                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     26163025                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop             198175056                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            800084133                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        340527358                       # Number of branches executed
system.switch_cpus.iew.exec_stores          171520003                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.534388                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2816056327                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2791495653                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1939618498                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        2476385111                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.509204                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.783246                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    776108167                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls       761718                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     22056058                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1677221629                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.563220                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.703122                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1006531458     60.01%     60.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    249874684     14.90%     74.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     91352590      5.45%     80.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     41058681      2.45%     82.80% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     29379323      1.75%     84.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     24607563      1.47%     86.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     13884586      0.83%     86.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     22014458      1.31%     88.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    198518286     11.84%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1677221629                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2621866024                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2621866024                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              675342121                       # Number of memory references committed
system.switch_cpus.commit.loads             525544326                       # Number of loads committed
system.switch_cpus.commit.membars              264762                       # Number of memory barriers committed
system.switch_cpus.commit.branches          298961343                       # Number of branches committed
system.switch_cpus.commit.fp_insts          565563050                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        2102581620                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      8677514                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass    162638156      6.20%      6.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   1421297915     54.21%     60.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult      3825620      0.15%     60.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     60.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd    236942714      9.04%     69.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp     67401662      2.57%     72.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt      4912442      0.19%     72.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult     38599067      1.47%     73.83% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv      2477107      0.09%     73.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt      1545742      0.06%     73.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     73.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     73.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     73.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     73.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     73.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     73.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     73.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     73.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     73.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     73.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     73.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     73.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     73.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     73.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     73.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     73.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     73.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     73.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    525809088     20.05%     94.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    149809520      5.71%     99.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess      6606991      0.25%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   2621866024                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events     198518286                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           4868834495                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          6910529071                       # The number of ROB writes
system.switch_cpus.timesIdled                  703063                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                58541165                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.quiesceCycles             13596324                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.committedInsts          2459241998                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2459241998                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.752121                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.752121                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.329573                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.329573                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       3349859532                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1779535109                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads         659196565                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        511255477                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads       854699915                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes        3305633                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq            6904277                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           6904241                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              1737                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             1737                       # Transaction distribution
system.tol2bus.trans_dist::Writeback         10436689                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq        13587                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             107                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            109                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7368292                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7368292                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError           26                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1934295                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     37050968                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              38985263                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     61890944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1519447200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1581338144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           13868                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         24726074                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.000551                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.023473                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1               24712443     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  13631      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           24726074                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        22794421461                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            52500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1558218850                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       21105694274                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.010198                       # Number of seconds simulated
sim_ticks                                 10198263000                       # Number of ticks simulated
final_tick                               3260319519000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               65120119                       # Simulator instruction rate (inst/s)
host_op_rate                                 65120106                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              255080786                       # Simulator tick rate (ticks/s)
host_mem_usage                                 754704                       # Number of bytes of host memory used
host_seconds                                    39.98                       # Real time elapsed on the host
sim_insts                                  2603535362                       # Number of instructions simulated
sim_ops                                    2603535362                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst       993152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data      4292672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5285824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       993152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        993152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      2457792                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2457792                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst        15518                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data        67073                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               82591                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         38403                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              38403                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst     97384427                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    420921877                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             518306304                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst     97384427                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         97384427                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       241001041                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            241001041                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       241001041                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst     97384427                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    420921877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            759307345                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       82591                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      40323                       # Number of write requests accepted
system.mem_ctrls.readBursts                     82591                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    40323                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                5270912                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   14912                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2485952                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5285824                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2580672                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    233                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1467                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            2                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4767                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5042                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5059                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4535                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5663                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4685                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2838                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3049                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2983                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1995                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2846                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2395                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1913                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2501                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2263                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        19                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   10198246000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 82591                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                40323                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   52647                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   18726                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    8482                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2369                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     119                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    114                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        36447                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    212.806541                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   128.671610                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   266.902531                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        19059     52.29%     52.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         8685     23.83%     76.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2717      7.45%     83.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1405      3.85%     87.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          873      2.40%     89.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          575      1.58%     91.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          506      1.39%     92.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          396      1.09%     93.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2231      6.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        36447                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2343                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      35.139991                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.754948                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     35.043173                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15            304     12.97%     12.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          1228     52.41%     65.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           410     17.50%     82.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63           151      6.44%     89.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            80      3.41%     92.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            40      1.71%     94.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           33      1.41%     95.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           21      0.90%     96.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           19      0.81%     97.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           19      0.81%     98.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            7      0.30%     98.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            8      0.34%     99.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            8      0.34%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      0.04%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            2      0.09%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            3      0.13%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            2      0.09%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            4      0.17%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            1      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-335            1      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2343                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2343                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.578318                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.538506                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.215010                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1802     76.91%     76.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               38      1.62%     78.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              344     14.68%     93.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               91      3.88%     97.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               26      1.11%     98.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               19      0.81%     99.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               15      0.64%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.13%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.09%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.04%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2343                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   1216413250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              2760625750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  411790000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     14769.83                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33519.83                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       516.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       243.76                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    518.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    253.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.94                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.90                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.28                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.28                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    63058                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   21698                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.57                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                55.84                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      82970.58                       # Average gap between requests
system.mem_ctrls.pageHitRate                    69.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              13131893880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               7165219875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             37302712200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            22656613680                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          65698832160                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         441658112580                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         216105489750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           803718874125                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            799.024755                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   2915058000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     340600000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    6943721750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              12652227000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               6903496875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             34771276800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            20823097680                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          65698832160                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         450257027985                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         208562577000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           799668535500                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            794.998078                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   3475708500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     340600000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    6383469000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        3                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                      98934                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     7141     46.23%     46.23% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      11      0.07%     46.30% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      10      0.06%     46.37% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    8284     53.63%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                15446                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      7138     49.93%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       11      0.08%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       10      0.07%     50.07% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     7138     49.93%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 14297                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               8691833000     85.24%     85.24% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                10677000      0.10%     85.35% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 8292500      0.08%     85.43% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              1485900000     14.57%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          10196702500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999580                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.861661                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.925612                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      3.23%      3.23% # number of syscalls executed
system.cpu.kern.syscall::3                          2      6.45%      9.68% # number of syscalls executed
system.cpu.kern.syscall::4                          6     19.35%     29.03% # number of syscalls executed
system.cpu.kern.syscall::6                          3      9.68%     38.71% # number of syscalls executed
system.cpu.kern.syscall::17                         1      3.23%     41.94% # number of syscalls executed
system.cpu.kern.syscall::19                         1      3.23%     45.16% # number of syscalls executed
system.cpu.kern.syscall::33                         1      3.23%     48.39% # number of syscalls executed
system.cpu.kern.syscall::45                         3      9.68%     58.06% # number of syscalls executed
system.cpu.kern.syscall::48                         1      3.23%     61.29% # number of syscalls executed
system.cpu.kern.syscall::54                         1      3.23%     64.52% # number of syscalls executed
system.cpu.kern.syscall::59                         1      3.23%     67.74% # number of syscalls executed
system.cpu.kern.syscall::71                         5     16.13%     83.87% # number of syscalls executed
system.cpu.kern.syscall::73                         4     12.90%     96.77% # number of syscalls executed
system.cpu.kern.syscall::74                         1      3.23%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     31                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   252      0.26%      0.26% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.01%      0.27% # number of callpals executed
system.cpu.kern.callpal::swpipl                 15202     15.83%     16.10% # number of callpals executed
system.cpu.kern.callpal::rdps                      45      0.05%     16.15% # number of callpals executed
system.cpu.kern.callpal::wrusp                      2      0.00%     16.15% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.00%     16.15% # number of callpals executed
system.cpu.kern.callpal::rti                      223      0.23%     16.39% # number of callpals executed
system.cpu.kern.callpal::callsys                   50      0.05%     16.44% # number of callpals executed
system.cpu.kern.callpal::imb                        9      0.01%     16.45% # number of callpals executed
system.cpu.kern.callpal::rdunique               80214     83.55%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  96005                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               475                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 208                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 208                      
system.cpu.kern.mode_good::user                   208                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.437895                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.609078                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         3931526500     38.56%     38.56% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           6265176000     61.44%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      252                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements             84156                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4558469                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             84668                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             53.839337                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          100                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          353                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           59                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19262436                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19262436                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data      2913652                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2913652                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data      1436510                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1436510                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data        62569                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        62569                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data        63130                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        63130                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data      4350162                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4350162                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data      4350162                       # number of overall hits
system.cpu.dcache.overall_hits::total         4350162                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data       230792                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        230792                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        86495                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        86495                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data         1421                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1421                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::switch_cpus.data            1                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::switch_cpus.data       317287                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         317287                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data       317287                       # number of overall misses
system.cpu.dcache.overall_misses::total        317287                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  16634304490                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  16634304490                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   6220064978                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6220064978                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data    105802750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    105802750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::switch_cpus.data        34001                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        34001                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  22854369468                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  22854369468                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  22854369468                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  22854369468                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data      3144444                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3144444                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data      1523005                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1523005                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data        63990                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        63990                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data        63131                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        63131                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data      4667449                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4667449                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data      4667449                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4667449                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.073397                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.073397                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.056792                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.056792                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.022207                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.022207                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::switch_cpus.data     0.000016                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000016                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.067979                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.067979                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.067979                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.067979                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 72074.874736                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72074.874736                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 71912.422429                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71912.422429                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 74456.544687                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 74456.544687                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::switch_cpus.data        34001                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total        34001                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 72030.588924                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72030.588924                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 72030.588924                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72030.588924                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       535174                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           55                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              9943                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    53.824198                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           55                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        47799                       # number of writebacks
system.cpu.dcache.writebacks::total             47799                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data       164261                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       164261                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        69900                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        69900                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          386                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          386                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data       234161                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       234161                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data       234161                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       234161                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        66531                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        66531                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data        16595                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        16595                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data         1035                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1035                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::switch_cpus.data            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        83126                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        83126                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        83126                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        83126                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data          397                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          397                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data          196                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          196                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data          593                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          593                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data   4541200003                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4541200003                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   1255300713                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1255300713                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data     75861250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     75861250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::switch_cpus.data        32499                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        32499                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data   5796500716                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   5796500716                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data   5796500716                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   5796500716                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data     88623500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     88623500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data     42781500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total     42781500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data    131405000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    131405000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.021158                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.021158                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.010896                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010896                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.016174                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.016174                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::switch_cpus.data     0.000016                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000016                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.017810                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017810                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.017810                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.017810                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 68256.902842                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68256.902842                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 75643.309009                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75643.309009                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 73295.893720                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73295.893720                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus.data        32499                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total        32499                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 69731.500565                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 69731.500565                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 69731.500565                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 69731.500565                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 223232.997481                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 223232.997481                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 218272.959184                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 218272.959184                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 221593.591906                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 221593.591906                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             44508                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.937256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3017192                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             45019                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             67.020414                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   511.937256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.999877                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999877                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          439                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5767737                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5767737                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst      2812245                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2812245                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst      2812245                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2812245                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst      2812245                       # number of overall hits
system.cpu.icache.overall_hits::total         2812245                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        49364                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         49364                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        49364                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          49364                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        49364                       # number of overall misses
system.cpu.icache.overall_misses::total         49364                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst   1946144684                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1946144684                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst   1946144684                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1946144684                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst   1946144684                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1946144684                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst      2861609                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2861609                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst      2861609                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2861609                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst      2861609                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2861609                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.017250                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.017250                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.017250                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.017250                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.017250                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.017250                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 39424.371688                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 39424.371688                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 39424.371688                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 39424.371688                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 39424.371688                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 39424.371688                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         3781                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                54                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    70.018519                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         4846                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         4846                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         4846                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         4846                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         4846                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         4846                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        44518                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        44518                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        44518                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        44518                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        44518                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        44518                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst   1667823562                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1667823562                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst   1667823562                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1667823562                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst   1667823562                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1667823562                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.015557                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.015557                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.015557                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.015557                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.015557                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.015557                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 37464.027180                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 37464.027180                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 37464.027180                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 37464.027180                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 37464.027180                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 37464.027180                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  15                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   122880                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         15                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  400                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 400                       # Transaction distribution
system.iobus.trans_dist::WriteReq                2116                       # Transaction distribution
system.iobus.trans_dist::WriteResp                196                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp         1920                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           80                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1012                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1186                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side         3846                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total         3846                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    5032                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          110                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          506                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           27                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          827                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       122904                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       122904                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   123731                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                35000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               70000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              645000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy               39000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy            11168980                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              990000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy             1927006                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                 1923                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 1939                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                17307                       # Number of tag accesses
system.iocache.tags.data_accesses               17307                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide         1920                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total         1920                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide            3                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 3                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            3                       # number of overall misses
system.iocache.overall_misses::total                3                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide       358999                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       358999                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide    429894975                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total    429894975                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide       358999                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total       358999                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide       358999                       # number of overall miss cycles
system.iocache.overall_miss_latency::total       358999                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide         1920                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total         1920                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            3                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               3                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            3                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              3                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 119666.333333                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 119666.333333                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 223903.632812                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 223903.632812                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 119666.333333                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 119666.333333                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 119666.333333                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 119666.333333                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          4343                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                  685                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.340146                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks            1920                       # number of writebacks
system.iocache.writebacks::total                 1920                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide         1920                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total         1920                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide            3                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total            3                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide            3                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total            3                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide       200999                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       200999                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    330042987                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    330042987                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide       200999                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total       200999                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide       200999                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total       200999                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 66999.666667                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 66999.666667                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 171897.389063                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 171897.389063                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 66999.666667                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66999.666667                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 66999.666667                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66999.666667                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     90451                       # number of replacements
system.l2.tags.tagsinuse                  4157.318809                       # Cycle average of tags in use
system.l2.tags.total_refs                       78459                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     93503                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.839107                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1046.144654                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   738.363907                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  2372.810248                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.063852                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.045066                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.144825                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.253743                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3052                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          210                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          850                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1481                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          510                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.186279                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2931909                       # Number of tag accesses
system.l2.tags.data_accesses                  2931909                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst        28992                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data        14283                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   43275                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            47799                       # number of Writeback hits
system.l2.Writeback_hits::total                 47799                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    4                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data         2800                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2800                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst         28992                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data         17083                       # number of demand (read+write) hits
system.l2.demand_hits::total                    46075                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst        28992                       # number of overall hits
system.l2.overall_hits::switch_cpus.data        17083                       # number of overall hits
system.l2.overall_hits::total                   46075                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst        15517                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data        53279                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 68796                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data            1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                1                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data        13794                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               13794                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst        15517                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        67073                       # number of demand (read+write) misses
system.l2.demand_misses::total                  82590                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst        15517                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        67073                       # number of overall misses
system.l2.overall_misses::total                 82590                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst   1318478750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data   4396173250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      5714652000                       # number of ReadReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus.data        31499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        31499                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data   1208261000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1208261000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst   1318478750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data   5604434250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6922913000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst   1318478750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data   5604434250                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6922913000                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        44509                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        67562                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              112071                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        47799                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             47799                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                5                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data        16594                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             16594                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        44509                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        84156                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               128665                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        44509                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        84156                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              128665                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.348626                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.788594                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.613861                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.200000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.200000                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.831264                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.831264                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.348626                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.797008                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.641900                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.348626                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.797008                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.641900                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 84969.952310                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 82512.307851                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 83066.631781                       # average ReadReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus.data        31499                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total        31499                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 87593.228940                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87593.228940                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 84969.952310                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 83557.232418                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83822.654074                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 84969.952310                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 83557.232418                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83822.654074                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                36483                       # number of writebacks
system.l2.writebacks::total                     36483                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst        15517                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data        53279                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            68796                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            1                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data        13794                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          13794                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst        15517                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        67073                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             82590                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst        15517                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        67073                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            82590                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data          397                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          397                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data          196                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          196                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data          593                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total          593                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst   1123488250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data   3731376250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   4854864500                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data        17501                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        17501                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus.data        18001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        18001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   1036964000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1036964000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst   1123488250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data   4768340250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5891828500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst   1123488250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data   4768340250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5891828500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data     83065500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     83065500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data     40233500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total     40233500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data    123299000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    123299000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.348626                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.788594                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.613861                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.200000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.200000                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.831264                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.831264                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.348626                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.797008                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.641900                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.348626                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.797008                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.641900                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 72403.702391                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 70034.652490                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 70568.993837                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data        17501                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        17501                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus.data        18001                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        18001                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 75175.003625                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75175.003625                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 72403.702391                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 71091.799234                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71338.279453                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 72403.702391                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 71091.799234                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71338.279453                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 209232.997481                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 209232.997481                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 205272.959184                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 205272.959184                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 207924.114671                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 207924.114671                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               69197                       # Transaction distribution
system.membus.trans_dist::ReadResp              69197                       # Transaction distribution
system.membus.trans_dist::WriteReq                196                       # Transaction distribution
system.membus.trans_dist::WriteResp               196                       # Transaction distribution
system.membus.trans_dist::Writeback             38403                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq         1920                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp         1920                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              1                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               2                       # Transaction distribution
system.membus.trans_dist::ReadExReq             13794                       # Transaction distribution
system.membus.trans_dist::ReadExResp            13794                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         5763                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         5763                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         1186                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       201669                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       202855                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 208618                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       245760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       245760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          827                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      7620736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      7621563                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7867323                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                3                       # Total snoops (count)
system.membus.snoop_fanout::samples            123531                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  123531    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              123531                       # Request fanout histogram
system.membus.reqLayer0.occupancy              926500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           305603491                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1941994                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          438721998                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.3                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         6887252                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      5559110                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        89703                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      3849795                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits         1821994                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     47.327039                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS          452639                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect         4698                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits              3257741                       # DTB read hits
system.switch_cpus.dtb.read_misses              12930                       # DTB read misses
system.switch_cpus.dtb.read_acv                    77                       # DTB read access violations
system.switch_cpus.dtb.read_accesses          2421140                       # DTB read accesses
system.switch_cpus.dtb.write_hits             1709094                       # DTB write hits
system.switch_cpus.dtb.write_misses              2903                       # DTB write misses
system.switch_cpus.dtb.write_acv                   99                       # DTB write access violations
system.switch_cpus.dtb.write_accesses         1298728                       # DTB write accesses
system.switch_cpus.dtb.data_hits              4966835                       # DTB hits
system.switch_cpus.dtb.data_misses              15833                       # DTB misses
system.switch_cpus.dtb.data_acv                   176                       # DTB access violations
system.switch_cpus.dtb.data_accesses          3719868                       # DTB accesses
system.switch_cpus.itb.fetch_hits             2340358                       # ITB hits
system.switch_cpus.itb.fetch_misses             54339                       # ITB misses
system.switch_cpus.itb.fetch_acv                   73                       # ITB acv
system.switch_cpus.itb.fetch_accesses         2394697                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                 20391729                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles      3979733                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts               21879945                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches             6887252                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      2274633                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles              11409781                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles          393884                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                300                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles         1809                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles      3056858                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles          432                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           75                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines           2861610                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         93270                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples     18645930                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.173443                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.493863                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         14464802     77.58%     77.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           402901      2.16%     79.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           443131      2.38%     82.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           523820      2.81%     84.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           372823      2.00%     86.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           229925      1.23%     88.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           519430      2.79%     90.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           250959      1.35%     92.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1438139      7.71%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     18645930                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.337747                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.072981                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles          3344239                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles      11612656                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles           3226244                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles        268638                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         194153                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved       613155                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          2840                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts       19217329                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          8745                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles         194153                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles          3561124                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles         2162299                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles      8487115                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles           3268192                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        973047                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts       18511404                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         50946                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          90370                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          82640                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         243983                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands     11478878                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups      21146681                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups     21134423                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups        11534                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps       9766328                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps          1712547                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts       483647                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts        68113                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           2447336                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads      3491358                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1819805                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads       404843                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       221692                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded           16023768                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded      1125387                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued          15639414                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued        16852                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      2971589                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined      1151858                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved       888705                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples     18645930                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.838758                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.611471                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     12892696     69.14%     69.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2006863     10.76%     79.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1286300      6.90%     86.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       740526      3.97%     90.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       663197      3.56%     94.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       481255      2.58%     96.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       297189      1.59%     98.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       227056      1.22%     99.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        50848      0.27%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     18645930                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          127599     26.24%     26.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              4      0.00%     26.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     26.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     26.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     26.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     26.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     26.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     26.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     26.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     26.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     26.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     26.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     26.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     26.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     26.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     26.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     26.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     26.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     26.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     26.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     26.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     26.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     26.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     26.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     26.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     26.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     26.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     26.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         212540     43.71%     69.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        146102     30.05%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          494      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      10233223     65.43%     65.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        11587      0.07%     65.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     65.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         1760      0.01%     65.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            2      0.00%     65.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            4      0.00%     65.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            3      0.00%     65.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv          245      0.00%     65.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     65.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     65.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     65.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     65.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     65.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     65.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     65.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     65.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     65.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     65.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     65.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     65.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     65.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     65.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     65.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     65.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     65.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     65.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3477641     22.24%     87.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1742113     11.14%     98.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess       172342      1.10%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       15639414                       # Type of FU issued
system.switch_cpus.iq.rate                   0.766949                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt              486245                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.031091                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads     50389179                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes     20107970                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     15319907                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads        38675                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes        18807                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        17915                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses       16104483                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses           20682                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads        81123                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads       492081                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          435                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         6197                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       233249                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         2432                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        53159                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         194153                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles         1024665                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        308924                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts     18054377                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts        55735                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts       3491358                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts      1819805                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts      1045409                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           7896                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents        299373                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         6197                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect        52608                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       145262                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       197870                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts      15491660                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts       3354036                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       147753                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                905222                       # number of nop insts executed
system.switch_cpus.iew.exec_refs              5067234                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches          3284968                       # Number of branches executed
system.switch_cpus.iew.exec_stores            1713198                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.759703                       # Inst execution rate
system.switch_cpus.iew.wb_sent               15374770                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count              15337822                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers           7116616                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers           9744251                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.752159                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.730340                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts      3096543                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls       236682                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       185848                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples     18164187                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.822051                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.934678                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     13456730     74.08%     74.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2145441     11.81%     85.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       571464      3.15%     89.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       345797      1.90%     90.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       302164      1.66%     92.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       304460      1.68%     94.28% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       140574      0.77%     95.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       148729      0.82%     95.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       748828      4.12%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     18164187                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts     14931887                       # Number of instructions committed
system.switch_cpus.commit.committedOps       14931887                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                4585833                       # Number of memory references committed
system.switch_cpus.commit.loads               2999277                       # Number of loads committed
system.switch_cpus.commit.membars               76424                       # Number of memory barriers committed
system.switch_cpus.commit.branches            3042588                       # Number of branches committed
system.switch_cpus.commit.fp_insts              17315                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts          13670003                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       360966                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass       754812      5.06%      5.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      9328721     62.48%     67.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        11098      0.07%     67.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     67.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         1736      0.01%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            2      0.00%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            4      0.00%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            2      0.00%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv          245      0.00%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3075701     20.60%     88.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1587224     10.63%     98.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess       172342      1.15%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     14931887                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events        748828                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads             35405687                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            36539532                       # The number of ROB writes
system.switch_cpus.timesIdled                   28699                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 1745799                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.quiesceCycles                 4797                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.committedInsts            14177568                       # Number of Instructions Simulated
system.switch_cpus.committedOps              14177568                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.438309                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.438309                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.695261                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.695261                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads         19549752                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        10603803                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads             11365                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes             7687                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads          409550                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes         252692                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq             112480                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            112480                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               196                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              196                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            47799                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq         1931                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               5                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              6                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            16594                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           16594                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        89028                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       217311                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                306339                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      2848640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      8446075                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               11294715                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1945                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           179006                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.010804                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.103380                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 177072     98.92%     98.92% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   1934      1.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             179006                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          136433000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3000                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          69867187                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         138886499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------
