<html><body><samp><pre>
<!@TC:1474486816>
#Build: Synplify Pro K-2015.09L-2, Build 126R, Dec 14 2015
#install: D:\Cad\lscc\diamond\3.7_x64\synpbase
#OS: Windows 7 6.1
#Hostname: BALIN

# Wed Sep 21 15:40:16 2016

#Implementation: TrigLUT

<a name=compilerReport1></a>Synopsys HDL Compiler, version comp201509p1, Build 145R, built Dec  9 2015</a>
@N: : <!@TM:1474486817> | Running in 64-bit mode 
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

<a name=compilerReport2></a>Synopsys Verilog Compiler, version comp201509p1, Build 145R, built Dec  9 2015</a>
@N: : <!@TM:1474486817> | Running in 64-bit mode 
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@I::"D:\Cad\lscc\diamond\3.7_x64\synpbase\lib\lucent\ecp3.v"
@I::"D:\Cad\lscc\diamond\3.7_x64\synpbase\lib\lucent\pmi_def.v"
@I::"D:\Cad\lscc\diamond\3.7_x64\synpbase\lib\vlog\hypermods.v"
@I::"D:\Cad\lscc\diamond\3.7_x64\synpbase\lib\vlog\umr_capim.v"
@I::"D:\Cad\lscc\diamond\3.7_x64\synpbase\lib\vlog\scemi_objects.v"
@I::"D:\Cad\lscc\diamond\3.7_x64\synpbase\lib\vlog\scemi_pipes.svh"
@I::"D:\bartz\Documents\Lattice\TrigLUT\Source\BackOr.v"
@I::"D:\bartz\Documents\Lattice\TrigLUT\Source\BackOr5.v"
@I::"D:\bartz\Documents\Lattice\TrigLUT\Source\DelayBit.v"
@I::"D:\bartz\Documents\Lattice\TrigLUT\Source\Input_Reg.v"
@I::"D:\bartz\Documents\Lattice\TrigLUT\Source\LeadDelay.v"
@I::"D:\bartz\Documents\Lattice\TrigLUT\Source\PulseStretch.v"
@I::"D:\bartz\Documents\Lattice\TrigLUT\Source\retrigger.v"
@I::"D:\bartz\Documents\Lattice\TrigLUT\Source\ScatterTrig.v"
@I::"D:\bartz\Documents\Lattice\TrigLUT\Source\SR_Latch.v"
@I::"D:\bartz\Documents\Lattice\TrigLUT\Source\SR_Reg.v"
@I::"D:\bartz\Documents\Lattice\TrigLUT\Source\T_ff_clr.v"
@I::"D:\bartz\Documents\Lattice\TrigLUT\Source\T_ff_pset.v"
@I::"D:\bartz\Documents\Lattice\TrigLUT\Source\TrigLUT_tf.v"
@I::"D:\bartz\Documents\Lattice\TrigLUT\Source\Or8.v"
@I::"D:\bartz\Documents\Lattice\TrigLUT\Source\Or18.v"
@I::"D:\bartz\Documents\Lattice\TrigLUT\leds.v"
Verilog syntax check successful!
Options changed - recompiling
Selecting top level module ScatterTrig
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigLUT\Source\Input_Reg.v:1:7:1:16:@N:CG364:@XP_MSG">Input_Reg.v(1)</a><!@TM:1474486817> | Synthesizing module Input_Reg.

	WIDTH=32'b00000000000000000000000000110000
   Generated name = Input_Reg_48s

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigLUT\Source\retrigger.v:1:7:1:16:@N:CG364:@XP_MSG">retrigger.v(1)</a><!@TM:1474486817> | Synthesizing module ReTrigger.

	WIDTH=32'b00000000000000000000000000110000
   Generated name = ReTrigger_48s

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigLUT\Source\LeadDelay.v:3:7:3:16:@N:CG364:@XP_MSG">LeadDelay.v(3)</a><!@TM:1474486817> | Synthesizing module LeadDelay.

	STAGES=32'b00000000000000000000000000000010
	WIDTH=32'b00000000000000000000000000110000
   Generated name = LeadDelay_2s_48s

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigLUT\Source\DelayBit.v:3:7:3:15:@N:CG364:@XP_MSG">DelayBit.v(3)</a><!@TM:1474486817> | Synthesizing module DelayBit.

	STAGES=32'b00000000000000000000000000000010
   Generated name = DelayBit_2s

<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="D:\bartz\Documents\Lattice\TrigLUT\Source\DelayBit.v:14:0:14:6:@W:CL271:@XP_MSG">DelayBit.v(14)</a><!@TM:1474486817> | Pruning unused bits 7 to 3 of res_18[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigLUT\Source\PulseStretch.v:23:7:23:19:@N:CG364:@XP_MSG">PulseStretch.v(23)</a><!@TM:1474486817> | Synthesizing module PulseStretch.

	STAGES=32'b00000000000000000000000000000010
	WIDTH=32'b00000000000000000000000000110000
   Generated name = PulseStretch_2s_48s

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="D:\bartz\Documents\Lattice\TrigLUT\Source\PulseStretch.v:32:25:32:31:@W:CG360:@XP_MSG">PulseStretch.v(32)</a><!@TM:1474486817> | Removing wire InLtch, as there is no assignment to it.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigLUT\Source\LeadDelay.v:3:7:3:16:@N:CG364:@XP_MSG">LeadDelay.v(3)</a><!@TM:1474486817> | Synthesizing module LeadDelay.

	STAGES=32'b00000000000000000000000000000100
	WIDTH=32'b00000000000000000000000000110000
   Generated name = LeadDelay_4s_48s

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigLUT\Source\DelayBit.v:3:7:3:15:@N:CG364:@XP_MSG">DelayBit.v(3)</a><!@TM:1474486817> | Synthesizing module DelayBit.

	STAGES=32'b00000000000000000000000000000100
   Generated name = DelayBit_4s

<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="D:\bartz\Documents\Lattice\TrigLUT\Source\DelayBit.v:14:0:14:6:@W:CL271:@XP_MSG">DelayBit.v(14)</a><!@TM:1474486817> | Pruning unused bits 7 to 5 of res_37[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigLUT\Source\PulseStretch.v:23:7:23:19:@N:CG364:@XP_MSG">PulseStretch.v(23)</a><!@TM:1474486817> | Synthesizing module PulseStretch.

	STAGES=32'b00000000000000000000000000000100
	WIDTH=32'b00000000000000000000000000110000
   Generated name = PulseStretch_4s_48s

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigLUT\Source\LeadDelay.v:3:7:3:16:@N:CG364:@XP_MSG">LeadDelay.v(3)</a><!@TM:1474486817> | Synthesizing module LeadDelay.

	STAGES=32'b00000000000000000000000000000101
	WIDTH=32'b00000000000000000000000000110000
   Generated name = LeadDelay_5s_48s

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigLUT\Source\DelayBit.v:3:7:3:15:@N:CG364:@XP_MSG">DelayBit.v(3)</a><!@TM:1474486817> | Synthesizing module DelayBit.

	STAGES=32'b00000000000000000000000000000101
   Generated name = DelayBit_5s

<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="D:\bartz\Documents\Lattice\TrigLUT\Source\DelayBit.v:14:0:14:6:@W:CL271:@XP_MSG">DelayBit.v(14)</a><!@TM:1474486817> | Pruning unused bits 7 to 6 of res_56[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigLUT\Source\PulseStretch.v:23:7:23:19:@N:CG364:@XP_MSG">PulseStretch.v(23)</a><!@TM:1474486817> | Synthesizing module PulseStretch.

	STAGES=32'b00000000000000000000000000000101
	WIDTH=32'b00000000000000000000000000110000
   Generated name = PulseStretch_5s_48s

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigLUT\Source\LeadDelay.v:3:7:3:16:@N:CG364:@XP_MSG">LeadDelay.v(3)</a><!@TM:1474486817> | Synthesizing module LeadDelay.

	STAGES=32'b00000000000000000000000000000110
	WIDTH=32'b00000000000000000000000000110000
   Generated name = LeadDelay_6s_48s

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigLUT\Source\DelayBit.v:3:7:3:15:@N:CG364:@XP_MSG">DelayBit.v(3)</a><!@TM:1474486817> | Synthesizing module DelayBit.

	STAGES=32'b00000000000000000000000000000110
   Generated name = DelayBit_6s

<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="D:\bartz\Documents\Lattice\TrigLUT\Source\DelayBit.v:14:0:14:6:@W:CL265:@XP_MSG">DelayBit.v(14)</a><!@TM:1474486817> | Pruning bit 7 of res_75[7:0] -- not in use ...</font>

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigLUT\Source\PulseStretch.v:23:7:23:19:@N:CG364:@XP_MSG">PulseStretch.v(23)</a><!@TM:1474486817> | Synthesizing module PulseStretch.

	STAGES=32'b00000000000000000000000000000110
	WIDTH=32'b00000000000000000000000000110000
   Generated name = PulseStretch_6s_48s

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigLUT\Source\BackOr.v:23:7:23:14:@N:CG364:@XP_MSG">BackOr.v(23)</a><!@TM:1474486817> | Synthesizing module BackOr3.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigLUT\Source\BackOr5.v:23:7:23:14:@N:CG364:@XP_MSG">BackOr5.v(23)</a><!@TM:1474486817> | Synthesizing module BackOr5.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigLUT\Source\Input_Reg.v:1:7:1:16:@N:CG364:@XP_MSG">Input_Reg.v(1)</a><!@TM:1474486817> | Synthesizing module Input_Reg.

	WIDTH=32'b00000000000000000000000000010010
   Generated name = Input_Reg_18s

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigLUT\Source\retrigger.v:1:7:1:16:@N:CG364:@XP_MSG">retrigger.v(1)</a><!@TM:1474486817> | Synthesizing module ReTrigger.

	WIDTH=32'b00000000000000000000000000010010
   Generated name = ReTrigger_18s

<font color=#A52A2A>@W:<a href="@W:CG134:@XP_HELP">CG134</a> : <a href="D:\bartz\Documents\Lattice\TrigLUT\Source\retrigger.v:11:10:11:13:@W:CG134:@XP_MSG">retrigger.v(11)</a><!@TM:1474486817> | No assignment to bit 18 of fin</font>
<font color=#A52A2A>@W:<a href="@W:CG134:@XP_HELP">CG134</a> : <a href="D:\bartz\Documents\Lattice\TrigLUT\Source\retrigger.v:11:10:11:13:@W:CG134:@XP_MSG">retrigger.v(11)</a><!@TM:1474486817> | No assignment to bit 19 of fin</font>
<font color=#A52A2A>@W:<a href="@W:CG134:@XP_HELP">CG134</a> : <a href="D:\bartz\Documents\Lattice\TrigLUT\Source\retrigger.v:11:10:11:13:@W:CG134:@XP_MSG">retrigger.v(11)</a><!@TM:1474486817> | No assignment to bit 20 of fin</font>
<font color=#A52A2A>@W:<a href="@W:CG134:@XP_HELP">CG134</a> : <a href="D:\bartz\Documents\Lattice\TrigLUT\Source\retrigger.v:11:10:11:13:@W:CG134:@XP_MSG">retrigger.v(11)</a><!@TM:1474486817> | No assignment to bit 21 of fin</font>
<font color=#A52A2A>@W:<a href="@W:CG134:@XP_HELP">CG134</a> : <a href="D:\bartz\Documents\Lattice\TrigLUT\Source\retrigger.v:11:10:11:13:@W:CG134:@XP_MSG">retrigger.v(11)</a><!@TM:1474486817> | No assignment to bit 22 of fin</font>
<font color=#A52A2A>@W:<a href="@W:CG134:@XP_HELP">CG134</a> : <a href="D:\bartz\Documents\Lattice\TrigLUT\Source\retrigger.v:11:10:11:13:@W:CG134:@XP_MSG">retrigger.v(11)</a><!@TM:1474486817> | No assignment to bit 23 of fin</font>
<font color=#A52A2A>@W:<a href="@W:CG134:@XP_HELP">CG134</a> : <a href="D:\bartz\Documents\Lattice\TrigLUT\Source\retrigger.v:11:10:11:13:@W:CG134:@XP_MSG">retrigger.v(11)</a><!@TM:1474486817> | No assignment to bit 24 of fin</font>
<font color=#A52A2A>@W:<a href="@W:CG134:@XP_HELP">CG134</a> : <a href="D:\bartz\Documents\Lattice\TrigLUT\Source\retrigger.v:11:10:11:13:@W:CG134:@XP_MSG">retrigger.v(11)</a><!@TM:1474486817> | No assignment to bit 25 of fin</font>
<font color=#A52A2A>@W:<a href="@W:CG134:@XP_HELP">CG134</a> : <a href="D:\bartz\Documents\Lattice\TrigLUT\Source\retrigger.v:11:10:11:13:@W:CG134:@XP_MSG">retrigger.v(11)</a><!@TM:1474486817> | No assignment to bit 26 of fin</font>
<font color=#A52A2A>@W:<a href="@W:CG134:@XP_HELP">CG134</a> : <a href="D:\bartz\Documents\Lattice\TrigLUT\Source\retrigger.v:11:10:11:13:@W:CG134:@XP_MSG">retrigger.v(11)</a><!@TM:1474486817> | No assignment to bit 27 of fin</font>
<font color=#A52A2A>@W:<a href="@W:CG134:@XP_HELP">CG134</a> : <a href="D:\bartz\Documents\Lattice\TrigLUT\Source\retrigger.v:11:10:11:13:@W:CG134:@XP_MSG">retrigger.v(11)</a><!@TM:1474486817> | No assignment to bit 28 of fin</font>
<font color=#A52A2A>@W:<a href="@W:CG134:@XP_HELP">CG134</a> : <a href="D:\bartz\Documents\Lattice\TrigLUT\Source\retrigger.v:11:10:11:13:@W:CG134:@XP_MSG">retrigger.v(11)</a><!@TM:1474486817> | No assignment to bit 29 of fin</font>
<font color=#A52A2A>@W:<a href="@W:CG134:@XP_HELP">CG134</a> : <a href="D:\bartz\Documents\Lattice\TrigLUT\Source\retrigger.v:11:10:11:13:@W:CG134:@XP_MSG">retrigger.v(11)</a><!@TM:1474486817> | No assignment to bit 30 of fin</font>
<font color=#A52A2A>@W:<a href="@W:CG134:@XP_HELP">CG134</a> : <a href="D:\bartz\Documents\Lattice\TrigLUT\Source\retrigger.v:11:10:11:13:@W:CG134:@XP_MSG">retrigger.v(11)</a><!@TM:1474486817> | No assignment to bit 31 of fin</font>
<font color=#A52A2A>@W:<a href="@W:CG134:@XP_HELP">CG134</a> : <a href="D:\bartz\Documents\Lattice\TrigLUT\Source\retrigger.v:11:10:11:13:@W:CG134:@XP_MSG">retrigger.v(11)</a><!@TM:1474486817> | No assignment to bit 32 of fin</font>
<font color=#A52A2A>@W:<a href="@W:CG134:@XP_HELP">CG134</a> : <a href="D:\bartz\Documents\Lattice\TrigLUT\Source\retrigger.v:11:10:11:13:@W:CG134:@XP_MSG">retrigger.v(11)</a><!@TM:1474486817> | No assignment to bit 33 of fin</font>
<font color=#A52A2A>@W:<a href="@W:CG134:@XP_HELP">CG134</a> : <a href="D:\bartz\Documents\Lattice\TrigLUT\Source\retrigger.v:11:10:11:13:@W:CG134:@XP_MSG">retrigger.v(11)</a><!@TM:1474486817> | No assignment to bit 34 of fin</font>
<font color=#A52A2A>@W:<a href="@W:CG134:@XP_HELP">CG134</a> : <a href="D:\bartz\Documents\Lattice\TrigLUT\Source\retrigger.v:11:10:11:13:@W:CG134:@XP_MSG">retrigger.v(11)</a><!@TM:1474486817> | No assignment to bit 35 of fin</font>
<font color=#A52A2A>@W:<a href="@W:CG134:@XP_HELP">CG134</a> : <a href="D:\bartz\Documents\Lattice\TrigLUT\Source\retrigger.v:11:10:11:13:@W:CG134:@XP_MSG">retrigger.v(11)</a><!@TM:1474486817> | No assignment to bit 36 of fin</font>
<font color=#A52A2A>@W:<a href="@W:CG134:@XP_HELP">CG134</a> : <a href="D:\bartz\Documents\Lattice\TrigLUT\Source\retrigger.v:11:10:11:13:@W:CG134:@XP_MSG">retrigger.v(11)</a><!@TM:1474486817> | No assignment to bit 37 of fin</font>
<font color=#A52A2A>@W:<a href="@W:CG134:@XP_HELP">CG134</a> : <a href="D:\bartz\Documents\Lattice\TrigLUT\Source\retrigger.v:11:10:11:13:@W:CG134:@XP_MSG">retrigger.v(11)</a><!@TM:1474486817> | No assignment to bit 38 of fin</font>
<font color=#A52A2A>@W:<a href="@W:CG134:@XP_HELP">CG134</a> : <a href="D:\bartz\Documents\Lattice\TrigLUT\Source\retrigger.v:11:10:11:13:@W:CG134:@XP_MSG">retrigger.v(11)</a><!@TM:1474486817> | No assignment to bit 39 of fin</font>
<font color=#A52A2A>@W:<a href="@W:CG134:@XP_HELP">CG134</a> : <a href="D:\bartz\Documents\Lattice\TrigLUT\Source\retrigger.v:11:10:11:13:@W:CG134:@XP_MSG">retrigger.v(11)</a><!@TM:1474486817> | No assignment to bit 40 of fin</font>
<font color=#A52A2A>@W:<a href="@W:CG134:@XP_HELP">CG134</a> : <a href="D:\bartz\Documents\Lattice\TrigLUT\Source\retrigger.v:11:10:11:13:@W:CG134:@XP_MSG">retrigger.v(11)</a><!@TM:1474486817> | No assignment to bit 41 of fin</font>
<font color=#A52A2A>@W:<a href="@W:CG134:@XP_HELP">CG134</a> : <a href="D:\bartz\Documents\Lattice\TrigLUT\Source\retrigger.v:11:10:11:13:@W:CG134:@XP_MSG">retrigger.v(11)</a><!@TM:1474486817> | No assignment to bit 42 of fin</font>
<font color=#A52A2A>@W:<a href="@W:CG134:@XP_HELP">CG134</a> : <a href="D:\bartz\Documents\Lattice\TrigLUT\Source\retrigger.v:11:10:11:13:@W:CG134:@XP_MSG">retrigger.v(11)</a><!@TM:1474486817> | No assignment to bit 43 of fin</font>
<font color=#A52A2A>@W:<a href="@W:CG134:@XP_HELP">CG134</a> : <a href="D:\bartz\Documents\Lattice\TrigLUT\Source\retrigger.v:11:10:11:13:@W:CG134:@XP_MSG">retrigger.v(11)</a><!@TM:1474486817> | No assignment to bit 44 of fin</font>
<font color=#A52A2A>@W:<a href="@W:CG134:@XP_HELP">CG134</a> : <a href="D:\bartz\Documents\Lattice\TrigLUT\Source\retrigger.v:11:10:11:13:@W:CG134:@XP_MSG">retrigger.v(11)</a><!@TM:1474486817> | No assignment to bit 45 of fin</font>
<font color=#A52A2A>@W:<a href="@W:CG134:@XP_HELP">CG134</a> : <a href="D:\bartz\Documents\Lattice\TrigLUT\Source\retrigger.v:11:10:11:13:@W:CG134:@XP_MSG">retrigger.v(11)</a><!@TM:1474486817> | No assignment to bit 46 of fin</font>
<font color=#A52A2A>@W:<a href="@W:CG134:@XP_HELP">CG134</a> : <a href="D:\bartz\Documents\Lattice\TrigLUT\Source\retrigger.v:11:10:11:13:@W:CG134:@XP_MSG">retrigger.v(11)</a><!@TM:1474486817> | No assignment to bit 47 of fin</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigLUT\Source\LeadDelay.v:3:7:3:16:@N:CG364:@XP_MSG">LeadDelay.v(3)</a><!@TM:1474486817> | Synthesizing module LeadDelay.

	STAGES=32'b00000000000000000000000000000010
	WIDTH=32'b00000000000000000000000000010010
   Generated name = LeadDelay_2s_18s

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigLUT\Source\PulseStretch.v:23:7:23:19:@N:CG364:@XP_MSG">PulseStretch.v(23)</a><!@TM:1474486817> | Synthesizing module PulseStretch.

	STAGES=32'b00000000000000000000000000000010
	WIDTH=32'b00000000000000000000000000010010
   Generated name = PulseStretch_2s_18s

<font color=#A52A2A>@W:<a href="@W:CS263:@XP_HELP">CS263</a> : <a href="D:\bartz\Documents\Lattice\TrigLUT\Source\PulseStretch.v:38:9:38:23:@W:CS263:@XP_MSG">PulseStretch.v(38)</a><!@TM:1474486817> | Port-width mismatch for port set. Formal has width 48, Actual 18</font>
<font color=#A52A2A>@W:<a href="@W:CS263:@XP_HELP">CS263</a> : <a href="D:\bartz\Documents\Lattice\TrigLUT\Source\PulseStretch.v:39:9:39:12:@W:CS263:@XP_MSG">PulseStretch.v(39)</a><!@TM:1474486817> | Port-width mismatch for port rst. Formal has width 48, Actual 18</font>
<font color=#A52A2A>@W:<a href="@W:CS263:@XP_HELP">CS263</a> : <a href="D:\bartz\Documents\Lattice\TrigLUT\Source\PulseStretch.v:41:7:41:10:@W:CS263:@XP_MSG">PulseStretch.v(41)</a><!@TM:1474486817> | Port-width mismatch for port Q. Formal has width 48, Actual 18</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigLUT\Source\Or18.v:23:7:23:11:@N:CG364:@XP_MSG">Or18.v(23)</a><!@TM:1474486817> | Synthesizing module Or18.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigLUT\Source\Or8.v:23:7:23:10:@N:CG364:@XP_MSG">Or8.v(23)</a><!@TM:1474486817> | Synthesizing module Or8.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigLUT\leds.v:23:7:23:11:@N:CG364:@XP_MSG">leds.v(23)</a><!@TM:1474486817> | Synthesizing module leds.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigLUT\Source\ScatterTrig.v:5:7:5:18:@N:CG364:@XP_MSG">ScatterTrig.v(5)</a><!@TM:1474486817> | Synthesizing module ScatterTrig.

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="D:\bartz\Documents\Lattice\TrigLUT\Source\ScatterTrig.v:17:12:17:15:@W:CG360:@XP_MSG">ScatterTrig.v(17)</a><!@TM:1474486817> | Removing wire res, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="D:\bartz\Documents\Lattice\TrigLUT\Source\ScatterTrig.v:17:16:17:22:@W:CG360:@XP_MSG">ScatterTrig.v(17)</a><!@TM:1474486817> | Removing wire InLtch, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="D:\bartz\Documents\Lattice\TrigLUT\Source\ScatterTrig.v:17:23:17:27:@W:CG360:@XP_MSG">ScatterTrig.v(17)</a><!@TM:1474486817> | Removing wire retr, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\bartz\Documents\Lattice\TrigLUT\Source\ScatterTrig.v:8:13:8:16:@W:CL246:@XP_MSG">ScatterTrig.v(8)</a><!@TM:1474486817> | Input port bits 63 to 48 of INP[63:0] are unused. Assign logic for all port bits or change the input port size.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\bartz\Documents\Lattice\TrigLUT\Source\ScatterTrig.v:9:7:9:11:@N:CL159:@XP_MSG">ScatterTrig.v(9)</a><!@TM:1474486817> | Input InpA is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\bartz\Documents\Lattice\TrigLUT\Source\ScatterTrig.v:9:13:9:17:@N:CL159:@XP_MSG">ScatterTrig.v(9)</a><!@TM:1474486817> | Input InpB is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\bartz\Documents\Lattice\TrigLUT\Source\ScatterTrig.v:9:19:9:23:@N:CL159:@XP_MSG">ScatterTrig.v(9)</a><!@TM:1474486817> | Input InpC is unused.
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\bartz\Documents\Lattice\TrigLUT\Source\Input_Reg.v:4:21:4:24:@W:CL246:@XP_MSG">Input_Reg.v(4)</a><!@TM:1474486817> | Input port bits 47 to 18 of rst[47:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\bartz\Documents\Lattice\TrigLUT\Source\Input_Reg.v:4:17:4:20:@W:CL246:@XP_MSG">Input_Reg.v(4)</a><!@TM:1474486817> | Input port bits 47 to 18 of set[47:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\bartz\Documents\Lattice\TrigLUT\Source\BackOr.v:24:17:24:21:@W:CL247:@XP_MSG">BackOr.v(24)</a><!@TM:1474486817> | Input port bit 27 of back[27:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\bartz\Documents\Lattice\TrigLUT\Source\BackOr.v:24:17:24:21:@W:CL247:@XP_MSG">BackOr.v(24)</a><!@TM:1474486817> | Input port bit 0 of back[27:0] is unused</font>


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 76MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Sep 21 15:40:16 2016

###########################################################]
<a name=compilerReport3></a>Synopsys Netlist Linker, version comp201509p1, Build 145R, built Dec  9 2015</a>
@N: : <!@TM:1474486817> | Running in 64-bit mode 
File D:\Cad\lscc\diamond\3.6_x64\synpbase\bin64\syn_nfilter.exe changed - recompiling
File D:\bartz\Documents\Lattice\TrigLUT\TrigLUT\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Sep 21 15:40:16 2016

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Sep 21 15:40:16 2016

###########################################################]
<a name=compilerReport4></a>Synopsys Netlist Linker, version comp201509p1, Build 145R, built Dec  9 2015</a>
@N: : <!@TM:1474486818> | Running in 64-bit mode 
File D:\Cad\lscc\diamond\3.6_x64\synpbase\bin64\syn_nfilter.exe changed - recompiling
File D:\bartz\Documents\Lattice\TrigLUT\TrigLUT\synwork\TrigLUT_TrigLUT_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Sep 21 15:40:18 2016

###########################################################]
Pre-mapping Report

<a name=mapperReport5></a>Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1368R, Built Jan  8 2016 09:37:50</a>
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version K-2015.09L-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Linked File: <a href="D:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT_scck.rpt:@XP_FILE">TrigLUT_TrigLUT_scck.rpt</a>
Printing clock  summary report in "D:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1474486818> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1474486818> | Clock conversion enabled  

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 114MB peak: 115MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 114MB peak: 117MB)

<font color=#A52A2A>@W:<a href="@W:FX474:@XP_HELP">FX474</a> : <!@TM:1474486818> | User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </font> 
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:225:19:225:34:@W:MT462:@XP_MSG">scattertrig.v(225)</a><!@TM:1474486818> | Net And5C[17] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:225:19:225:34:@W:MT462:@XP_MSG">scattertrig.v(225)</a><!@TM:1474486818> | Net And5C[16] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:225:19:225:34:@W:MT462:@XP_MSG">scattertrig.v(225)</a><!@TM:1474486818> | Net And5C[15] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:225:19:225:34:@W:MT462:@XP_MSG">scattertrig.v(225)</a><!@TM:1474486818> | Net And5C[14] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:225:19:225:34:@W:MT462:@XP_MSG">scattertrig.v(225)</a><!@TM:1474486818> | Net And5C[13] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:225:19:225:34:@W:MT462:@XP_MSG">scattertrig.v(225)</a><!@TM:1474486818> | Net And5C[12] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:225:19:225:34:@W:MT462:@XP_MSG">scattertrig.v(225)</a><!@TM:1474486818> | Net And5C[11] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:225:19:225:34:@W:MT462:@XP_MSG">scattertrig.v(225)</a><!@TM:1474486818> | Net And5C[10] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:225:19:225:34:@W:MT462:@XP_MSG">scattertrig.v(225)</a><!@TM:1474486818> | Net And5C[9] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:225:19:225:34:@W:MT462:@XP_MSG">scattertrig.v(225)</a><!@TM:1474486818> | Net And5C[8] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:225:19:225:34:@W:MT462:@XP_MSG">scattertrig.v(225)</a><!@TM:1474486818> | Net And5C[7] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:225:19:225:34:@W:MT462:@XP_MSG">scattertrig.v(225)</a><!@TM:1474486818> | Net And5C[6] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:225:19:225:34:@W:MT462:@XP_MSG">scattertrig.v(225)</a><!@TM:1474486818> | Net And5C[5] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:225:19:225:34:@W:MT462:@XP_MSG">scattertrig.v(225)</a><!@TM:1474486818> | Net And5C[4] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:225:19:225:34:@W:MT462:@XP_MSG">scattertrig.v(225)</a><!@TM:1474486818> | Net And5C[3] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:225:19:225:34:@W:MT462:@XP_MSG">scattertrig.v(225)</a><!@TM:1474486818> | Net And5C[2] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:225:19:225:34:@W:MT462:@XP_MSG">scattertrig.v(225)</a><!@TM:1474486818> | Net And5C[1] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:225:19:225:34:@W:MT462:@XP_MSG">scattertrig.v(225)</a><!@TM:1474486818> | Net And5C[0] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:224:19:224:34:@W:MT462:@XP_MSG">scattertrig.v(224)</a><!@TM:1474486818> | Net And3C[17] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:224:19:224:34:@W:MT462:@XP_MSG">scattertrig.v(224)</a><!@TM:1474486818> | Net And3C[16] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:224:19:224:34:@W:MT462:@XP_MSG">scattertrig.v(224)</a><!@TM:1474486818> | Net And3C[15] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:224:19:224:34:@W:MT462:@XP_MSG">scattertrig.v(224)</a><!@TM:1474486818> | Net And3C[14] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:224:19:224:34:@W:MT462:@XP_MSG">scattertrig.v(224)</a><!@TM:1474486818> | Net And3C[13] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:224:19:224:34:@W:MT462:@XP_MSG">scattertrig.v(224)</a><!@TM:1474486818> | Net And3C[12] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:224:19:224:34:@W:MT462:@XP_MSG">scattertrig.v(224)</a><!@TM:1474486818> | Net And3C[11] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:224:19:224:34:@W:MT462:@XP_MSG">scattertrig.v(224)</a><!@TM:1474486818> | Net And3C[10] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:224:19:224:34:@W:MT462:@XP_MSG">scattertrig.v(224)</a><!@TM:1474486818> | Net And3C[9] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:224:19:224:34:@W:MT462:@XP_MSG">scattertrig.v(224)</a><!@TM:1474486818> | Net And3C[8] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:224:19:224:34:@W:MT462:@XP_MSG">scattertrig.v(224)</a><!@TM:1474486818> | Net And3C[7] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:224:19:224:34:@W:MT462:@XP_MSG">scattertrig.v(224)</a><!@TM:1474486818> | Net And3C[6] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:224:19:224:34:@W:MT462:@XP_MSG">scattertrig.v(224)</a><!@TM:1474486818> | Net And3C[5] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:224:19:224:34:@W:MT462:@XP_MSG">scattertrig.v(224)</a><!@TM:1474486818> | Net And3C[4] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:224:19:224:34:@W:MT462:@XP_MSG">scattertrig.v(224)</a><!@TM:1474486818> | Net And3C[3] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:224:19:224:34:@W:MT462:@XP_MSG">scattertrig.v(224)</a><!@TM:1474486818> | Net And3C[2] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:224:19:224:34:@W:MT462:@XP_MSG">scattertrig.v(224)</a><!@TM:1474486818> | Net And3C[1] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:224:19:224:34:@W:MT462:@XP_MSG">scattertrig.v(224)</a><!@TM:1474486818> | Net And3C[0] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:157:23:157:38:@W:MT462:@XP_MSG">scattertrig.v(157)</a><!@TM:1474486818> | Net And5B[17] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:157:23:157:38:@W:MT462:@XP_MSG">scattertrig.v(157)</a><!@TM:1474486818> | Net And5B[16] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:157:23:157:38:@W:MT462:@XP_MSG">scattertrig.v(157)</a><!@TM:1474486818> | Net And5B[15] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:157:23:157:38:@W:MT462:@XP_MSG">scattertrig.v(157)</a><!@TM:1474486818> | Net And5B[14] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:157:23:157:38:@W:MT462:@XP_MSG">scattertrig.v(157)</a><!@TM:1474486818> | Net And5B[13] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:157:23:157:38:@W:MT462:@XP_MSG">scattertrig.v(157)</a><!@TM:1474486818> | Net And5B[12] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:157:23:157:38:@W:MT462:@XP_MSG">scattertrig.v(157)</a><!@TM:1474486818> | Net And5B[11] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:157:23:157:38:@W:MT462:@XP_MSG">scattertrig.v(157)</a><!@TM:1474486818> | Net And5B[10] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:157:23:157:38:@W:MT462:@XP_MSG">scattertrig.v(157)</a><!@TM:1474486818> | Net And5B[9] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:157:23:157:38:@W:MT462:@XP_MSG">scattertrig.v(157)</a><!@TM:1474486818> | Net And5B[8] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:157:23:157:38:@W:MT462:@XP_MSG">scattertrig.v(157)</a><!@TM:1474486818> | Net And5B[7] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:157:23:157:38:@W:MT462:@XP_MSG">scattertrig.v(157)</a><!@TM:1474486818> | Net And5B[6] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:157:23:157:38:@W:MT462:@XP_MSG">scattertrig.v(157)</a><!@TM:1474486818> | Net And5B[5] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:157:23:157:38:@W:MT462:@XP_MSG">scattertrig.v(157)</a><!@TM:1474486818> | Net And5B[4] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:157:23:157:38:@W:MT462:@XP_MSG">scattertrig.v(157)</a><!@TM:1474486818> | Net And5B[3] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:157:23:157:38:@W:MT462:@XP_MSG">scattertrig.v(157)</a><!@TM:1474486818> | Net And5B[2] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:157:23:157:38:@W:MT462:@XP_MSG">scattertrig.v(157)</a><!@TM:1474486818> | Net And5B[1] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:157:23:157:38:@W:MT462:@XP_MSG">scattertrig.v(157)</a><!@TM:1474486818> | Net And5B[0] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:156:23:156:38:@W:MT462:@XP_MSG">scattertrig.v(156)</a><!@TM:1474486818> | Net And3B[17] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:156:23:156:38:@W:MT462:@XP_MSG">scattertrig.v(156)</a><!@TM:1474486818> | Net And3B[16] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:156:23:156:38:@W:MT462:@XP_MSG">scattertrig.v(156)</a><!@TM:1474486818> | Net And3B[15] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:156:23:156:38:@W:MT462:@XP_MSG">scattertrig.v(156)</a><!@TM:1474486818> | Net And3B[14] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:156:23:156:38:@W:MT462:@XP_MSG">scattertrig.v(156)</a><!@TM:1474486818> | Net And3B[13] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:156:23:156:38:@W:MT462:@XP_MSG">scattertrig.v(156)</a><!@TM:1474486818> | Net And3B[12] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:156:23:156:38:@W:MT462:@XP_MSG">scattertrig.v(156)</a><!@TM:1474486818> | Net And3B[11] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:156:23:156:38:@W:MT462:@XP_MSG">scattertrig.v(156)</a><!@TM:1474486818> | Net And3B[10] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:156:23:156:38:@W:MT462:@XP_MSG">scattertrig.v(156)</a><!@TM:1474486818> | Net And3B[9] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:156:23:156:38:@W:MT462:@XP_MSG">scattertrig.v(156)</a><!@TM:1474486818> | Net And3B[8] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:156:23:156:38:@W:MT462:@XP_MSG">scattertrig.v(156)</a><!@TM:1474486818> | Net And3B[7] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:156:23:156:38:@W:MT462:@XP_MSG">scattertrig.v(156)</a><!@TM:1474486818> | Net And3B[6] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:156:23:156:38:@W:MT462:@XP_MSG">scattertrig.v(156)</a><!@TM:1474486818> | Net And3B[5] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:156:23:156:38:@W:MT462:@XP_MSG">scattertrig.v(156)</a><!@TM:1474486818> | Net And3B[4] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:156:23:156:38:@W:MT462:@XP_MSG">scattertrig.v(156)</a><!@TM:1474486818> | Net And3B[3] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:156:23:156:38:@W:MT462:@XP_MSG">scattertrig.v(156)</a><!@TM:1474486818> | Net And3B[2] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:156:23:156:38:@W:MT462:@XP_MSG">scattertrig.v(156)</a><!@TM:1474486818> | Net And3B[1] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:156:23:156:38:@W:MT462:@XP_MSG">scattertrig.v(156)</a><!@TM:1474486818> | Net And3B[0] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:90:23:90:38:@W:MT462:@XP_MSG">scattertrig.v(90)</a><!@TM:1474486818> | Net And5A[17] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:90:23:90:38:@W:MT462:@XP_MSG">scattertrig.v(90)</a><!@TM:1474486818> | Net And5A[16] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:90:23:90:38:@W:MT462:@XP_MSG">scattertrig.v(90)</a><!@TM:1474486818> | Net And5A[15] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:90:23:90:38:@W:MT462:@XP_MSG">scattertrig.v(90)</a><!@TM:1474486818> | Net And5A[14] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:90:23:90:38:@W:MT462:@XP_MSG">scattertrig.v(90)</a><!@TM:1474486818> | Net And5A[13] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:90:23:90:38:@W:MT462:@XP_MSG">scattertrig.v(90)</a><!@TM:1474486818> | Net And5A[12] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:90:23:90:38:@W:MT462:@XP_MSG">scattertrig.v(90)</a><!@TM:1474486818> | Net And5A[11] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:90:23:90:38:@W:MT462:@XP_MSG">scattertrig.v(90)</a><!@TM:1474486818> | Net And5A[10] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:90:23:90:38:@W:MT462:@XP_MSG">scattertrig.v(90)</a><!@TM:1474486818> | Net And5A[9] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:90:23:90:38:@W:MT462:@XP_MSG">scattertrig.v(90)</a><!@TM:1474486818> | Net And5A[8] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:90:23:90:38:@W:MT462:@XP_MSG">scattertrig.v(90)</a><!@TM:1474486818> | Net And5A[7] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:90:23:90:38:@W:MT462:@XP_MSG">scattertrig.v(90)</a><!@TM:1474486818> | Net And5A[6] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:90:23:90:38:@W:MT462:@XP_MSG">scattertrig.v(90)</a><!@TM:1474486818> | Net And5A[5] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:90:23:90:38:@W:MT462:@XP_MSG">scattertrig.v(90)</a><!@TM:1474486818> | Net And5A[4] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:90:23:90:38:@W:MT462:@XP_MSG">scattertrig.v(90)</a><!@TM:1474486818> | Net And5A[3] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:90:23:90:38:@W:MT462:@XP_MSG">scattertrig.v(90)</a><!@TM:1474486818> | Net And5A[2] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:90:23:90:38:@W:MT462:@XP_MSG">scattertrig.v(90)</a><!@TM:1474486818> | Net And5A[1] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:90:23:90:38:@W:MT462:@XP_MSG">scattertrig.v(90)</a><!@TM:1474486818> | Net And5A[0] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:89:23:89:38:@W:MT462:@XP_MSG">scattertrig.v(89)</a><!@TM:1474486818> | Net And3A[17] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:89:23:89:38:@W:MT462:@XP_MSG">scattertrig.v(89)</a><!@TM:1474486818> | Net And3A[16] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:89:23:89:38:@W:MT462:@XP_MSG">scattertrig.v(89)</a><!@TM:1474486818> | Net And3A[15] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:89:23:89:38:@W:MT462:@XP_MSG">scattertrig.v(89)</a><!@TM:1474486818> | Net And3A[14] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:89:23:89:38:@W:MT462:@XP_MSG">scattertrig.v(89)</a><!@TM:1474486818> | Net And3A[13] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:89:23:89:38:@W:MT462:@XP_MSG">scattertrig.v(89)</a><!@TM:1474486818> | Net And3A[12] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:89:23:89:38:@W:MT462:@XP_MSG">scattertrig.v(89)</a><!@TM:1474486818> | Net And3A[11] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:89:23:89:38:@W:MT462:@XP_MSG">scattertrig.v(89)</a><!@TM:1474486818> | Net And3A[10] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:89:23:89:38:@W:MT462:@XP_MSG">scattertrig.v(89)</a><!@TM:1474486818> | Net And3A[9] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:89:23:89:38:@W:MT462:@XP_MSG">scattertrig.v(89)</a><!@TM:1474486818> | Net And3A[8] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:89:23:89:38:@W:MT462:@XP_MSG">scattertrig.v(89)</a><!@TM:1474486818> | Net And3A[7] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:89:23:89:38:@W:MT462:@XP_MSG">scattertrig.v(89)</a><!@TM:1474486818> | Net And3A[6] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:89:23:89:38:@W:MT462:@XP_MSG">scattertrig.v(89)</a><!@TM:1474486818> | Net And3A[5] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:89:23:89:38:@W:MT462:@XP_MSG">scattertrig.v(89)</a><!@TM:1474486818> | Net And3A[4] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:89:23:89:38:@W:MT462:@XP_MSG">scattertrig.v(89)</a><!@TM:1474486818> | Net And3A[3] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:89:23:89:38:@W:MT462:@XP_MSG">scattertrig.v(89)</a><!@TM:1474486818> | Net And3A[2] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:89:23:89:38:@W:MT462:@XP_MSG">scattertrig.v(89)</a><!@TM:1474486818> | Net And3A[1] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:89:23:89:38:@W:MT462:@XP_MSG">scattertrig.v(89)</a><!@TM:1474486818> | Net And3A[0] appears to be an unidentified clock source. Assuming default frequency. </font>
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=372  set on top level netlist ScatterTrig

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 154MB peak: 155MB)



<a name=mapperReport6></a>Clock Summary</a>
*****************

Start                          Requested      Requested     Clock        Clock                 
Clock                          Frequency      Period        Type         Group                 
-----------------------------------------------------------------------------------------------
ScatterTrig|CLK_PCLK_RIGHT     4.2 MHz        240.553       inferred     Autoconstr_clkgroup_0 
ScatterTrig|INP[0]             1630.5 MHz     0.613         inferred     Autoconstr_clkgroup_48
ScatterTrig|INP[1]             1630.5 MHz     0.613         inferred     Autoconstr_clkgroup_47
ScatterTrig|INP[2]             1630.5 MHz     0.613         inferred     Autoconstr_clkgroup_46
ScatterTrig|INP[3]             1630.5 MHz     0.613         inferred     Autoconstr_clkgroup_45
ScatterTrig|INP[4]             1630.5 MHz     0.613         inferred     Autoconstr_clkgroup_44
ScatterTrig|INP[5]             1694.1 MHz     0.590         inferred     Autoconstr_clkgroup_43
ScatterTrig|INP[6]             1582.8 MHz     0.632         inferred     Autoconstr_clkgroup_42
ScatterTrig|INP[7]             1549.2 MHz     0.646         inferred     Autoconstr_clkgroup_41
ScatterTrig|INP[8]             1527.2 MHz     0.655         inferred     Autoconstr_clkgroup_40
ScatterTrig|INP[9]             1527.2 MHz     0.655         inferred     Autoconstr_clkgroup_39
ScatterTrig|INP[10]            1516.5 MHz     0.659         inferred     Autoconstr_clkgroup_38
ScatterTrig|INP[11]            1511.3 MHz     0.662         inferred     Autoconstr_clkgroup_37
ScatterTrig|INP[12]            1516.5 MHz     0.659         inferred     Autoconstr_clkgroup_36
ScatterTrig|INP[13]            1527.2 MHz     0.655         inferred     Autoconstr_clkgroup_35
ScatterTrig|INP[14]            1516.5 MHz     0.659         inferred     Autoconstr_clkgroup_34
ScatterTrig|INP[15]            1516.5 MHz     0.659         inferred     Autoconstr_clkgroup_33
ScatterTrig|INP[16]            1527.2 MHz     0.655         inferred     Autoconstr_clkgroup_32
ScatterTrig|INP[17]            1527.2 MHz     0.655         inferred     Autoconstr_clkgroup_31
ScatterTrig|INP[18]            1516.5 MHz     0.659         inferred     Autoconstr_clkgroup_30
ScatterTrig|INP[19]            1516.5 MHz     0.659         inferred     Autoconstr_clkgroup_29
ScatterTrig|INP[20]            1527.2 MHz     0.655         inferred     Autoconstr_clkgroup_28
ScatterTrig|INP[21]            1527.2 MHz     0.655         inferred     Autoconstr_clkgroup_27
ScatterTrig|INP[22]            1516.5 MHz     0.659         inferred     Autoconstr_clkgroup_26
ScatterTrig|INP[23]            1516.5 MHz     0.659         inferred     Autoconstr_clkgroup_25
ScatterTrig|INP[24]            1527.2 MHz     0.655         inferred     Autoconstr_clkgroup_24
ScatterTrig|INP[25]            1516.5 MHz     0.659         inferred     Autoconstr_clkgroup_23
ScatterTrig|INP[26]            1511.3 MHz     0.662         inferred     Autoconstr_clkgroup_22
ScatterTrig|INP[27]            1516.5 MHz     0.659         inferred     Autoconstr_clkgroup_21
ScatterTrig|INP[28]            1527.2 MHz     0.655         inferred     Autoconstr_clkgroup_20
ScatterTrig|INP[29]            1527.2 MHz     0.655         inferred     Autoconstr_clkgroup_19
ScatterTrig|INP[30]            1549.2 MHz     0.646         inferred     Autoconstr_clkgroup_18
ScatterTrig|INP[31]            1582.8 MHz     0.632         inferred     Autoconstr_clkgroup_17
ScatterTrig|INP[32]            1630.5 MHz     0.613         inferred     Autoconstr_clkgroup_16
ScatterTrig|INP[33]            1582.8 MHz     0.632         inferred     Autoconstr_clkgroup_15
ScatterTrig|INP[34]            1582.8 MHz     0.632         inferred     Autoconstr_clkgroup_14
ScatterTrig|INP[35]            1582.8 MHz     0.632         inferred     Autoconstr_clkgroup_13
ScatterTrig|INP[36]            1582.8 MHz     0.632         inferred     Autoconstr_clkgroup_12
ScatterTrig|INP[37]            1582.8 MHz     0.632         inferred     Autoconstr_clkgroup_11
ScatterTrig|INP[38]            1582.8 MHz     0.632         inferred     Autoconstr_clkgroup_10
ScatterTrig|INP[39]            1582.8 MHz     0.632         inferred     Autoconstr_clkgroup_9 
ScatterTrig|INP[40]            1630.5 MHz     0.613         inferred     Autoconstr_clkgroup_8 
ScatterTrig|INP[41]            1630.5 MHz     0.613         inferred     Autoconstr_clkgroup_7 
ScatterTrig|INP[42]            1630.5 MHz     0.613         inferred     Autoconstr_clkgroup_6 
ScatterTrig|INP[43]            1630.5 MHz     0.613         inferred     Autoconstr_clkgroup_5 
ScatterTrig|INP[44]            1630.5 MHz     0.613         inferred     Autoconstr_clkgroup_4 
ScatterTrig|INP[45]            1630.5 MHz     0.613         inferred     Autoconstr_clkgroup_3 
ScatterTrig|INP[46]            1807.0 MHz     0.553         inferred     Autoconstr_clkgroup_2 
ScatterTrig|INP[47]            1807.0 MHz     0.553         inferred     Autoconstr_clkgroup_1 
System                         1694.1 MHz     0.590         system       system_clkgroup       
===============================================================================================

<font color=#A52A2A>@W:<a href="@W:MT531:@XP_HELP">MT531</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@W:MT531:@XP_MSG">input_reg.v(21)</a><!@TM:1474486818> | Found signal identified as System clock which controls 216 sequential elements including LatchAnd3A.ireg.input_reg\[0\]\.C[0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:18:0:18:6:@W:MT529:@XP_MSG">input_reg.v(18)</a><!@TM:1474486818> | Found inferred clock ScatterTrig|CLK_PCLK_RIGHT which controls 1976 sequential elements including ps2.ireg.input_reg\[0\]\.rst1[0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@W:MT529:@XP_MSG">input_reg.v(21)</a><!@TM:1474486818> | Found inferred clock ScatterTrig|INP[47] which controls 8 sequential elements including ps2.ireg.input_reg\[47\]\.C[47]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@W:MT529:@XP_MSG">input_reg.v(21)</a><!@TM:1474486818> | Found inferred clock ScatterTrig|INP[46] which controls 8 sequential elements including ps2.ireg.input_reg\[46\]\.C[46]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@W:MT529:@XP_MSG">input_reg.v(21)</a><!@TM:1474486818> | Found inferred clock ScatterTrig|INP[45] which controls 8 sequential elements including ps2.ireg.input_reg\[45\]\.C[45]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@W:MT529:@XP_MSG">input_reg.v(21)</a><!@TM:1474486818> | Found inferred clock ScatterTrig|INP[44] which controls 8 sequential elements including ps2.ireg.input_reg\[44\]\.C[44]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@W:MT529:@XP_MSG">input_reg.v(21)</a><!@TM:1474486818> | Found inferred clock ScatterTrig|INP[43] which controls 8 sequential elements including ps2.ireg.input_reg\[43\]\.C[43]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@W:MT529:@XP_MSG">input_reg.v(21)</a><!@TM:1474486818> | Found inferred clock ScatterTrig|INP[42] which controls 8 sequential elements including ps2.ireg.input_reg\[42\]\.C[42]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@W:MT529:@XP_MSG">input_reg.v(21)</a><!@TM:1474486818> | Found inferred clock ScatterTrig|INP[41] which controls 8 sequential elements including ps2.ireg.input_reg\[41\]\.C[41]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@W:MT529:@XP_MSG">input_reg.v(21)</a><!@TM:1474486818> | Found inferred clock ScatterTrig|INP[40] which controls 8 sequential elements including ps2.ireg.input_reg\[40\]\.C[40]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@W:MT529:@XP_MSG">input_reg.v(21)</a><!@TM:1474486818> | Found inferred clock ScatterTrig|INP[39] which controls 8 sequential elements including ps2.ireg.input_reg\[39\]\.C[39]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@W:MT529:@XP_MSG">input_reg.v(21)</a><!@TM:1474486818> | Found inferred clock ScatterTrig|INP[38] which controls 8 sequential elements including ps2.ireg.input_reg\[38\]\.C[38]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@W:MT529:@XP_MSG">input_reg.v(21)</a><!@TM:1474486818> | Found inferred clock ScatterTrig|INP[37] which controls 8 sequential elements including ps2.ireg.input_reg\[37\]\.C[37]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@W:MT529:@XP_MSG">input_reg.v(21)</a><!@TM:1474486818> | Found inferred clock ScatterTrig|INP[36] which controls 8 sequential elements including ps2.ireg.input_reg\[36\]\.C[36]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@W:MT529:@XP_MSG">input_reg.v(21)</a><!@TM:1474486818> | Found inferred clock ScatterTrig|INP[35] which controls 8 sequential elements including ps2.ireg.input_reg\[35\]\.C[35]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@W:MT529:@XP_MSG">input_reg.v(21)</a><!@TM:1474486818> | Found inferred clock ScatterTrig|INP[34] which controls 8 sequential elements including ps2.ireg.input_reg\[34\]\.C[34]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@W:MT529:@XP_MSG">input_reg.v(21)</a><!@TM:1474486818> | Found inferred clock ScatterTrig|INP[33] which controls 8 sequential elements including ps2.ireg.input_reg\[33\]\.C[33]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@W:MT529:@XP_MSG">input_reg.v(21)</a><!@TM:1474486818> | Found inferred clock ScatterTrig|INP[32] which controls 8 sequential elements including ps2.ireg.input_reg\[32\]\.C[32]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@W:MT529:@XP_MSG">input_reg.v(21)</a><!@TM:1474486818> | Found inferred clock ScatterTrig|INP[31] which controls 8 sequential elements including ps2.ireg.input_reg\[31\]\.C[31]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@W:MT529:@XP_MSG">input_reg.v(21)</a><!@TM:1474486818> | Found inferred clock ScatterTrig|INP[30] which controls 8 sequential elements including ps2.ireg.input_reg\[30\]\.C[30]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@W:MT529:@XP_MSG">input_reg.v(21)</a><!@TM:1474486818> | Found inferred clock ScatterTrig|INP[29] which controls 8 sequential elements including ps2.ireg.input_reg\[29\]\.C[29]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@W:MT529:@XP_MSG">input_reg.v(21)</a><!@TM:1474486818> | Found inferred clock ScatterTrig|INP[28] which controls 8 sequential elements including ps2.ireg.input_reg\[28\]\.C[28]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@W:MT529:@XP_MSG">input_reg.v(21)</a><!@TM:1474486818> | Found inferred clock ScatterTrig|INP[27] which controls 8 sequential elements including ps2.ireg.input_reg\[27\]\.C[27]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@W:MT529:@XP_MSG">input_reg.v(21)</a><!@TM:1474486818> | Found inferred clock ScatterTrig|INP[26] which controls 8 sequential elements including ps2.ireg.input_reg\[26\]\.C[26]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@W:MT529:@XP_MSG">input_reg.v(21)</a><!@TM:1474486818> | Found inferred clock ScatterTrig|INP[25] which controls 8 sequential elements including ps2.ireg.input_reg\[25\]\.C[25]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@W:MT529:@XP_MSG">input_reg.v(21)</a><!@TM:1474486818> | Found inferred clock ScatterTrig|INP[24] which controls 8 sequential elements including ps2.ireg.input_reg\[24\]\.C[24]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@W:MT529:@XP_MSG">input_reg.v(21)</a><!@TM:1474486818> | Found inferred clock ScatterTrig|INP[23] which controls 8 sequential elements including ps2.ireg.input_reg\[23\]\.C[23]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@W:MT529:@XP_MSG">input_reg.v(21)</a><!@TM:1474486818> | Found inferred clock ScatterTrig|INP[22] which controls 8 sequential elements including ps2.ireg.input_reg\[22\]\.C[22]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@W:MT529:@XP_MSG">input_reg.v(21)</a><!@TM:1474486818> | Found inferred clock ScatterTrig|INP[21] which controls 8 sequential elements including ps2.ireg.input_reg\[21\]\.C[21]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@W:MT529:@XP_MSG">input_reg.v(21)</a><!@TM:1474486818> | Found inferred clock ScatterTrig|INP[20] which controls 8 sequential elements including ps2.ireg.input_reg\[20\]\.C[20]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@W:MT529:@XP_MSG">input_reg.v(21)</a><!@TM:1474486818> | Found inferred clock ScatterTrig|INP[19] which controls 8 sequential elements including ps2.ireg.input_reg\[19\]\.C[19]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@W:MT529:@XP_MSG">input_reg.v(21)</a><!@TM:1474486818> | Found inferred clock ScatterTrig|INP[18] which controls 8 sequential elements including ps2.ireg.input_reg\[18\]\.C[18]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@W:MT529:@XP_MSG">input_reg.v(21)</a><!@TM:1474486818> | Found inferred clock ScatterTrig|INP[17] which controls 8 sequential elements including ps2.ireg.input_reg\[17\]\.C[17]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@W:MT529:@XP_MSG">input_reg.v(21)</a><!@TM:1474486818> | Found inferred clock ScatterTrig|INP[16] which controls 8 sequential elements including ps2.ireg.input_reg\[16\]\.C[16]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@W:MT529:@XP_MSG">input_reg.v(21)</a><!@TM:1474486818> | Found inferred clock ScatterTrig|INP[15] which controls 8 sequential elements including ps2.ireg.input_reg\[15\]\.C[15]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@W:MT529:@XP_MSG">input_reg.v(21)</a><!@TM:1474486818> | Found inferred clock ScatterTrig|INP[14] which controls 8 sequential elements including ps2.ireg.input_reg\[14\]\.C[14]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@W:MT529:@XP_MSG">input_reg.v(21)</a><!@TM:1474486818> | Found inferred clock ScatterTrig|INP[13] which controls 8 sequential elements including ps2.ireg.input_reg\[13\]\.C[13]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@W:MT529:@XP_MSG">input_reg.v(21)</a><!@TM:1474486818> | Found inferred clock ScatterTrig|INP[12] which controls 8 sequential elements including ps2.ireg.input_reg\[12\]\.C[12]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@W:MT529:@XP_MSG">input_reg.v(21)</a><!@TM:1474486818> | Found inferred clock ScatterTrig|INP[11] which controls 8 sequential elements including ps2.ireg.input_reg\[11\]\.C[11]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@W:MT529:@XP_MSG">input_reg.v(21)</a><!@TM:1474486818> | Found inferred clock ScatterTrig|INP[10] which controls 8 sequential elements including ps2.ireg.input_reg\[10\]\.C[10]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@W:MT529:@XP_MSG">input_reg.v(21)</a><!@TM:1474486818> | Found inferred clock ScatterTrig|INP[9] which controls 8 sequential elements including ps2.ireg.input_reg\[9\]\.C[9]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@W:MT529:@XP_MSG">input_reg.v(21)</a><!@TM:1474486818> | Found inferred clock ScatterTrig|INP[8] which controls 8 sequential elements including ps2.ireg.input_reg\[8\]\.C[8]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@W:MT529:@XP_MSG">input_reg.v(21)</a><!@TM:1474486818> | Found inferred clock ScatterTrig|INP[7] which controls 8 sequential elements including ps2.ireg.input_reg\[7\]\.C[7]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@W:MT529:@XP_MSG">input_reg.v(21)</a><!@TM:1474486818> | Found inferred clock ScatterTrig|INP[6] which controls 8 sequential elements including ps2.ireg.input_reg\[6\]\.C[6]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@W:MT529:@XP_MSG">input_reg.v(21)</a><!@TM:1474486818> | Found inferred clock ScatterTrig|INP[5] which controls 8 sequential elements including ps2.ireg.input_reg\[5\]\.C[5]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@W:MT529:@XP_MSG">input_reg.v(21)</a><!@TM:1474486818> | Found inferred clock ScatterTrig|INP[4] which controls 8 sequential elements including ps2.ireg.input_reg\[4\]\.C[4]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@W:MT529:@XP_MSG">input_reg.v(21)</a><!@TM:1474486818> | Found inferred clock ScatterTrig|INP[3] which controls 8 sequential elements including ps2.ireg.input_reg\[3\]\.C[3]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@W:MT529:@XP_MSG">input_reg.v(21)</a><!@TM:1474486818> | Found inferred clock ScatterTrig|INP[2] which controls 8 sequential elements including ps2.ireg.input_reg\[2\]\.C[2]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@W:MT529:@XP_MSG">input_reg.v(21)</a><!@TM:1474486818> | Found inferred clock ScatterTrig|INP[1] which controls 8 sequential elements including ps2.ireg.input_reg\[1\]\.C[1]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@W:MT529:@XP_MSG">input_reg.v(21)</a><!@TM:1474486818> | Found inferred clock ScatterTrig|INP[0] which controls 8 sequential elements including ps2.ireg.input_reg\[0\]\.C[0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 150MB peak: 155MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486818> | Removing sequential instance leadEdgeDelay.Bitwise_Delay\[3\]\.Dline.res[2:0] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486818> | Removing sequential instance leadEdgeDelay.Bitwise_Delay\[10\]\.Dline.res[2:0] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486818> | Removing sequential instance leadEdgeDelay.Bitwise_Delay\[4\]\.Dline.res[2:0] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486818> | Removing sequential instance leadEdgeDelay.Bitwise_Delay\[41\]\.Dline.res[2:0] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486818> | Removing sequential instance leadEdgeDelay.Bitwise_Delay\[27\]\.Dline.res[2:0] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486818> | Removing sequential instance leadEdgeDelay.Bitwise_Delay\[46\]\.Dline.res[2:0] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486818> | Removing sequential instance leadEdgeDelay.Bitwise_Delay\[7\]\.Dline.res[2:0] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486818> | Removing sequential instance leadEdgeDelay.Bitwise_Delay\[40\]\.Dline.res[2:0] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486818> | Removing sequential instance leadEdgeDelay.Bitwise_Delay\[47\]\.Dline.res[2:0] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486818> | Removing sequential instance leadEdgeDelay.Bitwise_Delay\[31\]\.Dline.res[2:0] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486818> | Removing sequential instance leadEdgeDelay.Bitwise_Delay\[24\]\.Dline.res[2:0] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486818> | Removing sequential instance leadEdgeDelay.Bitwise_Delay\[16\]\.Dline.res[2:0] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486818> | Removing sequential instance leadEdgeDelay.Bitwise_Delay\[23\]\.Dline.res[2:0] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486818> | Removing sequential instance leadEdgeDelay.Bitwise_Delay\[17\]\.Dline.res[2:0] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486818> | Removing sequential instance leadEdgeDelay.Bitwise_Delay\[42\]\.Dline.res[2:0] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486818> | Removing sequential instance leadEdgeDelay.Bitwise_Delay\[28\]\.Dline.res[2:0] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486818> | Removing sequential instance leadEdgeDelay.Bitwise_Delay\[14\]\.Dline.res[2:0] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486818> | Removing sequential instance leadEdgeDelay.Bitwise_Delay\[21\]\.Dline.res[2:0] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486818> | Removing sequential instance leadEdgeDelay.Bitwise_Delay\[13\]\.Dline.res[2:0] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486818> | Removing sequential instance leadEdgeDelay.Bitwise_Delay\[20\]\.Dline.res[2:0] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486818> | Removing sequential instance leadEdgeDelay.Bitwise_Delay\[18\]\.Dline.res[2:0] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486818> | Removing sequential instance leadEdgeDelay.Bitwise_Delay\[11\]\.Dline.res[2:0] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486818> | Removing sequential instance leadEdgeDelay.Bitwise_Delay\[29\]\.Dline.res[2:0] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486818> | Removing sequential instance leadEdgeDelay.Bitwise_Delay\[30\]\.Dline.res[2:0] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486818> | Removing sequential instance leadEdgeDelay.Bitwise_Delay\[15\]\.Dline.res[2:0] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486818> | Removing sequential instance leadEdgeDelay.Bitwise_Delay\[1\]\.Dline.res[2:0] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486818> | Removing sequential instance leadEdgeDelay.Bitwise_Delay\[8\]\.Dline.res[2:0] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486818> | Removing sequential instance leadEdgeDelay.Bitwise_Delay\[26\]\.Dline.res[2:0] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486818> | Removing sequential instance leadEdgeDelay.Bitwise_Delay\[25\]\.Dline.res[2:0] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486818> | Removing sequential instance leadEdgeDelay.Bitwise_Delay\[19\]\.Dline.res[2:0] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486818> | Removing sequential instance leadEdgeDelay.Bitwise_Delay\[5\]\.Dline.res[2:0] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486818> | Removing sequential instance leadEdgeDelay.Bitwise_Delay\[9\]\.Dline.res[2:0] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486818> | Removing sequential instance leadEdgeDelay.Bitwise_Delay\[43\]\.Dline.res[2:0] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486818> | Removing sequential instance leadEdgeDelay.Bitwise_Delay\[44\]\.Dline.res[2:0] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486818> | Removing sequential instance leadEdgeDelay.Bitwise_Delay\[45\]\.Dline.res[2:0] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486818> | Removing sequential instance leadEdgeDelay.Bitwise_Delay\[22\]\.Dline.res[2:0] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486818> | Removing sequential instance leadEdgeDelay.Bitwise_Delay\[2\]\.Dline.res[2:0] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486818> | Removing sequential instance leadEdgeDelay.Bitwise_Delay\[12\]\.Dline.res[2:0] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486818> | Removing sequential instance leadEdgeDelay.Bitwise_Delay\[6\]\.Dline.res[2:0] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486818> | Removing sequential instance leadEdgeDelay.Bitwise_Delay\[0\]\.Dline.res[2:0] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:BN362:@XP_MSG">retrigger.v(17)</a><!@TM:1474486818> | Removing sequential instance iretrig.retrigger\[0\]\.retr[0] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:BN362:@XP_MSG">retrigger.v(17)</a><!@TM:1474486818> | Removing sequential instance iretrig.retrigger\[1\]\.retr[1] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:BN362:@XP_MSG">retrigger.v(17)</a><!@TM:1474486818> | Removing sequential instance iretrig.retrigger\[2\]\.retr[2] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:BN362:@XP_MSG">retrigger.v(17)</a><!@TM:1474486818> | Removing sequential instance iretrig.retrigger\[3\]\.retr[3] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:BN362:@XP_MSG">retrigger.v(17)</a><!@TM:1474486818> | Removing sequential instance iretrig.retrigger\[4\]\.retr[4] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:BN362:@XP_MSG">retrigger.v(17)</a><!@TM:1474486818> | Removing sequential instance iretrig.retrigger\[5\]\.retr[5] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:BN362:@XP_MSG">retrigger.v(17)</a><!@TM:1474486818> | Removing sequential instance iretrig.retrigger\[6\]\.retr[6] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:BN362:@XP_MSG">retrigger.v(17)</a><!@TM:1474486818> | Removing sequential instance iretrig.retrigger\[7\]\.retr[7] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:BN362:@XP_MSG">retrigger.v(17)</a><!@TM:1474486818> | Removing sequential instance iretrig.retrigger\[8\]\.retr[8] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:BN362:@XP_MSG">retrigger.v(17)</a><!@TM:1474486818> | Removing sequential instance iretrig.retrigger\[9\]\.retr[9] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:BN362:@XP_MSG">retrigger.v(17)</a><!@TM:1474486818> | Removing sequential instance iretrig.retrigger\[10\]\.retr[10] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:BN362:@XP_MSG">retrigger.v(17)</a><!@TM:1474486818> | Removing sequential instance iretrig.retrigger\[11\]\.retr[11] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:BN362:@XP_MSG">retrigger.v(17)</a><!@TM:1474486818> | Removing sequential instance iretrig.retrigger\[12\]\.retr[12] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:BN362:@XP_MSG">retrigger.v(17)</a><!@TM:1474486818> | Removing sequential instance iretrig.retrigger\[13\]\.retr[13] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:BN362:@XP_MSG">retrigger.v(17)</a><!@TM:1474486818> | Removing sequential instance iretrig.retrigger\[14\]\.retr[14] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:BN362:@XP_MSG">retrigger.v(17)</a><!@TM:1474486818> | Removing sequential instance iretrig.retrigger\[15\]\.retr[15] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:BN362:@XP_MSG">retrigger.v(17)</a><!@TM:1474486818> | Removing sequential instance iretrig.retrigger\[16\]\.retr[16] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:BN362:@XP_MSG">retrigger.v(17)</a><!@TM:1474486818> | Removing sequential instance iretrig.retrigger\[17\]\.retr[17] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:BN362:@XP_MSG">retrigger.v(17)</a><!@TM:1474486818> | Removing sequential instance iretrig.retrigger\[18\]\.retr[18] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:BN362:@XP_MSG">retrigger.v(17)</a><!@TM:1474486818> | Removing sequential instance iretrig.retrigger\[19\]\.retr[19] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:BN362:@XP_MSG">retrigger.v(17)</a><!@TM:1474486818> | Removing sequential instance iretrig.retrigger\[20\]\.retr[20] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:BN362:@XP_MSG">retrigger.v(17)</a><!@TM:1474486818> | Removing sequential instance iretrig.retrigger\[21\]\.retr[21] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:BN362:@XP_MSG">retrigger.v(17)</a><!@TM:1474486818> | Removing sequential instance iretrig.retrigger\[22\]\.retr[22] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:BN362:@XP_MSG">retrigger.v(17)</a><!@TM:1474486818> | Removing sequential instance iretrig.retrigger\[23\]\.retr[23] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:BN362:@XP_MSG">retrigger.v(17)</a><!@TM:1474486818> | Removing sequential instance iretrig.retrigger\[24\]\.retr[24] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:BN362:@XP_MSG">retrigger.v(17)</a><!@TM:1474486818> | Removing sequential instance iretrig.retrigger\[25\]\.retr[25] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:BN362:@XP_MSG">retrigger.v(17)</a><!@TM:1474486818> | Removing sequential instance iretrig.retrigger\[26\]\.retr[26] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:BN362:@XP_MSG">retrigger.v(17)</a><!@TM:1474486818> | Removing sequential instance iretrig.retrigger\[27\]\.retr[27] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:BN362:@XP_MSG">retrigger.v(17)</a><!@TM:1474486818> | Removing sequential instance iretrig.retrigger\[28\]\.retr[28] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:BN362:@XP_MSG">retrigger.v(17)</a><!@TM:1474486818> | Removing sequential instance iretrig.retrigger\[29\]\.retr[29] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:BN362:@XP_MSG">retrigger.v(17)</a><!@TM:1474486818> | Removing sequential instance iretrig.retrigger\[30\]\.retr[30] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:BN362:@XP_MSG">retrigger.v(17)</a><!@TM:1474486818> | Removing sequential instance iretrig.retrigger\[31\]\.retr[31] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:BN362:@XP_MSG">retrigger.v(17)</a><!@TM:1474486818> | Removing sequential instance iretrig.retrigger\[40\]\.retr[40] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:BN362:@XP_MSG">retrigger.v(17)</a><!@TM:1474486818> | Removing sequential instance iretrig.retrigger\[41\]\.retr[41] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:BN362:@XP_MSG">retrigger.v(17)</a><!@TM:1474486818> | Removing sequential instance iretrig.retrigger\[42\]\.retr[42] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:BN362:@XP_MSG">retrigger.v(17)</a><!@TM:1474486818> | Removing sequential instance iretrig.retrigger\[43\]\.retr[43] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:BN362:@XP_MSG">retrigger.v(17)</a><!@TM:1474486818> | Removing sequential instance iretrig.retrigger\[44\]\.retr[44] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:BN362:@XP_MSG">retrigger.v(17)</a><!@TM:1474486818> | Removing sequential instance iretrig.retrigger\[45\]\.retr[45] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:BN362:@XP_MSG">retrigger.v(17)</a><!@TM:1474486818> | Removing sequential instance iretrig.retrigger\[46\]\.retr[46] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:BN362:@XP_MSG">retrigger.v(17)</a><!@TM:1474486818> | Removing sequential instance iretrig.retrigger\[47\]\.retr[47] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@N:BN362:@XP_MSG">retrigger.v(24)</a><!@TM:1474486818> | Removing sequential instance iretrig.retrigger\[47\]\.fin[47] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@N:BN362:@XP_MSG">retrigger.v(24)</a><!@TM:1474486818> | Removing sequential instance iretrig.retrigger\[46\]\.fin[46] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@N:BN362:@XP_MSG">retrigger.v(24)</a><!@TM:1474486818> | Removing sequential instance iretrig.retrigger\[45\]\.fin[45] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@N:BN362:@XP_MSG">retrigger.v(24)</a><!@TM:1474486818> | Removing sequential instance iretrig.retrigger\[44\]\.fin[44] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@N:BN362:@XP_MSG">retrigger.v(24)</a><!@TM:1474486818> | Removing sequential instance iretrig.retrigger\[43\]\.fin[43] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@N:BN362:@XP_MSG">retrigger.v(24)</a><!@TM:1474486818> | Removing sequential instance iretrig.retrigger\[42\]\.fin[42] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@N:BN362:@XP_MSG">retrigger.v(24)</a><!@TM:1474486818> | Removing sequential instance iretrig.retrigger\[41\]\.fin[41] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@N:BN362:@XP_MSG">retrigger.v(24)</a><!@TM:1474486818> | Removing sequential instance iretrig.retrigger\[40\]\.fin[40] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@N:BN362:@XP_MSG">retrigger.v(24)</a><!@TM:1474486818> | Removing sequential instance iretrig.retrigger\[31\]\.fin[31] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@N:BN362:@XP_MSG">retrigger.v(24)</a><!@TM:1474486818> | Removing sequential instance iretrig.retrigger\[30\]\.fin[30] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@N:BN362:@XP_MSG">retrigger.v(24)</a><!@TM:1474486818> | Removing sequential instance iretrig.retrigger\[29\]\.fin[29] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@N:BN362:@XP_MSG">retrigger.v(24)</a><!@TM:1474486818> | Removing sequential instance iretrig.retrigger\[28\]\.fin[28] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@N:BN362:@XP_MSG">retrigger.v(24)</a><!@TM:1474486818> | Removing sequential instance iretrig.retrigger\[27\]\.fin[27] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@N:BN362:@XP_MSG">retrigger.v(24)</a><!@TM:1474486818> | Removing sequential instance iretrig.retrigger\[26\]\.fin[26] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@N:BN362:@XP_MSG">retrigger.v(24)</a><!@TM:1474486818> | Removing sequential instance iretrig.retrigger\[25\]\.fin[25] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@N:BN362:@XP_MSG">retrigger.v(24)</a><!@TM:1474486818> | Removing sequential instance iretrig.retrigger\[24\]\.fin[24] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@N:BN362:@XP_MSG">retrigger.v(24)</a><!@TM:1474486818> | Removing sequential instance iretrig.retrigger\[23\]\.fin[23] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@N:BN362:@XP_MSG">retrigger.v(24)</a><!@TM:1474486818> | Removing sequential instance iretrig.retrigger\[22\]\.fin[22] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@N:BN362:@XP_MSG">retrigger.v(24)</a><!@TM:1474486818> | Removing sequential instance iretrig.retrigger\[21\]\.fin[21] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@N:BN362:@XP_MSG">retrigger.v(24)</a><!@TM:1474486818> | Removing sequential instance iretrig.retrigger\[20\]\.fin[20] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@N:BN362:@XP_MSG">retrigger.v(24)</a><!@TM:1474486818> | Removing sequential instance iretrig.retrigger\[19\]\.fin[19] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@N:BN362:@XP_MSG">retrigger.v(24)</a><!@TM:1474486818> | Removing sequential instance iretrig.retrigger\[18\]\.fin[18] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@N:BN362:@XP_MSG">retrigger.v(24)</a><!@TM:1474486818> | Removing sequential instance iretrig.retrigger\[17\]\.fin[17] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@N:BN362:@XP_MSG">retrigger.v(24)</a><!@TM:1474486818> | Removing sequential instance iretrig.retrigger\[16\]\.fin[16] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@N:BN362:@XP_MSG">retrigger.v(24)</a><!@TM:1474486818> | Removing sequential instance iretrig.retrigger\[15\]\.fin[15] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@N:BN362:@XP_MSG">retrigger.v(24)</a><!@TM:1474486818> | Removing sequential instance iretrig.retrigger\[14\]\.fin[14] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@N:BN362:@XP_MSG">retrigger.v(24)</a><!@TM:1474486818> | Removing sequential instance iretrig.retrigger\[13\]\.fin[13] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@N:BN362:@XP_MSG">retrigger.v(24)</a><!@TM:1474486818> | Removing sequential instance iretrig.retrigger\[12\]\.fin[12] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@N:BN362:@XP_MSG">retrigger.v(24)</a><!@TM:1474486818> | Removing sequential instance iretrig.retrigger\[11\]\.fin[11] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@N:BN362:@XP_MSG">retrigger.v(24)</a><!@TM:1474486818> | Removing sequential instance iretrig.retrigger\[10\]\.fin[10] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@N:BN362:@XP_MSG">retrigger.v(24)</a><!@TM:1474486818> | Removing sequential instance iretrig.retrigger\[9\]\.fin[9] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@N:BN362:@XP_MSG">retrigger.v(24)</a><!@TM:1474486818> | Removing sequential instance iretrig.retrigger\[8\]\.fin[8] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@N:BN362:@XP_MSG">retrigger.v(24)</a><!@TM:1474486818> | Removing sequential instance iretrig.retrigger\[7\]\.fin[7] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@N:BN362:@XP_MSG">retrigger.v(24)</a><!@TM:1474486818> | Removing sequential instance iretrig.retrigger\[6\]\.fin[6] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@N:BN362:@XP_MSG">retrigger.v(24)</a><!@TM:1474486818> | Removing sequential instance iretrig.retrigger\[5\]\.fin[5] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@N:BN362:@XP_MSG">retrigger.v(24)</a><!@TM:1474486818> | Removing sequential instance iretrig.retrigger\[4\]\.fin[4] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@N:BN362:@XP_MSG">retrigger.v(24)</a><!@TM:1474486818> | Removing sequential instance iretrig.retrigger\[3\]\.fin[3] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@N:BN362:@XP_MSG">retrigger.v(24)</a><!@TM:1474486818> | Removing sequential instance iretrig.retrigger\[2\]\.fin[2] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@N:BN362:@XP_MSG">retrigger.v(24)</a><!@TM:1474486818> | Removing sequential instance iretrig.retrigger\[1\]\.fin[1] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@N:BN362:@XP_MSG">retrigger.v(24)</a><!@TM:1474486818> | Removing sequential instance iretrig.retrigger\[0\]\.fin[0] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:18:0:18:6:@N:BN362:@XP_MSG">input_reg.v(18)</a><!@TM:1474486818> | Removing sequential instance ireg.input_reg\[0\]\.rst1[0] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:18:0:18:6:@N:BN362:@XP_MSG">input_reg.v(18)</a><!@TM:1474486818> | Removing sequential instance ireg.input_reg\[1\]\.rst1[1] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:18:0:18:6:@N:BN362:@XP_MSG">input_reg.v(18)</a><!@TM:1474486818> | Removing sequential instance ireg.input_reg\[2\]\.rst1[2] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:18:0:18:6:@N:BN362:@XP_MSG">input_reg.v(18)</a><!@TM:1474486818> | Removing sequential instance ireg.input_reg\[3\]\.rst1[3] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:18:0:18:6:@N:BN362:@XP_MSG">input_reg.v(18)</a><!@TM:1474486818> | Removing sequential instance ireg.input_reg\[4\]\.rst1[4] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:18:0:18:6:@N:BN362:@XP_MSG">input_reg.v(18)</a><!@TM:1474486818> | Removing sequential instance ireg.input_reg\[5\]\.rst1[5] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:18:0:18:6:@N:BN362:@XP_MSG">input_reg.v(18)</a><!@TM:1474486818> | Removing sequential instance ireg.input_reg\[6\]\.rst1[6] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:18:0:18:6:@N:BN362:@XP_MSG">input_reg.v(18)</a><!@TM:1474486818> | Removing sequential instance ireg.input_reg\[7\]\.rst1[7] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:18:0:18:6:@N:BN362:@XP_MSG">input_reg.v(18)</a><!@TM:1474486818> | Removing sequential instance ireg.input_reg\[8\]\.rst1[8] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:18:0:18:6:@N:BN362:@XP_MSG">input_reg.v(18)</a><!@TM:1474486818> | Removing sequential instance ireg.input_reg\[9\]\.rst1[9] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:18:0:18:6:@N:BN362:@XP_MSG">input_reg.v(18)</a><!@TM:1474486818> | Removing sequential instance ireg.input_reg\[10\]\.rst1[10] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:18:0:18:6:@N:BN362:@XP_MSG">input_reg.v(18)</a><!@TM:1474486818> | Removing sequential instance ireg.input_reg\[11\]\.rst1[11] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:18:0:18:6:@N:BN362:@XP_MSG">input_reg.v(18)</a><!@TM:1474486818> | Removing sequential instance ireg.input_reg\[12\]\.rst1[12] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:18:0:18:6:@N:BN362:@XP_MSG">input_reg.v(18)</a><!@TM:1474486818> | Removing sequential instance ireg.input_reg\[13\]\.rst1[13] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:18:0:18:6:@N:BN362:@XP_MSG">input_reg.v(18)</a><!@TM:1474486818> | Removing sequential instance ireg.input_reg\[14\]\.rst1[14] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:18:0:18:6:@N:BN362:@XP_MSG">input_reg.v(18)</a><!@TM:1474486818> | Removing sequential instance ireg.input_reg\[15\]\.rst1[15] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:18:0:18:6:@N:BN362:@XP_MSG">input_reg.v(18)</a><!@TM:1474486818> | Removing sequential instance ireg.input_reg\[16\]\.rst1[16] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:18:0:18:6:@N:BN362:@XP_MSG">input_reg.v(18)</a><!@TM:1474486818> | Removing sequential instance ireg.input_reg\[17\]\.rst1[17] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:18:0:18:6:@N:BN362:@XP_MSG">input_reg.v(18)</a><!@TM:1474486818> | Removing sequential instance ireg.input_reg\[18\]\.rst1[18] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:18:0:18:6:@N:BN362:@XP_MSG">input_reg.v(18)</a><!@TM:1474486818> | Removing sequential instance ireg.input_reg\[19\]\.rst1[19] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:18:0:18:6:@N:BN362:@XP_MSG">input_reg.v(18)</a><!@TM:1474486818> | Removing sequential instance ireg.input_reg\[20\]\.rst1[20] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:18:0:18:6:@N:BN362:@XP_MSG">input_reg.v(18)</a><!@TM:1474486818> | Removing sequential instance ireg.input_reg\[21\]\.rst1[21] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:18:0:18:6:@N:BN362:@XP_MSG">input_reg.v(18)</a><!@TM:1474486818> | Removing sequential instance ireg.input_reg\[22\]\.rst1[22] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:18:0:18:6:@N:BN362:@XP_MSG">input_reg.v(18)</a><!@TM:1474486818> | Removing sequential instance ireg.input_reg\[23\]\.rst1[23] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:18:0:18:6:@N:BN362:@XP_MSG">input_reg.v(18)</a><!@TM:1474486818> | Removing sequential instance ireg.input_reg\[24\]\.rst1[24] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:18:0:18:6:@N:BN362:@XP_MSG">input_reg.v(18)</a><!@TM:1474486818> | Removing sequential instance ireg.input_reg\[25\]\.rst1[25] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:18:0:18:6:@N:BN362:@XP_MSG">input_reg.v(18)</a><!@TM:1474486818> | Removing sequential instance ireg.input_reg\[26\]\.rst1[26] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:18:0:18:6:@N:BN362:@XP_MSG">input_reg.v(18)</a><!@TM:1474486818> | Removing sequential instance ireg.input_reg\[27\]\.rst1[27] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:18:0:18:6:@N:BN362:@XP_MSG">input_reg.v(18)</a><!@TM:1474486818> | Removing sequential instance ireg.input_reg\[28\]\.rst1[28] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:18:0:18:6:@N:BN362:@XP_MSG">input_reg.v(18)</a><!@TM:1474486818> | Removing sequential instance ireg.input_reg\[29\]\.rst1[29] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:18:0:18:6:@N:BN362:@XP_MSG">input_reg.v(18)</a><!@TM:1474486818> | Removing sequential instance ireg.input_reg\[30\]\.rst1[30] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:18:0:18:6:@N:BN362:@XP_MSG">input_reg.v(18)</a><!@TM:1474486818> | Removing sequential instance ireg.input_reg\[31\]\.rst1[31] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:18:0:18:6:@N:BN362:@XP_MSG">input_reg.v(18)</a><!@TM:1474486818> | Removing sequential instance ireg.input_reg\[40\]\.rst1[40] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:18:0:18:6:@N:BN362:@XP_MSG">input_reg.v(18)</a><!@TM:1474486818> | Removing sequential instance ireg.input_reg\[41\]\.rst1[41] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:18:0:18:6:@N:BN362:@XP_MSG">input_reg.v(18)</a><!@TM:1474486818> | Removing sequential instance ireg.input_reg\[42\]\.rst1[42] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:18:0:18:6:@N:BN362:@XP_MSG">input_reg.v(18)</a><!@TM:1474486818> | Removing sequential instance ireg.input_reg\[43\]\.rst1[43] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:18:0:18:6:@N:BN362:@XP_MSG">input_reg.v(18)</a><!@TM:1474486818> | Removing sequential instance ireg.input_reg\[44\]\.rst1[44] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:18:0:18:6:@N:BN362:@XP_MSG">input_reg.v(18)</a><!@TM:1474486818> | Removing sequential instance ireg.input_reg\[45\]\.rst1[45] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:18:0:18:6:@N:BN362:@XP_MSG">input_reg.v(18)</a><!@TM:1474486818> | Removing sequential instance ireg.input_reg\[46\]\.rst1[46] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:18:0:18:6:@N:BN362:@XP_MSG">input_reg.v(18)</a><!@TM:1474486818> | Removing sequential instance ireg.input_reg\[47\]\.rst1[47] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:BN362:@XP_MSG">input_reg.v(21)</a><!@TM:1474486818> | Removing sequential instance ireg.input_reg\[0\]\.C[0] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:BN362:@XP_MSG">input_reg.v(21)</a><!@TM:1474486818> | Removing sequential instance ireg.input_reg\[1\]\.C[1] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:BN362:@XP_MSG">input_reg.v(21)</a><!@TM:1474486818> | Removing sequential instance ireg.input_reg\[2\]\.C[2] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:BN362:@XP_MSG">input_reg.v(21)</a><!@TM:1474486818> | Removing sequential instance ireg.input_reg\[3\]\.C[3] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:BN362:@XP_MSG">input_reg.v(21)</a><!@TM:1474486818> | Removing sequential instance ireg.input_reg\[4\]\.C[4] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:BN362:@XP_MSG">input_reg.v(21)</a><!@TM:1474486818> | Removing sequential instance ireg.input_reg\[5\]\.C[5] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:BN362:@XP_MSG">input_reg.v(21)</a><!@TM:1474486818> | Removing sequential instance ireg.input_reg\[6\]\.C[6] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:BN362:@XP_MSG">input_reg.v(21)</a><!@TM:1474486818> | Removing sequential instance ireg.input_reg\[7\]\.C[7] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:BN362:@XP_MSG">input_reg.v(21)</a><!@TM:1474486818> | Removing sequential instance ireg.input_reg\[8\]\.C[8] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:BN362:@XP_MSG">input_reg.v(21)</a><!@TM:1474486818> | Removing sequential instance ireg.input_reg\[9\]\.C[9] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:BN362:@XP_MSG">input_reg.v(21)</a><!@TM:1474486818> | Removing sequential instance ireg.input_reg\[10\]\.C[10] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:BN362:@XP_MSG">input_reg.v(21)</a><!@TM:1474486818> | Removing sequential instance ireg.input_reg\[11\]\.C[11] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:BN362:@XP_MSG">input_reg.v(21)</a><!@TM:1474486818> | Removing sequential instance ireg.input_reg\[12\]\.C[12] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:BN362:@XP_MSG">input_reg.v(21)</a><!@TM:1474486818> | Removing sequential instance ireg.input_reg\[13\]\.C[13] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:BN362:@XP_MSG">input_reg.v(21)</a><!@TM:1474486818> | Removing sequential instance ireg.input_reg\[14\]\.C[14] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:BN362:@XP_MSG">input_reg.v(21)</a><!@TM:1474486818> | Removing sequential instance ireg.input_reg\[15\]\.C[15] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:BN362:@XP_MSG">input_reg.v(21)</a><!@TM:1474486818> | Removing sequential instance ireg.input_reg\[16\]\.C[16] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:BN362:@XP_MSG">input_reg.v(21)</a><!@TM:1474486818> | Removing sequential instance ireg.input_reg\[17\]\.C[17] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:BN362:@XP_MSG">input_reg.v(21)</a><!@TM:1474486818> | Removing sequential instance ireg.input_reg\[18\]\.C[18] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:BN362:@XP_MSG">input_reg.v(21)</a><!@TM:1474486818> | Removing sequential instance ireg.input_reg\[19\]\.C[19] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:BN362:@XP_MSG">input_reg.v(21)</a><!@TM:1474486818> | Removing sequential instance ireg.input_reg\[20\]\.C[20] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:BN362:@XP_MSG">input_reg.v(21)</a><!@TM:1474486818> | Removing sequential instance ireg.input_reg\[21\]\.C[21] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:BN362:@XP_MSG">input_reg.v(21)</a><!@TM:1474486818> | Removing sequential instance ireg.input_reg\[22\]\.C[22] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:BN362:@XP_MSG">input_reg.v(21)</a><!@TM:1474486818> | Removing sequential instance ireg.input_reg\[23\]\.C[23] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:BN362:@XP_MSG">input_reg.v(21)</a><!@TM:1474486818> | Removing sequential instance ireg.input_reg\[24\]\.C[24] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:BN362:@XP_MSG">input_reg.v(21)</a><!@TM:1474486818> | Removing sequential instance ireg.input_reg\[25\]\.C[25] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:BN362:@XP_MSG">input_reg.v(21)</a><!@TM:1474486818> | Removing sequential instance ireg.input_reg\[26\]\.C[26] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:BN362:@XP_MSG">input_reg.v(21)</a><!@TM:1474486818> | Removing sequential instance ireg.input_reg\[27\]\.C[27] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:BN362:@XP_MSG">input_reg.v(21)</a><!@TM:1474486818> | Removing sequential instance ireg.input_reg\[28\]\.C[28] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:BN362:@XP_MSG">input_reg.v(21)</a><!@TM:1474486818> | Removing sequential instance ireg.input_reg\[29\]\.C[29] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:BN362:@XP_MSG">input_reg.v(21)</a><!@TM:1474486818> | Removing sequential instance ireg.input_reg\[30\]\.C[30] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:BN362:@XP_MSG">input_reg.v(21)</a><!@TM:1474486818> | Removing sequential instance ireg.input_reg\[31\]\.C[31] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:BN362:@XP_MSG">input_reg.v(21)</a><!@TM:1474486818> | Removing sequential instance ireg.input_reg\[40\]\.C[40] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:BN362:@XP_MSG">input_reg.v(21)</a><!@TM:1474486818> | Removing sequential instance ireg.input_reg\[41\]\.C[41] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:BN362:@XP_MSG">input_reg.v(21)</a><!@TM:1474486818> | Removing sequential instance ireg.input_reg\[42\]\.C[42] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:BN362:@XP_MSG">input_reg.v(21)</a><!@TM:1474486818> | Removing sequential instance ireg.input_reg\[43\]\.C[43] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:BN362:@XP_MSG">input_reg.v(21)</a><!@TM:1474486818> | Removing sequential instance ireg.input_reg\[44\]\.C[44] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:BN362:@XP_MSG">input_reg.v(21)</a><!@TM:1474486818> | Removing sequential instance ireg.input_reg\[45\]\.C[45] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:BN362:@XP_MSG">input_reg.v(21)</a><!@TM:1474486818> | Removing sequential instance ireg.input_reg\[46\]\.C[46] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:BN362:@XP_MSG">input_reg.v(21)</a><!@TM:1474486818> | Removing sequential instance ireg.input_reg\[47\]\.C[47] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:225:19:225:34:@W:MT462:@XP_MSG">scattertrig.v(225)</a><!@TM:1474486818> | Net And5C[17] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:225:19:225:34:@W:MT462:@XP_MSG">scattertrig.v(225)</a><!@TM:1474486818> | Net And5C[16] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:225:19:225:34:@W:MT462:@XP_MSG">scattertrig.v(225)</a><!@TM:1474486818> | Net And5C[15] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:225:19:225:34:@W:MT462:@XP_MSG">scattertrig.v(225)</a><!@TM:1474486818> | Net And5C[14] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:225:19:225:34:@W:MT462:@XP_MSG">scattertrig.v(225)</a><!@TM:1474486818> | Net And5C[13] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:225:19:225:34:@W:MT462:@XP_MSG">scattertrig.v(225)</a><!@TM:1474486818> | Net And5C[12] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:225:19:225:34:@W:MT462:@XP_MSG">scattertrig.v(225)</a><!@TM:1474486818> | Net And5C[11] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:225:19:225:34:@W:MT462:@XP_MSG">scattertrig.v(225)</a><!@TM:1474486818> | Net And5C[10] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:225:19:225:34:@W:MT462:@XP_MSG">scattertrig.v(225)</a><!@TM:1474486818> | Net And5C[9] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:225:19:225:34:@W:MT462:@XP_MSG">scattertrig.v(225)</a><!@TM:1474486818> | Net And5C[8] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:225:19:225:34:@W:MT462:@XP_MSG">scattertrig.v(225)</a><!@TM:1474486818> | Net And5C[7] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:225:19:225:34:@W:MT462:@XP_MSG">scattertrig.v(225)</a><!@TM:1474486818> | Net And5C[6] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:225:19:225:34:@W:MT462:@XP_MSG">scattertrig.v(225)</a><!@TM:1474486818> | Net And5C[5] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:225:19:225:34:@W:MT462:@XP_MSG">scattertrig.v(225)</a><!@TM:1474486818> | Net And5C[4] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:225:19:225:34:@W:MT462:@XP_MSG">scattertrig.v(225)</a><!@TM:1474486818> | Net And5C[3] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:225:19:225:34:@W:MT462:@XP_MSG">scattertrig.v(225)</a><!@TM:1474486818> | Net And5C[2] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:225:19:225:34:@W:MT462:@XP_MSG">scattertrig.v(225)</a><!@TM:1474486818> | Net And5C[1] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:225:19:225:34:@W:MT462:@XP_MSG">scattertrig.v(225)</a><!@TM:1474486818> | Net And5C[0] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:224:19:224:34:@W:MT462:@XP_MSG">scattertrig.v(224)</a><!@TM:1474486818> | Net And3C[17] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:224:19:224:34:@W:MT462:@XP_MSG">scattertrig.v(224)</a><!@TM:1474486818> | Net And3C[16] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:224:19:224:34:@W:MT462:@XP_MSG">scattertrig.v(224)</a><!@TM:1474486818> | Net And3C[15] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:224:19:224:34:@W:MT462:@XP_MSG">scattertrig.v(224)</a><!@TM:1474486818> | Net And3C[14] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:224:19:224:34:@W:MT462:@XP_MSG">scattertrig.v(224)</a><!@TM:1474486818> | Net And3C[13] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:224:19:224:34:@W:MT462:@XP_MSG">scattertrig.v(224)</a><!@TM:1474486818> | Net And3C[12] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:224:19:224:34:@W:MT462:@XP_MSG">scattertrig.v(224)</a><!@TM:1474486818> | Net And3C[11] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:224:19:224:34:@W:MT462:@XP_MSG">scattertrig.v(224)</a><!@TM:1474486818> | Net And3C[10] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:224:19:224:34:@W:MT462:@XP_MSG">scattertrig.v(224)</a><!@TM:1474486818> | Net And3C[9] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:224:19:224:34:@W:MT462:@XP_MSG">scattertrig.v(224)</a><!@TM:1474486818> | Net And3C[8] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:224:19:224:34:@W:MT462:@XP_MSG">scattertrig.v(224)</a><!@TM:1474486818> | Net And3C[7] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:224:19:224:34:@W:MT462:@XP_MSG">scattertrig.v(224)</a><!@TM:1474486818> | Net And3C[6] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:224:19:224:34:@W:MT462:@XP_MSG">scattertrig.v(224)</a><!@TM:1474486818> | Net And3C[5] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:224:19:224:34:@W:MT462:@XP_MSG">scattertrig.v(224)</a><!@TM:1474486818> | Net And3C[4] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:224:19:224:34:@W:MT462:@XP_MSG">scattertrig.v(224)</a><!@TM:1474486818> | Net And3C[3] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:224:19:224:34:@W:MT462:@XP_MSG">scattertrig.v(224)</a><!@TM:1474486818> | Net And3C[2] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:224:19:224:34:@W:MT462:@XP_MSG">scattertrig.v(224)</a><!@TM:1474486818> | Net And3C[1] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:224:19:224:34:@W:MT462:@XP_MSG">scattertrig.v(224)</a><!@TM:1474486818> | Net And3C[0] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:157:23:157:38:@W:MT462:@XP_MSG">scattertrig.v(157)</a><!@TM:1474486818> | Net And5B[17] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:157:23:157:38:@W:MT462:@XP_MSG">scattertrig.v(157)</a><!@TM:1474486818> | Net And5B[16] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:157:23:157:38:@W:MT462:@XP_MSG">scattertrig.v(157)</a><!@TM:1474486818> | Net And5B[15] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:157:23:157:38:@W:MT462:@XP_MSG">scattertrig.v(157)</a><!@TM:1474486818> | Net And5B[14] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:157:23:157:38:@W:MT462:@XP_MSG">scattertrig.v(157)</a><!@TM:1474486818> | Net And5B[13] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:157:23:157:38:@W:MT462:@XP_MSG">scattertrig.v(157)</a><!@TM:1474486818> | Net And5B[12] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:157:23:157:38:@W:MT462:@XP_MSG">scattertrig.v(157)</a><!@TM:1474486818> | Net And5B[11] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:157:23:157:38:@W:MT462:@XP_MSG">scattertrig.v(157)</a><!@TM:1474486818> | Net And5B[10] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:157:23:157:38:@W:MT462:@XP_MSG">scattertrig.v(157)</a><!@TM:1474486818> | Net And5B[9] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:157:23:157:38:@W:MT462:@XP_MSG">scattertrig.v(157)</a><!@TM:1474486818> | Net And5B[8] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:157:23:157:38:@W:MT462:@XP_MSG">scattertrig.v(157)</a><!@TM:1474486818> | Net And5B[7] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:157:23:157:38:@W:MT462:@XP_MSG">scattertrig.v(157)</a><!@TM:1474486818> | Net And5B[6] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:157:23:157:38:@W:MT462:@XP_MSG">scattertrig.v(157)</a><!@TM:1474486818> | Net And5B[5] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:157:23:157:38:@W:MT462:@XP_MSG">scattertrig.v(157)</a><!@TM:1474486818> | Net And5B[4] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:157:23:157:38:@W:MT462:@XP_MSG">scattertrig.v(157)</a><!@TM:1474486818> | Net And5B[3] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:157:23:157:38:@W:MT462:@XP_MSG">scattertrig.v(157)</a><!@TM:1474486818> | Net And5B[2] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:157:23:157:38:@W:MT462:@XP_MSG">scattertrig.v(157)</a><!@TM:1474486818> | Net And5B[1] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:157:23:157:38:@W:MT462:@XP_MSG">scattertrig.v(157)</a><!@TM:1474486818> | Net And5B[0] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:156:23:156:38:@W:MT462:@XP_MSG">scattertrig.v(156)</a><!@TM:1474486818> | Net And3B[17] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:156:23:156:38:@W:MT462:@XP_MSG">scattertrig.v(156)</a><!@TM:1474486818> | Net And3B[16] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:156:23:156:38:@W:MT462:@XP_MSG">scattertrig.v(156)</a><!@TM:1474486818> | Net And3B[15] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:156:23:156:38:@W:MT462:@XP_MSG">scattertrig.v(156)</a><!@TM:1474486818> | Net And3B[14] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:156:23:156:38:@W:MT462:@XP_MSG">scattertrig.v(156)</a><!@TM:1474486818> | Net And3B[13] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:156:23:156:38:@W:MT462:@XP_MSG">scattertrig.v(156)</a><!@TM:1474486818> | Net And3B[12] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:156:23:156:38:@W:MT462:@XP_MSG">scattertrig.v(156)</a><!@TM:1474486818> | Net And3B[11] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:156:23:156:38:@W:MT462:@XP_MSG">scattertrig.v(156)</a><!@TM:1474486818> | Net And3B[10] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:156:23:156:38:@W:MT462:@XP_MSG">scattertrig.v(156)</a><!@TM:1474486818> | Net And3B[9] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:156:23:156:38:@W:MT462:@XP_MSG">scattertrig.v(156)</a><!@TM:1474486818> | Net And3B[8] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:156:23:156:38:@W:MT462:@XP_MSG">scattertrig.v(156)</a><!@TM:1474486818> | Net And3B[7] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:156:23:156:38:@W:MT462:@XP_MSG">scattertrig.v(156)</a><!@TM:1474486818> | Net And3B[6] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:156:23:156:38:@W:MT462:@XP_MSG">scattertrig.v(156)</a><!@TM:1474486818> | Net And3B[5] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:156:23:156:38:@W:MT462:@XP_MSG">scattertrig.v(156)</a><!@TM:1474486818> | Net And3B[4] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:156:23:156:38:@W:MT462:@XP_MSG">scattertrig.v(156)</a><!@TM:1474486818> | Net And3B[3] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:156:23:156:38:@W:MT462:@XP_MSG">scattertrig.v(156)</a><!@TM:1474486818> | Net And3B[2] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:156:23:156:38:@W:MT462:@XP_MSG">scattertrig.v(156)</a><!@TM:1474486818> | Net And3B[1] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:156:23:156:38:@W:MT462:@XP_MSG">scattertrig.v(156)</a><!@TM:1474486818> | Net And3B[0] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:90:23:90:38:@W:MT462:@XP_MSG">scattertrig.v(90)</a><!@TM:1474486818> | Net And5A[17] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:90:23:90:38:@W:MT462:@XP_MSG">scattertrig.v(90)</a><!@TM:1474486818> | Net And5A[16] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:90:23:90:38:@W:MT462:@XP_MSG">scattertrig.v(90)</a><!@TM:1474486818> | Net And5A[15] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:90:23:90:38:@W:MT462:@XP_MSG">scattertrig.v(90)</a><!@TM:1474486818> | Net And5A[14] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:90:23:90:38:@W:MT462:@XP_MSG">scattertrig.v(90)</a><!@TM:1474486818> | Net And5A[13] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:90:23:90:38:@W:MT462:@XP_MSG">scattertrig.v(90)</a><!@TM:1474486818> | Net And5A[12] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:90:23:90:38:@W:MT462:@XP_MSG">scattertrig.v(90)</a><!@TM:1474486818> | Net And5A[11] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:90:23:90:38:@W:MT462:@XP_MSG">scattertrig.v(90)</a><!@TM:1474486818> | Net And5A[10] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:90:23:90:38:@W:MT462:@XP_MSG">scattertrig.v(90)</a><!@TM:1474486818> | Net And5A[9] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:90:23:90:38:@W:MT462:@XP_MSG">scattertrig.v(90)</a><!@TM:1474486818> | Net And5A[8] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:90:23:90:38:@W:MT462:@XP_MSG">scattertrig.v(90)</a><!@TM:1474486818> | Net And5A[7] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:90:23:90:38:@W:MT462:@XP_MSG">scattertrig.v(90)</a><!@TM:1474486818> | Net And5A[6] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:90:23:90:38:@W:MT462:@XP_MSG">scattertrig.v(90)</a><!@TM:1474486818> | Net And5A[5] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:90:23:90:38:@W:MT462:@XP_MSG">scattertrig.v(90)</a><!@TM:1474486818> | Net And5A[4] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:90:23:90:38:@W:MT462:@XP_MSG">scattertrig.v(90)</a><!@TM:1474486818> | Net And5A[3] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:90:23:90:38:@W:MT462:@XP_MSG">scattertrig.v(90)</a><!@TM:1474486818> | Net And5A[2] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:90:23:90:38:@W:MT462:@XP_MSG">scattertrig.v(90)</a><!@TM:1474486818> | Net And5A[1] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:90:23:90:38:@W:MT462:@XP_MSG">scattertrig.v(90)</a><!@TM:1474486818> | Net And5A[0] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:89:23:89:38:@W:MT462:@XP_MSG">scattertrig.v(89)</a><!@TM:1474486818> | Net And3A[17] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:89:23:89:38:@W:MT462:@XP_MSG">scattertrig.v(89)</a><!@TM:1474486818> | Net And3A[16] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:89:23:89:38:@W:MT462:@XP_MSG">scattertrig.v(89)</a><!@TM:1474486818> | Net And3A[15] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:89:23:89:38:@W:MT462:@XP_MSG">scattertrig.v(89)</a><!@TM:1474486818> | Net And3A[14] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:89:23:89:38:@W:MT462:@XP_MSG">scattertrig.v(89)</a><!@TM:1474486818> | Net And3A[13] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:89:23:89:38:@W:MT462:@XP_MSG">scattertrig.v(89)</a><!@TM:1474486818> | Net And3A[12] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:89:23:89:38:@W:MT462:@XP_MSG">scattertrig.v(89)</a><!@TM:1474486818> | Net And3A[11] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:89:23:89:38:@W:MT462:@XP_MSG">scattertrig.v(89)</a><!@TM:1474486818> | Net And3A[10] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:89:23:89:38:@W:MT462:@XP_MSG">scattertrig.v(89)</a><!@TM:1474486818> | Net And3A[9] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:89:23:89:38:@W:MT462:@XP_MSG">scattertrig.v(89)</a><!@TM:1474486818> | Net And3A[8] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:89:23:89:38:@W:MT462:@XP_MSG">scattertrig.v(89)</a><!@TM:1474486818> | Net And3A[7] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:89:23:89:38:@W:MT462:@XP_MSG">scattertrig.v(89)</a><!@TM:1474486818> | Net And3A[6] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:89:23:89:38:@W:MT462:@XP_MSG">scattertrig.v(89)</a><!@TM:1474486818> | Net And3A[5] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:89:23:89:38:@W:MT462:@XP_MSG">scattertrig.v(89)</a><!@TM:1474486818> | Net And3A[4] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:89:23:89:38:@W:MT462:@XP_MSG">scattertrig.v(89)</a><!@TM:1474486818> | Net And3A[3] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:89:23:89:38:@W:MT462:@XP_MSG">scattertrig.v(89)</a><!@TM:1474486818> | Net And3A[2] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:89:23:89:38:@W:MT462:@XP_MSG">scattertrig.v(89)</a><!@TM:1474486818> | Net And3A[1] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:89:23:89:38:@W:MT462:@XP_MSG">scattertrig.v(89)</a><!@TM:1474486818> | Net And3A[0] appears to be an unidentified clock source. Assuming default frequency. </font>
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 158MB peak: 160MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 95MB peak: 160MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Sep 21 15:40:18 2016

###########################################################]
Map & Optimize Report

<a name=mapperReport7></a>Synopsys Lattice Technology Mapper, Version maplat, Build 1368R, Built Jan  8 2016 09:37:50</a>
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version K-2015.09L-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1474486824> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1474486824> | Clock conversion enabled  

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 111MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 113MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Removing sequential instance leadEdgeDelay.Bitwise_Delay\[3\]\.Dline.res[2:0] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Removing sequential instance leadEdgeDelay.Bitwise_Delay\[10\]\.Dline.res[2:0] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Removing sequential instance leadEdgeDelay.Bitwise_Delay\[4\]\.Dline.res[2:0] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Removing sequential instance leadEdgeDelay.Bitwise_Delay\[41\]\.Dline.res[2:0] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Removing sequential instance leadEdgeDelay.Bitwise_Delay\[27\]\.Dline.res[2:0] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Removing sequential instance leadEdgeDelay.Bitwise_Delay\[46\]\.Dline.res[2:0] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Removing sequential instance leadEdgeDelay.Bitwise_Delay\[7\]\.Dline.res[2:0] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Removing sequential instance leadEdgeDelay.Bitwise_Delay\[40\]\.Dline.res[2:0] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Removing sequential instance leadEdgeDelay.Bitwise_Delay\[47\]\.Dline.res[2:0] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Removing sequential instance leadEdgeDelay.Bitwise_Delay\[31\]\.Dline.res[2:0] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Removing sequential instance leadEdgeDelay.Bitwise_Delay\[24\]\.Dline.res[2:0] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Removing sequential instance leadEdgeDelay.Bitwise_Delay\[16\]\.Dline.res[2:0] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Removing sequential instance leadEdgeDelay.Bitwise_Delay\[23\]\.Dline.res[2:0] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Removing sequential instance leadEdgeDelay.Bitwise_Delay\[17\]\.Dline.res[2:0] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Removing sequential instance leadEdgeDelay.Bitwise_Delay\[42\]\.Dline.res[2:0] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Removing sequential instance leadEdgeDelay.Bitwise_Delay\[28\]\.Dline.res[2:0] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Removing sequential instance leadEdgeDelay.Bitwise_Delay\[14\]\.Dline.res[2:0] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Removing sequential instance leadEdgeDelay.Bitwise_Delay\[21\]\.Dline.res[2:0] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Removing sequential instance leadEdgeDelay.Bitwise_Delay\[13\]\.Dline.res[2:0] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Removing sequential instance leadEdgeDelay.Bitwise_Delay\[20\]\.Dline.res[2:0] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Removing sequential instance leadEdgeDelay.Bitwise_Delay\[18\]\.Dline.res[2:0] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Removing sequential instance leadEdgeDelay.Bitwise_Delay\[11\]\.Dline.res[2:0] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Removing sequential instance leadEdgeDelay.Bitwise_Delay\[29\]\.Dline.res[2:0] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Removing sequential instance leadEdgeDelay.Bitwise_Delay\[30\]\.Dline.res[2:0] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Removing sequential instance leadEdgeDelay.Bitwise_Delay\[15\]\.Dline.res[2:0] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Removing sequential instance leadEdgeDelay.Bitwise_Delay\[1\]\.Dline.res[2:0] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Removing sequential instance leadEdgeDelay.Bitwise_Delay\[8\]\.Dline.res[2:0] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Removing sequential instance leadEdgeDelay.Bitwise_Delay\[26\]\.Dline.res[2:0] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Removing sequential instance leadEdgeDelay.Bitwise_Delay\[25\]\.Dline.res[2:0] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Removing sequential instance leadEdgeDelay.Bitwise_Delay\[19\]\.Dline.res[2:0] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Removing sequential instance leadEdgeDelay.Bitwise_Delay\[5\]\.Dline.res[2:0] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Removing sequential instance leadEdgeDelay.Bitwise_Delay\[9\]\.Dline.res[2:0] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Removing sequential instance leadEdgeDelay.Bitwise_Delay\[43\]\.Dline.res[2:0] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Removing sequential instance leadEdgeDelay.Bitwise_Delay\[44\]\.Dline.res[2:0] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Removing sequential instance leadEdgeDelay.Bitwise_Delay\[45\]\.Dline.res[2:0] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Removing sequential instance leadEdgeDelay.Bitwise_Delay\[22\]\.Dline.res[2:0] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Removing sequential instance leadEdgeDelay.Bitwise_Delay\[2\]\.Dline.res[2:0] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Removing sequential instance leadEdgeDelay.Bitwise_Delay\[12\]\.Dline.res[2:0] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Removing sequential instance leadEdgeDelay.Bitwise_Delay\[6\]\.Dline.res[2:0] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Removing sequential instance leadEdgeDelay.Bitwise_Delay\[0\]\.Dline.res[2:0] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:BN362:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Removing sequential instance iretrig.retrigger\[0\]\.retr[0] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:BN362:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Removing sequential instance iretrig.retrigger\[1\]\.retr[1] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:BN362:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Removing sequential instance iretrig.retrigger\[2\]\.retr[2] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:BN362:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Removing sequential instance iretrig.retrigger\[3\]\.retr[3] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:BN362:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Removing sequential instance iretrig.retrigger\[4\]\.retr[4] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:BN362:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Removing sequential instance iretrig.retrigger\[5\]\.retr[5] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:BN362:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Removing sequential instance iretrig.retrigger\[6\]\.retr[6] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:BN362:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Removing sequential instance iretrig.retrigger\[7\]\.retr[7] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:BN362:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Removing sequential instance iretrig.retrigger\[8\]\.retr[8] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:BN362:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Removing sequential instance iretrig.retrigger\[9\]\.retr[9] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:BN362:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Removing sequential instance iretrig.retrigger\[10\]\.retr[10] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:BN362:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Removing sequential instance iretrig.retrigger\[11\]\.retr[11] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:BN362:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Removing sequential instance iretrig.retrigger\[12\]\.retr[12] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:BN362:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Removing sequential instance iretrig.retrigger\[13\]\.retr[13] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:BN362:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Removing sequential instance iretrig.retrigger\[14\]\.retr[14] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:BN362:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Removing sequential instance iretrig.retrigger\[15\]\.retr[15] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:BN362:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Removing sequential instance iretrig.retrigger\[16\]\.retr[16] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:BN362:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Removing sequential instance iretrig.retrigger\[17\]\.retr[17] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:BN362:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Removing sequential instance iretrig.retrigger\[18\]\.retr[18] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:BN362:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Removing sequential instance iretrig.retrigger\[19\]\.retr[19] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:BN362:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Removing sequential instance iretrig.retrigger\[20\]\.retr[20] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:BN362:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Removing sequential instance iretrig.retrigger\[21\]\.retr[21] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:BN362:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Removing sequential instance iretrig.retrigger\[22\]\.retr[22] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:BN362:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Removing sequential instance iretrig.retrigger\[23\]\.retr[23] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:BN362:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Removing sequential instance iretrig.retrigger\[24\]\.retr[24] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:BN362:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Removing sequential instance iretrig.retrigger\[25\]\.retr[25] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:BN362:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Removing sequential instance iretrig.retrigger\[26\]\.retr[26] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:BN362:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Removing sequential instance iretrig.retrigger\[27\]\.retr[27] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:BN362:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Removing sequential instance iretrig.retrigger\[28\]\.retr[28] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:BN362:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Removing sequential instance iretrig.retrigger\[29\]\.retr[29] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:BN362:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Removing sequential instance iretrig.retrigger\[30\]\.retr[30] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:BN362:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Removing sequential instance iretrig.retrigger\[31\]\.retr[31] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:BN362:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Removing sequential instance iretrig.retrigger\[40\]\.retr[40] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:BN362:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Removing sequential instance iretrig.retrigger\[41\]\.retr[41] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:BN362:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Removing sequential instance iretrig.retrigger\[42\]\.retr[42] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:BN362:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Removing sequential instance iretrig.retrigger\[43\]\.retr[43] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:BN362:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Removing sequential instance iretrig.retrigger\[44\]\.retr[44] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:BN362:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Removing sequential instance iretrig.retrigger\[45\]\.retr[45] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:BN362:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Removing sequential instance iretrig.retrigger\[46\]\.retr[46] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:BN362:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Removing sequential instance iretrig.retrigger\[47\]\.retr[47] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@N:BN362:@XP_MSG">retrigger.v(24)</a><!@TM:1474486824> | Removing sequential instance iretrig.retrigger\[47\]\.fin[47] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@N:BN362:@XP_MSG">retrigger.v(24)</a><!@TM:1474486824> | Removing sequential instance iretrig.retrigger\[46\]\.fin[46] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@N:BN362:@XP_MSG">retrigger.v(24)</a><!@TM:1474486824> | Removing sequential instance iretrig.retrigger\[45\]\.fin[45] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@N:BN362:@XP_MSG">retrigger.v(24)</a><!@TM:1474486824> | Removing sequential instance iretrig.retrigger\[44\]\.fin[44] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@N:BN362:@XP_MSG">retrigger.v(24)</a><!@TM:1474486824> | Removing sequential instance iretrig.retrigger\[43\]\.fin[43] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@N:BN362:@XP_MSG">retrigger.v(24)</a><!@TM:1474486824> | Removing sequential instance iretrig.retrigger\[42\]\.fin[42] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@N:BN362:@XP_MSG">retrigger.v(24)</a><!@TM:1474486824> | Removing sequential instance iretrig.retrigger\[41\]\.fin[41] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@N:BN362:@XP_MSG">retrigger.v(24)</a><!@TM:1474486824> | Removing sequential instance iretrig.retrigger\[40\]\.fin[40] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@N:BN362:@XP_MSG">retrigger.v(24)</a><!@TM:1474486824> | Removing sequential instance iretrig.retrigger\[31\]\.fin[31] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@N:BN362:@XP_MSG">retrigger.v(24)</a><!@TM:1474486824> | Removing sequential instance iretrig.retrigger\[30\]\.fin[30] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@N:BN362:@XP_MSG">retrigger.v(24)</a><!@TM:1474486824> | Removing sequential instance iretrig.retrigger\[29\]\.fin[29] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@N:BN362:@XP_MSG">retrigger.v(24)</a><!@TM:1474486824> | Removing sequential instance iretrig.retrigger\[28\]\.fin[28] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@N:BN362:@XP_MSG">retrigger.v(24)</a><!@TM:1474486824> | Removing sequential instance iretrig.retrigger\[27\]\.fin[27] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@N:BN362:@XP_MSG">retrigger.v(24)</a><!@TM:1474486824> | Removing sequential instance iretrig.retrigger\[26\]\.fin[26] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@N:BN362:@XP_MSG">retrigger.v(24)</a><!@TM:1474486824> | Removing sequential instance iretrig.retrigger\[25\]\.fin[25] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@N:BN362:@XP_MSG">retrigger.v(24)</a><!@TM:1474486824> | Removing sequential instance iretrig.retrigger\[24\]\.fin[24] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@N:BN362:@XP_MSG">retrigger.v(24)</a><!@TM:1474486824> | Removing sequential instance iretrig.retrigger\[23\]\.fin[23] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@N:BN362:@XP_MSG">retrigger.v(24)</a><!@TM:1474486824> | Removing sequential instance iretrig.retrigger\[22\]\.fin[22] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@N:BN362:@XP_MSG">retrigger.v(24)</a><!@TM:1474486824> | Removing sequential instance iretrig.retrigger\[21\]\.fin[21] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@N:BN362:@XP_MSG">retrigger.v(24)</a><!@TM:1474486824> | Removing sequential instance iretrig.retrigger\[20\]\.fin[20] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@N:BN362:@XP_MSG">retrigger.v(24)</a><!@TM:1474486824> | Removing sequential instance iretrig.retrigger\[19\]\.fin[19] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@N:BN362:@XP_MSG">retrigger.v(24)</a><!@TM:1474486824> | Removing sequential instance iretrig.retrigger\[18\]\.fin[18] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@N:BN362:@XP_MSG">retrigger.v(24)</a><!@TM:1474486824> | Removing sequential instance iretrig.retrigger\[17\]\.fin[17] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@N:BN362:@XP_MSG">retrigger.v(24)</a><!@TM:1474486824> | Removing sequential instance iretrig.retrigger\[16\]\.fin[16] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@N:BN362:@XP_MSG">retrigger.v(24)</a><!@TM:1474486824> | Removing sequential instance iretrig.retrigger\[15\]\.fin[15] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@N:BN362:@XP_MSG">retrigger.v(24)</a><!@TM:1474486824> | Removing sequential instance iretrig.retrigger\[14\]\.fin[14] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@N:BN362:@XP_MSG">retrigger.v(24)</a><!@TM:1474486824> | Removing sequential instance iretrig.retrigger\[13\]\.fin[13] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@N:BN362:@XP_MSG">retrigger.v(24)</a><!@TM:1474486824> | Removing sequential instance iretrig.retrigger\[12\]\.fin[12] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@N:BN362:@XP_MSG">retrigger.v(24)</a><!@TM:1474486824> | Removing sequential instance iretrig.retrigger\[11\]\.fin[11] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@N:BN362:@XP_MSG">retrigger.v(24)</a><!@TM:1474486824> | Removing sequential instance iretrig.retrigger\[10\]\.fin[10] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@N:BN362:@XP_MSG">retrigger.v(24)</a><!@TM:1474486824> | Removing sequential instance iretrig.retrigger\[9\]\.fin[9] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@N:BN362:@XP_MSG">retrigger.v(24)</a><!@TM:1474486824> | Removing sequential instance iretrig.retrigger\[8\]\.fin[8] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@N:BN362:@XP_MSG">retrigger.v(24)</a><!@TM:1474486824> | Removing sequential instance iretrig.retrigger\[7\]\.fin[7] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@N:BN362:@XP_MSG">retrigger.v(24)</a><!@TM:1474486824> | Removing sequential instance iretrig.retrigger\[6\]\.fin[6] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@N:BN362:@XP_MSG">retrigger.v(24)</a><!@TM:1474486824> | Removing sequential instance iretrig.retrigger\[5\]\.fin[5] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@N:BN362:@XP_MSG">retrigger.v(24)</a><!@TM:1474486824> | Removing sequential instance iretrig.retrigger\[4\]\.fin[4] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@N:BN362:@XP_MSG">retrigger.v(24)</a><!@TM:1474486824> | Removing sequential instance iretrig.retrigger\[3\]\.fin[3] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@N:BN362:@XP_MSG">retrigger.v(24)</a><!@TM:1474486824> | Removing sequential instance iretrig.retrigger\[2\]\.fin[2] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@N:BN362:@XP_MSG">retrigger.v(24)</a><!@TM:1474486824> | Removing sequential instance iretrig.retrigger\[1\]\.fin[1] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@N:BN362:@XP_MSG">retrigger.v(24)</a><!@TM:1474486824> | Removing sequential instance iretrig.retrigger\[0\]\.fin[0] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:18:0:18:6:@N:BN362:@XP_MSG">input_reg.v(18)</a><!@TM:1474486824> | Removing sequential instance ireg.input_reg\[0\]\.rst1[0] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:18:0:18:6:@N:BN362:@XP_MSG">input_reg.v(18)</a><!@TM:1474486824> | Removing sequential instance ireg.input_reg\[1\]\.rst1[1] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:18:0:18:6:@N:BN362:@XP_MSG">input_reg.v(18)</a><!@TM:1474486824> | Removing sequential instance ireg.input_reg\[2\]\.rst1[2] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:18:0:18:6:@N:BN362:@XP_MSG">input_reg.v(18)</a><!@TM:1474486824> | Removing sequential instance ireg.input_reg\[3\]\.rst1[3] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:18:0:18:6:@N:BN362:@XP_MSG">input_reg.v(18)</a><!@TM:1474486824> | Removing sequential instance ireg.input_reg\[4\]\.rst1[4] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:18:0:18:6:@N:BN362:@XP_MSG">input_reg.v(18)</a><!@TM:1474486824> | Removing sequential instance ireg.input_reg\[5\]\.rst1[5] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:18:0:18:6:@N:BN362:@XP_MSG">input_reg.v(18)</a><!@TM:1474486824> | Removing sequential instance ireg.input_reg\[6\]\.rst1[6] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:18:0:18:6:@N:BN362:@XP_MSG">input_reg.v(18)</a><!@TM:1474486824> | Removing sequential instance ireg.input_reg\[7\]\.rst1[7] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:18:0:18:6:@N:BN362:@XP_MSG">input_reg.v(18)</a><!@TM:1474486824> | Removing sequential instance ireg.input_reg\[8\]\.rst1[8] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:18:0:18:6:@N:BN362:@XP_MSG">input_reg.v(18)</a><!@TM:1474486824> | Removing sequential instance ireg.input_reg\[9\]\.rst1[9] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:18:0:18:6:@N:BN362:@XP_MSG">input_reg.v(18)</a><!@TM:1474486824> | Removing sequential instance ireg.input_reg\[10\]\.rst1[10] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:18:0:18:6:@N:BN362:@XP_MSG">input_reg.v(18)</a><!@TM:1474486824> | Removing sequential instance ireg.input_reg\[11\]\.rst1[11] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:18:0:18:6:@N:BN362:@XP_MSG">input_reg.v(18)</a><!@TM:1474486824> | Removing sequential instance ireg.input_reg\[12\]\.rst1[12] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:18:0:18:6:@N:BN362:@XP_MSG">input_reg.v(18)</a><!@TM:1474486824> | Removing sequential instance ireg.input_reg\[13\]\.rst1[13] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:18:0:18:6:@N:BN362:@XP_MSG">input_reg.v(18)</a><!@TM:1474486824> | Removing sequential instance ireg.input_reg\[14\]\.rst1[14] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:18:0:18:6:@N:BN362:@XP_MSG">input_reg.v(18)</a><!@TM:1474486824> | Removing sequential instance ireg.input_reg\[15\]\.rst1[15] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:18:0:18:6:@N:BN362:@XP_MSG">input_reg.v(18)</a><!@TM:1474486824> | Removing sequential instance ireg.input_reg\[16\]\.rst1[16] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:18:0:18:6:@N:BN362:@XP_MSG">input_reg.v(18)</a><!@TM:1474486824> | Removing sequential instance ireg.input_reg\[17\]\.rst1[17] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:18:0:18:6:@N:BN362:@XP_MSG">input_reg.v(18)</a><!@TM:1474486824> | Removing sequential instance ireg.input_reg\[18\]\.rst1[18] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:18:0:18:6:@N:BN362:@XP_MSG">input_reg.v(18)</a><!@TM:1474486824> | Removing sequential instance ireg.input_reg\[19\]\.rst1[19] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:18:0:18:6:@N:BN362:@XP_MSG">input_reg.v(18)</a><!@TM:1474486824> | Removing sequential instance ireg.input_reg\[20\]\.rst1[20] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:18:0:18:6:@N:BN362:@XP_MSG">input_reg.v(18)</a><!@TM:1474486824> | Removing sequential instance ireg.input_reg\[21\]\.rst1[21] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:18:0:18:6:@N:BN362:@XP_MSG">input_reg.v(18)</a><!@TM:1474486824> | Removing sequential instance ireg.input_reg\[22\]\.rst1[22] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:18:0:18:6:@N:BN362:@XP_MSG">input_reg.v(18)</a><!@TM:1474486824> | Removing sequential instance ireg.input_reg\[23\]\.rst1[23] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:18:0:18:6:@N:BN362:@XP_MSG">input_reg.v(18)</a><!@TM:1474486824> | Removing sequential instance ireg.input_reg\[24\]\.rst1[24] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:18:0:18:6:@N:BN362:@XP_MSG">input_reg.v(18)</a><!@TM:1474486824> | Removing sequential instance ireg.input_reg\[25\]\.rst1[25] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:18:0:18:6:@N:BN362:@XP_MSG">input_reg.v(18)</a><!@TM:1474486824> | Removing sequential instance ireg.input_reg\[26\]\.rst1[26] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:18:0:18:6:@N:BN362:@XP_MSG">input_reg.v(18)</a><!@TM:1474486824> | Removing sequential instance ireg.input_reg\[27\]\.rst1[27] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:18:0:18:6:@N:BN362:@XP_MSG">input_reg.v(18)</a><!@TM:1474486824> | Removing sequential instance ireg.input_reg\[28\]\.rst1[28] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:18:0:18:6:@N:BN362:@XP_MSG">input_reg.v(18)</a><!@TM:1474486824> | Removing sequential instance ireg.input_reg\[29\]\.rst1[29] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:18:0:18:6:@N:BN362:@XP_MSG">input_reg.v(18)</a><!@TM:1474486824> | Removing sequential instance ireg.input_reg\[30\]\.rst1[30] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:18:0:18:6:@N:BN362:@XP_MSG">input_reg.v(18)</a><!@TM:1474486824> | Removing sequential instance ireg.input_reg\[31\]\.rst1[31] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:18:0:18:6:@N:BN362:@XP_MSG">input_reg.v(18)</a><!@TM:1474486824> | Removing sequential instance ireg.input_reg\[40\]\.rst1[40] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:18:0:18:6:@N:BN362:@XP_MSG">input_reg.v(18)</a><!@TM:1474486824> | Removing sequential instance ireg.input_reg\[41\]\.rst1[41] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:18:0:18:6:@N:BN362:@XP_MSG">input_reg.v(18)</a><!@TM:1474486824> | Removing sequential instance ireg.input_reg\[42\]\.rst1[42] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:18:0:18:6:@N:BN362:@XP_MSG">input_reg.v(18)</a><!@TM:1474486824> | Removing sequential instance ireg.input_reg\[43\]\.rst1[43] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:18:0:18:6:@N:BN362:@XP_MSG">input_reg.v(18)</a><!@TM:1474486824> | Removing sequential instance ireg.input_reg\[44\]\.rst1[44] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:18:0:18:6:@N:BN362:@XP_MSG">input_reg.v(18)</a><!@TM:1474486824> | Removing sequential instance ireg.input_reg\[45\]\.rst1[45] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:18:0:18:6:@N:BN362:@XP_MSG">input_reg.v(18)</a><!@TM:1474486824> | Removing sequential instance ireg.input_reg\[46\]\.rst1[46] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:18:0:18:6:@N:BN362:@XP_MSG">input_reg.v(18)</a><!@TM:1474486824> | Removing sequential instance ireg.input_reg\[47\]\.rst1[47] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:BN362:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Removing sequential instance ireg.input_reg\[0\]\.C[0] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:BN362:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Removing sequential instance ireg.input_reg\[1\]\.C[1] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:BN362:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Removing sequential instance ireg.input_reg\[2\]\.C[2] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:BN362:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Removing sequential instance ireg.input_reg\[3\]\.C[3] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:BN362:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Removing sequential instance ireg.input_reg\[4\]\.C[4] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:BN362:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Removing sequential instance ireg.input_reg\[5\]\.C[5] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:BN362:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Removing sequential instance ireg.input_reg\[6\]\.C[6] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:BN362:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Removing sequential instance ireg.input_reg\[7\]\.C[7] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:BN362:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Removing sequential instance ireg.input_reg\[8\]\.C[8] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:BN362:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Removing sequential instance ireg.input_reg\[9\]\.C[9] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:BN362:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Removing sequential instance ireg.input_reg\[10\]\.C[10] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:BN362:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Removing sequential instance ireg.input_reg\[11\]\.C[11] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:BN362:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Removing sequential instance ireg.input_reg\[12\]\.C[12] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:BN362:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Removing sequential instance ireg.input_reg\[13\]\.C[13] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:BN362:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Removing sequential instance ireg.input_reg\[14\]\.C[14] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:BN362:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Removing sequential instance ireg.input_reg\[15\]\.C[15] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:BN362:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Removing sequential instance ireg.input_reg\[16\]\.C[16] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:BN362:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Removing sequential instance ireg.input_reg\[17\]\.C[17] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:BN362:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Removing sequential instance ireg.input_reg\[18\]\.C[18] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:BN362:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Removing sequential instance ireg.input_reg\[19\]\.C[19] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:BN362:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Removing sequential instance ireg.input_reg\[20\]\.C[20] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:BN362:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Removing sequential instance ireg.input_reg\[21\]\.C[21] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:BN362:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Removing sequential instance ireg.input_reg\[22\]\.C[22] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:BN362:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Removing sequential instance ireg.input_reg\[23\]\.C[23] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:BN362:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Removing sequential instance ireg.input_reg\[24\]\.C[24] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:BN362:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Removing sequential instance ireg.input_reg\[25\]\.C[25] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:BN362:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Removing sequential instance ireg.input_reg\[26\]\.C[26] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:BN362:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Removing sequential instance ireg.input_reg\[27\]\.C[27] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:BN362:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Removing sequential instance ireg.input_reg\[28\]\.C[28] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:BN362:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Removing sequential instance ireg.input_reg\[29\]\.C[29] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:BN362:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Removing sequential instance ireg.input_reg\[30\]\.C[30] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:BN362:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Removing sequential instance ireg.input_reg\[31\]\.C[31] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:BN362:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Removing sequential instance ireg.input_reg\[40\]\.C[40] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:BN362:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Removing sequential instance ireg.input_reg\[41\]\.C[41] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:BN362:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Removing sequential instance ireg.input_reg\[42\]\.C[42] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:BN362:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Removing sequential instance ireg.input_reg\[43\]\.C[43] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:BN362:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Removing sequential instance ireg.input_reg\[44\]\.C[44] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:BN362:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Removing sequential instance ireg.input_reg\[45\]\.C[45] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:BN362:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Removing sequential instance ireg.input_reg\[46\]\.C[46] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:BN362:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Removing sequential instance ireg.input_reg\[47\]\.C[47] (in view: work.PulseStretch_2s_48s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:225:19:225:34:@W:MT462:@XP_MSG">scattertrig.v(225)</a><!@TM:1474486824> | Net And5C[17] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:225:19:225:34:@W:MT462:@XP_MSG">scattertrig.v(225)</a><!@TM:1474486824> | Net And5C[16] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:225:19:225:34:@W:MT462:@XP_MSG">scattertrig.v(225)</a><!@TM:1474486824> | Net And5C[15] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:225:19:225:34:@W:MT462:@XP_MSG">scattertrig.v(225)</a><!@TM:1474486824> | Net And5C[14] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:225:19:225:34:@W:MT462:@XP_MSG">scattertrig.v(225)</a><!@TM:1474486824> | Net And5C[13] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:225:19:225:34:@W:MT462:@XP_MSG">scattertrig.v(225)</a><!@TM:1474486824> | Net And5C[12] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:225:19:225:34:@W:MT462:@XP_MSG">scattertrig.v(225)</a><!@TM:1474486824> | Net And5C[11] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:225:19:225:34:@W:MT462:@XP_MSG">scattertrig.v(225)</a><!@TM:1474486824> | Net And5C[10] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:225:19:225:34:@W:MT462:@XP_MSG">scattertrig.v(225)</a><!@TM:1474486824> | Net And5C[9] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:225:19:225:34:@W:MT462:@XP_MSG">scattertrig.v(225)</a><!@TM:1474486824> | Net And5C[8] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:225:19:225:34:@W:MT462:@XP_MSG">scattertrig.v(225)</a><!@TM:1474486824> | Net And5C[7] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:225:19:225:34:@W:MT462:@XP_MSG">scattertrig.v(225)</a><!@TM:1474486824> | Net And5C[6] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:225:19:225:34:@W:MT462:@XP_MSG">scattertrig.v(225)</a><!@TM:1474486824> | Net And5C[5] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:225:19:225:34:@W:MT462:@XP_MSG">scattertrig.v(225)</a><!@TM:1474486824> | Net And5C[4] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:225:19:225:34:@W:MT462:@XP_MSG">scattertrig.v(225)</a><!@TM:1474486824> | Net And5C[3] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:225:19:225:34:@W:MT462:@XP_MSG">scattertrig.v(225)</a><!@TM:1474486824> | Net And5C[2] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:225:19:225:34:@W:MT462:@XP_MSG">scattertrig.v(225)</a><!@TM:1474486824> | Net And5C[1] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:225:19:225:34:@W:MT462:@XP_MSG">scattertrig.v(225)</a><!@TM:1474486824> | Net And5C[0] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:224:19:224:34:@W:MT462:@XP_MSG">scattertrig.v(224)</a><!@TM:1474486824> | Net And3C[17] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:224:19:224:34:@W:MT462:@XP_MSG">scattertrig.v(224)</a><!@TM:1474486824> | Net And3C[16] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:224:19:224:34:@W:MT462:@XP_MSG">scattertrig.v(224)</a><!@TM:1474486824> | Net And3C[15] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:224:19:224:34:@W:MT462:@XP_MSG">scattertrig.v(224)</a><!@TM:1474486824> | Net And3C[14] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:224:19:224:34:@W:MT462:@XP_MSG">scattertrig.v(224)</a><!@TM:1474486824> | Net And3C[13] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:224:19:224:34:@W:MT462:@XP_MSG">scattertrig.v(224)</a><!@TM:1474486824> | Net And3C[12] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:224:19:224:34:@W:MT462:@XP_MSG">scattertrig.v(224)</a><!@TM:1474486824> | Net And3C[11] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:224:19:224:34:@W:MT462:@XP_MSG">scattertrig.v(224)</a><!@TM:1474486824> | Net And3C[10] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:224:19:224:34:@W:MT462:@XP_MSG">scattertrig.v(224)</a><!@TM:1474486824> | Net And3C[9] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:224:19:224:34:@W:MT462:@XP_MSG">scattertrig.v(224)</a><!@TM:1474486824> | Net And3C[8] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:224:19:224:34:@W:MT462:@XP_MSG">scattertrig.v(224)</a><!@TM:1474486824> | Net And3C[7] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:224:19:224:34:@W:MT462:@XP_MSG">scattertrig.v(224)</a><!@TM:1474486824> | Net And3C[6] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:224:19:224:34:@W:MT462:@XP_MSG">scattertrig.v(224)</a><!@TM:1474486824> | Net And3C[5] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:224:19:224:34:@W:MT462:@XP_MSG">scattertrig.v(224)</a><!@TM:1474486824> | Net And3C[4] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:224:19:224:34:@W:MT462:@XP_MSG">scattertrig.v(224)</a><!@TM:1474486824> | Net And3C[3] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:224:19:224:34:@W:MT462:@XP_MSG">scattertrig.v(224)</a><!@TM:1474486824> | Net And3C[2] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:224:19:224:34:@W:MT462:@XP_MSG">scattertrig.v(224)</a><!@TM:1474486824> | Net And3C[1] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:224:19:224:34:@W:MT462:@XP_MSG">scattertrig.v(224)</a><!@TM:1474486824> | Net And3C[0] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:157:23:157:38:@W:MT462:@XP_MSG">scattertrig.v(157)</a><!@TM:1474486824> | Net And5B[17] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:157:23:157:38:@W:MT462:@XP_MSG">scattertrig.v(157)</a><!@TM:1474486824> | Net And5B[16] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:157:23:157:38:@W:MT462:@XP_MSG">scattertrig.v(157)</a><!@TM:1474486824> | Net And5B[15] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:157:23:157:38:@W:MT462:@XP_MSG">scattertrig.v(157)</a><!@TM:1474486824> | Net And5B[14] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:157:23:157:38:@W:MT462:@XP_MSG">scattertrig.v(157)</a><!@TM:1474486824> | Net And5B[13] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:157:23:157:38:@W:MT462:@XP_MSG">scattertrig.v(157)</a><!@TM:1474486824> | Net And5B[12] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:157:23:157:38:@W:MT462:@XP_MSG">scattertrig.v(157)</a><!@TM:1474486824> | Net And5B[11] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:157:23:157:38:@W:MT462:@XP_MSG">scattertrig.v(157)</a><!@TM:1474486824> | Net And5B[10] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:157:23:157:38:@W:MT462:@XP_MSG">scattertrig.v(157)</a><!@TM:1474486824> | Net And5B[9] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:157:23:157:38:@W:MT462:@XP_MSG">scattertrig.v(157)</a><!@TM:1474486824> | Net And5B[8] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:157:23:157:38:@W:MT462:@XP_MSG">scattertrig.v(157)</a><!@TM:1474486824> | Net And5B[7] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:157:23:157:38:@W:MT462:@XP_MSG">scattertrig.v(157)</a><!@TM:1474486824> | Net And5B[6] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:157:23:157:38:@W:MT462:@XP_MSG">scattertrig.v(157)</a><!@TM:1474486824> | Net And5B[5] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:157:23:157:38:@W:MT462:@XP_MSG">scattertrig.v(157)</a><!@TM:1474486824> | Net And5B[4] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:157:23:157:38:@W:MT462:@XP_MSG">scattertrig.v(157)</a><!@TM:1474486824> | Net And5B[3] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:157:23:157:38:@W:MT462:@XP_MSG">scattertrig.v(157)</a><!@TM:1474486824> | Net And5B[2] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:157:23:157:38:@W:MT462:@XP_MSG">scattertrig.v(157)</a><!@TM:1474486824> | Net And5B[1] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:157:23:157:38:@W:MT462:@XP_MSG">scattertrig.v(157)</a><!@TM:1474486824> | Net And5B[0] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:156:23:156:38:@W:MT462:@XP_MSG">scattertrig.v(156)</a><!@TM:1474486824> | Net And3B[17] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:156:23:156:38:@W:MT462:@XP_MSG">scattertrig.v(156)</a><!@TM:1474486824> | Net And3B[16] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:156:23:156:38:@W:MT462:@XP_MSG">scattertrig.v(156)</a><!@TM:1474486824> | Net And3B[15] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:156:23:156:38:@W:MT462:@XP_MSG">scattertrig.v(156)</a><!@TM:1474486824> | Net And3B[14] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:156:23:156:38:@W:MT462:@XP_MSG">scattertrig.v(156)</a><!@TM:1474486824> | Net And3B[13] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:156:23:156:38:@W:MT462:@XP_MSG">scattertrig.v(156)</a><!@TM:1474486824> | Net And3B[12] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:156:23:156:38:@W:MT462:@XP_MSG">scattertrig.v(156)</a><!@TM:1474486824> | Net And3B[11] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:156:23:156:38:@W:MT462:@XP_MSG">scattertrig.v(156)</a><!@TM:1474486824> | Net And3B[10] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:156:23:156:38:@W:MT462:@XP_MSG">scattertrig.v(156)</a><!@TM:1474486824> | Net And3B[9] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:156:23:156:38:@W:MT462:@XP_MSG">scattertrig.v(156)</a><!@TM:1474486824> | Net And3B[8] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:156:23:156:38:@W:MT462:@XP_MSG">scattertrig.v(156)</a><!@TM:1474486824> | Net And3B[7] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:156:23:156:38:@W:MT462:@XP_MSG">scattertrig.v(156)</a><!@TM:1474486824> | Net And3B[6] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:156:23:156:38:@W:MT462:@XP_MSG">scattertrig.v(156)</a><!@TM:1474486824> | Net And3B[5] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:156:23:156:38:@W:MT462:@XP_MSG">scattertrig.v(156)</a><!@TM:1474486824> | Net And3B[4] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:156:23:156:38:@W:MT462:@XP_MSG">scattertrig.v(156)</a><!@TM:1474486824> | Net And3B[3] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:156:23:156:38:@W:MT462:@XP_MSG">scattertrig.v(156)</a><!@TM:1474486824> | Net And3B[2] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:156:23:156:38:@W:MT462:@XP_MSG">scattertrig.v(156)</a><!@TM:1474486824> | Net And3B[1] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:156:23:156:38:@W:MT462:@XP_MSG">scattertrig.v(156)</a><!@TM:1474486824> | Net And3B[0] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:90:23:90:38:@W:MT462:@XP_MSG">scattertrig.v(90)</a><!@TM:1474486824> | Net And5A[17] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:90:23:90:38:@W:MT462:@XP_MSG">scattertrig.v(90)</a><!@TM:1474486824> | Net And5A[16] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:90:23:90:38:@W:MT462:@XP_MSG">scattertrig.v(90)</a><!@TM:1474486824> | Net And5A[15] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:90:23:90:38:@W:MT462:@XP_MSG">scattertrig.v(90)</a><!@TM:1474486824> | Net And5A[14] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:90:23:90:38:@W:MT462:@XP_MSG">scattertrig.v(90)</a><!@TM:1474486824> | Net And5A[13] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:90:23:90:38:@W:MT462:@XP_MSG">scattertrig.v(90)</a><!@TM:1474486824> | Net And5A[12] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:90:23:90:38:@W:MT462:@XP_MSG">scattertrig.v(90)</a><!@TM:1474486824> | Net And5A[11] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:90:23:90:38:@W:MT462:@XP_MSG">scattertrig.v(90)</a><!@TM:1474486824> | Net And5A[10] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:90:23:90:38:@W:MT462:@XP_MSG">scattertrig.v(90)</a><!@TM:1474486824> | Net And5A[9] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:90:23:90:38:@W:MT462:@XP_MSG">scattertrig.v(90)</a><!@TM:1474486824> | Net And5A[8] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:90:23:90:38:@W:MT462:@XP_MSG">scattertrig.v(90)</a><!@TM:1474486824> | Net And5A[7] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:90:23:90:38:@W:MT462:@XP_MSG">scattertrig.v(90)</a><!@TM:1474486824> | Net And5A[6] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:90:23:90:38:@W:MT462:@XP_MSG">scattertrig.v(90)</a><!@TM:1474486824> | Net And5A[5] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:90:23:90:38:@W:MT462:@XP_MSG">scattertrig.v(90)</a><!@TM:1474486824> | Net And5A[4] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:90:23:90:38:@W:MT462:@XP_MSG">scattertrig.v(90)</a><!@TM:1474486824> | Net And5A[3] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:90:23:90:38:@W:MT462:@XP_MSG">scattertrig.v(90)</a><!@TM:1474486824> | Net And5A[2] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:90:23:90:38:@W:MT462:@XP_MSG">scattertrig.v(90)</a><!@TM:1474486824> | Net And5A[1] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:90:23:90:38:@W:MT462:@XP_MSG">scattertrig.v(90)</a><!@TM:1474486824> | Net And5A[0] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:89:23:89:38:@W:MT462:@XP_MSG">scattertrig.v(89)</a><!@TM:1474486824> | Net And3A[17] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:89:23:89:38:@W:MT462:@XP_MSG">scattertrig.v(89)</a><!@TM:1474486824> | Net And3A[16] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:89:23:89:38:@W:MT462:@XP_MSG">scattertrig.v(89)</a><!@TM:1474486824> | Net And3A[15] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:89:23:89:38:@W:MT462:@XP_MSG">scattertrig.v(89)</a><!@TM:1474486824> | Net And3A[14] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:89:23:89:38:@W:MT462:@XP_MSG">scattertrig.v(89)</a><!@TM:1474486824> | Net And3A[13] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:89:23:89:38:@W:MT462:@XP_MSG">scattertrig.v(89)</a><!@TM:1474486824> | Net And3A[12] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:89:23:89:38:@W:MT462:@XP_MSG">scattertrig.v(89)</a><!@TM:1474486824> | Net And3A[11] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:89:23:89:38:@W:MT462:@XP_MSG">scattertrig.v(89)</a><!@TM:1474486824> | Net And3A[10] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:89:23:89:38:@W:MT462:@XP_MSG">scattertrig.v(89)</a><!@TM:1474486824> | Net And3A[9] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:89:23:89:38:@W:MT462:@XP_MSG">scattertrig.v(89)</a><!@TM:1474486824> | Net And3A[8] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:89:23:89:38:@W:MT462:@XP_MSG">scattertrig.v(89)</a><!@TM:1474486824> | Net And3A[7] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:89:23:89:38:@W:MT462:@XP_MSG">scattertrig.v(89)</a><!@TM:1474486824> | Net And3A[6] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:89:23:89:38:@W:MT462:@XP_MSG">scattertrig.v(89)</a><!@TM:1474486824> | Net And3A[5] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:89:23:89:38:@W:MT462:@XP_MSG">scattertrig.v(89)</a><!@TM:1474486824> | Net And3A[4] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:89:23:89:38:@W:MT462:@XP_MSG">scattertrig.v(89)</a><!@TM:1474486824> | Net And3A[3] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:89:23:89:38:@W:MT462:@XP_MSG">scattertrig.v(89)</a><!@TM:1474486824> | Net And3A[2] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:89:23:89:38:@W:MT462:@XP_MSG">scattertrig.v(89)</a><!@TM:1474486824> | Net And3A[1] appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\bartz\documents\lattice\triglut\source\scattertrig.v:89:23:89:38:@W:MT462:@XP_MSG">scattertrig.v(89)</a><!@TM:1474486824> | Net And3A[0] appears to be an unidentified clock source. Assuming default frequency. </font>
@N:<a href="@N:MT206:@XP_HELP">MT206</a> : <!@TM:1474486824> | Auto Constrain mode is enabled 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 147MB peak: 151MB)

@N: : <a href="d:\bartz\documents\lattice\triglut\leds.v:35:0:35:6:@N::@XP_MSG">leds.v(35)</a><!@TM:1474486824> | Found counter in view:work.ScatterTrig(verilog) inst Blink.count[31:0]

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 147MB peak: 151MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:BN362:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Removing sequential instance ps4.ireg.input_reg\[46\]\.C[46] (in view: work.ScatterTrig(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:BN362:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Removing sequential instance ps4.ireg.input_reg\[47\]\.C[47] (in view: work.ScatterTrig(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:18:0:18:6:@N:BN362:@XP_MSG">input_reg.v(18)</a><!@TM:1474486824> | Removing sequential instance ps4.ireg.input_reg\[46\]\.rst1[46] (in view: work.ScatterTrig(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:18:0:18:6:@N:BN362:@XP_MSG">input_reg.v(18)</a><!@TM:1474486824> | Removing sequential instance ps4.ireg.input_reg\[47\]\.rst1[47] (in view: work.ScatterTrig(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:BN362:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Removing sequential instance ps4.iretrig.retrigger\[46\]\.retr[46] (in view: work.ScatterTrig(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@A:BN291:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Boundary register ps4.iretrig.retrigger\[46\]\.retr[46] (in view: work.ScatterTrig(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:BN362:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Removing sequential instance ps4.iretrig.retrigger\[47\]\.retr[47] (in view: work.ScatterTrig(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@A:BN291:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Boundary register ps4.iretrig.retrigger\[47\]\.retr[47] (in view: work.ScatterTrig(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@N:BN362:@XP_MSG">retrigger.v(24)</a><!@TM:1474486824> | Removing sequential instance ps4.iretrig.retrigger\[47\]\.fin[47] (in view: work.ScatterTrig(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@A:BN291:@XP_MSG">retrigger.v(24)</a><!@TM:1474486824> | Boundary register ps4.iretrig.retrigger\[47\]\.fin[47] (in view: work.ScatterTrig(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@N:BN362:@XP_MSG">retrigger.v(24)</a><!@TM:1474486824> | Removing sequential instance ps4.iretrig.retrigger\[46\]\.fin[46] (in view: work.ScatterTrig(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@A:BN291:@XP_MSG">retrigger.v(24)</a><!@TM:1474486824> | Boundary register ps4.iretrig.retrigger\[46\]\.fin[46] (in view: work.ScatterTrig(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:BN362:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Removing sequential instance ps5.ireg.input_reg\[46\]\.C[46] (in view: work.ScatterTrig(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:BN362:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Removing sequential instance ps5.ireg.input_reg\[47\]\.C[47] (in view: work.ScatterTrig(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:18:0:18:6:@N:BN362:@XP_MSG">input_reg.v(18)</a><!@TM:1474486824> | Removing sequential instance ps5.ireg.input_reg\[46\]\.rst1[46] (in view: work.ScatterTrig(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:18:0:18:6:@N:BN362:@XP_MSG">input_reg.v(18)</a><!@TM:1474486824> | Removing sequential instance ps5.ireg.input_reg\[47\]\.rst1[47] (in view: work.ScatterTrig(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:BN362:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Removing sequential instance ps5.iretrig.retrigger\[46\]\.retr[46] (in view: work.ScatterTrig(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@A:BN291:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Boundary register ps5.iretrig.retrigger\[46\]\.retr[46] (in view: work.ScatterTrig(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:BN362:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Removing sequential instance ps5.iretrig.retrigger\[47\]\.retr[47] (in view: work.ScatterTrig(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@A:BN291:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Boundary register ps5.iretrig.retrigger\[47\]\.retr[47] (in view: work.ScatterTrig(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@N:BN362:@XP_MSG">retrigger.v(24)</a><!@TM:1474486824> | Removing sequential instance ps5.iretrig.retrigger\[47\]\.fin[47] (in view: work.ScatterTrig(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@A:BN291:@XP_MSG">retrigger.v(24)</a><!@TM:1474486824> | Boundary register ps5.iretrig.retrigger\[47\]\.fin[47] (in view: work.ScatterTrig(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@N:BN362:@XP_MSG">retrigger.v(24)</a><!@TM:1474486824> | Removing sequential instance ps5.iretrig.retrigger\[46\]\.fin[46] (in view: work.ScatterTrig(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@A:BN291:@XP_MSG">retrigger.v(24)</a><!@TM:1474486824> | Boundary register ps5.iretrig.retrigger\[46\]\.fin[46] (in view: work.ScatterTrig(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:BN362:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Removing sequential instance ps6.ireg.input_reg\[46\]\.C[46] (in view: work.ScatterTrig(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:BN362:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Removing sequential instance ps6.ireg.input_reg\[47\]\.C[47] (in view: work.ScatterTrig(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:18:0:18:6:@N:BN362:@XP_MSG">input_reg.v(18)</a><!@TM:1474486824> | Removing sequential instance ps6.ireg.input_reg\[46\]\.rst1[46] (in view: work.ScatterTrig(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:18:0:18:6:@N:BN362:@XP_MSG">input_reg.v(18)</a><!@TM:1474486824> | Removing sequential instance ps6.ireg.input_reg\[47\]\.rst1[47] (in view: work.ScatterTrig(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@N:BN362:@XP_MSG">retrigger.v(24)</a><!@TM:1474486824> | Removing sequential instance ps6.iretrig.retrigger\[47\]\.fin[47] (in view: work.ScatterTrig(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@A:BN291:@XP_MSG">retrigger.v(24)</a><!@TM:1474486824> | Boundary register ps6.iretrig.retrigger\[47\]\.fin[47] (in view: work.ScatterTrig(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@N:BN362:@XP_MSG">retrigger.v(24)</a><!@TM:1474486824> | Removing sequential instance ps6.iretrig.retrigger\[46\]\.fin[46] (in view: work.ScatterTrig(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:24:2:24:8:@A:BN291:@XP_MSG">retrigger.v(24)</a><!@TM:1474486824> | Boundary register ps6.iretrig.retrigger\[46\]\.fin[46] (in view: work.ScatterTrig(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:BN362:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Removing sequential instance ps6.iretrig.retrigger\[46\]\.retr[46] (in view: work.ScatterTrig(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@A:BN291:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Boundary register ps6.iretrig.retrigger\[46\]\.retr[46] (in view: work.ScatterTrig(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:BN362:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Removing sequential instance ps6.iretrig.retrigger\[47\]\.retr[47] (in view: work.ScatterTrig(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@A:BN291:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Boundary register ps6.iretrig.retrigger\[47\]\.retr[47] (in view: work.ScatterTrig(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Removing sequential instance ps6.leadEdgeDelay.Bitwise_Delay\[46\]\.Dline.res[5] (in view: work.ScatterTrig(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@A:BN291:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Boundary register ps6.leadEdgeDelay.Bitwise_Delay\[46\]\.Dline.res[5] (in view: work.ScatterTrig(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Removing sequential instance ps6.leadEdgeDelay.Bitwise_Delay\[46\]\.Dline.res[4] (in view: work.ScatterTrig(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@A:BN291:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Boundary register ps6.leadEdgeDelay.Bitwise_Delay\[46\]\.Dline.res[4] (in view: work.ScatterTrig(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Removing sequential instance ps6.leadEdgeDelay.Bitwise_Delay\[46\]\.Dline.res[3] (in view: work.ScatterTrig(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@A:BN291:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Boundary register ps6.leadEdgeDelay.Bitwise_Delay\[46\]\.Dline.res[3] (in view: work.ScatterTrig(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Removing sequential instance ps6.leadEdgeDelay.Bitwise_Delay\[46\]\.Dline.res[2] (in view: work.ScatterTrig(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@A:BN291:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Boundary register ps6.leadEdgeDelay.Bitwise_Delay\[46\]\.Dline.res[2] (in view: work.ScatterTrig(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Removing sequential instance ps6.leadEdgeDelay.Bitwise_Delay\[46\]\.Dline.res[1] (in view: work.ScatterTrig(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@A:BN291:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Boundary register ps6.leadEdgeDelay.Bitwise_Delay\[46\]\.Dline.res[1] (in view: work.ScatterTrig(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Removing sequential instance ps6.leadEdgeDelay.Bitwise_Delay\[46\]\.Dline.res[0] (in view: work.ScatterTrig(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@A:BN291:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Boundary register ps6.leadEdgeDelay.Bitwise_Delay\[46\]\.Dline.res[0] (in view: work.ScatterTrig(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Removing sequential instance ps6.leadEdgeDelay.Bitwise_Delay\[46\]\.Dline.res[6] (in view: work.ScatterTrig(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@A:BN291:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Boundary register ps6.leadEdgeDelay.Bitwise_Delay\[46\]\.Dline.res[6] (in view: work.ScatterTrig(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Removing sequential instance ps6.leadEdgeDelay.Bitwise_Delay\[47\]\.Dline.res[5] (in view: work.ScatterTrig(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@A:BN291:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Boundary register ps6.leadEdgeDelay.Bitwise_Delay\[47\]\.Dline.res[5] (in view: work.ScatterTrig(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Removing sequential instance ps6.leadEdgeDelay.Bitwise_Delay\[47\]\.Dline.res[4] (in view: work.ScatterTrig(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@A:BN291:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Boundary register ps6.leadEdgeDelay.Bitwise_Delay\[47\]\.Dline.res[4] (in view: work.ScatterTrig(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Removing sequential instance ps6.leadEdgeDelay.Bitwise_Delay\[47\]\.Dline.res[3] (in view: work.ScatterTrig(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@A:BN291:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Boundary register ps6.leadEdgeDelay.Bitwise_Delay\[47\]\.Dline.res[3] (in view: work.ScatterTrig(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Removing sequential instance ps6.leadEdgeDelay.Bitwise_Delay\[47\]\.Dline.res[2] (in view: work.ScatterTrig(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@A:BN291:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Boundary register ps6.leadEdgeDelay.Bitwise_Delay\[47\]\.Dline.res[2] (in view: work.ScatterTrig(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Removing sequential instance ps6.leadEdgeDelay.Bitwise_Delay\[47\]\.Dline.res[1] (in view: work.ScatterTrig(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@A:BN291:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Boundary register ps6.leadEdgeDelay.Bitwise_Delay\[47\]\.Dline.res[1] (in view: work.ScatterTrig(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Removing sequential instance ps6.leadEdgeDelay.Bitwise_Delay\[47\]\.Dline.res[0] (in view: work.ScatterTrig(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@A:BN291:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Boundary register ps6.leadEdgeDelay.Bitwise_Delay\[47\]\.Dline.res[0] (in view: work.ScatterTrig(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Removing sequential instance ps6.leadEdgeDelay.Bitwise_Delay\[47\]\.Dline.res[6] (in view: work.ScatterTrig(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@A:BN291:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Boundary register ps6.leadEdgeDelay.Bitwise_Delay\[47\]\.Dline.res[6] (in view: work.ScatterTrig(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Removing sequential instance ps5.leadEdgeDelay.Bitwise_Delay\[46\]\.Dline.res[5] (in view: work.ScatterTrig(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@A:BN291:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Boundary register ps5.leadEdgeDelay.Bitwise_Delay\[46\]\.Dline.res[5] (in view: work.ScatterTrig(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Removing sequential instance ps5.leadEdgeDelay.Bitwise_Delay\[46\]\.Dline.res[4] (in view: work.ScatterTrig(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@A:BN291:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Boundary register ps5.leadEdgeDelay.Bitwise_Delay\[46\]\.Dline.res[4] (in view: work.ScatterTrig(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Removing sequential instance ps5.leadEdgeDelay.Bitwise_Delay\[46\]\.Dline.res[3] (in view: work.ScatterTrig(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@A:BN291:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Boundary register ps5.leadEdgeDelay.Bitwise_Delay\[46\]\.Dline.res[3] (in view: work.ScatterTrig(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Removing sequential instance ps5.leadEdgeDelay.Bitwise_Delay\[46\]\.Dline.res[2] (in view: work.ScatterTrig(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@A:BN291:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Boundary register ps5.leadEdgeDelay.Bitwise_Delay\[46\]\.Dline.res[2] (in view: work.ScatterTrig(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Removing sequential instance ps5.leadEdgeDelay.Bitwise_Delay\[46\]\.Dline.res[1] (in view: work.ScatterTrig(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@A:BN291:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Boundary register ps5.leadEdgeDelay.Bitwise_Delay\[46\]\.Dline.res[1] (in view: work.ScatterTrig(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Removing sequential instance ps5.leadEdgeDelay.Bitwise_Delay\[46\]\.Dline.res[0] (in view: work.ScatterTrig(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@A:BN291:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Boundary register ps5.leadEdgeDelay.Bitwise_Delay\[46\]\.Dline.res[0] (in view: work.ScatterTrig(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Removing sequential instance ps5.leadEdgeDelay.Bitwise_Delay\[47\]\.Dline.res[5] (in view: work.ScatterTrig(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@A:BN291:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Boundary register ps5.leadEdgeDelay.Bitwise_Delay\[47\]\.Dline.res[5] (in view: work.ScatterTrig(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Removing sequential instance ps5.leadEdgeDelay.Bitwise_Delay\[47\]\.Dline.res[4] (in view: work.ScatterTrig(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@A:BN291:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Boundary register ps5.leadEdgeDelay.Bitwise_Delay\[47\]\.Dline.res[4] (in view: work.ScatterTrig(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Removing sequential instance ps5.leadEdgeDelay.Bitwise_Delay\[47\]\.Dline.res[3] (in view: work.ScatterTrig(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@A:BN291:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Boundary register ps5.leadEdgeDelay.Bitwise_Delay\[47\]\.Dline.res[3] (in view: work.ScatterTrig(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Removing sequential instance ps5.leadEdgeDelay.Bitwise_Delay\[47\]\.Dline.res[2] (in view: work.ScatterTrig(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@A:BN291:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Boundary register ps5.leadEdgeDelay.Bitwise_Delay\[47\]\.Dline.res[2] (in view: work.ScatterTrig(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Removing sequential instance ps5.leadEdgeDelay.Bitwise_Delay\[47\]\.Dline.res[1] (in view: work.ScatterTrig(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@A:BN291:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Boundary register ps5.leadEdgeDelay.Bitwise_Delay\[47\]\.Dline.res[1] (in view: work.ScatterTrig(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Removing sequential instance ps5.leadEdgeDelay.Bitwise_Delay\[47\]\.Dline.res[0] (in view: work.ScatterTrig(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@A:BN291:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Boundary register ps5.leadEdgeDelay.Bitwise_Delay\[47\]\.Dline.res[0] (in view: work.ScatterTrig(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Removing sequential instance ps4.leadEdgeDelay.Bitwise_Delay\[46\]\.Dline.res[2] (in view: work.ScatterTrig(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@A:BN291:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Boundary register ps4.leadEdgeDelay.Bitwise_Delay\[46\]\.Dline.res[2] (in view: work.ScatterTrig(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Removing sequential instance ps4.leadEdgeDelay.Bitwise_Delay\[46\]\.Dline.res[1] (in view: work.ScatterTrig(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@A:BN291:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Boundary register ps4.leadEdgeDelay.Bitwise_Delay\[46\]\.Dline.res[1] (in view: work.ScatterTrig(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Removing sequential instance ps4.leadEdgeDelay.Bitwise_Delay\[46\]\.Dline.res[0] (in view: work.ScatterTrig(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@A:BN291:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Boundary register ps4.leadEdgeDelay.Bitwise_Delay\[46\]\.Dline.res[0] (in view: work.ScatterTrig(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Removing sequential instance ps4.leadEdgeDelay.Bitwise_Delay\[46\]\.Dline.res[4] (in view: work.ScatterTrig(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@A:BN291:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Boundary register ps4.leadEdgeDelay.Bitwise_Delay\[46\]\.Dline.res[4] (in view: work.ScatterTrig(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Removing sequential instance ps4.leadEdgeDelay.Bitwise_Delay\[46\]\.Dline.res[3] (in view: work.ScatterTrig(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@A:BN291:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Boundary register ps4.leadEdgeDelay.Bitwise_Delay\[46\]\.Dline.res[3] (in view: work.ScatterTrig(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Removing sequential instance ps4.leadEdgeDelay.Bitwise_Delay\[47\]\.Dline.res[4] (in view: work.ScatterTrig(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@A:BN291:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Boundary register ps4.leadEdgeDelay.Bitwise_Delay\[47\]\.Dline.res[4] (in view: work.ScatterTrig(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Removing sequential instance ps4.leadEdgeDelay.Bitwise_Delay\[47\]\.Dline.res[3] (in view: work.ScatterTrig(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@A:BN291:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Boundary register ps4.leadEdgeDelay.Bitwise_Delay\[47\]\.Dline.res[3] (in view: work.ScatterTrig(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Removing sequential instance ps4.leadEdgeDelay.Bitwise_Delay\[47\]\.Dline.res[2] (in view: work.ScatterTrig(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@A:BN291:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Boundary register ps4.leadEdgeDelay.Bitwise_Delay\[47\]\.Dline.res[2] (in view: work.ScatterTrig(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Removing sequential instance ps4.leadEdgeDelay.Bitwise_Delay\[47\]\.Dline.res[1] (in view: work.ScatterTrig(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@A:BN291:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Boundary register ps4.leadEdgeDelay.Bitwise_Delay\[47\]\.Dline.res[1] (in view: work.ScatterTrig(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@N:BN362:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Removing sequential instance ps4.leadEdgeDelay.Bitwise_Delay\[47\]\.Dline.res[0] (in view: work.ScatterTrig(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\bartz\documents\lattice\triglut\source\delaybit.v:14:0:14:6:@A:BN291:@XP_MSG">delaybit.v(14)</a><!@TM:1474486824> | Boundary register ps4.leadEdgeDelay.Bitwise_Delay\[47\]\.Dline.res[0] (in view: work.ScatterTrig(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 149MB peak: 151MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 149MB peak: 151MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 150MB peak: 151MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 151MB peak: 152MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 151MB peak: 152MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 150MB peak: 152MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 151MB peak: 152MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 154MB peak: 157MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -0.94ns		2149 /      2236
   2		0h:00m:01s		    -0.94ns		2143 /      2236
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:FX271:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Instance "ps6.ireg.input_reg\[11\]\.C[11]" with 6 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:FX271:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Instance "ps4.ireg.input_reg\[11\]\.C[11]" with 6 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:FX271:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Instance "ps6.ireg.input_reg\[26\]\.C[26]" with 6 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:FX271:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Instance "ps5.ireg.input_reg\[11\]\.C[11]" with 6 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:FX271:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Instance "ps4.ireg.input_reg\[26\]\.C[26]" with 6 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:FX271:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Instance "ps5.ireg.input_reg\[26\]\.C[26]" with 6 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:FX271:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Instance "ps5.ireg.input_reg\[20\]\.C[20]" with 5 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:FX271:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Instance "ps6.ireg.input_reg\[27\]\.C[27]" with 5 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:FX271:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Instance "ps5.ireg.input_reg\[10\]\.C[10]" with 5 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:FX271:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Instance "ps4.ireg.input_reg\[12\]\.C[12]" with 5 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:FX271:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Instance "ps6.ireg.input_reg\[20\]\.C[20]" with 5 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:FX271:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Instance "ps5.ireg.input_reg\[25\]\.C[25]" with 5 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:FX271:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Instance "ps4.ireg.input_reg\[20\]\.C[20]" with 5 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:FX271:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Instance "ps4.ireg.input_reg\[25\]\.C[25]" with 5 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:FX271:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Instance "ps6.ireg.input_reg\[12\]\.C[12]" with 5 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:FX271:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Instance "ps6.ireg.input_reg\[16\]\.C[16]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:FX271:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Instance "ps6.ireg.input_reg\[13\]\.C[13]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:FX271:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Instance "ps6.ireg.input_reg\[8\]\.C[8]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:FX271:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Instance "ps6.ireg.input_reg\[33\]\.C[33]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:FX271:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Instance "ps6.ireg.input_reg\[22\]\.C[22]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:FX271:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Instance "ps6.ireg.input_reg\[34\]\.C[34]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:FX271:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Instance "ps6.ireg.input_reg\[38\]\.C[38]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:FX271:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Instance "ps5.ireg.input_reg\[19\]\.C[19]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:FX271:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Instance "ps5.ireg.input_reg\[18\]\.C[18]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:FX271:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Instance "ps6.ireg.input_reg\[17\]\.C[17]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:FX271:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Instance "ps5.ireg.input_reg\[9\]\.C[9]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:FX271:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Instance "ps5.ireg.input_reg\[29\]\.C[29]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:FX271:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Instance "ps6.ireg.input_reg\[35\]\.C[35]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:FX271:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Instance "ps6.ireg.input_reg\[18\]\.C[18]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:FX271:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Instance "ps4.ireg.input_reg\[17\]\.C[17]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:FX271:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Instance "ps4.ireg.input_reg\[13\]\.C[13]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:FX271:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Instance "ps5.ireg.input_reg\[24\]\.C[24]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:FX271:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Instance "ps5.ireg.input_reg\[17\]\.C[17]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:FX271:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Instance "ps4.ireg.input_reg\[16\]\.C[16]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:FX271:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Instance "ps4.ireg.input_reg\[29\]\.C[29]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:FX271:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Instance "ps4.ireg.input_reg\[38\]\.C[38]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:FX271:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Instance "ps4.ireg.input_reg\[37\]\.C[37]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:FX271:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Instance "ps4.ireg.input_reg\[36\]\.C[36]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:FX271:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Instance "ps6.ireg.input_reg\[23\]\.C[23]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:FX271:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Instance "ps4.ireg.input_reg\[19\]\.C[19]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:FX271:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Instance "ps6.ireg.input_reg\[39\]\.C[39]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:FX271:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Instance "ps4.ireg.input_reg\[39\]\.C[39]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:FX271:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Instance "ps6.ireg.input_reg\[19\]\.C[19]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:FX271:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Instance "ps6.ireg.input_reg\[36\]\.C[36]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:FX271:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Instance "ps6.ireg.input_reg\[37\]\.C[37]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:FX271:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Instance "ps5.ireg.input_reg\[16\]\.C[16]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:FX271:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Instance "ps5.ireg.input_reg\[15\]\.C[15]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:FX271:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Instance "ps5.ireg.input_reg\[14\]\.C[14]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:FX271:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Instance "ps4.ireg.input_reg\[35\]\.C[35]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:FX271:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Instance "ps6.ireg.input_reg\[28\]\.C[28]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:FX271:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Instance "ps4.ireg.input_reg\[8\]\.C[8]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:FX271:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Instance "ps4.ireg.input_reg\[18\]\.C[18]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:FX271:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Instance "ps4.ireg.input_reg\[24\]\.C[24]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:FX271:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Instance "ps4.ireg.input_reg\[34\]\.C[34]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:FX271:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Instance "ps4.ireg.input_reg\[33\]\.C[33]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:FX271:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Instance "ps4.ireg.input_reg\[27\]\.C[27]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:FX271:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Instance "ps5.ireg.input_reg\[27\]\.C[27]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:FX271:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Instance "ps5.ireg.input_reg\[12\]\.C[12]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:FX271:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Instance "ps4.ireg.input_reg\[10\]\.C[10]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:FX271:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Instance "ps6.ireg.input_reg\[25\]\.C[25]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\input_reg.v:21:0:21:6:@N:FX271:@XP_MSG">input_reg.v(21)</a><!@TM:1474486824> | Instance "ps6.ireg.input_reg\[10\]\.C[10]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd3A.ireg.And3A1_i[4]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd3B.ireg.And3B1_i[9]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd3B.ireg.And3B1_i[8]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd3B.ireg.And3B1_i[14]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd3B.ireg.And3B1_i[13]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd3B.ireg.And3B1_i[17]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd3B.ireg.And3B1_i[4]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd3C.ireg.And3C1_i[15]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd3B.ireg.And3B1_i[3]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd5B.ireg.And5B1_i[6]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd5B.ireg.And5B1_i[5]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd3A.ireg.And3A1_i[3]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd3B.ireg.And3B1_i[0]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd3B.ireg.And3B1_i[10]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd3A.ireg.And3A1_i[0]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd3C.ireg.And3C1_i[16]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd3C.ireg.And3C1_i[17]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd5C.ireg.And5C1_i[7]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd3C.ireg.And3C1_i[2]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd3B.ireg.And3B1_i[16]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd3C.ireg.And3C1_i[14]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd3B.ireg.And3B1_i[2]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd3C.ireg.And3C1_i[13]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd3B.ireg.And3B1_i[1]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd3A.ireg.And3A1_i[5]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd3A.ireg.And3A1_i[2]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd3A.ireg.And3A1_i[1]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd3B.ireg.And3B1_i[12]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd3B.ireg.And3B1_i[11]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd5B.ireg.And5B1_i[0]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd3C.ireg.And3C1_i[3]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd3A.ireg.And3A1_i[13]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd3C.ireg.And3C1_i[1]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd3C.ireg.And3C1_i[0]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd3B.ireg.And3B1_i[15]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd5B.ireg.And5B1_i[7]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd5C.ireg.And5C1_i[2]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd5C.ireg.And5C1_i[1]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd3C.ireg.And3C1_i[11]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd3C.ireg.And3C1_i[10]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd5C.ireg.And5C1_i[13]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd5B.ireg.And5B1_i[1]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd5A.ireg.And5A1_i[17]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd3A.ireg.And3A1_i[14]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd5A.ireg.And5A1_i[15]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd5C.ireg.And5C1_i[6]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd5C.ireg.And5C1_i[5]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd3B.ireg.And3B1_i[5]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd3A.ireg.And3A1_i[10]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd3A.ireg.And3A1_i[7]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd3A.ireg.And3A1_i[6]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd5C.ireg.And5C1_i[0]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd5C.ireg.And5C1_i[14]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd3A.ireg.And3A1_i[15]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd3C.ireg.And3C1_i[9]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd3C.ireg.And3C1_i[8]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd5A.ireg.And5A1_i[5]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd5C.ireg.And5C1_i[10]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd3B.ireg.And3B1_i[7]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd3B.ireg.And3B1_i[6]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd3A.ireg.And3A1_i[11]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd5B.ireg.And5B1_i[10]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd3A.ireg.And3A1_i[9]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd3A.ireg.And3A1_i[8]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd3C.ireg.And3C1_i[12]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd3A.ireg.And3A1_i[16]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd5A.ireg.And5A1_i[10]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd5A.ireg.And5A1_i[7]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd5A.ireg.And5A1_i[6]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd3C.ireg.And3C1_i[6]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd3C.ireg.And3C1_i[4]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd5A.ireg.And5A1_i[16]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd3A.ireg.And3A1_i[12]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd5B.ireg.And5B1_i[13]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd5B.ireg.And5B1_i[12]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd5B.ireg.And5B1_i[9]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd5B.ireg.And5B1_i[8]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd3A.ireg.And3A1_i[17]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd5A.ireg.And5A1_i[12]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd5A.ireg.And5A1_i[11]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd5A.ireg.And5A1_i[9]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd5A.ireg.And5A1_i[8]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd5B.ireg.And5B1_i[2]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd5C.ireg.And5C1_i[12]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd5C.ireg.And5C1_i[11]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd5B.ireg.And5B1_i[14]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd5A.ireg.And5A1_i[4]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd5C.ireg.And5C1_i[9]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd5B.ireg.And5B1_i[11]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd5C.ireg.And5C1_i[4]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd5C.ireg.And5C1_i[3]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd5C.ireg.And5C1_i[16]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd5C.ireg.And5C1_i[15]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd5B.ireg.And5B1_i[4]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd5B.ireg.And5B1_i[3]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd5B.ireg.And5B1_i[15]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd3C.ireg.And3C1_i[7]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd5C.ireg.And5C1_i[8]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd3C.ireg.And3C1_i[5]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd5A.ireg.And5A1_i[13]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd5A.ireg.And5A1_i[0]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd5A.ireg.And5A1_i[1]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd5A.ireg.And5A1_i[14]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd5C.ireg.And5C1_i[17]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd5A.ireg.And5A1_i[2]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd5B.ireg.And5B1_i[16]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd5B.ireg.And5B1_i[17]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "LatchAnd5A.ireg.And5A1_i[3]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "ps2.ireg.Pout2_i[32]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "ps2.ireg.Pout2_i[34]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "ps2.ireg.Pout2_i[38]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "ps2.ireg.Pout2_i[37]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "ps2.ireg.Pout2_i[33]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "ps2.ireg.Pout2_i[36]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "ps2.ireg.Pout2_i[35]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\triglut\source\retrigger.v:17:2:17:8:@N:FX271:@XP_MSG">retrigger.v(17)</a><!@TM:1474486824> | Instance "ps2.ireg.Pout2_i[39]" with 4 loads replicated 1 times to improve timing 
Timing driven replication report
Added 61 Registers via timing driven replication
Added 116 LUTs via timing driven replication

   3		0h:00m:02s		    -0.94ns		2259 /      2297


   4		0h:00m:02s		    -0.94ns		2259 /      2297

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 154MB peak: 157MB)

@N:<a href="@N:FX164:@XP_HELP">FX164</a> : <!@TM:1474486824> | The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.   

Finished restoring hierarchy (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 158MB peak: 158MB)



@S |Clock Optimization Summary


<a name=clockReport8></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

47 non-gated/non-generated clock tree(s) driving 2081 clock pin(s) of sequential element(s)
108 gated/generated clock tree(s) driving 216 clock pin(s) of sequential element(s)
0 instances converted, 216 sequential instances remain driven by gated/generated clocks

===================================== Non-Gated/Non-Generated Clocks =====================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                   
----------------------------------------------------------------------------------------------------------
<a href="@|S:CLK_PCLK_RIGHT@|E:Blink.count[31]@|F:@syn_sample_clock_path==CKID0109@|M:ClockId0109  @XP_NAMES_BY_PROP">ClockId0109 </a>       CLK_PCLK_RIGHT      port                   1728       Blink.count[31]                   
<a href="@|S:INP[63:0]@|E:ps6.iretrig.retrigger[33].retr[33]@|F:@syn_sample_clock_path==CKID0110@|M:ClockId0110  @XP_NAMES_BY_PROP">ClockId0110 </a>       INP[63:0]           port                   10         ps6.iretrig.retrigger[33].retr[33]
<a href="@|S:INP[63:0]@|E:ps6.iretrig.retrigger[34].retr[34]@|F:@syn_sample_clock_path1==CKID0111@|M:ClockId0111  @XP_NAMES_BY_PROP">ClockId0111 </a>       INP[63:0]           port                   10         ps6.iretrig.retrigger[34].retr[34]
<a href="@|S:INP[63:0]@|E:ps6.iretrig.retrigger[35].retr[35]@|F:@syn_sample_clock_path2==CKID0112@|M:ClockId0112  @XP_NAMES_BY_PROP">ClockId0112 </a>       INP[63:0]           port                   10         ps6.iretrig.retrigger[35].retr[35]
<a href="@|S:INP[63:0]@|E:ps6.iretrig.retrigger[36].retr[36]@|F:@syn_sample_clock_path3==CKID0113@|M:ClockId0113  @XP_NAMES_BY_PROP">ClockId0113 </a>       INP[63:0]           port                   10         ps6.iretrig.retrigger[36].retr[36]
<a href="@|S:INP[63:0]@|E:ps6.iretrig.retrigger[37].retr[37]@|F:@syn_sample_clock_path4==CKID0114@|M:ClockId0114  @XP_NAMES_BY_PROP">ClockId0114 </a>       INP[63:0]           port                   10         ps6.iretrig.retrigger[37].retr[37]
<a href="@|S:INP[63:0]@|E:ps6.iretrig.retrigger[38].retr[38]@|F:@syn_sample_clock_path5==CKID0115@|M:ClockId0115  @XP_NAMES_BY_PROP">ClockId0115 </a>       INP[63:0]           port                   10         ps6.iretrig.retrigger[38].retr[38]
<a href="@|S:INP[63:0]@|E:ps6.iretrig.retrigger[39].retr[39]@|F:@syn_sample_clock_path6==CKID0116@|M:ClockId0116  @XP_NAMES_BY_PROP">ClockId0116 </a>       INP[63:0]           port                   10         ps6.iretrig.retrigger[39].retr[39]
<a href="@|S:INP[63:0]@|E:ps6.iretrig.retrigger[10].retr[10]@|F:@syn_sample_clock_path7==CKID0117@|M:ClockId0117  @XP_NAMES_BY_PROP">ClockId0117 </a>       INP[63:0]           port                   9          ps6.iretrig.retrigger[10].retr[10]
<a href="@|S:INP[63:0]@|E:ps6.iretrig.retrigger[11].retr[11]@|F:@syn_sample_clock_path8==CKID0118@|M:ClockId0118  @XP_NAMES_BY_PROP">ClockId0118 </a>       INP[63:0]           port                   9          ps6.iretrig.retrigger[11].retr[11]
<a href="@|S:INP[63:0]@|E:ps6.iretrig.retrigger[12].retr[12]@|F:@syn_sample_clock_path9==CKID0119@|M:ClockId0119  @XP_NAMES_BY_PROP">ClockId0119 </a>       INP[63:0]           port                   9          ps6.iretrig.retrigger[12].retr[12]
<a href="@|S:INP[63:0]@|E:ps6.iretrig.retrigger[16].retr[16]@|F:@syn_sample_clock_path10==CKID0120@|M:ClockId0120  @XP_NAMES_BY_PROP">ClockId0120 </a>       INP[63:0]           port                   9          ps6.iretrig.retrigger[16].retr[16]
<a href="@|S:INP[63:0]@|E:ps6.iretrig.retrigger[17].retr[17]@|F:@syn_sample_clock_path11==CKID0121@|M:ClockId0121  @XP_NAMES_BY_PROP">ClockId0121 </a>       INP[63:0]           port                   9          ps6.iretrig.retrigger[17].retr[17]
<a href="@|S:INP[63:0]@|E:ps6.iretrig.retrigger[18].retr[18]@|F:@syn_sample_clock_path12==CKID0122@|M:ClockId0122  @XP_NAMES_BY_PROP">ClockId0122 </a>       INP[63:0]           port                   9          ps6.iretrig.retrigger[18].retr[18]
<a href="@|S:INP[63:0]@|E:ps6.iretrig.retrigger[19].retr[19]@|F:@syn_sample_clock_path13==CKID0123@|M:ClockId0123  @XP_NAMES_BY_PROP">ClockId0123 </a>       INP[63:0]           port                   9          ps6.iretrig.retrigger[19].retr[19]
<a href="@|S:INP[63:0]@|E:ps6.iretrig.retrigger[20].retr[20]@|F:@syn_sample_clock_path14==CKID0124@|M:ClockId0124  @XP_NAMES_BY_PROP">ClockId0124 </a>       INP[63:0]           port                   9          ps6.iretrig.retrigger[20].retr[20]
<a href="@|S:INP[63:0]@|E:ps6.iretrig.retrigger[25].retr[25]@|F:@syn_sample_clock_path15==CKID0125@|M:ClockId0125  @XP_NAMES_BY_PROP">ClockId0125 </a>       INP[63:0]           port                   9          ps6.iretrig.retrigger[25].retr[25]
<a href="@|S:INP[63:0]@|E:ps6.iretrig.retrigger[26].retr[26]@|F:@syn_sample_clock_path16==CKID0126@|M:ClockId0126  @XP_NAMES_BY_PROP">ClockId0126 </a>       INP[63:0]           port                   9          ps6.iretrig.retrigger[26].retr[26]
<a href="@|S:INP[63:0]@|E:ps6.iretrig.retrigger[27].retr[27]@|F:@syn_sample_clock_path17==CKID0127@|M:ClockId0127  @XP_NAMES_BY_PROP">ClockId0127 </a>       INP[63:0]           port                   9          ps6.iretrig.retrigger[27].retr[27]
<a href="@|S:INP[63:0]@|E:ps6.iretrig.retrigger[13].retr[13]@|F:@syn_sample_clock_path18==CKID0128@|M:ClockId0128  @XP_NAMES_BY_PROP">ClockId0128 </a>       INP[63:0]           port                   8          ps6.iretrig.retrigger[13].retr[13]
<a href="@|S:INP[63:0]@|E:ps6.iretrig.retrigger[24].retr[24]@|F:@syn_sample_clock_path19==CKID0129@|M:ClockId0129  @XP_NAMES_BY_PROP">ClockId0129 </a>       INP[63:0]           port                   8          ps6.iretrig.retrigger[24].retr[24]
<a href="@|S:INP[63:0]@|E:ps6.iretrig.retrigger[29].retr[29]@|F:@syn_sample_clock_path20==CKID0130@|M:ClockId0130  @XP_NAMES_BY_PROP">ClockId0130 </a>       INP[63:0]           port                   8          ps6.iretrig.retrigger[29].retr[29]
<a href="@|S:INP[63:0]@|E:ps6.iretrig.retrigger[32].retr[32]@|F:@syn_sample_clock_path21==CKID0131@|M:ClockId0131  @XP_NAMES_BY_PROP">ClockId0131 </a>       INP[63:0]           port                   8          ps6.iretrig.retrigger[32].retr[32]
<a href="@|S:INP[63:0]@|E:ps6.iretrig.retrigger[8].retr[8]@|F:@syn_sample_clock_path22==CKID0132@|M:ClockId0132  @XP_NAMES_BY_PROP">ClockId0132 </a>       INP[63:0]           port                   8          ps6.iretrig.retrigger[8].retr[8]  
<a href="@|S:INP[63:0]@|E:ps6.iretrig.retrigger[14].retr[14]@|F:@syn_sample_clock_path23==CKID0133@|M:ClockId0133  @XP_NAMES_BY_PROP">ClockId0133 </a>       INP[63:0]           port                   7          ps6.iretrig.retrigger[14].retr[14]
<a href="@|S:INP[63:0]@|E:ps6.iretrig.retrigger[15].retr[15]@|F:@syn_sample_clock_path24==CKID0134@|M:ClockId0134  @XP_NAMES_BY_PROP">ClockId0134 </a>       INP[63:0]           port                   7          ps6.iretrig.retrigger[15].retr[15]
<a href="@|S:INP[63:0]@|E:ps6.iretrig.retrigger[22].retr[22]@|F:@syn_sample_clock_path25==CKID0135@|M:ClockId0135  @XP_NAMES_BY_PROP">ClockId0135 </a>       INP[63:0]           port                   7          ps6.iretrig.retrigger[22].retr[22]
<a href="@|S:INP[63:0]@|E:ps6.iretrig.retrigger[23].retr[23]@|F:@syn_sample_clock_path26==CKID0136@|M:ClockId0136  @XP_NAMES_BY_PROP">ClockId0136 </a>       INP[63:0]           port                   7          ps6.iretrig.retrigger[23].retr[23]
<a href="@|S:INP[63:0]@|E:ps6.iretrig.retrigger[28].retr[28]@|F:@syn_sample_clock_path27==CKID0137@|M:ClockId0137  @XP_NAMES_BY_PROP">ClockId0137 </a>       INP[63:0]           port                   7          ps6.iretrig.retrigger[28].retr[28]
<a href="@|S:INP[63:0]@|E:ps6.iretrig.retrigger[9].retr[9]@|F:@syn_sample_clock_path28==CKID0138@|M:ClockId0138  @XP_NAMES_BY_PROP">ClockId0138 </a>       INP[63:0]           port                   7          ps6.iretrig.retrigger[9].retr[9]  
<a href="@|S:INP[63:0]@|E:ps6.iretrig.retrigger[0].retr[0]@|F:@syn_sample_clock_path29==CKID0139@|M:ClockId0139  @XP_NAMES_BY_PROP">ClockId0139 </a>       INP[63:0]           port                   6          ps6.iretrig.retrigger[0].retr[0]  
<a href="@|S:INP[63:0]@|E:ps6.iretrig.retrigger[1].retr[1]@|F:@syn_sample_clock_path30==CKID0140@|M:ClockId0140  @XP_NAMES_BY_PROP">ClockId0140 </a>       INP[63:0]           port                   6          ps6.iretrig.retrigger[1].retr[1]  
<a href="@|S:INP[63:0]@|E:ps6.iretrig.retrigger[21].retr[21]@|F:@syn_sample_clock_path31==CKID0141@|M:ClockId0141  @XP_NAMES_BY_PROP">ClockId0141 </a>       INP[63:0]           port                   6          ps6.iretrig.retrigger[21].retr[21]
<a href="@|S:INP[63:0]@|E:ps6.iretrig.retrigger[2].retr[2]@|F:@syn_sample_clock_path32==CKID0142@|M:ClockId0142  @XP_NAMES_BY_PROP">ClockId0142 </a>       INP[63:0]           port                   6          ps6.iretrig.retrigger[2].retr[2]  
<a href="@|S:INP[63:0]@|E:ps6.iretrig.retrigger[30].retr[30]@|F:@syn_sample_clock_path33==CKID0143@|M:ClockId0143  @XP_NAMES_BY_PROP">ClockId0143 </a>       INP[63:0]           port                   6          ps6.iretrig.retrigger[30].retr[30]
<a href="@|S:INP[63:0]@|E:ps6.iretrig.retrigger[31].retr[31]@|F:@syn_sample_clock_path34==CKID0144@|M:ClockId0144  @XP_NAMES_BY_PROP">ClockId0144 </a>       INP[63:0]           port                   6          ps6.iretrig.retrigger[31].retr[31]
<a href="@|S:INP[63:0]@|E:ps6.iretrig.retrigger[3].retr[3]@|F:@syn_sample_clock_path35==CKID0145@|M:ClockId0145  @XP_NAMES_BY_PROP">ClockId0145 </a>       INP[63:0]           port                   6          ps6.iretrig.retrigger[3].retr[3]  
<a href="@|S:INP[63:0]@|E:ps6.iretrig.retrigger[40].retr[40]@|F:@syn_sample_clock_path36==CKID0146@|M:ClockId0146  @XP_NAMES_BY_PROP">ClockId0146 </a>       INP[63:0]           port                   6          ps6.iretrig.retrigger[40].retr[40]
<a href="@|S:INP[63:0]@|E:ps6.iretrig.retrigger[41].retr[41]@|F:@syn_sample_clock_path37==CKID0147@|M:ClockId0147  @XP_NAMES_BY_PROP">ClockId0147 </a>       INP[63:0]           port                   6          ps6.iretrig.retrigger[41].retr[41]
<a href="@|S:INP[63:0]@|E:ps6.iretrig.retrigger[42].retr[42]@|F:@syn_sample_clock_path38==CKID0148@|M:ClockId0148  @XP_NAMES_BY_PROP">ClockId0148 </a>       INP[63:0]           port                   6          ps6.iretrig.retrigger[42].retr[42]
<a href="@|S:INP[63:0]@|E:ps6.iretrig.retrigger[43].retr[43]@|F:@syn_sample_clock_path39==CKID0149@|M:ClockId0149  @XP_NAMES_BY_PROP">ClockId0149 </a>       INP[63:0]           port                   6          ps6.iretrig.retrigger[43].retr[43]
<a href="@|S:INP[63:0]@|E:ps6.iretrig.retrigger[44].retr[44]@|F:@syn_sample_clock_path40==CKID0150@|M:ClockId0150  @XP_NAMES_BY_PROP">ClockId0150 </a>       INP[63:0]           port                   6          ps6.iretrig.retrigger[44].retr[44]
<a href="@|S:INP[63:0]@|E:ps6.iretrig.retrigger[45].retr[45]@|F:@syn_sample_clock_path41==CKID0151@|M:ClockId0151  @XP_NAMES_BY_PROP">ClockId0151 </a>       INP[63:0]           port                   6          ps6.iretrig.retrigger[45].retr[45]
<a href="@|S:INP[63:0]@|E:ps6.iretrig.retrigger[4].retr[4]@|F:@syn_sample_clock_path42==CKID0152@|M:ClockId0152  @XP_NAMES_BY_PROP">ClockId0152 </a>       INP[63:0]           port                   6          ps6.iretrig.retrigger[4].retr[4]  
<a href="@|S:INP[63:0]@|E:ps6.iretrig.retrigger[5].retr[5]@|F:@syn_sample_clock_path43==CKID0153@|M:ClockId0153  @XP_NAMES_BY_PROP">ClockId0153 </a>       INP[63:0]           port                   6          ps6.iretrig.retrigger[5].retr[5]  
<a href="@|S:INP[63:0]@|E:ps6.iretrig.retrigger[6].retr[6]@|F:@syn_sample_clock_path44==CKID0154@|M:ClockId0154  @XP_NAMES_BY_PROP">ClockId0154 </a>       INP[63:0]           port                   6          ps6.iretrig.retrigger[6].retr[6]  
<a href="@|S:INP[63:0]@|E:ps6.iretrig.retrigger[7].retr[7]@|F:@syn_sample_clock_path45==CKID0155@|M:ClockId0155  @XP_NAMES_BY_PROP">ClockId0155 </a>       INP[63:0]           port                   6          ps6.iretrig.retrigger[7].retr[7]  
==========================================================================================================
===================================================================================== Gated/Generated Clocks =====================================================================================
Clock Tree ID     Driving Element                    Drive Element Type     Fanout     Sample Instance                               Explanation                                                  
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:BO3A.N_1594_i@|E:LatchAnd3A.iretrig.retrigger[0].retr[0]@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       BO3A.N_1594_i                      ORCALUT4               2          LatchAnd3A.iretrig.retrigger[0].retr[0]       No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3A.And3A_i_a3_1_RNI84261[10]@|E:LatchAnd3A.iretrig.retrigger[10].retr[10]@|F:@syn_sample_clock_path==CKID0002@|M:ClockId0002  @XP_NAMES_BY_PROP">ClockId0002 </a>       BO3A.And3A_i_a3_1_RNI84261[10]     ORCALUT4               2          LatchAnd3A.iretrig.retrigger[10].retr[10]     No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3A.And5A_i_a2_RNI0CM51[13]@|E:LatchAnd3A.iretrig.retrigger[11].retr[11]@|F:@syn_sample_clock_path==CKID0003@|M:ClockId0003  @XP_NAMES_BY_PROP">ClockId0003 </a>       BO3A.And5A_i_a2_RNI0CM51[13]       ORCALUT4               2          LatchAnd3A.iretrig.retrigger[11].retr[11]     No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3A.And5A_i_a2_RNICDFV[13]@|E:LatchAnd3A.iretrig.retrigger[12].retr[12]@|F:@syn_sample_clock_path==CKID0004@|M:ClockId0004  @XP_NAMES_BY_PROP">ClockId0004 </a>       BO3A.And5A_i_a2_RNICDFV[13]        ORCALUT4               2          LatchAnd3A.iretrig.retrigger[12].retr[12]     No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3A.And5A_i_a2_0_RNI6ISV[14]@|E:LatchAnd3A.iretrig.retrigger[13].retr[13]@|F:@syn_sample_clock_path==CKID0005@|M:ClockId0005  @XP_NAMES_BY_PROP">ClockId0005 </a>       BO3A.And5A_i_a2_0_RNI6ISV[14]      ORCALUT4               2          LatchAnd3A.iretrig.retrigger[13].retr[13]     No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3A.N_1580_i@|E:LatchAnd3A.iretrig.retrigger[14].retr[14]@|F:@syn_sample_clock_path==CKID0006@|M:ClockId0006  @XP_NAMES_BY_PROP">ClockId0006 </a>       BO3A.N_1580_i                      ORCALUT4               2          LatchAnd3A.iretrig.retrigger[14].retr[14]     No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3A.And5A_i_a2_RNIVME01[14]@|E:LatchAnd3A.iretrig.retrigger[15].retr[15]@|F:@syn_sample_clock_path==CKID0007@|M:ClockId0007  @XP_NAMES_BY_PROP">ClockId0007 </a>       BO3A.And5A_i_a2_RNIVME01[14]       ORCALUT4               2          LatchAnd3A.iretrig.retrigger[15].retr[15]     No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3A.And5A_i_a2_RNINO171[14]@|E:LatchAnd3A.iretrig.retrigger[16].retr[16]@|F:@syn_sample_clock_path==CKID0008@|M:ClockId0008  @XP_NAMES_BY_PROP">ClockId0008 </a>       BO3A.And5A_i_a2_RNINO171[14]       ORCALUT4               2          LatchAnd3A.iretrig.retrigger[16].retr[16]     No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3A.N_1577_i@|E:LatchAnd3A.iretrig.retrigger[17].retr[17]@|F:@syn_sample_clock_path==CKID0009@|M:ClockId0009  @XP_NAMES_BY_PROP">ClockId0009 </a>       BO3A.N_1577_i                      ORCALUT4               2          LatchAnd3A.iretrig.retrigger[17].retr[17]     No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3A.And5A_i_a2_RNIPGI81[3]@|E:LatchAnd3A.iretrig.retrigger[1].retr[1]@|F:@syn_sample_clock_path==CKID0010@|M:ClockId0010  @XP_NAMES_BY_PROP">ClockId0010 </a>       BO3A.And5A_i_a2_RNIPGI81[3]        ORCALUT4               2          LatchAnd3A.iretrig.retrigger[1].retr[1]       No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3A.And5A_i_a2_RNIHOD41[3]@|E:LatchAnd3A.iretrig.retrigger[2].retr[2]@|F:@syn_sample_clock_path==CKID0011@|M:ClockId0011  @XP_NAMES_BY_PROP">ClockId0011 </a>       BO3A.And5A_i_a2_RNIHOD41[3]        ORCALUT4               2          LatchAnd3A.iretrig.retrigger[2].retr[2]       No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3A.N_1591_i@|E:LatchAnd3A.iretrig.retrigger[3].retr[3]@|F:@syn_sample_clock_path==CKID0012@|M:ClockId0012  @XP_NAMES_BY_PROP">ClockId0012 </a>       BO3A.N_1591_i                      ORCALUT4               2          LatchAnd3A.iretrig.retrigger[3].retr[3]       No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3A.And5A_i_a2_RNI5TVR[5]@|E:LatchAnd3A.iretrig.retrigger[4].retr[4]@|F:@syn_sample_clock_path==CKID0013@|M:ClockId0013  @XP_NAMES_BY_PROP">ClockId0013 </a>       BO3A.And5A_i_a2_RNI5TVR[5]         ORCALUT4               2          LatchAnd3A.iretrig.retrigger[4].retr[4]       No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3A.And5A_i_a2_RNIKJ7P[4]@|E:LatchAnd3A.iretrig.retrigger[5].retr[5]@|F:@syn_sample_clock_path==CKID0014@|M:ClockId0014  @XP_NAMES_BY_PROP">ClockId0014 </a>       BO3A.And5A_i_a2_RNIKJ7P[4]         ORCALUT4               2          LatchAnd3A.iretrig.retrigger[5].retr[5]       No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3A.And5A_i_a2_RNIEEUK[4]@|E:LatchAnd3A.iretrig.retrigger[6].retr[6]@|F:@syn_sample_clock_path==CKID0015@|M:ClockId0015  @XP_NAMES_BY_PROP">ClockId0015 </a>       BO3A.And5A_i_a2_RNIEEUK[4]         ORCALUT4               2          LatchAnd3A.iretrig.retrigger[6].retr[6]       No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3A.And3A_i_a3_0_RNIPI361[7]@|E:LatchAnd3A.iretrig.retrigger[7].retr[7]@|F:@syn_sample_clock_path==CKID0016@|M:ClockId0016  @XP_NAMES_BY_PROP">ClockId0016 </a>       BO3A.And3A_i_a3_0_RNIPI361[7]      ORCALUT4               2          LatchAnd3A.iretrig.retrigger[7].retr[7]       No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3A.N_1586_i@|E:LatchAnd3A.iretrig.retrigger[8].retr[8]@|F:@syn_sample_clock_path==CKID0017@|M:ClockId0017  @XP_NAMES_BY_PROP">ClockId0017 </a>       BO3A.N_1586_i                      ORCALUT4               2          LatchAnd3A.iretrig.retrigger[8].retr[8]       No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3A.N_1585_i@|E:LatchAnd3A.iretrig.retrigger[9].retr[9]@|F:@syn_sample_clock_path==CKID0018@|M:ClockId0018  @XP_NAMES_BY_PROP">ClockId0018 </a>       BO3A.N_1585_i                      ORCALUT4               2          LatchAnd3A.iretrig.retrigger[9].retr[9]       No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3A.And3A_i_a2_RNIGDB51[0]@|E:LatchAnd5A.iretrig.retrigger[0].retr[0]@|F:@syn_sample_clock_path==CKID0019@|M:ClockId0019  @XP_NAMES_BY_PROP">ClockId0019 </a>       BO3A.And3A_i_a2_RNIGDB51[0]        ORCALUT4               2          LatchAnd5A.iretrig.retrigger[0].retr[0]       No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3A.And3A_i_a2_RNI3M0F1[9]@|E:LatchAnd5A.iretrig.retrigger[10].retr[10]@|F:@syn_sample_clock_path==CKID0020@|M:ClockId0020  @XP_NAMES_BY_PROP">ClockId0020 </a>       BO3A.And3A_i_a2_RNI3M0F1[9]        ORCALUT4               2          LatchAnd5A.iretrig.retrigger[10].retr[10]     No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3A.N_1565_i@|E:LatchAnd5A.iretrig.retrigger[11].retr[11]@|F:@syn_sample_clock_path==CKID0021@|M:ClockId0021  @XP_NAMES_BY_PROP">ClockId0021 </a>       BO3A.N_1565_i                      ORCALUT4               2          LatchAnd5A.iretrig.retrigger[11].retr[11]     No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3A.And5A_i_a2_0_RNIICV31[14]@|E:LatchAnd5A.iretrig.retrigger[12].retr[12]@|F:@syn_sample_clock_path==CKID0022@|M:ClockId0022  @XP_NAMES_BY_PROP">ClockId0022 </a>       BO3A.And5A_i_a2_0_RNIICV31[14]     ORCALUT4               2          LatchAnd5A.iretrig.retrigger[12].retr[12]     No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3A.And5A_i_a2_0_RNI05KD1[14]@|E:LatchAnd5A.iretrig.retrigger[13].retr[13]@|F:@syn_sample_clock_path==CKID0023@|M:ClockId0023  @XP_NAMES_BY_PROP">ClockId0023 </a>       BO3A.And5A_i_a2_0_RNI05KD1[14]     ORCALUT4               2          LatchAnd5A.iretrig.retrigger[13].retr[13]     No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3A.And5A_i_a2_0_RNICQ141[14]@|E:LatchAnd5A.iretrig.retrigger[14].retr[14]@|F:@syn_sample_clock_path==CKID0024@|M:ClockId0024  @XP_NAMES_BY_PROP">ClockId0024 </a>       BO3A.And5A_i_a2_0_RNICQ141[14]     ORCALUT4               2          LatchAnd5A.iretrig.retrigger[14].retr[14]     No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3A.N_1561_i@|E:LatchAnd5A.iretrig.retrigger[15].retr[15]@|F:@syn_sample_clock_path==CKID0025@|M:ClockId0025  @XP_NAMES_BY_PROP">ClockId0025 </a>       BO3A.N_1561_i                      ORCALUT4               2          LatchAnd5A.iretrig.retrigger[15].retr[15]     No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3A.N_1560_i@|E:LatchAnd5A.iretrig.retrigger[16].retr[16]@|F:@syn_sample_clock_path==CKID0026@|M:ClockId0026  @XP_NAMES_BY_PROP">ClockId0026 </a>       BO3A.N_1560_i                      ORCALUT4               2          LatchAnd5A.iretrig.retrigger[16].retr[16]     No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3A.And3A_i_a2_RNISNHR[17]@|E:LatchAnd5A.iretrig.retrigger[17].retr[17]@|F:@syn_sample_clock_path==CKID0027@|M:ClockId0027  @XP_NAMES_BY_PROP">ClockId0027 </a>       BO3A.And3A_i_a2_RNISNHR[17]        ORCALUT4               2          LatchAnd5A.iretrig.retrigger[17].retr[17]     No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3A.And3A_i_a2_RNIJMHG1[0]@|E:LatchAnd5A.iretrig.retrigger[1].retr[1]@|F:@syn_sample_clock_path==CKID0028@|M:ClockId0028  @XP_NAMES_BY_PROP">ClockId0028 </a>       BO3A.And3A_i_a2_RNIJMHG1[0]        ORCALUT4               2          LatchAnd5A.iretrig.retrigger[1].retr[1]       No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3A.N_1574_i@|E:LatchAnd5A.iretrig.retrigger[2].retr[2]@|F:@syn_sample_clock_path==CKID0029@|M:ClockId0029  @XP_NAMES_BY_PROP">ClockId0029 </a>       BO3A.N_1574_i                      ORCALUT4               2          LatchAnd5A.iretrig.retrigger[2].retr[2]       No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3A.And5A_i_a2_RNIL0NP[5]@|E:LatchAnd5A.iretrig.retrigger[3].retr[3]@|F:@syn_sample_clock_path==CKID0030@|M:ClockId0030  @XP_NAMES_BY_PROP">ClockId0030 </a>       BO3A.And5A_i_a2_RNIL0NP[5]         ORCALUT4               2          LatchAnd5A.iretrig.retrigger[3].retr[3]       No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3A.And5A_i_a2_RNIVRI41[5]@|E:LatchAnd5A.iretrig.retrigger[4].retr[4]@|F:@syn_sample_clock_path==CKID0031@|M:ClockId0031  @XP_NAMES_BY_PROP">ClockId0031 </a>       BO3A.And5A_i_a2_RNIVRI41[5]        ORCALUT4               2          LatchAnd5A.iretrig.retrigger[4].retr[4]       No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3A.And5A_i_a2_RNIF6HO[5]@|E:LatchAnd5A.iretrig.retrigger[5].retr[5]@|F:@syn_sample_clock_path==CKID0032@|M:ClockId0032  @XP_NAMES_BY_PROP">ClockId0032 </a>       BO3A.And5A_i_a2_RNIF6HO[5]         ORCALUT4               2          LatchAnd5A.iretrig.retrigger[5].retr[5]       No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3A.N_1570_i@|E:LatchAnd5A.iretrig.retrigger[6].retr[6]@|F:@syn_sample_clock_path==CKID0033@|M:ClockId0033  @XP_NAMES_BY_PROP">ClockId0033 </a>       BO3A.N_1570_i                      ORCALUT4               2          LatchAnd5A.iretrig.retrigger[6].retr[6]       No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3A.And3A_i_a2_RNIK7J51[8]@|E:LatchAnd5A.iretrig.retrigger[7].retr[7]@|F:@syn_sample_clock_path==CKID0034@|M:ClockId0034  @XP_NAMES_BY_PROP">ClockId0034 </a>       BO3A.And3A_i_a2_RNIK7J51[8]        ORCALUT4               2          LatchAnd5A.iretrig.retrigger[7].retr[7]       No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3A.And3A_i_a2_RNI0GHM[8]@|E:LatchAnd5A.iretrig.retrigger[8].retr[8]@|F:@syn_sample_clock_path==CKID0035@|M:ClockId0035  @XP_NAMES_BY_PROP">ClockId0035 </a>       BO3A.And3A_i_a2_RNI0GHM[8]         ORCALUT4               2          LatchAnd5A.iretrig.retrigger[8].retr[8]       No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3A.And3A_i_a2_RNIQPP01[8]@|E:LatchAnd5A.iretrig.retrigger[9].retr[9]@|F:@syn_sample_clock_path==CKID0036@|M:ClockId0036  @XP_NAMES_BY_PROP">ClockId0036 </a>       BO3A.And3A_i_a2_RNIQPP01[8]        ORCALUT4               2          LatchAnd5A.iretrig.retrigger[9].retr[9]       No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3B.And5B_i_a2_RNI02R01[2]@|E:LatchAnd3B.iretrig.retrigger[0].retr[0]@|F:@syn_sample_clock_path==CKID0037@|M:ClockId0037  @XP_NAMES_BY_PROP">ClockId0037 </a>       BO3B.And5B_i_a2_RNI02R01[2]        ORCALUT4               2          LatchAnd3B.iretrig.retrigger[0].retr[0]       No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3B.And3B_i_a3_1_RNIDB89[10]@|E:LatchAnd3B.iretrig.retrigger[10].retr[10]@|F:@syn_sample_clock_path==CKID0038@|M:ClockId0038  @XP_NAMES_BY_PROP">ClockId0038 </a>       BO3B.And3B_i_a3_1_RNIDB89[10]      ORCALUT4               2          LatchAnd3B.iretrig.retrigger[10].retr[10]     No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3B.And5B_i_a2_RNI4MTV[13]@|E:LatchAnd3B.iretrig.retrigger[11].retr[11]@|F:@syn_sample_clock_path==CKID0039@|M:ClockId0039  @XP_NAMES_BY_PROP">ClockId0039 </a>       BO3B.And5B_i_a2_RNI4MTV[13]        ORCALUT4               2          LatchAnd3B.iretrig.retrigger[11].retr[11]     No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3B.And5B_i_a2_RNIHG3F1[13]@|E:LatchAnd3B.iretrig.retrigger[12].retr[12]@|F:@syn_sample_clock_path==CKID0040@|M:ClockId0040  @XP_NAMES_BY_PROP">ClockId0040 </a>       BO3B.And5B_i_a2_RNIHG3F1[13]       ORCALUT4               2          LatchAnd3B.iretrig.retrigger[12].retr[12]     No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3B.And5B_i_a2_0_RNIA0MT[14]@|E:LatchAnd3B.iretrig.retrigger[13].retr[13]@|F:@syn_sample_clock_path==CKID0041@|M:ClockId0041  @XP_NAMES_BY_PROP">ClockId0041 </a>       BO3B.And5B_i_a2_0_RNIA0MT[14]      ORCALUT4               2          LatchAnd3B.iretrig.retrigger[13].retr[13]     No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3B.N_1499_i@|E:LatchAnd3B.iretrig.retrigger[14].retr[14]@|F:@syn_sample_clock_path==CKID0042@|M:ClockId0042  @XP_NAMES_BY_PROP">ClockId0042 </a>       BO3B.N_1499_i                      ORCALUT4               2          LatchAnd3B.iretrig.retrigger[14].retr[14]     No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3B.And5B_i_a2_RNI4Q2G1[14]@|E:LatchAnd3B.iretrig.retrigger[15].retr[15]@|F:@syn_sample_clock_path==CKID0043@|M:ClockId0043  @XP_NAMES_BY_PROP">ClockId0043 </a>       BO3B.And5B_i_a2_RNI4Q2G1[14]       ORCALUT4               2          LatchAnd3B.iretrig.retrigger[15].retr[15]     No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3B.And5B_i_a2_RNISRL61[14]@|E:LatchAnd3B.iretrig.retrigger[16].retr[16]@|F:@syn_sample_clock_path==CKID0044@|M:ClockId0044  @XP_NAMES_BY_PROP">ClockId0044 </a>       BO3B.And5B_i_a2_RNISRL61[14]       ORCALUT4               2          LatchAnd3B.iretrig.retrigger[16].retr[16]     No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3B.N_1496_i@|E:LatchAnd3B.iretrig.retrigger[17].retr[17]@|F:@syn_sample_clock_path==CKID0045@|M:ClockId0045  @XP_NAMES_BY_PROP">ClockId0045 </a>       BO3B.N_1496_i                      ORCALUT4               2          LatchAnd3B.iretrig.retrigger[17].retr[17]     No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3B.And5B_i_a2_RNIJCO31[2]@|E:LatchAnd3B.iretrig.retrigger[1].retr[1]@|F:@syn_sample_clock_path==CKID0046@|M:ClockId0046  @XP_NAMES_BY_PROP">ClockId0046 </a>       BO3B.And5B_i_a2_RNIJCO31[2]        ORCALUT4               2          LatchAnd3B.iretrig.retrigger[1].retr[1]       No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3B.And5B_i_a2_RNI9VN21[3]@|E:LatchAnd3B.iretrig.retrigger[2].retr[2]@|F:@syn_sample_clock_path==CKID0047@|M:ClockId0047  @XP_NAMES_BY_PROP">ClockId0047 </a>       BO3B.And5B_i_a2_RNI9VN21[3]        ORCALUT4               2          LatchAnd3B.iretrig.retrigger[2].retr[2]       No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3B.N_1510_i@|E:LatchAnd3B.iretrig.retrigger[3].retr[3]@|F:@syn_sample_clock_path==CKID0048@|M:ClockId0048  @XP_NAMES_BY_PROP">ClockId0048 </a>       BO3B.N_1510_i                      ORCALUT4               2          LatchAnd3B.iretrig.retrigger[3].retr[3]       No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3B.And5B_i_a2_RNIMPNG1[5]@|E:LatchAnd3B.iretrig.retrigger[4].retr[4]@|F:@syn_sample_clock_path==CKID0049@|M:ClockId0049  @XP_NAMES_BY_PROP">ClockId0049 </a>       BO3B.And5B_i_a2_RNIMPNG1[5]        ORCALUT4               2          LatchAnd3B.iretrig.retrigger[4].retr[4]       No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3B.And5B_i_a2_RNI2MQF1[5]@|E:LatchAnd3B.iretrig.retrigger[5].retr[5]@|F:@syn_sample_clock_path==CKID0050@|M:ClockId0050  @XP_NAMES_BY_PROP">ClockId0050 </a>       BO3B.And5B_i_a2_RNI2MQF1[5]        ORCALUT4               2          LatchAnd3B.iretrig.retrigger[5].retr[5]       No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3B.N_1507_i@|E:LatchAnd3B.iretrig.retrigger[6].retr[6]@|F:@syn_sample_clock_path==CKID0051@|M:ClockId0051  @XP_NAMES_BY_PROP">ClockId0051 </a>       BO3B.N_1507_i                      ORCALUT4               2          LatchAnd3B.iretrig.retrigger[6].retr[6]       No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3B.And3B_i_a3_0_RNIUNF31[7]@|E:LatchAnd3B.iretrig.retrigger[7].retr[7]@|F:@syn_sample_clock_path==CKID0052@|M:ClockId0052  @XP_NAMES_BY_PROP">ClockId0052 </a>       BO3B.And3B_i_a3_0_RNIUNF31[7]      ORCALUT4               2          LatchAnd3B.iretrig.retrigger[7].retr[7]       No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3B.N_1505_i@|E:LatchAnd3B.iretrig.retrigger[8].retr[8]@|F:@syn_sample_clock_path==CKID0053@|M:ClockId0053  @XP_NAMES_BY_PROP">ClockId0053 </a>       BO3B.N_1505_i                      ORCALUT4               2          LatchAnd3B.iretrig.retrigger[8].retr[8]       No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3B.N_1504_i@|E:LatchAnd3B.iretrig.retrigger[9].retr[9]@|F:@syn_sample_clock_path==CKID0054@|M:ClockId0054  @XP_NAMES_BY_PROP">ClockId0054 </a>       BO3B.N_1504_i                      ORCALUT4               2          LatchAnd3B.iretrig.retrigger[9].retr[9]       No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3B.N_1495_i@|E:LatchAnd5B.iretrig.retrigger[0].retr[0]@|F:@syn_sample_clock_path==CKID0055@|M:ClockId0055  @XP_NAMES_BY_PROP">ClockId0055 </a>       BO3B.N_1495_i                      ORCALUT4               2          LatchAnd5B.iretrig.retrigger[0].retr[0]       No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3B.And3B_i_a2_RNI9MV01[9]@|E:LatchAnd5B.iretrig.retrigger[10].retr[10]@|F:@syn_sample_clock_path==CKID0056@|M:ClockId0056  @XP_NAMES_BY_PROP">ClockId0056 </a>       BO3B.And3B_i_a2_RNI9MV01[9]        ORCALUT4               2          LatchAnd5B.iretrig.retrigger[10].retr[10]     No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3B.N_1484_i@|E:LatchAnd5B.iretrig.retrigger[11].retr[11]@|F:@syn_sample_clock_path==CKID0057@|M:ClockId0057  @XP_NAMES_BY_PROP">ClockId0057 </a>       BO3B.N_1484_i                      ORCALUT4               2          LatchAnd5B.iretrig.retrigger[11].retr[11]     No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3B.And5B_i_a2_0_RNIOI6H1[14]@|E:LatchAnd5B.iretrig.retrigger[12].retr[12]@|F:@syn_sample_clock_path==CKID0058@|M:ClockId0058  @XP_NAMES_BY_PROP">ClockId0058 </a>       BO3B.And5B_i_a2_0_RNIOI6H1[14]     ORCALUT4               2          LatchAnd5B.iretrig.retrigger[12].retr[12]     No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3B.And5B_i_a2_0_RNI6BRA1[14]@|E:LatchAnd5B.iretrig.retrigger[13].retr[13]@|F:@syn_sample_clock_path==CKID0059@|M:ClockId0059  @XP_NAMES_BY_PROP">ClockId0059 </a>       BO3B.And5B_i_a2_0_RNI6BRA1[14]     ORCALUT4               2          LatchAnd5B.iretrig.retrigger[13].retr[13]     No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3B.And5B_i_a2_0_RNIH18N[14]@|E:LatchAnd5B.iretrig.retrigger[14].retr[14]@|F:@syn_sample_clock_path==CKID0060@|M:ClockId0060  @XP_NAMES_BY_PROP">ClockId0060 </a>       BO3B.And5B_i_a2_0_RNIH18N[14]      ORCALUT4               2          LatchAnd5B.iretrig.retrigger[14].retr[14]     No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3B.N_1480_i@|E:LatchAnd5B.iretrig.retrigger[15].retr[15]@|F:@syn_sample_clock_path==CKID0061@|M:ClockId0061  @XP_NAMES_BY_PROP">ClockId0061 </a>       BO3B.N_1480_i                      ORCALUT4               2          LatchAnd5B.iretrig.retrigger[15].retr[15]     No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3B.N_1479_i@|E:LatchAnd5B.iretrig.retrigger[16].retr[16]@|F:@syn_sample_clock_path==CKID0062@|M:ClockId0062  @XP_NAMES_BY_PROP">ClockId0062 </a>       BO3B.N_1479_i                      ORCALUT4               2          LatchAnd5B.iretrig.retrigger[16].retr[16]     No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3B.And3B_i_a2_RNI1R5B1[17]@|E:LatchAnd5B.iretrig.retrigger[17].retr[17]@|F:@syn_sample_clock_path==CKID0063@|M:ClockId0063  @XP_NAMES_BY_PROP">ClockId0063 </a>       BO3B.And3B_i_a2_RNI1R5B1[17]       ORCALUT4               2          LatchAnd5B.iretrig.retrigger[17].retr[17]     No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3B.And5B_i_a2_RNI5T9K1[2]@|E:LatchAnd5B.iretrig.retrigger[1].retr[1]@|F:@syn_sample_clock_path==CKID0064@|M:ClockId0064  @XP_NAMES_BY_PROP">ClockId0064 </a>       BO3B.And5B_i_a2_RNI5T9K1[2]        ORCALUT4               2          LatchAnd5B.iretrig.retrigger[1].retr[1]       No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3B.And5B_i_a2_RNI1MOA1[2]@|E:LatchAnd5B.iretrig.retrigger[2].retr[2]@|F:@syn_sample_clock_path==CKID0065@|M:ClockId0065  @XP_NAMES_BY_PROP">ClockId0065 </a>       BO3B.And5B_i_a2_RNI1MOA1[2]        ORCALUT4               2          LatchAnd5B.iretrig.retrigger[2].retr[2]       No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3B.And5B_i_a2_RNIIG8C1[3]@|E:LatchAnd5B.iretrig.retrigger[3].retr[3]@|F:@syn_sample_clock_path==CKID0066@|M:ClockId0066  @XP_NAMES_BY_PROP">ClockId0066 </a>       BO3B.And5B_i_a2_RNIIG8C1[3]        ORCALUT4               2          LatchAnd5B.iretrig.retrigger[3].retr[3]       No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3B.N_1491_i@|E:LatchAnd5B.iretrig.retrigger[4].retr[4]@|F:@syn_sample_clock_path==CKID0067@|M:ClockId0067  @XP_NAMES_BY_PROP">ClockId0067 </a>       BO3B.N_1491_i                      ORCALUT4               2          LatchAnd5B.iretrig.retrigger[4].retr[4]       No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3B.And3B_i_a2_RNIBC761[6]@|E:LatchAnd5B.iretrig.retrigger[5].retr[5]@|F:@syn_sample_clock_path==CKID0068@|M:ClockId0068  @XP_NAMES_BY_PROP">ClockId0068 </a>       BO3B.And3B_i_a2_RNIBC761[6]        ORCALUT4               2          LatchAnd5B.iretrig.retrigger[5].retr[5]       No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3B.And3B_i_a2_RNI5LSS[6]@|E:LatchAnd5B.iretrig.retrigger[6].retr[6]@|F:@syn_sample_clock_path==CKID0069@|M:ClockId0069  @XP_NAMES_BY_PROP">ClockId0069 </a>       BO3B.And3B_i_a2_RNI5LSS[6]         ORCALUT4               2          LatchAnd5B.iretrig.retrigger[6].retr[6]       No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3B.And3B_i_a2_RNI3NJE[6]@|E:LatchAnd5B.iretrig.retrigger[7].retr[7]@|F:@syn_sample_clock_path==CKID0070@|M:ClockId0070  @XP_NAMES_BY_PROP">ClockId0070 </a>       BO3B.And3B_i_a2_RNI3NJE[6]         ORCALUT4               2          LatchAnd5B.iretrig.retrigger[7].retr[7]       No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3B.And3B_i_a2_RNI5HFU[8]@|E:LatchAnd5B.iretrig.retrigger[8].retr[8]@|F:@syn_sample_clock_path==CKID0071@|M:ClockId0071  @XP_NAMES_BY_PROP">ClockId0071 </a>       BO3B.And3B_i_a2_RNI5HFU[8]         ORCALUT4               2          LatchAnd5B.iretrig.retrigger[8].retr[8]       No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3B.And3B_i_a2_RNIVQN81[8]@|E:LatchAnd5B.iretrig.retrigger[9].retr[9]@|F:@syn_sample_clock_path==CKID0072@|M:ClockId0072  @XP_NAMES_BY_PROP">ClockId0072 </a>       BO3B.And3B_i_a2_RNIVQN81[8]        ORCALUT4               2          LatchAnd5B.iretrig.retrigger[9].retr[9]       No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3C.N_76_i@|E:LatchAnd3C.iretrig.retrigger[0].retr[0]@|F:@syn_sample_clock_path==CKID0073@|M:ClockId0073  @XP_NAMES_BY_PROP">ClockId0073 </a>       BO3C.N_76_i                        ORCALUT4               2          LatchAnd3C.iretrig.retrigger[0].retr[0]       No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3C.And3C_i_a3_1_RNIIIES[10]@|E:LatchAnd3C.iretrig.retrigger[10].retr[10]@|F:@syn_sample_clock_path==CKID0074@|M:ClockId0074  @XP_NAMES_BY_PROP">ClockId0074 </a>       BO3C.And3C_i_a3_1_RNIIIES[10]      ORCALUT4               2          LatchAnd3C.iretrig.retrigger[10].retr[10]     No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3C.N_54_i@|E:LatchAnd3C.iretrig.retrigger[11].retr[11]@|F:@syn_sample_clock_path==CKID0075@|M:ClockId0075  @XP_NAMES_BY_PROP">ClockId0075 </a>       BO3C.N_54_i                        ORCALUT4               2          LatchAnd3C.iretrig.retrigger[11].retr[11]     No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3C.And5C_i_a2_RNIFK201[14]@|E:LatchAnd3C.iretrig.retrigger[12].retr[12]@|F:@syn_sample_clock_path==CKID0076@|M:ClockId0076  @XP_NAMES_BY_PROP">ClockId0076 </a>       BO3C.And5C_i_a2_RNIFK201[14]       ORCALUT4               2          LatchAnd3C.iretrig.retrigger[12].retr[12]     No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3C.And5C_i_a2_RNIPSC21[14]@|E:LatchAnd3C.iretrig.retrigger[13].retr[13]@|F:@syn_sample_clock_path==CKID0077@|M:ClockId0077  @XP_NAMES_BY_PROP">ClockId0077 </a>       BO3C.And5C_i_a2_RNIPSC21[14]       ORCALUT4               2          LatchAnd3C.iretrig.retrigger[13].retr[13]     No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3C.N_48_i@|E:LatchAnd3C.iretrig.retrigger[14].retr[14]@|F:@syn_sample_clock_path==CKID0078@|M:ClockId0078  @XP_NAMES_BY_PROP">ClockId0078 </a>       BO3C.N_48_i                        ORCALUT4               2          LatchAnd3C.iretrig.retrigger[14].retr[14]     No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3C.And5C_i_a2_RNIHTCQ[16]@|E:LatchAnd3C.iretrig.retrigger[15].retr[15]@|F:@syn_sample_clock_path==CKID0079@|M:ClockId0079  @XP_NAMES_BY_PROP">ClockId0079 </a>       BO3C.And5C_i_a2_RNIHTCQ[16]        ORCALUT4               2          LatchAnd3C.iretrig.retrigger[15].retr[15]     No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3C.And5C_i_a2_RNIC6CJ1[15]@|E:LatchAnd3C.iretrig.retrigger[16].retr[16]@|F:@syn_sample_clock_path==CKID0080@|M:ClockId0080  @XP_NAMES_BY_PROP">ClockId0080 </a>       BO3C.And5C_i_a2_RNIC6CJ1[15]       ORCALUT4               2          LatchAnd3C.iretrig.retrigger[16].retr[16]     No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3C.And5C_i_a2_RNI6MAT[15]@|E:LatchAnd3C.iretrig.retrigger[17].retr[17]@|F:@syn_sample_clock_path==CKID0081@|M:ClockId0081  @XP_NAMES_BY_PROP">ClockId0081 </a>       BO3C.And5C_i_a2_RNI6MAT[15]        ORCALUT4               2          LatchAnd3C.iretrig.retrigger[17].retr[17]     No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3C.And5C_i_a2_RNI37KP[3]@|E:LatchAnd3C.iretrig.retrigger[1].retr[1]@|F:@syn_sample_clock_path==CKID0082@|M:ClockId0082  @XP_NAMES_BY_PROP">ClockId0082 </a>       BO3C.And5C_i_a2_RNI37KP[3]         ORCALUT4               2          LatchAnd3C.iretrig.retrigger[1].retr[1]       No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3C.And5C_i_a2_RNIRIDQ[3]@|E:LatchAnd3C.iretrig.retrigger[2].retr[2]@|F:@syn_sample_clock_path==CKID0083@|M:ClockId0083  @XP_NAMES_BY_PROP">ClockId0083 </a>       BO3C.And5C_i_a2_RNIRIDQ[3]         ORCALUT4               2          LatchAnd3C.iretrig.retrigger[2].retr[2]       No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3C.N_70_i@|E:LatchAnd3C.iretrig.retrigger[3].retr[3]@|F:@syn_sample_clock_path==CKID0084@|M:ClockId0084  @XP_NAMES_BY_PROP">ClockId0084 </a>       BO3C.N_70_i                        ORCALUT4               2          LatchAnd3C.iretrig.retrigger[3].retr[3]       No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3C.And5C_i_a2_RNID94C[5]@|E:LatchAnd3C.iretrig.retrigger[4].retr[4]@|F:@syn_sample_clock_path==CKID0085@|M:ClockId0085  @XP_NAMES_BY_PROP">ClockId0085 </a>       BO3C.And5C_i_a2_RNID94C[5]         ORCALUT4               2          LatchAnd3C.iretrig.retrigger[4].retr[4]       No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3C.And5C_i_a2_RNIUL3P[4]@|E:LatchAnd3C.iretrig.retrigger[5].retr[5]@|F:@syn_sample_clock_path==CKID0086@|M:ClockId0086  @XP_NAMES_BY_PROP">ClockId0086 </a>       BO3C.And5C_i_a2_RNIUL3P[4]         ORCALUT4               2          LatchAnd3C.iretrig.retrigger[5].retr[5]       No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3C.And5C_i_a2_RNIMU0Q[4]@|E:LatchAnd3C.iretrig.retrigger[6].retr[6]@|F:@syn_sample_clock_path==CKID0087@|M:ClockId0087  @XP_NAMES_BY_PROP">ClockId0087 </a>       BO3C.And5C_i_a2_RNIMU0Q[4]         ORCALUT4               2          LatchAnd3C.iretrig.retrigger[6].retr[6]       No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3C.And3C_i_a3_0_RNI3TR01[7]@|E:LatchAnd3C.iretrig.retrigger[7].retr[7]@|F:@syn_sample_clock_path==CKID0088@|M:ClockId0088  @XP_NAMES_BY_PROP">ClockId0088 </a>       BO3C.And3C_i_a3_0_RNI3TR01[7]      ORCALUT4               2          LatchAnd3C.iretrig.retrigger[7].retr[7]       No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3C.N_60_i@|E:LatchAnd3C.iretrig.retrigger[8].retr[8]@|F:@syn_sample_clock_path==CKID0089@|M:ClockId0089  @XP_NAMES_BY_PROP">ClockId0089 </a>       BO3C.N_60_i                        ORCALUT4               2          LatchAnd3C.iretrig.retrigger[8].retr[8]       No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3C.N_58_i@|E:LatchAnd3C.iretrig.retrigger[9].retr[9]@|F:@syn_sample_clock_path==CKID0090@|M:ClockId0090  @XP_NAMES_BY_PROP">ClockId0090 </a>       BO3C.N_58_i                        ORCALUT4               2          LatchAnd3C.iretrig.retrigger[9].retr[9]       No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3C.And3C_i_a2_RNIQ3D61[0]@|E:LatchAnd5C.iretrig.retrigger[0].retr[0]@|F:@syn_sample_clock_path==CKID0091@|M:ClockId0091  @XP_NAMES_BY_PROP">ClockId0091 </a>       BO3C.And3C_i_a2_RNIQ3D61[0]        ORCALUT4               2          LatchAnd5C.iretrig.retrigger[0].retr[0]       No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3C.And3C_i_a2_RNIR64T[9]@|E:LatchAnd5C.iretrig.retrigger[10].retr[10]@|F:@syn_sample_clock_path==CKID0092@|M:ClockId0092  @XP_NAMES_BY_PROP">ClockId0092 </a>       BO3C.And3C_i_a2_RNIR64T[9]         ORCALUT4               2          LatchAnd5C.iretrig.retrigger[10].retr[10]     No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3C.And3C_i_a2_RNIOJKH1[11]@|E:LatchAnd5C.iretrig.retrigger[11].retr[11]@|F:@syn_sample_clock_path==CKID0093@|M:ClockId0093  @XP_NAMES_BY_PROP">ClockId0093 </a>       BO3C.And3C_i_a2_RNIOJKH1[11]       ORCALUT4               2          LatchAnd5C.iretrig.retrigger[11].retr[11]     No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3C.And3C_i_a2_RNILNGV[11]@|E:LatchAnd5C.iretrig.retrigger[12].retr[12]@|F:@syn_sample_clock_path==CKID0094@|M:ClockId0094  @XP_NAMES_BY_PROP">ClockId0094 </a>       BO3C.And3C_i_a2_RNILNGV[11]        ORCALUT4               2          LatchAnd5C.iretrig.retrigger[12].retr[12]     No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3C.N_14_i@|E:LatchAnd5C.iretrig.retrigger[13].retr[13]@|F:@syn_sample_clock_path==CKID0095@|M:ClockId0095  @XP_NAMES_BY_PROP">ClockId0095 </a>       BO3C.N_14_i                        ORCALUT4               2          LatchAnd5C.iretrig.retrigger[13].retr[13]     No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3C.And5C_i_a2_RNIT6261[16]@|E:LatchAnd5C.iretrig.retrigger[14].retr[14]@|F:@syn_sample_clock_path==CKID0096@|M:ClockId0096  @XP_NAMES_BY_PROP">ClockId0096 </a>       BO3C.And5C_i_a2_RNIT6261[16]       ORCALUT4               2          LatchAnd5C.iretrig.retrigger[14].retr[14]     No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3C.And5C_i_a2_RNI12M91[15]@|E:LatchAnd5C.iretrig.retrigger[15].retr[15]@|F:@syn_sample_clock_path==CKID0097@|M:ClockId0097  @XP_NAMES_BY_PROP">ClockId0097 </a>       BO3C.And5C_i_a2_RNI12M91[15]       ORCALUT4               2          LatchAnd5C.iretrig.retrigger[15].retr[15]     No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3C.And5C_i_a2_RNITJJN1[15]@|E:LatchAnd5C.iretrig.retrigger[16].retr[16]@|F:@syn_sample_clock_path==CKID0098@|M:ClockId0098  @XP_NAMES_BY_PROP">ClockId0098 </a>       BO3C.And5C_i_a2_RNITJJN1[15]       ORCALUT4               2          LatchAnd5C.iretrig.retrigger[16].retr[16]     No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3C.N_6_i@|E:LatchAnd5C.iretrig.retrigger[17].retr[17]@|F:@syn_sample_clock_path==CKID0099@|M:ClockId0099  @XP_NAMES_BY_PROP">ClockId0099 </a>       BO3C.N_6_i                         ORCALUT4               2          LatchAnd5C.iretrig.retrigger[17].retr[17]     No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3C.And3C_i_a2_RNIVE501[0]@|E:LatchAnd5C.iretrig.retrigger[1].retr[1]@|F:@syn_sample_clock_path==CKID0100@|M:ClockId0100  @XP_NAMES_BY_PROP">ClockId0100 </a>       BO3C.And3C_i_a2_RNIVE501[0]        ORCALUT4               2          LatchAnd5C.iretrig.retrigger[1].retr[1]       No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3C.N_36_i@|E:LatchAnd5C.iretrig.retrigger[2].retr[2]@|F:@syn_sample_clock_path==CKID0101@|M:ClockId0101  @XP_NAMES_BY_PROP">ClockId0101 </a>       BO3C.N_36_i                        ORCALUT4               2          LatchAnd5C.iretrig.retrigger[2].retr[2]       No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3C.And5C_i_a2_RNIVQMV[5]@|E:LatchAnd5C.iretrig.retrigger[3].retr[3]@|F:@syn_sample_clock_path==CKID0102@|M:ClockId0102  @XP_NAMES_BY_PROP">ClockId0102 </a>       BO3C.And5C_i_a2_RNIVQMV[5]         ORCALUT4               2          LatchAnd5C.iretrig.retrigger[3].retr[3]       No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3C.And5C_i_a2_RNIBK6K[5]@|E:LatchAnd5C.iretrig.retrigger[4].retr[4]@|F:@syn_sample_clock_path==CKID0103@|M:ClockId0103  @XP_NAMES_BY_PROP">ClockId0103 </a>       BO3C.And5C_i_a2_RNIBK6K[5]         ORCALUT4               2          LatchAnd5C.iretrig.retrigger[4].retr[4]       No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3C.And5C_i_a2_RNIR23T[5]@|E:LatchAnd5C.iretrig.retrigger[5].retr[5]@|F:@syn_sample_clock_path==CKID0104@|M:ClockId0104  @XP_NAMES_BY_PROP">ClockId0104 </a>       BO3C.And5C_i_a2_RNIR23T[5]         ORCALUT4               2          LatchAnd5C.iretrig.retrigger[5].retr[5]       No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3C.N_28_i@|E:LatchAnd5C.iretrig.retrigger[6].retr[6]@|F:@syn_sample_clock_path==CKID0105@|M:ClockId0105  @XP_NAMES_BY_PROP">ClockId0105 </a>       BO3C.N_28_i                        ORCALUT4               2          LatchAnd5C.iretrig.retrigger[6].retr[6]       No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3C.And3C_i_a2_RNI045A1[8]@|E:LatchAnd5C.iretrig.retrigger[7].retr[7]@|F:@syn_sample_clock_path==CKID0106@|M:ClockId0106  @XP_NAMES_BY_PROP">ClockId0106 </a>       BO3C.And3C_i_a2_RNI045A1[8]        ORCALUT4               2          LatchAnd5C.iretrig.retrigger[7].retr[7]       No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3C.And3C_i_a2_RNIAIDM1[8]@|E:LatchAnd5C.iretrig.retrigger[8].retr[8]@|F:@syn_sample_clock_path==CKID0107@|M:ClockId0107  @XP_NAMES_BY_PROP">ClockId0107 </a>       BO3C.And3C_i_a2_RNIAIDM1[8]        ORCALUT4               2          LatchAnd5C.iretrig.retrigger[8].retr[8]       No gated clock conversion method for cell cell:LUCENT.FD1S3BX
<a href="@|S:BO3C.And3C_i_a2_RNI4SL01[8]@|E:LatchAnd5C.iretrig.retrigger[9].retr[9]@|F:@syn_sample_clock_path==CKID0108@|M:ClockId0108  @XP_NAMES_BY_PROP">ClockId0108 </a>       BO3C.And3C_i_a2_RNI4SL01[8]        ORCALUT4               2          LatchAnd5C.iretrig.retrigger[9].retr[9]       No gated clock conversion method for cell cell:LUCENT.FD1S3BX
==================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 119MB peak: 159MB)

Writing Analyst data base D:\bartz\Documents\Lattice\TrigLUT\TrigLUT\synwork\TrigLUT_TrigLUT_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 157MB peak: 160MB)

Writing EDIF Netlist and constraint files
@N:<a href="@N:FX1056:@XP_HELP">FX1056</a> : <!@TM:1474486824> | Writing EDF file: D:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.edi 
K-2015.09L-2
@N:<a href="@N:BW106:@XP_HELP">BW106</a> : <!@TM:1474486824> | Synplicity Constraint File capacitance units using default value of 1pF  

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 163MB peak: 166MB)


Start final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 164MB peak: 166MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1474486824> | Found inferred clock ScatterTrig|CLK_PCLK_RIGHT with period 3.49ns. Please declare a user-defined clock on object "p:CLK_PCLK_RIGHT"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1474486824> | Found inferred clock ScatterTrig|INP[0] with period 1.62ns. Please declare a user-defined clock on object "p:INP[0]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1474486824> | Found inferred clock ScatterTrig|INP[1] with period 1.62ns. Please declare a user-defined clock on object "p:INP[1]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1474486824> | Found inferred clock ScatterTrig|INP[2] with period 1.62ns. Please declare a user-defined clock on object "p:INP[2]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1474486824> | Found inferred clock ScatterTrig|INP[3] with period 1.62ns. Please declare a user-defined clock on object "p:INP[3]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1474486824> | Found inferred clock ScatterTrig|INP[4] with period 1.62ns. Please declare a user-defined clock on object "p:INP[4]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1474486824> | Found inferred clock ScatterTrig|INP[5] with period 1.56ns. Please declare a user-defined clock on object "p:INP[5]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1474486824> | Found inferred clock ScatterTrig|INP[6] with period 1.67ns. Please declare a user-defined clock on object "p:INP[6]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1474486824> | Found inferred clock ScatterTrig|INP[7] with period 1.70ns. Please declare a user-defined clock on object "p:INP[7]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1474486824> | Found inferred clock ScatterTrig|INP[8] with period 1.67ns. Please declare a user-defined clock on object "p:INP[8]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1474486824> | Found inferred clock ScatterTrig|INP[9] with period 1.70ns. Please declare a user-defined clock on object "p:INP[9]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1474486824> | Found inferred clock ScatterTrig|INP[10] with period 1.49ns. Please declare a user-defined clock on object "p:INP[10]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1474486824> | Found inferred clock ScatterTrig|INP[11] with period 1.49ns. Please declare a user-defined clock on object "p:INP[11]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1474486824> | Found inferred clock ScatterTrig|INP[12] with period 1.49ns. Please declare a user-defined clock on object "p:INP[12]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1474486824> | Found inferred clock ScatterTrig|INP[13] with period 1.70ns. Please declare a user-defined clock on object "p:INP[13]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1474486824> | Found inferred clock ScatterTrig|INP[14] with period 1.67ns. Please declare a user-defined clock on object "p:INP[14]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1474486824> | Found inferred clock ScatterTrig|INP[15] with period 1.67ns. Please declare a user-defined clock on object "p:INP[15]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1474486824> | Found inferred clock ScatterTrig|INP[16] with period 1.49ns. Please declare a user-defined clock on object "p:INP[16]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1474486824> | Found inferred clock ScatterTrig|INP[17] with period 1.49ns. Please declare a user-defined clock on object "p:INP[17]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1474486824> | Found inferred clock ScatterTrig|INP[18] with period 1.49ns. Please declare a user-defined clock on object "p:INP[18]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1474486824> | Found inferred clock ScatterTrig|INP[19] with period 1.49ns. Please declare a user-defined clock on object "p:INP[19]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1474486824> | Found inferred clock ScatterTrig|INP[20] with period 1.49ns. Please declare a user-defined clock on object "p:INP[20]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1474486824> | Found inferred clock ScatterTrig|INP[21] with period 1.72ns. Please declare a user-defined clock on object "p:INP[21]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1474486824> | Found inferred clock ScatterTrig|INP[22] with period 1.67ns. Please declare a user-defined clock on object "p:INP[22]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1474486824> | Found inferred clock ScatterTrig|INP[23] with period 1.67ns. Please declare a user-defined clock on object "p:INP[23]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1474486824> | Found inferred clock ScatterTrig|INP[24] with period 1.70ns. Please declare a user-defined clock on object "p:INP[24]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1474486824> | Found inferred clock ScatterTrig|INP[25] with period 1.49ns. Please declare a user-defined clock on object "p:INP[25]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1474486824> | Found inferred clock ScatterTrig|INP[26] with period 1.49ns. Please declare a user-defined clock on object "p:INP[26]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1474486824> | Found inferred clock ScatterTrig|INP[27] with period 1.49ns. Please declare a user-defined clock on object "p:INP[27]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1474486824> | Found inferred clock ScatterTrig|INP[28] with period 1.70ns. Please declare a user-defined clock on object "p:INP[28]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1474486824> | Found inferred clock ScatterTrig|INP[29] with period 1.67ns. Please declare a user-defined clock on object "p:INP[29]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1474486824> | Found inferred clock ScatterTrig|INP[30] with period 1.70ns. Please declare a user-defined clock on object "p:INP[30]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1474486824> | Found inferred clock ScatterTrig|INP[31] with period 1.67ns. Please declare a user-defined clock on object "p:INP[31]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1474486824> | Found inferred clock ScatterTrig|INP[32] with period 1.62ns. Please declare a user-defined clock on object "p:INP[32]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1474486824> | Found inferred clock ScatterTrig|INP[33] with period 1.62ns. Please declare a user-defined clock on object "p:INP[33]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1474486824> | Found inferred clock ScatterTrig|INP[34] with period 1.62ns. Please declare a user-defined clock on object "p:INP[34]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1474486824> | Found inferred clock ScatterTrig|INP[35] with period 1.62ns. Please declare a user-defined clock on object "p:INP[35]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1474486824> | Found inferred clock ScatterTrig|INP[36] with period 1.62ns. Please declare a user-defined clock on object "p:INP[36]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1474486824> | Found inferred clock ScatterTrig|INP[37] with period 1.62ns. Please declare a user-defined clock on object "p:INP[37]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1474486824> | Found inferred clock ScatterTrig|INP[38] with period 1.62ns. Please declare a user-defined clock on object "p:INP[38]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1474486824> | Found inferred clock ScatterTrig|INP[39] with period 1.62ns. Please declare a user-defined clock on object "p:INP[39]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1474486824> | Found inferred clock ScatterTrig|INP[40] with period 1.62ns. Please declare a user-defined clock on object "p:INP[40]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1474486824> | Found inferred clock ScatterTrig|INP[41] with period 1.62ns. Please declare a user-defined clock on object "p:INP[41]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1474486824> | Found inferred clock ScatterTrig|INP[42] with period 1.62ns. Please declare a user-defined clock on object "p:INP[42]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1474486824> | Found inferred clock ScatterTrig|INP[43] with period 1.62ns. Please declare a user-defined clock on object "p:INP[43]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1474486824> | Found inferred clock ScatterTrig|INP[44] with period 1.62ns. Please declare a user-defined clock on object "p:INP[44]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1474486824> | Found inferred clock ScatterTrig|INP[45] with period 1.62ns. Please declare a user-defined clock on object "p:INP[45]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1474486824> | Found inferred clock ScatterTrig|INP[46] with period 0.58ns. Please declare a user-defined clock on object "p:INP[46]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1474486824> | Found inferred clock ScatterTrig|INP[47] with period 0.58ns. Please declare a user-defined clock on object "p:INP[47]"</font> 


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing Report written on Wed Sep 21 15:40:24 2016
#


Top view:               ScatterTrig
Requested Frequency:    286.7 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1474486824> | Timing report estimates place and route data. Please look at the place and route timing report for final timing. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1474486824> | Clock constraints cover only FF-to-FF paths associated with the clock. 



<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: -0.615

                               Requested      Estimated     Requested     Estimated                Clock        Clock                 
Starting Clock                 Frequency      Frequency     Period        Period        Slack      Type         Group                 
--------------------------------------------------------------------------------------------------------------------------------------
ScatterTrig|CLK_PCLK_RIGHT     286.7 MHz      243.7 MHz     3.487         4.103         -0.615     inferred     Autoconstr_clkgroup_0 
ScatterTrig|INP[0]             615.5 MHz      523.2 MHz     1.625         1.911         -0.287     inferred     Autoconstr_clkgroup_48
ScatterTrig|INP[1]             615.5 MHz      523.2 MHz     1.625         1.911         -0.287     inferred     Autoconstr_clkgroup_47
ScatterTrig|INP[2]             615.5 MHz      523.2 MHz     1.625         1.911         -0.287     inferred     Autoconstr_clkgroup_46
ScatterTrig|INP[3]             615.5 MHz      523.2 MHz     1.625         1.911         -0.287     inferred     Autoconstr_clkgroup_45
ScatterTrig|INP[4]             615.5 MHz      523.2 MHz     1.625         1.911         -0.287     inferred     Autoconstr_clkgroup_44
ScatterTrig|INP[5]             641.3 MHz      545.1 MHz     1.559         1.835         -0.275     inferred     Autoconstr_clkgroup_43
ScatterTrig|INP[6]             600.4 MHz      510.4 MHz     1.666         1.959         -0.294     inferred     Autoconstr_clkgroup_42
ScatterTrig|INP[7]             588.9 MHz      500.6 MHz     1.698         1.998         -0.300     inferred     Autoconstr_clkgroup_41
ScatterTrig|INP[8]             600.4 MHz      510.4 MHz     1.666         1.959         -0.294     inferred     Autoconstr_clkgroup_40
ScatterTrig|INP[9]             588.9 MHz      500.6 MHz     1.698         1.998         -0.300     inferred     Autoconstr_clkgroup_39
ScatterTrig|INP[10]            672.9 MHz      572.0 MHz     1.486         1.748         -0.262     inferred     Autoconstr_clkgroup_38
ScatterTrig|INP[11]            672.9 MHz      572.0 MHz     1.486         1.748         -0.262     inferred     Autoconstr_clkgroup_37
ScatterTrig|INP[12]            672.9 MHz      572.0 MHz     1.486         1.748         -0.262     inferred     Autoconstr_clkgroup_36
ScatterTrig|INP[13]            588.9 MHz      500.6 MHz     1.698         1.998         -0.300     inferred     Autoconstr_clkgroup_35
ScatterTrig|INP[14]            600.4 MHz      510.4 MHz     1.666         1.959         -0.294     inferred     Autoconstr_clkgroup_34
ScatterTrig|INP[15]            600.4 MHz      510.4 MHz     1.666         1.959         -0.294     inferred     Autoconstr_clkgroup_33
ScatterTrig|INP[16]            672.9 MHz      572.0 MHz     1.486         1.748         -0.262     inferred     Autoconstr_clkgroup_32
ScatterTrig|INP[17]            672.9 MHz      572.0 MHz     1.486         1.748         -0.262     inferred     Autoconstr_clkgroup_31
ScatterTrig|INP[18]            672.9 MHz      572.0 MHz     1.486         1.748         -0.262     inferred     Autoconstr_clkgroup_30
ScatterTrig|INP[19]            672.9 MHz      572.0 MHz     1.486         1.748         -0.262     inferred     Autoconstr_clkgroup_29
ScatterTrig|INP[20]            672.9 MHz      572.0 MHz     1.486         1.748         -0.262     inferred     Autoconstr_clkgroup_28
ScatterTrig|INP[21]            580.5 MHz      493.4 MHz     1.723         2.027         -0.304     inferred     Autoconstr_clkgroup_27
ScatterTrig|INP[22]            600.4 MHz      510.4 MHz     1.666         1.959         -0.294     inferred     Autoconstr_clkgroup_26
ScatterTrig|INP[23]            600.4 MHz      510.4 MHz     1.666         1.959         -0.294     inferred     Autoconstr_clkgroup_25
ScatterTrig|INP[24]            588.9 MHz      500.6 MHz     1.698         1.998         -0.300     inferred     Autoconstr_clkgroup_24
ScatterTrig|INP[25]            672.9 MHz      572.0 MHz     1.486         1.748         -0.262     inferred     Autoconstr_clkgroup_23
ScatterTrig|INP[26]            672.9 MHz      572.0 MHz     1.486         1.748         -0.262     inferred     Autoconstr_clkgroup_22
ScatterTrig|INP[27]            672.9 MHz      572.0 MHz     1.486         1.748         -0.262     inferred     Autoconstr_clkgroup_21
ScatterTrig|INP[28]            588.9 MHz      500.6 MHz     1.698         1.998         -0.300     inferred     Autoconstr_clkgroup_20
ScatterTrig|INP[29]            600.4 MHz      510.4 MHz     1.666         1.959         -0.294     inferred     Autoconstr_clkgroup_19
ScatterTrig|INP[30]            588.9 MHz      500.6 MHz     1.698         1.998         -0.300     inferred     Autoconstr_clkgroup_18
ScatterTrig|INP[31]            600.4 MHz      510.4 MHz     1.666         1.959         -0.294     inferred     Autoconstr_clkgroup_17
ScatterTrig|INP[32]            615.5 MHz      523.2 MHz     1.625         1.911         -0.287     inferred     Autoconstr_clkgroup_16
ScatterTrig|INP[33]            615.5 MHz      523.2 MHz     1.625         1.911         -0.287     inferred     Autoconstr_clkgroup_15
ScatterTrig|INP[34]            615.5 MHz      523.2 MHz     1.625         1.911         -0.287     inferred     Autoconstr_clkgroup_14
ScatterTrig|INP[35]            615.5 MHz      523.2 MHz     1.625         1.911         -0.287     inferred     Autoconstr_clkgroup_13
ScatterTrig|INP[36]            615.5 MHz      523.2 MHz     1.625         1.911         -0.287     inferred     Autoconstr_clkgroup_12
ScatterTrig|INP[37]            615.5 MHz      523.2 MHz     1.625         1.911         -0.287     inferred     Autoconstr_clkgroup_11
ScatterTrig|INP[38]            615.5 MHz      523.2 MHz     1.625         1.911         -0.287     inferred     Autoconstr_clkgroup_10
ScatterTrig|INP[39]            615.5 MHz      523.2 MHz     1.625         1.911         -0.287     inferred     Autoconstr_clkgroup_9 
ScatterTrig|INP[40]            615.5 MHz      523.2 MHz     1.625         1.911         -0.287     inferred     Autoconstr_clkgroup_8 
ScatterTrig|INP[41]            615.5 MHz      523.2 MHz     1.625         1.911         -0.287     inferred     Autoconstr_clkgroup_7 
ScatterTrig|INP[42]            615.5 MHz      523.2 MHz     1.625         1.911         -0.287     inferred     Autoconstr_clkgroup_6 
ScatterTrig|INP[43]            615.5 MHz      523.2 MHz     1.625         1.911         -0.287     inferred     Autoconstr_clkgroup_5 
ScatterTrig|INP[44]            615.5 MHz      523.2 MHz     1.625         1.911         -0.287     inferred     Autoconstr_clkgroup_4 
ScatterTrig|INP[45]            615.5 MHz      523.2 MHz     1.625         1.911         -0.287     inferred     Autoconstr_clkgroup_3 
ScatterTrig|INP[46]            1734.6 MHz     NA            0.577         NA            NA         inferred     Autoconstr_clkgroup_2 
ScatterTrig|INP[47]            1734.6 MHz     NA            0.577         NA            NA         inferred     Autoconstr_clkgroup_1 
System                         641.3 MHz      545.1 MHz     1.559         1.835         -0.275     system       system_clkgroup       
======================================================================================================================================
@N:<a href="@N:MT582:@XP_HELP">MT582</a> : <!@TM:1474486824> | Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack 





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks                                                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall    |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------
Starting                    Ending                      |  constraint  slack   |  constraint  slack  |  constraint  slack   |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------
System                      System                      |  1.559       -0.275  |  No paths    -      |  No paths    -       |  No paths    -    
System                      ScatterTrig|CLK_PCLK_RIGHT  |  3.487       0.246   |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|CLK_PCLK_RIGHT  ScatterTrig|CLK_PCLK_RIGHT  |  3.487       -0.615  |  No paths    -      |  1.744       -0.091  |  No paths    -    
ScatterTrig|INP[45]         ScatterTrig|CLK_PCLK_RIGHT  |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[45]         ScatterTrig|INP[45]         |  1.625       -0.287  |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[44]         ScatterTrig|CLK_PCLK_RIGHT  |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[44]         ScatterTrig|INP[44]         |  1.625       -0.287  |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[43]         ScatterTrig|CLK_PCLK_RIGHT  |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[43]         ScatterTrig|INP[43]         |  1.625       -0.287  |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[42]         ScatterTrig|CLK_PCLK_RIGHT  |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[42]         ScatterTrig|INP[42]         |  1.625       -0.287  |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[41]         ScatterTrig|CLK_PCLK_RIGHT  |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[41]         ScatterTrig|INP[41]         |  1.625       -0.287  |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[40]         ScatterTrig|CLK_PCLK_RIGHT  |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[40]         ScatterTrig|INP[40]         |  1.625       -0.287  |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[39]         ScatterTrig|CLK_PCLK_RIGHT  |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[39]         ScatterTrig|INP[39]         |  1.625       -0.287  |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[38]         ScatterTrig|CLK_PCLK_RIGHT  |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[38]         ScatterTrig|INP[38]         |  1.625       -0.287  |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[37]         ScatterTrig|CLK_PCLK_RIGHT  |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[37]         ScatterTrig|INP[37]         |  1.625       -0.287  |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[36]         ScatterTrig|CLK_PCLK_RIGHT  |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[36]         ScatterTrig|INP[36]         |  1.625       -0.287  |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[35]         ScatterTrig|CLK_PCLK_RIGHT  |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[35]         ScatterTrig|INP[35]         |  1.625       -0.287  |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[34]         ScatterTrig|CLK_PCLK_RIGHT  |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[34]         ScatterTrig|INP[34]         |  1.625       -0.287  |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[33]         ScatterTrig|CLK_PCLK_RIGHT  |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[33]         ScatterTrig|INP[33]         |  1.625       -0.287  |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[32]         ScatterTrig|CLK_PCLK_RIGHT  |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[32]         ScatterTrig|INP[32]         |  1.625       -0.287  |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[31]         ScatterTrig|CLK_PCLK_RIGHT  |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[31]         ScatterTrig|INP[31]         |  1.666       -0.294  |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[30]         ScatterTrig|CLK_PCLK_RIGHT  |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[30]         ScatterTrig|INP[30]         |  1.698       -0.300  |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[29]         ScatterTrig|CLK_PCLK_RIGHT  |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[29]         ScatterTrig|INP[29]         |  1.666       -0.294  |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[28]         ScatterTrig|CLK_PCLK_RIGHT  |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[28]         ScatterTrig|INP[28]         |  1.698       -0.300  |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[27]         ScatterTrig|CLK_PCLK_RIGHT  |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[27]         ScatterTrig|INP[27]         |  1.486       -0.262  |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[26]         ScatterTrig|CLK_PCLK_RIGHT  |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[26]         ScatterTrig|INP[26]         |  1.486       -0.262  |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[25]         ScatterTrig|CLK_PCLK_RIGHT  |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[25]         ScatterTrig|INP[25]         |  1.486       -0.262  |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[24]         ScatterTrig|CLK_PCLK_RIGHT  |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[24]         ScatterTrig|INP[24]         |  1.698       -0.300  |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[23]         ScatterTrig|CLK_PCLK_RIGHT  |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[23]         ScatterTrig|INP[23]         |  1.666       -0.294  |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[22]         ScatterTrig|CLK_PCLK_RIGHT  |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[22]         ScatterTrig|INP[22]         |  1.666       -0.294  |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[21]         ScatterTrig|CLK_PCLK_RIGHT  |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[21]         ScatterTrig|INP[21]         |  1.723       -0.304  |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[20]         ScatterTrig|CLK_PCLK_RIGHT  |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[20]         ScatterTrig|INP[20]         |  1.486       -0.262  |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[19]         ScatterTrig|CLK_PCLK_RIGHT  |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[19]         ScatterTrig|INP[19]         |  1.486       -0.262  |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[18]         ScatterTrig|CLK_PCLK_RIGHT  |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[18]         ScatterTrig|INP[18]         |  1.486       -0.262  |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[17]         ScatterTrig|CLK_PCLK_RIGHT  |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[17]         ScatterTrig|INP[17]         |  1.486       -0.262  |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[16]         ScatterTrig|CLK_PCLK_RIGHT  |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[16]         ScatterTrig|INP[16]         |  1.486       -0.262  |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[15]         ScatterTrig|CLK_PCLK_RIGHT  |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[15]         ScatterTrig|INP[15]         |  1.666       -0.294  |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[14]         ScatterTrig|CLK_PCLK_RIGHT  |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[14]         ScatterTrig|INP[14]         |  1.666       -0.294  |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[13]         ScatterTrig|CLK_PCLK_RIGHT  |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[13]         ScatterTrig|INP[13]         |  1.698       -0.300  |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[12]         ScatterTrig|CLK_PCLK_RIGHT  |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[12]         ScatterTrig|INP[12]         |  1.486       -0.262  |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[11]         ScatterTrig|CLK_PCLK_RIGHT  |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[11]         ScatterTrig|INP[11]         |  1.486       -0.262  |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[10]         ScatterTrig|CLK_PCLK_RIGHT  |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[10]         ScatterTrig|INP[10]         |  1.486       -0.262  |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[9]          ScatterTrig|CLK_PCLK_RIGHT  |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[9]          ScatterTrig|INP[9]          |  1.698       -0.300  |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[8]          ScatterTrig|CLK_PCLK_RIGHT  |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[8]          ScatterTrig|INP[8]          |  1.666       -0.294  |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[7]          ScatterTrig|CLK_PCLK_RIGHT  |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[7]          ScatterTrig|INP[7]          |  1.698       -0.300  |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[6]          ScatterTrig|CLK_PCLK_RIGHT  |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[6]          ScatterTrig|INP[6]          |  1.666       -0.294  |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[5]          ScatterTrig|CLK_PCLK_RIGHT  |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[5]          ScatterTrig|INP[5]          |  1.559       -0.275  |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[4]          ScatterTrig|CLK_PCLK_RIGHT  |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[4]          ScatterTrig|INP[4]          |  1.625       -0.287  |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[3]          ScatterTrig|CLK_PCLK_RIGHT  |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[3]          ScatterTrig|INP[3]          |  1.625       -0.287  |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[2]          ScatterTrig|CLK_PCLK_RIGHT  |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[2]          ScatterTrig|INP[2]          |  1.625       -0.287  |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[1]          ScatterTrig|CLK_PCLK_RIGHT  |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[1]          ScatterTrig|INP[1]          |  1.625       -0.287  |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[0]          ScatterTrig|CLK_PCLK_RIGHT  |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|INP[0]          ScatterTrig|INP[0]          |  1.625       -0.287  |  No paths    -      |  No paths    -       |  No paths    -    
================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: ScatterTrig|CLK_PCLK_RIGHT</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

                   Starting                                                        Arrival           
Instance           Reference                      Type        Pin     Net          Time        Slack 
                   Clock                                                                             
-----------------------------------------------------------------------------------------------------
Blink.count[0]     ScatterTrig|CLK_PCLK_RIGHT     FD1S3AX     Q       count[0]     0.982       -0.615
Blink.count[1]     ScatterTrig|CLK_PCLK_RIGHT     FD1S3AX     Q       count[1]     0.982       -0.565
Blink.count[2]     ScatterTrig|CLK_PCLK_RIGHT     FD1S3AX     Q       count[2]     0.982       -0.565
Blink.count[3]     ScatterTrig|CLK_PCLK_RIGHT     FD1S3AX     Q       count[3]     0.982       -0.515
Blink.count[4]     ScatterTrig|CLK_PCLK_RIGHT     FD1S3AX     Q       count[4]     0.982       -0.515
Blink.count[5]     ScatterTrig|CLK_PCLK_RIGHT     FD1S3AX     Q       count[5]     0.982       -0.465
Blink.count[6]     ScatterTrig|CLK_PCLK_RIGHT     FD1S3AX     Q       count[6]     0.982       -0.465
Blink.count[7]     ScatterTrig|CLK_PCLK_RIGHT     FD1S3AX     Q       count[7]     0.982       -0.415
Blink.count[8]     ScatterTrig|CLK_PCLK_RIGHT     FD1S3AX     Q       count[8]     0.982       -0.415
Blink.count[9]     ScatterTrig|CLK_PCLK_RIGHT     FD1S3AX     Q       count[9]     0.982       -0.365
=====================================================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

                    Starting                                                           Required           
Instance            Reference                      Type        Pin     Net             Time         Slack 
                    Clock                                                                                 
----------------------------------------------------------------------------------------------------------
Blink.count[31]     ScatterTrig|CLK_PCLK_RIGHT     FD1S3AX     D       count_s[31]     3.403        -0.615
Blink.count[29]     ScatterTrig|CLK_PCLK_RIGHT     FD1S3AX     D       count_s[29]     3.403        -0.565
Blink.count[30]     ScatterTrig|CLK_PCLK_RIGHT     FD1S3AX     D       count_s[30]     3.403        -0.565
Blink.count[27]     ScatterTrig|CLK_PCLK_RIGHT     FD1S3AX     D       count_s[27]     3.403        -0.515
Blink.count[28]     ScatterTrig|CLK_PCLK_RIGHT     FD1S3AX     D       count_s[28]     3.403        -0.515
Blink.count[25]     ScatterTrig|CLK_PCLK_RIGHT     FD1S3AX     D       count_s[25]     3.403        -0.465
Blink.count[26]     ScatterTrig|CLK_PCLK_RIGHT     FD1S3AX     D       count_s[26]     3.403        -0.465
Blink.count[23]     ScatterTrig|CLK_PCLK_RIGHT     FD1S3AX     D       count_s[23]     3.403        -0.415
Blink.count[24]     ScatterTrig|CLK_PCLK_RIGHT     FD1S3AX     D       count_s[24]     3.403        -0.415
Blink.count[21]     ScatterTrig|CLK_PCLK_RIGHT     FD1S3AX     D       count_s[21]     3.403        -0.365
==========================================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srr:srsfD:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srs:fp:325494:330300:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      3.487
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.403

    - Propagation time:                      4.018
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.615

    Number of logic level(s):                17
    Starting point:                          Blink.count[0] / Q
    Ending point:                            Blink.count[31] / D
    The start point is clocked by            ScatterTrig|CLK_PCLK_RIGHT [rising] on pin CK
    The end   point is clocked by            ScatterTrig|CLK_PCLK_RIGHT [rising] on pin CK

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
Blink.count[0]            FD1S3AX     Q        Out     0.982     0.982       -         
count[0]                  Net         -        -       -         -           1         
Blink.count_cry_0[0]      CCU2C       A1       In      0.000     0.982       -         
Blink.count_cry_0[0]      CCU2C       COUT     Out     1.224     2.206       -         
count_cry[0]              Net         -        -       -         -           1         
Blink.count_cry_0[1]      CCU2C       CIN      In      0.000     2.206       -         
Blink.count_cry_0[1]      CCU2C       COUT     Out     0.050     2.256       -         
count_cry[2]              Net         -        -       -         -           1         
Blink.count_cry_0[3]      CCU2C       CIN      In      0.000     2.256       -         
Blink.count_cry_0[3]      CCU2C       COUT     Out     0.050     2.306       -         
count_cry[4]              Net         -        -       -         -           1         
Blink.count_cry_0[5]      CCU2C       CIN      In      0.000     2.306       -         
Blink.count_cry_0[5]      CCU2C       COUT     Out     0.050     2.356       -         
count_cry[6]              Net         -        -       -         -           1         
Blink.count_cry_0[7]      CCU2C       CIN      In      0.000     2.356       -         
Blink.count_cry_0[7]      CCU2C       COUT     Out     0.050     2.406       -         
count_cry[8]              Net         -        -       -         -           1         
Blink.count_cry_0[9]      CCU2C       CIN      In      0.000     2.406       -         
Blink.count_cry_0[9]      CCU2C       COUT     Out     0.050     2.456       -         
count_cry[10]             Net         -        -       -         -           1         
Blink.count_cry_0[11]     CCU2C       CIN      In      0.000     2.456       -         
Blink.count_cry_0[11]     CCU2C       COUT     Out     0.050     2.506       -         
count_cry[12]             Net         -        -       -         -           1         
Blink.count_cry_0[13]     CCU2C       CIN      In      0.000     2.506       -         
Blink.count_cry_0[13]     CCU2C       COUT     Out     0.050     2.556       -         
count_cry[14]             Net         -        -       -         -           1         
Blink.count_cry_0[15]     CCU2C       CIN      In      0.000     2.556       -         
Blink.count_cry_0[15]     CCU2C       COUT     Out     0.050     2.606       -         
count_cry[16]             Net         -        -       -         -           1         
Blink.count_cry_0[17]     CCU2C       CIN      In      0.000     2.606       -         
Blink.count_cry_0[17]     CCU2C       COUT     Out     0.050     2.656       -         
count_cry[18]             Net         -        -       -         -           1         
Blink.count_cry_0[19]     CCU2C       CIN      In      0.000     2.656       -         
Blink.count_cry_0[19]     CCU2C       COUT     Out     0.050     2.706       -         
count_cry[20]             Net         -        -       -         -           1         
Blink.count_cry_0[21]     CCU2C       CIN      In      0.000     2.706       -         
Blink.count_cry_0[21]     CCU2C       COUT     Out     0.050     2.756       -         
count_cry[22]             Net         -        -       -         -           1         
Blink.count_cry_0[23]     CCU2C       CIN      In      0.000     2.756       -         
Blink.count_cry_0[23]     CCU2C       COUT     Out     0.050     2.806       -         
count_cry[24]             Net         -        -       -         -           1         
Blink.count_cry_0[25]     CCU2C       CIN      In      0.000     2.806       -         
Blink.count_cry_0[25]     CCU2C       COUT     Out     0.050     2.856       -         
count_cry[26]             Net         -        -       -         -           1         
Blink.count_cry_0[27]     CCU2C       CIN      In      0.000     2.856       -         
Blink.count_cry_0[27]     CCU2C       COUT     Out     0.050     2.906       -         
count_cry[28]             Net         -        -       -         -           1         
Blink.count_cry_0[29]     CCU2C       CIN      In      0.000     2.906       -         
Blink.count_cry_0[29]     CCU2C       COUT     Out     0.050     2.956       -         
count_cry[30]             Net         -        -       -         -           1         
Blink.count_s_0[31]       CCU2C       CIN      In      0.000     2.956       -         
Blink.count_s_0[31]       CCU2C       S0       Out     1.063     4.018       -         
count_s[31]               Net         -        -       -         -           1         
Blink.count[31]           FD1S3AX     D        In      0.000     4.018       -         
=======================================================================================


Path information for path number 2: 
      Requested Period:                      3.487
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.403

    - Propagation time:                      3.968
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.565

    Number of logic level(s):                16
    Starting point:                          Blink.count[1] / Q
    Ending point:                            Blink.count[31] / D
    The start point is clocked by            ScatterTrig|CLK_PCLK_RIGHT [rising] on pin CK
    The end   point is clocked by            ScatterTrig|CLK_PCLK_RIGHT [rising] on pin CK

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
Blink.count[1]            FD1S3AX     Q        Out     0.982     0.982       -         
count[1]                  Net         -        -       -         -           1         
Blink.count_cry_0[1]      CCU2C       A0       In      0.000     0.982       -         
Blink.count_cry_0[1]      CCU2C       COUT     Out     1.224     2.206       -         
count_cry[2]              Net         -        -       -         -           1         
Blink.count_cry_0[3]      CCU2C       CIN      In      0.000     2.206       -         
Blink.count_cry_0[3]      CCU2C       COUT     Out     0.050     2.256       -         
count_cry[4]              Net         -        -       -         -           1         
Blink.count_cry_0[5]      CCU2C       CIN      In      0.000     2.256       -         
Blink.count_cry_0[5]      CCU2C       COUT     Out     0.050     2.306       -         
count_cry[6]              Net         -        -       -         -           1         
Blink.count_cry_0[7]      CCU2C       CIN      In      0.000     2.306       -         
Blink.count_cry_0[7]      CCU2C       COUT     Out     0.050     2.356       -         
count_cry[8]              Net         -        -       -         -           1         
Blink.count_cry_0[9]      CCU2C       CIN      In      0.000     2.356       -         
Blink.count_cry_0[9]      CCU2C       COUT     Out     0.050     2.406       -         
count_cry[10]             Net         -        -       -         -           1         
Blink.count_cry_0[11]     CCU2C       CIN      In      0.000     2.406       -         
Blink.count_cry_0[11]     CCU2C       COUT     Out     0.050     2.456       -         
count_cry[12]             Net         -        -       -         -           1         
Blink.count_cry_0[13]     CCU2C       CIN      In      0.000     2.456       -         
Blink.count_cry_0[13]     CCU2C       COUT     Out     0.050     2.506       -         
count_cry[14]             Net         -        -       -         -           1         
Blink.count_cry_0[15]     CCU2C       CIN      In      0.000     2.506       -         
Blink.count_cry_0[15]     CCU2C       COUT     Out     0.050     2.556       -         
count_cry[16]             Net         -        -       -         -           1         
Blink.count_cry_0[17]     CCU2C       CIN      In      0.000     2.556       -         
Blink.count_cry_0[17]     CCU2C       COUT     Out     0.050     2.606       -         
count_cry[18]             Net         -        -       -         -           1         
Blink.count_cry_0[19]     CCU2C       CIN      In      0.000     2.606       -         
Blink.count_cry_0[19]     CCU2C       COUT     Out     0.050     2.656       -         
count_cry[20]             Net         -        -       -         -           1         
Blink.count_cry_0[21]     CCU2C       CIN      In      0.000     2.656       -         
Blink.count_cry_0[21]     CCU2C       COUT     Out     0.050     2.706       -         
count_cry[22]             Net         -        -       -         -           1         
Blink.count_cry_0[23]     CCU2C       CIN      In      0.000     2.706       -         
Blink.count_cry_0[23]     CCU2C       COUT     Out     0.050     2.756       -         
count_cry[24]             Net         -        -       -         -           1         
Blink.count_cry_0[25]     CCU2C       CIN      In      0.000     2.756       -         
Blink.count_cry_0[25]     CCU2C       COUT     Out     0.050     2.806       -         
count_cry[26]             Net         -        -       -         -           1         
Blink.count_cry_0[27]     CCU2C       CIN      In      0.000     2.806       -         
Blink.count_cry_0[27]     CCU2C       COUT     Out     0.050     2.856       -         
count_cry[28]             Net         -        -       -         -           1         
Blink.count_cry_0[29]     CCU2C       CIN      In      0.000     2.856       -         
Blink.count_cry_0[29]     CCU2C       COUT     Out     0.050     2.906       -         
count_cry[30]             Net         -        -       -         -           1         
Blink.count_s_0[31]       CCU2C       CIN      In      0.000     2.906       -         
Blink.count_s_0[31]       CCU2C       S0       Out     1.063     3.968       -         
count_s[31]               Net         -        -       -         -           1         
Blink.count[31]           FD1S3AX     D        In      0.000     3.968       -         
=======================================================================================


Path information for path number 3: 
      Requested Period:                      3.487
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.403

    - Propagation time:                      3.968
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.565

    Number of logic level(s):                16
    Starting point:                          Blink.count[2] / Q
    Ending point:                            Blink.count[31] / D
    The start point is clocked by            ScatterTrig|CLK_PCLK_RIGHT [rising] on pin CK
    The end   point is clocked by            ScatterTrig|CLK_PCLK_RIGHT [rising] on pin CK

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
Blink.count[2]            FD1S3AX     Q        Out     0.982     0.982       -         
count[2]                  Net         -        -       -         -           1         
Blink.count_cry_0[1]      CCU2C       A1       In      0.000     0.982       -         
Blink.count_cry_0[1]      CCU2C       COUT     Out     1.224     2.206       -         
count_cry[2]              Net         -        -       -         -           1         
Blink.count_cry_0[3]      CCU2C       CIN      In      0.000     2.206       -         
Blink.count_cry_0[3]      CCU2C       COUT     Out     0.050     2.256       -         
count_cry[4]              Net         -        -       -         -           1         
Blink.count_cry_0[5]      CCU2C       CIN      In      0.000     2.256       -         
Blink.count_cry_0[5]      CCU2C       COUT     Out     0.050     2.306       -         
count_cry[6]              Net         -        -       -         -           1         
Blink.count_cry_0[7]      CCU2C       CIN      In      0.000     2.306       -         
Blink.count_cry_0[7]      CCU2C       COUT     Out     0.050     2.356       -         
count_cry[8]              Net         -        -       -         -           1         
Blink.count_cry_0[9]      CCU2C       CIN      In      0.000     2.356       -         
Blink.count_cry_0[9]      CCU2C       COUT     Out     0.050     2.406       -         
count_cry[10]             Net         -        -       -         -           1         
Blink.count_cry_0[11]     CCU2C       CIN      In      0.000     2.406       -         
Blink.count_cry_0[11]     CCU2C       COUT     Out     0.050     2.456       -         
count_cry[12]             Net         -        -       -         -           1         
Blink.count_cry_0[13]     CCU2C       CIN      In      0.000     2.456       -         
Blink.count_cry_0[13]     CCU2C       COUT     Out     0.050     2.506       -         
count_cry[14]             Net         -        -       -         -           1         
Blink.count_cry_0[15]     CCU2C       CIN      In      0.000     2.506       -         
Blink.count_cry_0[15]     CCU2C       COUT     Out     0.050     2.556       -         
count_cry[16]             Net         -        -       -         -           1         
Blink.count_cry_0[17]     CCU2C       CIN      In      0.000     2.556       -         
Blink.count_cry_0[17]     CCU2C       COUT     Out     0.050     2.606       -         
count_cry[18]             Net         -        -       -         -           1         
Blink.count_cry_0[19]     CCU2C       CIN      In      0.000     2.606       -         
Blink.count_cry_0[19]     CCU2C       COUT     Out     0.050     2.656       -         
count_cry[20]             Net         -        -       -         -           1         
Blink.count_cry_0[21]     CCU2C       CIN      In      0.000     2.656       -         
Blink.count_cry_0[21]     CCU2C       COUT     Out     0.050     2.706       -         
count_cry[22]             Net         -        -       -         -           1         
Blink.count_cry_0[23]     CCU2C       CIN      In      0.000     2.706       -         
Blink.count_cry_0[23]     CCU2C       COUT     Out     0.050     2.756       -         
count_cry[24]             Net         -        -       -         -           1         
Blink.count_cry_0[25]     CCU2C       CIN      In      0.000     2.756       -         
Blink.count_cry_0[25]     CCU2C       COUT     Out     0.050     2.806       -         
count_cry[26]             Net         -        -       -         -           1         
Blink.count_cry_0[27]     CCU2C       CIN      In      0.000     2.806       -         
Blink.count_cry_0[27]     CCU2C       COUT     Out     0.050     2.856       -         
count_cry[28]             Net         -        -       -         -           1         
Blink.count_cry_0[29]     CCU2C       CIN      In      0.000     2.856       -         
Blink.count_cry_0[29]     CCU2C       COUT     Out     0.050     2.906       -         
count_cry[30]             Net         -        -       -         -           1         
Blink.count_s_0[31]       CCU2C       CIN      In      0.000     2.906       -         
Blink.count_s_0[31]       CCU2C       S0       Out     1.063     3.968       -         
count_s[31]               Net         -        -       -         -           1         
Blink.count[31]           FD1S3AX     D        In      0.000     3.968       -         
=======================================================================================


Path information for path number 4: 
      Requested Period:                      3.487
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.403

    - Propagation time:                      3.968
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.565

    Number of logic level(s):                16
    Starting point:                          Blink.count[0] / Q
    Ending point:                            Blink.count[29] / D
    The start point is clocked by            ScatterTrig|CLK_PCLK_RIGHT [rising] on pin CK
    The end   point is clocked by            ScatterTrig|CLK_PCLK_RIGHT [rising] on pin CK

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
Blink.count[0]            FD1S3AX     Q        Out     0.982     0.982       -         
count[0]                  Net         -        -       -         -           1         
Blink.count_cry_0[0]      CCU2C       A1       In      0.000     0.982       -         
Blink.count_cry_0[0]      CCU2C       COUT     Out     1.224     2.206       -         
count_cry[0]              Net         -        -       -         -           1         
Blink.count_cry_0[1]      CCU2C       CIN      In      0.000     2.206       -         
Blink.count_cry_0[1]      CCU2C       COUT     Out     0.050     2.256       -         
count_cry[2]              Net         -        -       -         -           1         
Blink.count_cry_0[3]      CCU2C       CIN      In      0.000     2.256       -         
Blink.count_cry_0[3]      CCU2C       COUT     Out     0.050     2.306       -         
count_cry[4]              Net         -        -       -         -           1         
Blink.count_cry_0[5]      CCU2C       CIN      In      0.000     2.306       -         
Blink.count_cry_0[5]      CCU2C       COUT     Out     0.050     2.356       -         
count_cry[6]              Net         -        -       -         -           1         
Blink.count_cry_0[7]      CCU2C       CIN      In      0.000     2.356       -         
Blink.count_cry_0[7]      CCU2C       COUT     Out     0.050     2.406       -         
count_cry[8]              Net         -        -       -         -           1         
Blink.count_cry_0[9]      CCU2C       CIN      In      0.000     2.406       -         
Blink.count_cry_0[9]      CCU2C       COUT     Out     0.050     2.456       -         
count_cry[10]             Net         -        -       -         -           1         
Blink.count_cry_0[11]     CCU2C       CIN      In      0.000     2.456       -         
Blink.count_cry_0[11]     CCU2C       COUT     Out     0.050     2.506       -         
count_cry[12]             Net         -        -       -         -           1         
Blink.count_cry_0[13]     CCU2C       CIN      In      0.000     2.506       -         
Blink.count_cry_0[13]     CCU2C       COUT     Out     0.050     2.556       -         
count_cry[14]             Net         -        -       -         -           1         
Blink.count_cry_0[15]     CCU2C       CIN      In      0.000     2.556       -         
Blink.count_cry_0[15]     CCU2C       COUT     Out     0.050     2.606       -         
count_cry[16]             Net         -        -       -         -           1         
Blink.count_cry_0[17]     CCU2C       CIN      In      0.000     2.606       -         
Blink.count_cry_0[17]     CCU2C       COUT     Out     0.050     2.656       -         
count_cry[18]             Net         -        -       -         -           1         
Blink.count_cry_0[19]     CCU2C       CIN      In      0.000     2.656       -         
Blink.count_cry_0[19]     CCU2C       COUT     Out     0.050     2.706       -         
count_cry[20]             Net         -        -       -         -           1         
Blink.count_cry_0[21]     CCU2C       CIN      In      0.000     2.706       -         
Blink.count_cry_0[21]     CCU2C       COUT     Out     0.050     2.756       -         
count_cry[22]             Net         -        -       -         -           1         
Blink.count_cry_0[23]     CCU2C       CIN      In      0.000     2.756       -         
Blink.count_cry_0[23]     CCU2C       COUT     Out     0.050     2.806       -         
count_cry[24]             Net         -        -       -         -           1         
Blink.count_cry_0[25]     CCU2C       CIN      In      0.000     2.806       -         
Blink.count_cry_0[25]     CCU2C       COUT     Out     0.050     2.856       -         
count_cry[26]             Net         -        -       -         -           1         
Blink.count_cry_0[27]     CCU2C       CIN      In      0.000     2.856       -         
Blink.count_cry_0[27]     CCU2C       COUT     Out     0.050     2.906       -         
count_cry[28]             Net         -        -       -         -           1         
Blink.count_cry_0[29]     CCU2C       CIN      In      0.000     2.906       -         
Blink.count_cry_0[29]     CCU2C       S0       Out     1.063     3.968       -         
count_s[29]               Net         -        -       -         -           1         
Blink.count[29]           FD1S3AX     D        In      0.000     3.968       -         
=======================================================================================


Path information for path number 5: 
      Requested Period:                      3.487
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.403

    - Propagation time:                      3.968
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.565

    Number of logic level(s):                16
    Starting point:                          Blink.count[0] / Q
    Ending point:                            Blink.count[30] / D
    The start point is clocked by            ScatterTrig|CLK_PCLK_RIGHT [rising] on pin CK
    The end   point is clocked by            ScatterTrig|CLK_PCLK_RIGHT [rising] on pin CK

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
Blink.count[0]            FD1S3AX     Q        Out     0.982     0.982       -         
count[0]                  Net         -        -       -         -           1         
Blink.count_cry_0[0]      CCU2C       A1       In      0.000     0.982       -         
Blink.count_cry_0[0]      CCU2C       COUT     Out     1.224     2.206       -         
count_cry[0]              Net         -        -       -         -           1         
Blink.count_cry_0[1]      CCU2C       CIN      In      0.000     2.206       -         
Blink.count_cry_0[1]      CCU2C       COUT     Out     0.050     2.256       -         
count_cry[2]              Net         -        -       -         -           1         
Blink.count_cry_0[3]      CCU2C       CIN      In      0.000     2.256       -         
Blink.count_cry_0[3]      CCU2C       COUT     Out     0.050     2.306       -         
count_cry[4]              Net         -        -       -         -           1         
Blink.count_cry_0[5]      CCU2C       CIN      In      0.000     2.306       -         
Blink.count_cry_0[5]      CCU2C       COUT     Out     0.050     2.356       -         
count_cry[6]              Net         -        -       -         -           1         
Blink.count_cry_0[7]      CCU2C       CIN      In      0.000     2.356       -         
Blink.count_cry_0[7]      CCU2C       COUT     Out     0.050     2.406       -         
count_cry[8]              Net         -        -       -         -           1         
Blink.count_cry_0[9]      CCU2C       CIN      In      0.000     2.406       -         
Blink.count_cry_0[9]      CCU2C       COUT     Out     0.050     2.456       -         
count_cry[10]             Net         -        -       -         -           1         
Blink.count_cry_0[11]     CCU2C       CIN      In      0.000     2.456       -         
Blink.count_cry_0[11]     CCU2C       COUT     Out     0.050     2.506       -         
count_cry[12]             Net         -        -       -         -           1         
Blink.count_cry_0[13]     CCU2C       CIN      In      0.000     2.506       -         
Blink.count_cry_0[13]     CCU2C       COUT     Out     0.050     2.556       -         
count_cry[14]             Net         -        -       -         -           1         
Blink.count_cry_0[15]     CCU2C       CIN      In      0.000     2.556       -         
Blink.count_cry_0[15]     CCU2C       COUT     Out     0.050     2.606       -         
count_cry[16]             Net         -        -       -         -           1         
Blink.count_cry_0[17]     CCU2C       CIN      In      0.000     2.606       -         
Blink.count_cry_0[17]     CCU2C       COUT     Out     0.050     2.656       -         
count_cry[18]             Net         -        -       -         -           1         
Blink.count_cry_0[19]     CCU2C       CIN      In      0.000     2.656       -         
Blink.count_cry_0[19]     CCU2C       COUT     Out     0.050     2.706       -         
count_cry[20]             Net         -        -       -         -           1         
Blink.count_cry_0[21]     CCU2C       CIN      In      0.000     2.706       -         
Blink.count_cry_0[21]     CCU2C       COUT     Out     0.050     2.756       -         
count_cry[22]             Net         -        -       -         -           1         
Blink.count_cry_0[23]     CCU2C       CIN      In      0.000     2.756       -         
Blink.count_cry_0[23]     CCU2C       COUT     Out     0.050     2.806       -         
count_cry[24]             Net         -        -       -         -           1         
Blink.count_cry_0[25]     CCU2C       CIN      In      0.000     2.806       -         
Blink.count_cry_0[25]     CCU2C       COUT     Out     0.050     2.856       -         
count_cry[26]             Net         -        -       -         -           1         
Blink.count_cry_0[27]     CCU2C       CIN      In      0.000     2.856       -         
Blink.count_cry_0[27]     CCU2C       COUT     Out     0.050     2.906       -         
count_cry[28]             Net         -        -       -         -           1         
Blink.count_cry_0[29]     CCU2C       CIN      In      0.000     2.906       -         
Blink.count_cry_0[29]     CCU2C       S1       Out     1.063     3.968       -         
count_s[30]               Net         -        -       -         -           1         
Blink.count[30]           FD1S3AX     D        In      0.000     3.968       -         
=======================================================================================




====================================
<a name=clockReport17></a>Detailed Report for Clock: ScatterTrig|INP[0]</a>
====================================



<a name=startingSlack18></a>Starting Points with Worst Slack</a>
********************************

                                  Starting                                                Arrival           
Instance                          Reference              Type        Pin     Net          Time        Slack 
                                  Clock                                                                     
------------------------------------------------------------------------------------------------------------
ps6.ireg.input_reg\[0\]\.C[0]     ScatterTrig|INP[0]     FD1S3DX     Q       Pout6[0]     1.145       -0.287
ps5.ireg.input_reg\[0\]\.C[0]     ScatterTrig|INP[0]     FD1S3DX     Q       Pout5[0]     1.145       -0.287
ps4.ireg.input_reg\[0\]\.C[0]     ScatterTrig|INP[0]     FD1S3DX     Q       Pout4[0]     1.145       -0.287
============================================================================================================


<a name=endingSlack19></a>Ending Points with Worst Slack</a>
******************************

                                        Starting                                                  Required           
Instance                                Reference              Type        Pin     Net            Time         Slack 
                                        Clock                                                                        
---------------------------------------------------------------------------------------------------------------------
ps6.iretrig.retrigger\[0\]\.retr[0]     ScatterTrig|INP[0]     FD1S3BX     D       Pout6_i[0]     1.540        -0.287
ps5.iretrig.retrigger\[0\]\.retr[0]     ScatterTrig|INP[0]     FD1S3BX     D       Pout5_i[0]     1.540        -0.287
ps4.iretrig.retrigger\[0\]\.retr[0]     ScatterTrig|INP[0]     FD1S3BX     D       Pout4_i[0]     1.540        -0.287
=====================================================================================================================



<a name=worstPaths20></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srr:srsfD:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srs:fp:356431:357061:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.625
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.540

    - Propagation time:                      1.827
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.287

    Number of logic level(s):                1
    Starting point:                          ps6.ireg.input_reg\[0\]\.C[0] / Q
    Ending point:                            ps6.iretrig.retrigger\[0\]\.retr[0] / D
    The start point is clocked by            ScatterTrig|INP[0] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[0] [rising] on pin CK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                      Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
ps6.ireg.input_reg\[0\]\.C[0]             FD1S3DX     Q        Out     1.145     1.145       -         
Pout6[0]                                  Net         -        -       -         -           3         
ps6.ireg.input_reg\[0\]\.C_RNIAPDE[0]     INV         A        In      0.000     1.145       -         
ps6.ireg.input_reg\[0\]\.C_RNIAPDE[0]     INV         Z        Out     0.682     1.827       -         
Pout6_i[0]                                Net         -        -       -         -           8         
ps6.iretrig.retrigger\[0\]\.retr[0]       FD1S3BX     D        In      0.000     1.827       -         
=======================================================================================================


Path information for path number 2: 
      Requested Period:                      1.625
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.540

    - Propagation time:                      1.827
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.287

    Number of logic level(s):                1
    Starting point:                          ps5.ireg.input_reg\[0\]\.C[0] / Q
    Ending point:                            ps5.iretrig.retrigger\[0\]\.retr[0] / D
    The start point is clocked by            ScatterTrig|INP[0] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[0] [rising] on pin CK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                      Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
ps5.ireg.input_reg\[0\]\.C[0]             FD1S3DX     Q        Out     1.145     1.145       -         
Pout5[0]                                  Net         -        -       -         -           3         
ps5.ireg.input_reg\[0\]\.C_RNI92GB[0]     INV         A        In      0.000     1.145       -         
ps5.ireg.input_reg\[0\]\.C_RNI92GB[0]     INV         Z        Out     0.682     1.827       -         
Pout5_i[0]                                Net         -        -       -         -           7         
ps5.iretrig.retrigger\[0\]\.retr[0]       FD1S3BX     D        In      0.000     1.827       -         
=======================================================================================================


Path information for path number 3: 
      Requested Period:                      1.625
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.540

    - Propagation time:                      1.827
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.287

    Number of logic level(s):                1
    Starting point:                          ps4.ireg.input_reg\[0\]\.C[0] / Q
    Ending point:                            ps4.iretrig.retrigger\[0\]\.retr[0] / D
    The start point is clocked by            ScatterTrig|INP[0] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[0] [rising] on pin CK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                      Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
ps4.ireg.input_reg\[0\]\.C[0]             FD1S3DX     Q        Out     1.145     1.145       -         
Pout4[0]                                  Net         -        -       -         -           3         
ps4.ireg.input_reg\[0\]\.C_RNI8BI8[0]     INV         A        In      0.000     1.145       -         
ps4.ireg.input_reg\[0\]\.C_RNI8BI8[0]     INV         Z        Out     0.682     1.827       -         
Pout4_i[0]                                Net         -        -       -         -           6         
ps4.iretrig.retrigger\[0\]\.retr[0]       FD1S3BX     D        In      0.000     1.827       -         
=======================================================================================================




====================================
<a name=clockReport21></a>Detailed Report for Clock: ScatterTrig|INP[1]</a>
====================================



<a name=startingSlack22></a>Starting Points with Worst Slack</a>
********************************

                                  Starting                                                Arrival           
Instance                          Reference              Type        Pin     Net          Time        Slack 
                                  Clock                                                                     
------------------------------------------------------------------------------------------------------------
ps6.ireg.input_reg\[1\]\.C[1]     ScatterTrig|INP[1]     FD1S3DX     Q       Pout6[1]     1.145       -0.287
ps5.ireg.input_reg\[1\]\.C[1]     ScatterTrig|INP[1]     FD1S3DX     Q       Pout5[1]     1.145       -0.287
ps4.ireg.input_reg\[1\]\.C[1]     ScatterTrig|INP[1]     FD1S3DX     Q       Pout4[1]     1.145       -0.287
============================================================================================================


<a name=endingSlack23></a>Ending Points with Worst Slack</a>
******************************

                                        Starting                                                  Required           
Instance                                Reference              Type        Pin     Net            Time         Slack 
                                        Clock                                                                        
---------------------------------------------------------------------------------------------------------------------
ps6.iretrig.retrigger\[1\]\.retr[1]     ScatterTrig|INP[1]     FD1S3BX     D       Pout6_i[1]     1.540        -0.287
ps5.iretrig.retrigger\[1\]\.retr[1]     ScatterTrig|INP[1]     FD1S3BX     D       Pout5_i[1]     1.540        -0.287
ps4.iretrig.retrigger\[1\]\.retr[1]     ScatterTrig|INP[1]     FD1S3BX     D       Pout4_i[1]     1.540        -0.287
=====================================================================================================================



<a name=worstPaths24></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srr:srsfD:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srs:fp:364178:364808:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.625
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.540

    - Propagation time:                      1.827
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.287

    Number of logic level(s):                1
    Starting point:                          ps6.ireg.input_reg\[1\]\.C[1] / Q
    Ending point:                            ps6.iretrig.retrigger\[1\]\.retr[1] / D
    The start point is clocked by            ScatterTrig|INP[1] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[1] [rising] on pin CK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                      Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
ps6.ireg.input_reg\[1\]\.C[1]             FD1S3DX     Q        Out     1.145     1.145       -         
Pout6[1]                                  Net         -        -       -         -           3         
ps6.ireg.input_reg\[1\]\.C_RNIC0T2[1]     INV         A        In      0.000     1.145       -         
ps6.ireg.input_reg\[1\]\.C_RNIC0T2[1]     INV         Z        Out     0.682     1.827       -         
Pout6_i[1]                                Net         -        -       -         -           8         
ps6.iretrig.retrigger\[1\]\.retr[1]       FD1S3BX     D        In      0.000     1.827       -         
=======================================================================================================


Path information for path number 2: 
      Requested Period:                      1.625
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.540

    - Propagation time:                      1.827
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.287

    Number of logic level(s):                1
    Starting point:                          ps5.ireg.input_reg\[1\]\.C[1] / Q
    Ending point:                            ps5.iretrig.retrigger\[1\]\.retr[1] / D
    The start point is clocked by            ScatterTrig|INP[1] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[1] [rising] on pin CK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                      Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
ps5.ireg.input_reg\[1\]\.C[1]             FD1S3DX     Q        Out     1.145     1.145       -         
Pout5[1]                                  Net         -        -       -         -           3         
ps5.ireg.input_reg\[1\]\.C_RNIB9VF[1]     INV         A        In      0.000     1.145       -         
ps5.ireg.input_reg\[1\]\.C_RNIB9VF[1]     INV         Z        Out     0.682     1.827       -         
Pout5_i[1]                                Net         -        -       -         -           7         
ps5.iretrig.retrigger\[1\]\.retr[1]       FD1S3BX     D        In      0.000     1.827       -         
=======================================================================================================


Path information for path number 3: 
      Requested Period:                      1.625
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.540

    - Propagation time:                      1.827
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.287

    Number of logic level(s):                1
    Starting point:                          ps4.ireg.input_reg\[1\]\.C[1] / Q
    Ending point:                            ps4.iretrig.retrigger\[1\]\.retr[1] / D
    The start point is clocked by            ScatterTrig|INP[1] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[1] [rising] on pin CK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                      Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
ps4.ireg.input_reg\[1\]\.C[1]             FD1S3DX     Q        Out     1.145     1.145       -         
Pout4[1]                                  Net         -        -       -         -           3         
ps4.ireg.input_reg\[1\]\.C_RNIAI1D[1]     INV         A        In      0.000     1.145       -         
ps4.ireg.input_reg\[1\]\.C_RNIAI1D[1]     INV         Z        Out     0.682     1.827       -         
Pout4_i[1]                                Net         -        -       -         -           6         
ps4.iretrig.retrigger\[1\]\.retr[1]       FD1S3BX     D        In      0.000     1.827       -         
=======================================================================================================




====================================
<a name=clockReport25></a>Detailed Report for Clock: ScatterTrig|INP[2]</a>
====================================



<a name=startingSlack26></a>Starting Points with Worst Slack</a>
********************************

                                  Starting                                                Arrival           
Instance                          Reference              Type        Pin     Net          Time        Slack 
                                  Clock                                                                     
------------------------------------------------------------------------------------------------------------
ps6.ireg.input_reg\[2\]\.C[2]     ScatterTrig|INP[2]     FD1S3DX     Q       Pout6[2]     1.145       -0.287
ps5.ireg.input_reg\[2\]\.C[2]     ScatterTrig|INP[2]     FD1S3DX     Q       Pout5[2]     1.145       -0.287
ps4.ireg.input_reg\[2\]\.C[2]     ScatterTrig|INP[2]     FD1S3DX     Q       Pout4[2]     1.145       -0.287
============================================================================================================


<a name=endingSlack27></a>Ending Points with Worst Slack</a>
******************************

                                        Starting                                                  Required           
Instance                                Reference              Type        Pin     Net            Time         Slack 
                                        Clock                                                                        
---------------------------------------------------------------------------------------------------------------------
ps6.iretrig.retrigger\[2\]\.retr[2]     ScatterTrig|INP[2]     FD1S3BX     D       Pout6_i[2]     1.540        -0.287
ps5.iretrig.retrigger\[2\]\.retr[2]     ScatterTrig|INP[2]     FD1S3BX     D       Pout5_i[2]     1.540        -0.287
ps4.iretrig.retrigger\[2\]\.retr[2]     ScatterTrig|INP[2]     FD1S3BX     D       Pout4_i[2]     1.540        -0.287
=====================================================================================================================



<a name=worstPaths28></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srr:srsfD:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srs:fp:371925:372555:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.625
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.540

    - Propagation time:                      1.827
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.287

    Number of logic level(s):                1
    Starting point:                          ps6.ireg.input_reg\[2\]\.C[2] / Q
    Ending point:                            ps6.iretrig.retrigger\[2\]\.retr[2] / D
    The start point is clocked by            ScatterTrig|INP[2] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[2] [rising] on pin CK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                      Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
ps6.ireg.input_reg\[2\]\.C[2]             FD1S3DX     Q        Out     1.145     1.145       -         
Pout6[2]                                  Net         -        -       -         -           3         
ps6.ireg.input_reg\[2\]\.C_RNIE7C7[2]     INV         A        In      0.000     1.145       -         
ps6.ireg.input_reg\[2\]\.C_RNIE7C7[2]     INV         Z        Out     0.682     1.827       -         
Pout6_i[2]                                Net         -        -       -         -           8         
ps6.iretrig.retrigger\[2\]\.retr[2]       FD1S3BX     D        In      0.000     1.827       -         
=======================================================================================================


Path information for path number 2: 
      Requested Period:                      1.625
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.540

    - Propagation time:                      1.827
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.287

    Number of logic level(s):                1
    Starting point:                          ps5.ireg.input_reg\[2\]\.C[2] / Q
    Ending point:                            ps5.iretrig.retrigger\[2\]\.retr[2] / D
    The start point is clocked by            ScatterTrig|INP[2] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[2] [rising] on pin CK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                      Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
ps5.ireg.input_reg\[2\]\.C[2]             FD1S3DX     Q        Out     1.145     1.145       -         
Pout5[2]                                  Net         -        -       -         -           3         
ps5.ireg.input_reg\[2\]\.C_RNIDGE4[2]     INV         A        In      0.000     1.145       -         
ps5.ireg.input_reg\[2\]\.C_RNIDGE4[2]     INV         Z        Out     0.682     1.827       -         
Pout5_i[2]                                Net         -        -       -         -           7         
ps5.iretrig.retrigger\[2\]\.retr[2]       FD1S3BX     D        In      0.000     1.827       -         
=======================================================================================================


Path information for path number 3: 
      Requested Period:                      1.625
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.540

    - Propagation time:                      1.827
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.287

    Number of logic level(s):                1
    Starting point:                          ps4.ireg.input_reg\[2\]\.C[2] / Q
    Ending point:                            ps4.iretrig.retrigger\[2\]\.retr[2] / D
    The start point is clocked by            ScatterTrig|INP[2] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[2] [rising] on pin CK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                      Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
ps4.ireg.input_reg\[2\]\.C[2]             FD1S3DX     Q        Out     1.145     1.145       -         
Pout4[2]                                  Net         -        -       -         -           3         
ps4.ireg.input_reg\[2\]\.C_RNICPG1[2]     INV         A        In      0.000     1.145       -         
ps4.ireg.input_reg\[2\]\.C_RNICPG1[2]     INV         Z        Out     0.682     1.827       -         
Pout4_i[2]                                Net         -        -       -         -           6         
ps4.iretrig.retrigger\[2\]\.retr[2]       FD1S3BX     D        In      0.000     1.827       -         
=======================================================================================================




====================================
<a name=clockReport29></a>Detailed Report for Clock: ScatterTrig|INP[3]</a>
====================================



<a name=startingSlack30></a>Starting Points with Worst Slack</a>
********************************

                                  Starting                                                Arrival           
Instance                          Reference              Type        Pin     Net          Time        Slack 
                                  Clock                                                                     
------------------------------------------------------------------------------------------------------------
ps6.ireg.input_reg\[3\]\.C[3]     ScatterTrig|INP[3]     FD1S3DX     Q       Pout6[3]     1.145       -0.287
ps5.ireg.input_reg\[3\]\.C[3]     ScatterTrig|INP[3]     FD1S3DX     Q       Pout5[3]     1.145       -0.287
ps4.ireg.input_reg\[3\]\.C[3]     ScatterTrig|INP[3]     FD1S3DX     Q       Pout4[3]     1.145       -0.287
============================================================================================================


<a name=endingSlack31></a>Ending Points with Worst Slack</a>
******************************

                                        Starting                                                  Required           
Instance                                Reference              Type        Pin     Net            Time         Slack 
                                        Clock                                                                        
---------------------------------------------------------------------------------------------------------------------
ps6.iretrig.retrigger\[3\]\.retr[3]     ScatterTrig|INP[3]     FD1S3BX     D       Pout6_i[3]     1.540        -0.287
ps5.iretrig.retrigger\[3\]\.retr[3]     ScatterTrig|INP[3]     FD1S3BX     D       Pout5_i[3]     1.540        -0.287
ps4.iretrig.retrigger\[3\]\.retr[3]     ScatterTrig|INP[3]     FD1S3BX     D       Pout4_i[3]     1.540        -0.287
=====================================================================================================================



<a name=worstPaths32></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srr:srsfD:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srs:fp:379672:380302:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.625
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.540

    - Propagation time:                      1.827
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.287

    Number of logic level(s):                1
    Starting point:                          ps6.ireg.input_reg\[3\]\.C[3] / Q
    Ending point:                            ps6.iretrig.retrigger\[3\]\.retr[3] / D
    The start point is clocked by            ScatterTrig|INP[3] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[3] [rising] on pin CK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                      Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
ps6.ireg.input_reg\[3\]\.C[3]             FD1S3DX     Q        Out     1.145     1.145       -         
Pout6[3]                                  Net         -        -       -         -           3         
ps6.ireg.input_reg\[3\]\.C_RNIGERB[3]     INV         A        In      0.000     1.145       -         
ps6.ireg.input_reg\[3\]\.C_RNIGERB[3]     INV         Z        Out     0.682     1.827       -         
Pout6_i[3]                                Net         -        -       -         -           8         
ps6.iretrig.retrigger\[3\]\.retr[3]       FD1S3BX     D        In      0.000     1.827       -         
=======================================================================================================


Path information for path number 2: 
      Requested Period:                      1.625
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.540

    - Propagation time:                      1.827
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.287

    Number of logic level(s):                1
    Starting point:                          ps5.ireg.input_reg\[3\]\.C[3] / Q
    Ending point:                            ps5.iretrig.retrigger\[3\]\.retr[3] / D
    The start point is clocked by            ScatterTrig|INP[3] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[3] [rising] on pin CK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                      Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
ps5.ireg.input_reg\[3\]\.C[3]             FD1S3DX     Q        Out     1.145     1.145       -         
Pout5[3]                                  Net         -        -       -         -           3         
ps5.ireg.input_reg\[3\]\.C_RNIFNT8[3]     INV         A        In      0.000     1.145       -         
ps5.ireg.input_reg\[3\]\.C_RNIFNT8[3]     INV         Z        Out     0.682     1.827       -         
Pout5_i[3]                                Net         -        -       -         -           7         
ps5.iretrig.retrigger\[3\]\.retr[3]       FD1S3BX     D        In      0.000     1.827       -         
=======================================================================================================


Path information for path number 3: 
      Requested Period:                      1.625
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.540

    - Propagation time:                      1.827
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.287

    Number of logic level(s):                1
    Starting point:                          ps4.ireg.input_reg\[3\]\.C[3] / Q
    Ending point:                            ps4.iretrig.retrigger\[3\]\.retr[3] / D
    The start point is clocked by            ScatterTrig|INP[3] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[3] [rising] on pin CK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                      Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
ps4.ireg.input_reg\[3\]\.C[3]             FD1S3DX     Q        Out     1.145     1.145       -         
Pout4[3]                                  Net         -        -       -         -           3         
ps4.ireg.input_reg\[3\]\.C_RNIE006[3]     INV         A        In      0.000     1.145       -         
ps4.ireg.input_reg\[3\]\.C_RNIE006[3]     INV         Z        Out     0.682     1.827       -         
Pout4_i[3]                                Net         -        -       -         -           6         
ps4.iretrig.retrigger\[3\]\.retr[3]       FD1S3BX     D        In      0.000     1.827       -         
=======================================================================================================




====================================
<a name=clockReport33></a>Detailed Report for Clock: ScatterTrig|INP[4]</a>
====================================



<a name=startingSlack34></a>Starting Points with Worst Slack</a>
********************************

                                  Starting                                                Arrival           
Instance                          Reference              Type        Pin     Net          Time        Slack 
                                  Clock                                                                     
------------------------------------------------------------------------------------------------------------
ps6.ireg.input_reg\[4\]\.C[4]     ScatterTrig|INP[4]     FD1S3DX     Q       Pout6[4]     1.145       -0.287
ps5.ireg.input_reg\[4\]\.C[4]     ScatterTrig|INP[4]     FD1S3DX     Q       Pout5[4]     1.145       -0.287
ps4.ireg.input_reg\[4\]\.C[4]     ScatterTrig|INP[4]     FD1S3DX     Q       Pout4[4]     1.145       -0.287
============================================================================================================


<a name=endingSlack35></a>Ending Points with Worst Slack</a>
******************************

                                        Starting                                                  Required           
Instance                                Reference              Type        Pin     Net            Time         Slack 
                                        Clock                                                                        
---------------------------------------------------------------------------------------------------------------------
ps6.iretrig.retrigger\[4\]\.retr[4]     ScatterTrig|INP[4]     FD1S3BX     D       Pout6_i[4]     1.540        -0.287
ps5.iretrig.retrigger\[4\]\.retr[4]     ScatterTrig|INP[4]     FD1S3BX     D       Pout5_i[4]     1.540        -0.287
ps4.iretrig.retrigger\[4\]\.retr[4]     ScatterTrig|INP[4]     FD1S3BX     D       Pout4_i[4]     1.540        -0.287
=====================================================================================================================



<a name=worstPaths36></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srr:srsfD:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srs:fp:387416:388040:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.625
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.540

    - Propagation time:                      1.827
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.287

    Number of logic level(s):                1
    Starting point:                          ps6.ireg.input_reg\[4\]\.C[4] / Q
    Ending point:                            ps6.iretrig.retrigger\[4\]\.retr[4] / D
    The start point is clocked by            ScatterTrig|INP[4] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[4] [rising] on pin CK

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
ps6.ireg.input_reg\[4\]\.C[4]            FD1S3DX     Q        Out     1.145     1.145       -         
Pout6[4]                                 Net         -        -       -         -           3         
ps6.ireg.input_reg\[4\]\.C_RNIILA[4]     INV         A        In      0.000     1.145       -         
ps6.ireg.input_reg\[4\]\.C_RNIILA[4]     INV         Z        Out     0.682     1.827       -         
Pout6_i[4]                               Net         -        -       -         -           8         
ps6.iretrig.retrigger\[4\]\.retr[4]      FD1S3BX     D        In      0.000     1.827       -         
======================================================================================================


Path information for path number 2: 
      Requested Period:                      1.625
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.540

    - Propagation time:                      1.827
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.287

    Number of logic level(s):                1
    Starting point:                          ps5.ireg.input_reg\[4\]\.C[4] / Q
    Ending point:                            ps5.iretrig.retrigger\[4\]\.retr[4] / D
    The start point is clocked by            ScatterTrig|INP[4] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[4] [rising] on pin CK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                      Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
ps5.ireg.input_reg\[4\]\.C[4]             FD1S3DX     Q        Out     1.145     1.145       -         
Pout5[4]                                  Net         -        -       -         -           3         
ps5.ireg.input_reg\[4\]\.C_RNIHUCD[4]     INV         A        In      0.000     1.145       -         
ps5.ireg.input_reg\[4\]\.C_RNIHUCD[4]     INV         Z        Out     0.682     1.827       -         
Pout5_i[4]                                Net         -        -       -         -           7         
ps5.iretrig.retrigger\[4\]\.retr[4]       FD1S3BX     D        In      0.000     1.827       -         
=======================================================================================================


Path information for path number 3: 
      Requested Period:                      1.625
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.540

    - Propagation time:                      1.827
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.287

    Number of logic level(s):                1
    Starting point:                          ps4.ireg.input_reg\[4\]\.C[4] / Q
    Ending point:                            ps4.iretrig.retrigger\[4\]\.retr[4] / D
    The start point is clocked by            ScatterTrig|INP[4] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[4] [rising] on pin CK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                      Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
ps4.ireg.input_reg\[4\]\.C[4]             FD1S3DX     Q        Out     1.145     1.145       -         
Pout4[4]                                  Net         -        -       -         -           3         
ps4.ireg.input_reg\[4\]\.C_RNIG7FA[4]     INV         A        In      0.000     1.145       -         
ps4.ireg.input_reg\[4\]\.C_RNIG7FA[4]     INV         Z        Out     0.682     1.827       -         
Pout4_i[4]                                Net         -        -       -         -           6         
ps4.iretrig.retrigger\[4\]\.retr[4]       FD1S3BX     D        In      0.000     1.827       -         
=======================================================================================================




====================================
<a name=clockReport37></a>Detailed Report for Clock: ScatterTrig|INP[5]</a>
====================================



<a name=startingSlack38></a>Starting Points with Worst Slack</a>
********************************

                                  Starting                                                Arrival           
Instance                          Reference              Type        Pin     Net          Time        Slack 
                                  Clock                                                                     
------------------------------------------------------------------------------------------------------------
ps6.ireg.input_reg\[5\]\.C[5]     ScatterTrig|INP[5]     FD1S3DX     Q       Pout6[5]     1.069       -0.275
ps5.ireg.input_reg\[5\]\.C[5]     ScatterTrig|INP[5]     FD1S3DX     Q       Pout5[5]     1.069       -0.275
ps4.ireg.input_reg\[5\]\.C[5]     ScatterTrig|INP[5]     FD1S3DX     Q       Pout4[5]     1.069       -0.275
============================================================================================================


<a name=endingSlack39></a>Ending Points with Worst Slack</a>
******************************

                                        Starting                                                  Required           
Instance                                Reference              Type        Pin     Net            Time         Slack 
                                        Clock                                                                        
---------------------------------------------------------------------------------------------------------------------
ps6.iretrig.retrigger\[5\]\.retr[5]     ScatterTrig|INP[5]     FD1S3BX     D       Pout6_i[5]     1.475        -0.275
ps5.iretrig.retrigger\[5\]\.retr[5]     ScatterTrig|INP[5]     FD1S3BX     D       Pout5_i[5]     1.475        -0.275
ps4.iretrig.retrigger\[5\]\.retr[5]     ScatterTrig|INP[5]     FD1S3BX     D       Pout4_i[5]     1.475        -0.275
=====================================================================================================================



<a name=worstPaths40></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srr:srsfD:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srs:fp:395156:395786:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.559
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.475

    - Propagation time:                      1.750
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.275

    Number of logic level(s):                1
    Starting point:                          ps6.ireg.input_reg\[5\]\.C[5] / Q
    Ending point:                            ps6.iretrig.retrigger\[5\]\.retr[5] / D
    The start point is clocked by            ScatterTrig|INP[5] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[5] [rising] on pin CK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                      Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
ps6.ireg.input_reg\[5\]\.C[5]             FD1S3DX     Q        Out     1.069     1.069       -         
Pout6[5]                                  Net         -        -       -         -           2         
ps6.ireg.input_reg\[5\]\.C_RNIKSP4[5]     INV         A        In      0.000     1.069       -         
ps6.ireg.input_reg\[5\]\.C_RNIKSP4[5]     INV         Z        Out     0.682     1.750       -         
Pout6_i[5]                                Net         -        -       -         -           8         
ps6.iretrig.retrigger\[5\]\.retr[5]       FD1S3BX     D        In      0.000     1.750       -         
=======================================================================================================


Path information for path number 2: 
      Requested Period:                      1.559
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.475

    - Propagation time:                      1.750
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.275

    Number of logic level(s):                1
    Starting point:                          ps5.ireg.input_reg\[5\]\.C[5] / Q
    Ending point:                            ps5.iretrig.retrigger\[5\]\.retr[5] / D
    The start point is clocked by            ScatterTrig|INP[5] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[5] [rising] on pin CK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                      Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
ps5.ireg.input_reg\[5\]\.C[5]             FD1S3DX     Q        Out     1.069     1.069       -         
Pout5[5]                                  Net         -        -       -         -           2         
ps5.ireg.input_reg\[5\]\.C_RNIJ5S1[5]     INV         A        In      0.000     1.069       -         
ps5.ireg.input_reg\[5\]\.C_RNIJ5S1[5]     INV         Z        Out     0.682     1.750       -         
Pout5_i[5]                                Net         -        -       -         -           7         
ps5.iretrig.retrigger\[5\]\.retr[5]       FD1S3BX     D        In      0.000     1.750       -         
=======================================================================================================


Path information for path number 3: 
      Requested Period:                      1.559
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.475

    - Propagation time:                      1.750
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.275

    Number of logic level(s):                1
    Starting point:                          ps4.ireg.input_reg\[5\]\.C[5] / Q
    Ending point:                            ps4.iretrig.retrigger\[5\]\.retr[5] / D
    The start point is clocked by            ScatterTrig|INP[5] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[5] [rising] on pin CK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                      Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
ps4.ireg.input_reg\[5\]\.C[5]             FD1S3DX     Q        Out     1.069     1.069       -         
Pout4[5]                                  Net         -        -       -         -           2         
ps4.ireg.input_reg\[5\]\.C_RNIIEUE[5]     INV         A        In      0.000     1.069       -         
ps4.ireg.input_reg\[5\]\.C_RNIIEUE[5]     INV         Z        Out     0.682     1.750       -         
Pout4_i[5]                                Net         -        -       -         -           6         
ps4.iretrig.retrigger\[5\]\.retr[5]       FD1S3BX     D        In      0.000     1.750       -         
=======================================================================================================




====================================
<a name=clockReport41></a>Detailed Report for Clock: ScatterTrig|INP[6]</a>
====================================



<a name=startingSlack42></a>Starting Points with Worst Slack</a>
********************************

                                  Starting                                                Arrival           
Instance                          Reference              Type        Pin     Net          Time        Slack 
                                  Clock                                                                     
------------------------------------------------------------------------------------------------------------
ps5.ireg.input_reg\[6\]\.C[6]     ScatterTrig|INP[6]     FD1S3DX     Q       Pout5[6]     1.193       -0.294
ps6.ireg.input_reg\[6\]\.C[6]     ScatterTrig|INP[6]     FD1S3DX     Q       Pout6[6]     1.145       -0.246
ps4.ireg.input_reg\[6\]\.C[6]     ScatterTrig|INP[6]     FD1S3DX     Q       Pout4[6]     1.145       -0.246
============================================================================================================


<a name=endingSlack43></a>Ending Points with Worst Slack</a>
******************************

                                        Starting                                                  Required           
Instance                                Reference              Type        Pin     Net            Time         Slack 
                                        Clock                                                                        
---------------------------------------------------------------------------------------------------------------------
ps5.iretrig.retrigger\[6\]\.retr[6]     ScatterTrig|INP[6]     FD1S3BX     D       Pout5_i[6]     1.581        -0.294
ps6.iretrig.retrigger\[6\]\.retr[6]     ScatterTrig|INP[6]     FD1S3BX     D       Pout6_i[6]     1.581        -0.246
ps4.iretrig.retrigger\[6\]\.retr[6]     ScatterTrig|INP[6]     FD1S3BX     D       Pout4_i[6]     1.581        -0.246
=====================================================================================================================



<a name=worstPaths44></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srr:srsfD:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srs:fp:402903:403533:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.666
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.581

    - Propagation time:                      1.875
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.294

    Number of logic level(s):                1
    Starting point:                          ps5.ireg.input_reg\[6\]\.C[6] / Q
    Ending point:                            ps5.iretrig.retrigger\[6\]\.retr[6] / D
    The start point is clocked by            ScatterTrig|INP[6] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[6] [rising] on pin CK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                      Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
ps5.ireg.input_reg\[6\]\.C[6]             FD1S3DX     Q        Out     1.193     1.193       -         
Pout5[6]                                  Net         -        -       -         -           4         
ps5.ireg.input_reg\[6\]\.C_RNILCB6[6]     INV         A        In      0.000     1.193       -         
ps5.ireg.input_reg\[6\]\.C_RNILCB6[6]     INV         Z        Out     0.682     1.875       -         
Pout5_i[6]                                Net         -        -       -         -           7         
ps5.iretrig.retrigger\[6\]\.retr[6]       FD1S3BX     D        In      0.000     1.875       -         
=======================================================================================================


Path information for path number 2: 
      Requested Period:                      1.666
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.581

    - Propagation time:                      1.827
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.246

    Number of logic level(s):                1
    Starting point:                          ps6.ireg.input_reg\[6\]\.C[6] / Q
    Ending point:                            ps6.iretrig.retrigger\[6\]\.retr[6] / D
    The start point is clocked by            ScatterTrig|INP[6] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[6] [rising] on pin CK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                      Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
ps6.ireg.input_reg\[6\]\.C[6]             FD1S3DX     Q        Out     1.145     1.145       -         
Pout6[6]                                  Net         -        -       -         -           3         
ps6.ireg.input_reg\[6\]\.C_RNIM399[6]     INV         A        In      0.000     1.145       -         
ps6.ireg.input_reg\[6\]\.C_RNIM399[6]     INV         Z        Out     0.682     1.827       -         
Pout6_i[6]                                Net         -        -       -         -           8         
ps6.iretrig.retrigger\[6\]\.retr[6]       FD1S3BX     D        In      0.000     1.827       -         
=======================================================================================================


Path information for path number 3: 
      Requested Period:                      1.666
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.581

    - Propagation time:                      1.827
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.246

    Number of logic level(s):                1
    Starting point:                          ps4.ireg.input_reg\[6\]\.C[6] / Q
    Ending point:                            ps4.iretrig.retrigger\[6\]\.retr[6] / D
    The start point is clocked by            ScatterTrig|INP[6] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[6] [rising] on pin CK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                      Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
ps4.ireg.input_reg\[6\]\.C[6]             FD1S3DX     Q        Out     1.145     1.145       -         
Pout4[6]                                  Net         -        -       -         -           3         
ps4.ireg.input_reg\[6\]\.C_RNIKLD3[6]     INV         A        In      0.000     1.145       -         
ps4.ireg.input_reg\[6\]\.C_RNIKLD3[6]     INV         Z        Out     0.682     1.827       -         
Pout4_i[6]                                Net         -        -       -         -           6         
ps4.iretrig.retrigger\[6\]\.retr[6]       FD1S3BX     D        In      0.000     1.827       -         
=======================================================================================================




====================================
<a name=clockReport45></a>Detailed Report for Clock: ScatterTrig|INP[7]</a>
====================================



<a name=startingSlack46></a>Starting Points with Worst Slack</a>
********************************

                                  Starting                                                Arrival           
Instance                          Reference              Type        Pin     Net          Time        Slack 
                                  Clock                                                                     
------------------------------------------------------------------------------------------------------------
ps6.ireg.input_reg\[7\]\.C[7]     ScatterTrig|INP[7]     FD1S3DX     Q       Pout6[7]     1.232       -0.300
ps4.ireg.input_reg\[7\]\.C[7]     ScatterTrig|INP[7]     FD1S3DX     Q       Pout4[7]     1.232       -0.300
ps5.ireg.input_reg\[7\]\.C[7]     ScatterTrig|INP[7]     FD1S3DX     Q       Pout5[7]     1.145       -0.213
============================================================================================================


<a name=endingSlack47></a>Ending Points with Worst Slack</a>
******************************

                                        Starting                                                  Required           
Instance                                Reference              Type        Pin     Net            Time         Slack 
                                        Clock                                                                        
---------------------------------------------------------------------------------------------------------------------
ps6.iretrig.retrigger\[7\]\.retr[7]     ScatterTrig|INP[7]     FD1S3BX     D       Pout6_i[7]     1.614        -0.300
ps4.iretrig.retrigger\[7\]\.retr[7]     ScatterTrig|INP[7]     FD1S3BX     D       Pout4_i[7]     1.614        -0.300
ps5.iretrig.retrigger\[7\]\.retr[7]     ScatterTrig|INP[7]     FD1S3BX     D       Pout5_i[7]     1.614        -0.213
=====================================================================================================================



<a name=worstPaths48></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srr:srsfD:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srs:fp:410650:411280:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.698
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.614

    - Propagation time:                      1.913
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.300

    Number of logic level(s):                1
    Starting point:                          ps6.ireg.input_reg\[7\]\.C[7] / Q
    Ending point:                            ps6.iretrig.retrigger\[7\]\.retr[7] / D
    The start point is clocked by            ScatterTrig|INP[7] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[7] [rising] on pin CK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                      Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
ps6.ireg.input_reg\[7\]\.C[7]             FD1S3DX     Q        Out     1.232     1.232       -         
Pout6[7]                                  Net         -        -       -         -           5         
ps6.ireg.input_reg\[7\]\.C_RNIOAOD[7]     INV         A        In      0.000     1.232       -         
ps6.ireg.input_reg\[7\]\.C_RNIOAOD[7]     INV         Z        Out     0.682     1.913       -         
Pout6_i[7]                                Net         -        -       -         -           8         
ps6.iretrig.retrigger\[7\]\.retr[7]       FD1S3BX     D        In      0.000     1.913       -         
=======================================================================================================


Path information for path number 2: 
      Requested Period:                      1.698
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.614

    - Propagation time:                      1.913
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.300

    Number of logic level(s):                1
    Starting point:                          ps4.ireg.input_reg\[7\]\.C[7] / Q
    Ending point:                            ps4.iretrig.retrigger\[7\]\.retr[7] / D
    The start point is clocked by            ScatterTrig|INP[7] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[7] [rising] on pin CK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                      Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
ps4.ireg.input_reg\[7\]\.C[7]             FD1S3DX     Q        Out     1.232     1.232       -         
Pout4[7]                                  Net         -        -       -         -           5         
ps4.ireg.input_reg\[7\]\.C_RNIMSS7[7]     INV         A        In      0.000     1.232       -         
ps4.ireg.input_reg\[7\]\.C_RNIMSS7[7]     INV         Z        Out     0.682     1.913       -         
Pout4_i[7]                                Net         -        -       -         -           6         
ps4.iretrig.retrigger\[7\]\.retr[7]       FD1S3BX     D        In      0.000     1.913       -         
=======================================================================================================


Path information for path number 3: 
      Requested Period:                      1.698
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.614

    - Propagation time:                      1.827
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.213

    Number of logic level(s):                1
    Starting point:                          ps5.ireg.input_reg\[7\]\.C[7] / Q
    Ending point:                            ps5.iretrig.retrigger\[7\]\.retr[7] / D
    The start point is clocked by            ScatterTrig|INP[7] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[7] [rising] on pin CK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                      Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
ps5.ireg.input_reg\[7\]\.C[7]             FD1S3DX     Q        Out     1.145     1.145       -         
Pout5[7]                                  Net         -        -       -         -           3         
ps5.ireg.input_reg\[7\]\.C_RNINJQA[7]     INV         A        In      0.000     1.145       -         
ps5.ireg.input_reg\[7\]\.C_RNINJQA[7]     INV         Z        Out     0.682     1.827       -         
Pout5_i[7]                                Net         -        -       -         -           7         
ps5.iretrig.retrigger\[7\]\.retr[7]       FD1S3BX     D        In      0.000     1.827       -         
=======================================================================================================




====================================
<a name=clockReport49></a>Detailed Report for Clock: ScatterTrig|INP[8]</a>
====================================



<a name=startingSlack50></a>Starting Points with Worst Slack</a>
********************************

                                       Starting                                                 Arrival           
Instance                               Reference              Type        Pin     Net           Time        Slack 
                                       Clock                                                                      
------------------------------------------------------------------------------------------------------------------
ps5.ireg.input_reg\[8\]\.C[8]          ScatterTrig|INP[8]     FD1S3DX     Q       Pout5[8]      1.193       -0.294
ps6.ireg.input_reg\[8\]\.C_fast[8]     ScatterTrig|INP[8]     FD1S3DX     Q       C_fast[8]     0.982       -0.083
ps4.ireg.input_reg\[8\]\.C_fast[8]     ScatterTrig|INP[8]     FD1S3DX     Q       C_fast[8]     0.982       -0.083
==================================================================================================================


<a name=endingSlack51></a>Ending Points with Worst Slack</a>
******************************

                                        Starting                                                   Required           
Instance                                Reference              Type        Pin     Net             Time         Slack 
                                        Clock                                                                         
----------------------------------------------------------------------------------------------------------------------
ps5.iretrig.retrigger\[8\]\.retr[8]     ScatterTrig|INP[8]     FD1S3BX     D       Pout5_i[8]      1.581        -0.294
ps6.iretrig.retrigger\[8\]\.retr[8]     ScatterTrig|INP[8]     FD1S3BX     D       C_fast_i[8]     1.581        -0.083
ps4.iretrig.retrigger\[8\]\.retr[8]     ScatterTrig|INP[8]     FD1S3BX     D       C_fast_i[8]     1.581        -0.083
======================================================================================================================



<a name=worstPaths52></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srr:srsfD:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srs:fp:418453:419083:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.666
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.581

    - Propagation time:                      1.875
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.294

    Number of logic level(s):                1
    Starting point:                          ps5.ireg.input_reg\[8\]\.C[8] / Q
    Ending point:                            ps5.iretrig.retrigger\[8\]\.retr[8] / D
    The start point is clocked by            ScatterTrig|INP[8] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[8] [rising] on pin CK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                      Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
ps5.ireg.input_reg\[8\]\.C[8]             FD1S3DX     Q        Out     1.193     1.193       -         
Pout5[8]                                  Net         -        -       -         -           4         
ps5.ireg.input_reg\[8\]\.C_RNIPQ9F[8]     INV         A        In      0.000     1.193       -         
ps5.ireg.input_reg\[8\]\.C_RNIPQ9F[8]     INV         Z        Out     0.682     1.875       -         
Pout5_i[8]                                Net         -        -       -         -           7         
ps5.iretrig.retrigger\[8\]\.retr[8]       FD1S3BX     D        In      0.000     1.875       -         
=======================================================================================================


Path information for path number 2: 
      Requested Period:                      1.666
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.581

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.083

    Number of logic level(s):                1
    Starting point:                          ps6.ireg.input_reg\[8\]\.C_fast[8] / Q
    Ending point:                            ps6.iretrig.retrigger\[8\]\.retr[8] / D
    The start point is clocked by            ScatterTrig|INP[8] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[8] [rising] on pin CK

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                           Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
ps6.ireg.input_reg\[8\]\.C_fast[8]             FD1S3DX     Q        Out     0.982     0.982       -         
C_fast[8]                                      Net         -        -       -         -           1         
ps6.ireg.input_reg\[8\]\.C_fast_RNI7U68[8]     INV         A        In      0.000     0.982       -         
ps6.ireg.input_reg\[8\]\.C_fast_RNI7U68[8]     INV         Z        Out     0.682     1.664       -         
C_fast_i[8]                                    Net         -        -       -         -           8         
ps6.iretrig.retrigger\[8\]\.retr[8]            FD1S3BX     D        In      0.000     1.664       -         
============================================================================================================


Path information for path number 3: 
      Requested Period:                      1.666
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.581

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.083

    Number of logic level(s):                1
    Starting point:                          ps4.ireg.input_reg\[8\]\.C_fast[8] / Q
    Ending point:                            ps4.iretrig.retrigger\[8\]\.retr[8] / D
    The start point is clocked by            ScatterTrig|INP[8] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[8] [rising] on pin CK

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                           Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
ps4.ireg.input_reg\[8\]\.C_fast[8]             FD1S3DX     Q        Out     0.982     0.982       -         
C_fast[8]                                      Net         -        -       -         -           1         
ps4.ireg.input_reg\[8\]\.C_fast_RNI56H8[8]     INV         A        In      0.000     0.982       -         
ps4.ireg.input_reg\[8\]\.C_fast_RNI56H8[8]     INV         Z        Out     0.682     1.664       -         
C_fast_i[8]                                    Net         -        -       -         -           6         
ps4.iretrig.retrigger\[8\]\.retr[8]            FD1S3BX     D        In      0.000     1.664       -         
============================================================================================================




====================================
<a name=clockReport53></a>Detailed Report for Clock: ScatterTrig|INP[9]</a>
====================================



<a name=startingSlack54></a>Starting Points with Worst Slack</a>
********************************

                                       Starting                                                 Arrival           
Instance                               Reference              Type        Pin     Net           Time        Slack 
                                       Clock                                                                      
------------------------------------------------------------------------------------------------------------------
ps6.ireg.input_reg\[9\]\.C[9]          ScatterTrig|INP[9]     FD1S3DX     Q       Pout6[9]      1.232       -0.300
ps4.ireg.input_reg\[9\]\.C[9]          ScatterTrig|INP[9]     FD1S3DX     Q       Pout4[9]      1.232       -0.300
ps5.ireg.input_reg\[9\]\.C_fast[9]     ScatterTrig|INP[9]     FD1S3DX     Q       C_fast[9]     0.982       -0.050
==================================================================================================================


<a name=endingSlack55></a>Ending Points with Worst Slack</a>
******************************

                                        Starting                                                   Required           
Instance                                Reference              Type        Pin     Net             Time         Slack 
                                        Clock                                                                         
----------------------------------------------------------------------------------------------------------------------
ps6.iretrig.retrigger\[9\]\.retr[9]     ScatterTrig|INP[9]     FD1S3BX     D       Pout6_i[9]      1.614        -0.300
ps4.iretrig.retrigger\[9\]\.retr[9]     ScatterTrig|INP[9]     FD1S3BX     D       Pout4_i[9]      1.614        -0.300
ps5.iretrig.retrigger\[9\]\.retr[9]     ScatterTrig|INP[9]     FD1S3BX     D       C_fast_i[9]     1.614        -0.050
======================================================================================================================



<a name=worstPaths56></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srr:srsfD:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srs:fp:426366:426996:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.698
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.614

    - Propagation time:                      1.913
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.300

    Number of logic level(s):                1
    Starting point:                          ps6.ireg.input_reg\[9\]\.C[9] / Q
    Ending point:                            ps6.iretrig.retrigger\[9\]\.retr[9] / D
    The start point is clocked by            ScatterTrig|INP[9] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[9] [rising] on pin CK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                      Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
ps6.ireg.input_reg\[9\]\.C[9]             FD1S3DX     Q        Out     1.232     1.232       -         
Pout6[9]                                  Net         -        -       -         -           5         
ps6.ireg.input_reg\[9\]\.C_RNISOM6[9]     INV         A        In      0.000     1.232       -         
ps6.ireg.input_reg\[9\]\.C_RNISOM6[9]     INV         Z        Out     0.682     1.913       -         
Pout6_i[9]                                Net         -        -       -         -           8         
ps6.iretrig.retrigger\[9\]\.retr[9]       FD1S3BX     D        In      0.000     1.913       -         
=======================================================================================================


Path information for path number 2: 
      Requested Period:                      1.698
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.614

    - Propagation time:                      1.913
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.300

    Number of logic level(s):                1
    Starting point:                          ps4.ireg.input_reg\[9\]\.C[9] / Q
    Ending point:                            ps4.iretrig.retrigger\[9\]\.retr[9] / D
    The start point is clocked by            ScatterTrig|INP[9] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[9] [rising] on pin CK

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
ps4.ireg.input_reg\[9\]\.C[9]            FD1S3DX     Q        Out     1.232     1.232       -         
Pout4[9]                                 Net         -        -       -         -           5         
ps4.ireg.input_reg\[9\]\.C_RNIQAR[9]     INV         A        In      0.000     1.232       -         
ps4.ireg.input_reg\[9\]\.C_RNIQAR[9]     INV         Z        Out     0.682     1.913       -         
Pout4_i[9]                               Net         -        -       -         -           6         
ps4.iretrig.retrigger\[9\]\.retr[9]      FD1S3BX     D        In      0.000     1.913       -         
======================================================================================================


Path information for path number 3: 
      Requested Period:                      1.698
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.614

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.050

    Number of logic level(s):                1
    Starting point:                          ps5.ireg.input_reg\[9\]\.C_fast[9] / Q
    Ending point:                            ps5.iretrig.retrigger\[9\]\.retr[9] / D
    The start point is clocked by            ScatterTrig|INP[9] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[9] [rising] on pin CK

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                           Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
ps5.ireg.input_reg\[9\]\.C_fast[9]             FD1S3DX     Q        Out     0.982     0.982       -         
C_fast[9]                                      Net         -        -       -         -           1         
ps5.ireg.input_reg\[9\]\.C_fast_RNI8E37[9]     INV         A        In      0.000     0.982       -         
ps5.ireg.input_reg\[9\]\.C_fast_RNI8E37[9]     INV         Z        Out     0.682     1.664       -         
C_fast_i[9]                                    Net         -        -       -         -           7         
ps5.iretrig.retrigger\[9\]\.retr[9]            FD1S3BX     D        In      0.000     1.664       -         
============================================================================================================




====================================
<a name=clockReport57></a>Detailed Report for Clock: ScatterTrig|INP[10]</a>
====================================



<a name=startingSlack58></a>Starting Points with Worst Slack</a>
********************************

                                         Starting                                                   Arrival           
Instance                                 Reference               Type        Pin     Net            Time        Slack 
                                         Clock                                                                        
----------------------------------------------------------------------------------------------------------------------
ps6.ireg.input_reg\[10\]\.C_fast[10]     ScatterTrig|INP[10]     FD1S3DX     Q       C_fast[10]     0.982       -0.262
ps5.ireg.input_reg\[10\]\.C_fast[10]     ScatterTrig|INP[10]     FD1S3DX     Q       C_fast[10]     0.982       -0.262
ps4.ireg.input_reg\[10\]\.C_fast[10]     ScatterTrig|INP[10]     FD1S3DX     Q       C_fast[10]     0.982       -0.262
======================================================================================================================


<a name=endingSlack59></a>Ending Points with Worst Slack</a>
******************************

                                          Starting                                                     Required           
Instance                                  Reference               Type        Pin     Net              Time         Slack 
                                          Clock                                                                           
--------------------------------------------------------------------------------------------------------------------------
ps6.iretrig.retrigger\[10\]\.retr[10]     ScatterTrig|INP[10]     FD1S3BX     D       C_fast_i[10]     1.402        -0.262
ps5.iretrig.retrigger\[10\]\.retr[10]     ScatterTrig|INP[10]     FD1S3BX     D       C_fast_i[10]     1.402        -0.262
ps4.iretrig.retrigger\[10\]\.retr[10]     ScatterTrig|INP[10]     FD1S3BX     D       C_fast_i[10]     1.402        -0.262
==========================================================================================================================



<a name=worstPaths60></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srr:srsfD:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srs:fp:434311:434983:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.486
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.402

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.262

    Number of logic level(s):                1
    Starting point:                          ps6.ireg.input_reg\[10\]\.C_fast[10] / Q
    Ending point:                            ps6.iretrig.retrigger\[10\]\.retr[10] / D
    The start point is clocked by            ScatterTrig|INP[10] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[10] [rising] on pin CK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                             Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
ps6.ireg.input_reg\[10\]\.C_fast[10]             FD1S3DX     Q        Out     0.982     0.982       -         
C_fast[10]                                       Net         -        -       -         -           1         
ps6.ireg.input_reg\[10\]\.C_fast_RNIPDT9[10]     INV         A        In      0.000     0.982       -         
ps6.ireg.input_reg\[10\]\.C_fast_RNIPDT9[10]     INV         Z        Out     0.682     1.664       -         
C_fast_i[10]                                     Net         -        -       -         -           8         
ps6.iretrig.retrigger\[10\]\.retr[10]            FD1S3BX     D        In      0.000     1.664       -         
==============================================================================================================


Path information for path number 2: 
      Requested Period:                      1.486
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.402

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.262

    Number of logic level(s):                1
    Starting point:                          ps5.ireg.input_reg\[10\]\.C_fast[10] / Q
    Ending point:                            ps5.iretrig.retrigger\[10\]\.retr[10] / D
    The start point is clocked by            ScatterTrig|INP[10] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[10] [rising] on pin CK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                            Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
ps5.ireg.input_reg\[10\]\.C_fast[10]            FD1S3DX     Q        Out     0.982     0.982       -         
C_fast[10]                                      Net         -        -       -         -           1         
ps5.ireg.input_reg\[10\]\.C_fast_RNIOF9[10]     INV         A        In      0.000     0.982       -         
ps5.ireg.input_reg\[10\]\.C_fast_RNIOF9[10]     INV         Z        Out     0.682     1.664       -         
C_fast_i[10]                                    Net         -        -       -         -           7         
ps5.iretrig.retrigger\[10\]\.retr[10]           FD1S3BX     D        In      0.000     1.664       -         
=============================================================================================================


Path information for path number 3: 
      Requested Period:                      1.486
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.402

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.262

    Number of logic level(s):                1
    Starting point:                          ps4.ireg.input_reg\[10\]\.C_fast[10] / Q
    Ending point:                            ps4.iretrig.retrigger\[10\]\.retr[10] / D
    The start point is clocked by            ScatterTrig|INP[10] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[10] [rising] on pin CK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                             Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
ps4.ireg.input_reg\[10\]\.C_fast[10]             FD1S3DX     Q        Out     0.982     0.982       -         
C_fast[10]                                       Net         -        -       -         -           1         
ps4.ireg.input_reg\[10\]\.C_fast_RNINHL6[10]     INV         A        In      0.000     0.982       -         
ps4.ireg.input_reg\[10\]\.C_fast_RNINHL6[10]     INV         Z        Out     0.682     1.664       -         
C_fast_i[10]                                     Net         -        -       -         -           6         
ps4.iretrig.retrigger\[10\]\.retr[10]            FD1S3BX     D        In      0.000     1.664       -         
==============================================================================================================




====================================
<a name=clockReport61></a>Detailed Report for Clock: ScatterTrig|INP[11]</a>
====================================



<a name=startingSlack62></a>Starting Points with Worst Slack</a>
********************************

                                         Starting                                                   Arrival           
Instance                                 Reference               Type        Pin     Net            Time        Slack 
                                         Clock                                                                        
----------------------------------------------------------------------------------------------------------------------
ps6.ireg.input_reg\[11\]\.C_fast[11]     ScatterTrig|INP[11]     FD1S3DX     Q       C_fast[11]     0.982       -0.262
ps5.ireg.input_reg\[11\]\.C_fast[11]     ScatterTrig|INP[11]     FD1S3DX     Q       C_fast[11]     0.982       -0.262
ps4.ireg.input_reg\[11\]\.C_fast[11]     ScatterTrig|INP[11]     FD1S3DX     Q       C_fast[11]     0.982       -0.262
======================================================================================================================


<a name=endingSlack63></a>Ending Points with Worst Slack</a>
******************************

                                          Starting                                                     Required           
Instance                                  Reference               Type        Pin     Net              Time         Slack 
                                          Clock                                                                           
--------------------------------------------------------------------------------------------------------------------------
ps6.iretrig.retrigger\[11\]\.retr[11]     ScatterTrig|INP[11]     FD1S3BX     D       C_fast_i[11]     1.402        -0.262
ps5.iretrig.retrigger\[11\]\.retr[11]     ScatterTrig|INP[11]     FD1S3BX     D       C_fast_i[11]     1.402        -0.262
ps4.iretrig.retrigger\[11\]\.retr[11]     ScatterTrig|INP[11]     FD1S3BX     D       C_fast_i[11]     1.402        -0.262
==========================================================================================================================



<a name=worstPaths64></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srr:srsfD:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srs:fp:442412:443084:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.486
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.402

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.262

    Number of logic level(s):                1
    Starting point:                          ps6.ireg.input_reg\[11\]\.C_fast[11] / Q
    Ending point:                            ps6.iretrig.retrigger\[11\]\.retr[11] / D
    The start point is clocked by            ScatterTrig|INP[11] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[11] [rising] on pin CK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                             Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
ps6.ireg.input_reg\[11\]\.C_fast[11]             FD1S3DX     Q        Out     0.982     0.982       -         
C_fast[11]                                       Net         -        -       -         -           1         
ps6.ireg.input_reg\[11\]\.C_fast_RNIRQV7[11]     INV         A        In      0.000     0.982       -         
ps6.ireg.input_reg\[11\]\.C_fast_RNIRQV7[11]     INV         Z        Out     0.682     1.664       -         
C_fast_i[11]                                     Net         -        -       -         -           8         
ps6.iretrig.retrigger\[11\]\.retr[11]            FD1S3BX     D        In      0.000     1.664       -         
==============================================================================================================


Path information for path number 2: 
      Requested Period:                      1.486
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.402

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.262

    Number of logic level(s):                1
    Starting point:                          ps5.ireg.input_reg\[11\]\.C_fast[11] / Q
    Ending point:                            ps5.iretrig.retrigger\[11\]\.retr[11] / D
    The start point is clocked by            ScatterTrig|INP[11] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[11] [rising] on pin CK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                             Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
ps5.ireg.input_reg\[11\]\.C_fast[11]             FD1S3DX     Q        Out     0.982     0.982       -         
C_fast[11]                                       Net         -        -       -         -           1         
ps5.ireg.input_reg\[11\]\.C_fast_RNIQSBE[11]     INV         A        In      0.000     0.982       -         
ps5.ireg.input_reg\[11\]\.C_fast_RNIQSBE[11]     INV         Z        Out     0.682     1.664       -         
C_fast_i[11]                                     Net         -        -       -         -           7         
ps5.iretrig.retrigger\[11\]\.retr[11]            FD1S3BX     D        In      0.000     1.664       -         
==============================================================================================================


Path information for path number 3: 
      Requested Period:                      1.486
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.402

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.262

    Number of logic level(s):                1
    Starting point:                          ps4.ireg.input_reg\[11\]\.C_fast[11] / Q
    Ending point:                            ps4.iretrig.retrigger\[11\]\.retr[11] / D
    The start point is clocked by            ScatterTrig|INP[11] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[11] [rising] on pin CK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                             Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
ps4.ireg.input_reg\[11\]\.C_fast[11]             FD1S3DX     Q        Out     0.982     0.982       -         
C_fast[11]                                       Net         -        -       -         -           1         
ps4.ireg.input_reg\[11\]\.C_fast_RNIPUN4[11]     INV         A        In      0.000     0.982       -         
ps4.ireg.input_reg\[11\]\.C_fast_RNIPUN4[11]     INV         Z        Out     0.682     1.664       -         
C_fast_i[11]                                     Net         -        -       -         -           6         
ps4.iretrig.retrigger\[11\]\.retr[11]            FD1S3BX     D        In      0.000     1.664       -         
==============================================================================================================




====================================
<a name=clockReport65></a>Detailed Report for Clock: ScatterTrig|INP[12]</a>
====================================



<a name=startingSlack66></a>Starting Points with Worst Slack</a>
********************************

                                         Starting                                                   Arrival           
Instance                                 Reference               Type        Pin     Net            Time        Slack 
                                         Clock                                                                        
----------------------------------------------------------------------------------------------------------------------
ps6.ireg.input_reg\[12\]\.C_fast[12]     ScatterTrig|INP[12]     FD1S3DX     Q       C_fast[12]     0.982       -0.262
ps5.ireg.input_reg\[12\]\.C_fast[12]     ScatterTrig|INP[12]     FD1S3DX     Q       C_fast[12]     0.982       -0.262
ps4.ireg.input_reg\[12\]\.C_fast[12]     ScatterTrig|INP[12]     FD1S3DX     Q       C_fast[12]     0.982       -0.262
======================================================================================================================


<a name=endingSlack67></a>Ending Points with Worst Slack</a>
******************************

                                          Starting                                                     Required           
Instance                                  Reference               Type        Pin     Net              Time         Slack 
                                          Clock                                                                           
--------------------------------------------------------------------------------------------------------------------------
ps6.iretrig.retrigger\[12\]\.retr[12]     ScatterTrig|INP[12]     FD1S3BX     D       C_fast_i[12]     1.402        -0.262
ps5.iretrig.retrigger\[12\]\.retr[12]     ScatterTrig|INP[12]     FD1S3BX     D       C_fast_i[12]     1.402        -0.262
ps4.iretrig.retrigger\[12\]\.retr[12]     ScatterTrig|INP[12]     FD1S3BX     D       C_fast_i[12]     1.402        -0.262
==========================================================================================================================



<a name=worstPaths68></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srr:srsfD:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srs:fp:450523:451195:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.486
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.402

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.262

    Number of logic level(s):                1
    Starting point:                          ps6.ireg.input_reg\[12\]\.C_fast[12] / Q
    Ending point:                            ps6.iretrig.retrigger\[12\]\.retr[12] / D
    The start point is clocked by            ScatterTrig|INP[12] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[12] [rising] on pin CK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                             Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
ps6.ireg.input_reg\[12\]\.C_fast[12]             FD1S3DX     Q        Out     0.982     0.982       -         
C_fast[12]                                       Net         -        -       -         -           1         
ps6.ireg.input_reg\[12\]\.C_fast_RNIT726[12]     INV         A        In      0.000     0.982       -         
ps6.ireg.input_reg\[12\]\.C_fast_RNIT726[12]     INV         Z        Out     0.682     1.664       -         
C_fast_i[12]                                     Net         -        -       -         -           8         
ps6.iretrig.retrigger\[12\]\.retr[12]            FD1S3BX     D        In      0.000     1.664       -         
==============================================================================================================


Path information for path number 2: 
      Requested Period:                      1.486
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.402

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.262

    Number of logic level(s):                1
    Starting point:                          ps5.ireg.input_reg\[12\]\.C_fast[12] / Q
    Ending point:                            ps5.iretrig.retrigger\[12\]\.retr[12] / D
    The start point is clocked by            ScatterTrig|INP[12] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[12] [rising] on pin CK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                             Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
ps5.ireg.input_reg\[12\]\.C_fast[12]             FD1S3DX     Q        Out     0.982     0.982       -         
C_fast[12]                                       Net         -        -       -         -           1         
ps5.ireg.input_reg\[12\]\.C_fast_RNIS9EC[12]     INV         A        In      0.000     0.982       -         
ps5.ireg.input_reg\[12\]\.C_fast_RNIS9EC[12]     INV         Z        Out     0.682     1.664       -         
C_fast_i[12]                                     Net         -        -       -         -           7         
ps5.iretrig.retrigger\[12\]\.retr[12]            FD1S3BX     D        In      0.000     1.664       -         
==============================================================================================================


Path information for path number 3: 
      Requested Period:                      1.486
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.402

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.262

    Number of logic level(s):                1
    Starting point:                          ps4.ireg.input_reg\[12\]\.C_fast[12] / Q
    Ending point:                            ps4.iretrig.retrigger\[12\]\.retr[12] / D
    The start point is clocked by            ScatterTrig|INP[12] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[12] [rising] on pin CK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                             Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
ps4.ireg.input_reg\[12\]\.C_fast[12]             FD1S3DX     Q        Out     0.982     0.982       -         
C_fast[12]                                       Net         -        -       -         -           1         
ps4.ireg.input_reg\[12\]\.C_fast_RNIRBQ2[12]     INV         A        In      0.000     0.982       -         
ps4.ireg.input_reg\[12\]\.C_fast_RNIRBQ2[12]     INV         Z        Out     0.682     1.664       -         
C_fast_i[12]                                     Net         -        -       -         -           6         
ps4.iretrig.retrigger\[12\]\.retr[12]            FD1S3BX     D        In      0.000     1.664       -         
==============================================================================================================




====================================
<a name=clockReport69></a>Detailed Report for Clock: ScatterTrig|INP[13]</a>
====================================



<a name=startingSlack70></a>Starting Points with Worst Slack</a>
********************************

                                         Starting                                                   Arrival           
Instance                                 Reference               Type        Pin     Net            Time        Slack 
                                         Clock                                                                        
----------------------------------------------------------------------------------------------------------------------
ps5.ireg.input_reg\[13\]\.C[13]          ScatterTrig|INP[13]     FD1S3DX     Q       Pout5[13]      1.232       -0.300
ps6.ireg.input_reg\[13\]\.C_fast[13]     ScatterTrig|INP[13]     FD1S3DX     Q       C_fast[13]     0.982       -0.050
ps4.ireg.input_reg\[13\]\.C_fast[13]     ScatterTrig|INP[13]     FD1S3DX     Q       C_fast[13]     0.982       -0.050
======================================================================================================================


<a name=endingSlack71></a>Ending Points with Worst Slack</a>
******************************

                                          Starting                                                     Required           
Instance                                  Reference               Type        Pin     Net              Time         Slack 
                                          Clock                                                                           
--------------------------------------------------------------------------------------------------------------------------
ps5.iretrig.retrigger\[13\]\.retr[13]     ScatterTrig|INP[13]     FD1S3BX     D       Pout5_i[13]      1.614        -0.300
ps6.iretrig.retrigger\[13\]\.retr[13]     ScatterTrig|INP[13]     FD1S3BX     D       C_fast_i[13]     1.614        -0.050
ps4.iretrig.retrigger\[13\]\.retr[13]     ScatterTrig|INP[13]     FD1S3BX     D       C_fast_i[13]     1.614        -0.050
==========================================================================================================================



<a name=worstPaths72></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srr:srsfD:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srs:fp:458614:459256:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.698
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.614

    - Propagation time:                      1.913
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.300

    Number of logic level(s):                1
    Starting point:                          ps5.ireg.input_reg\[13\]\.C[13] / Q
    Ending point:                            ps5.iretrig.retrigger\[13\]\.retr[13] / D
    The start point is clocked by            ScatterTrig|INP[13] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[13] [rising] on pin CK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
ps5.ireg.input_reg\[13\]\.C[13]             FD1S3DX     Q        Out     1.232     1.232       -         
Pout5[13]                                   Net         -        -       -         -           5         
ps5.ireg.input_reg\[13\]\.C_RNIH60C[13]     INV         A        In      0.000     1.232       -         
ps5.ireg.input_reg\[13\]\.C_RNIH60C[13]     INV         Z        Out     0.682     1.913       -         
Pout5_i[13]                                 Net         -        -       -         -           7         
ps5.iretrig.retrigger\[13\]\.retr[13]       FD1S3BX     D        In      0.000     1.913       -         
=========================================================================================================


Path information for path number 2: 
      Requested Period:                      1.698
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.614

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.050

    Number of logic level(s):                1
    Starting point:                          ps6.ireg.input_reg\[13\]\.C_fast[13] / Q
    Ending point:                            ps6.iretrig.retrigger\[13\]\.retr[13] / D
    The start point is clocked by            ScatterTrig|INP[13] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[13] [rising] on pin CK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                             Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
ps6.ireg.input_reg\[13\]\.C_fast[13]             FD1S3DX     Q        Out     0.982     0.982       -         
C_fast[13]                                       Net         -        -       -         -           1         
ps6.ireg.input_reg\[13\]\.C_fast_RNIVK44[13]     INV         A        In      0.000     0.982       -         
ps6.ireg.input_reg\[13\]\.C_fast_RNIVK44[13]     INV         Z        Out     0.682     1.664       -         
C_fast_i[13]                                     Net         -        -       -         -           8         
ps6.iretrig.retrigger\[13\]\.retr[13]            FD1S3BX     D        In      0.000     1.664       -         
==============================================================================================================


Path information for path number 3: 
      Requested Period:                      1.698
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.614

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.050

    Number of logic level(s):                1
    Starting point:                          ps4.ireg.input_reg\[13\]\.C_fast[13] / Q
    Ending point:                            ps4.iretrig.retrigger\[13\]\.retr[13] / D
    The start point is clocked by            ScatterTrig|INP[13] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[13] [rising] on pin CK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                            Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
ps4.ireg.input_reg\[13\]\.C_fast[13]            FD1S3DX     Q        Out     0.982     0.982       -         
C_fast[13]                                      Net         -        -       -         -           1         
ps4.ireg.input_reg\[13\]\.C_fast_RNITOS[13]     INV         A        In      0.000     0.982       -         
ps4.ireg.input_reg\[13\]\.C_fast_RNITOS[13]     INV         Z        Out     0.682     1.664       -         
C_fast_i[13]                                    Net         -        -       -         -           6         
ps4.iretrig.retrigger\[13\]\.retr[13]           FD1S3BX     D        In      0.000     1.664       -         
=============================================================================================================




====================================
<a name=clockReport73></a>Detailed Report for Clock: ScatterTrig|INP[14]</a>
====================================



<a name=startingSlack74></a>Starting Points with Worst Slack</a>
********************************

                                         Starting                                                   Arrival           
Instance                                 Reference               Type        Pin     Net            Time        Slack 
                                         Clock                                                                        
----------------------------------------------------------------------------------------------------------------------
ps6.ireg.input_reg\[14\]\.C[14]          ScatterTrig|INP[14]     FD1S3DX     Q       Pout6[14]      1.193       -0.294
ps4.ireg.input_reg\[14\]\.C[14]          ScatterTrig|INP[14]     FD1S3DX     Q       Pout4[14]      1.193       -0.294
ps5.ireg.input_reg\[14\]\.C_fast[14]     ScatterTrig|INP[14]     FD1S3DX     Q       C_fast[14]     0.982       -0.083
======================================================================================================================


<a name=endingSlack75></a>Ending Points with Worst Slack</a>
******************************

                                          Starting                                                     Required           
Instance                                  Reference               Type        Pin     Net              Time         Slack 
                                          Clock                                                                           
--------------------------------------------------------------------------------------------------------------------------
ps6.iretrig.retrigger\[14\]\.retr[14]     ScatterTrig|INP[14]     FD1S3BX     D       Pout6_i[14]      1.581        -0.294
ps4.iretrig.retrigger\[14\]\.retr[14]     ScatterTrig|INP[14]     FD1S3BX     D       Pout4_i[14]      1.581        -0.294
ps5.iretrig.retrigger\[14\]\.retr[14]     ScatterTrig|INP[14]     FD1S3BX     D       C_fast_i[14]     1.581        -0.083
==========================================================================================================================



<a name=worstPaths76></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srr:srsfD:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srs:fp:466660:467302:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.666
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.581

    - Propagation time:                      1.875
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.294

    Number of logic level(s):                1
    Starting point:                          ps6.ireg.input_reg\[14\]\.C[14] / Q
    Ending point:                            ps6.iretrig.retrigger\[14\]\.retr[14] / D
    The start point is clocked by            ScatterTrig|INP[14] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[14] [rising] on pin CK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
ps6.ireg.input_reg\[14\]\.C[14]             FD1S3DX     Q        Out     1.193     1.193       -         
Pout6[14]                                   Net         -        -       -         -           4         
ps6.ireg.input_reg\[14\]\.C_RNIK725[14]     INV         A        In      0.000     1.193       -         
ps6.ireg.input_reg\[14\]\.C_RNIK725[14]     INV         Z        Out     0.682     1.875       -         
Pout6_i[14]                                 Net         -        -       -         -           8         
ps6.iretrig.retrigger\[14\]\.retr[14]       FD1S3BX     D        In      0.000     1.875       -         
=========================================================================================================


Path information for path number 2: 
      Requested Period:                      1.666
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.581

    - Propagation time:                      1.875
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.294

    Number of logic level(s):                1
    Starting point:                          ps4.ireg.input_reg\[14\]\.C[14] / Q
    Ending point:                            ps4.iretrig.retrigger\[14\]\.retr[14] / D
    The start point is clocked by            ScatterTrig|INP[14] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[14] [rising] on pin CK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
ps4.ireg.input_reg\[14\]\.C[14]             FD1S3DX     Q        Out     1.193     1.193       -         
Pout4[14]                                   Net         -        -       -         -           4         
ps4.ireg.input_reg\[14\]\.C_RNIIL8A[14]     INV         A        In      0.000     1.193       -         
ps4.ireg.input_reg\[14\]\.C_RNIIL8A[14]     INV         Z        Out     0.682     1.875       -         
Pout4_i[14]                                 Net         -        -       -         -           6         
ps4.iretrig.retrigger\[14\]\.retr[14]       FD1S3BX     D        In      0.000     1.875       -         
=========================================================================================================


Path information for path number 3: 
      Requested Period:                      1.666
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.581

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.083

    Number of logic level(s):                1
    Starting point:                          ps5.ireg.input_reg\[14\]\.C_fast[14] / Q
    Ending point:                            ps5.iretrig.retrigger\[14\]\.retr[14] / D
    The start point is clocked by            ScatterTrig|INP[14] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[14] [rising] on pin CK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                             Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
ps5.ireg.input_reg\[14\]\.C_fast[14]             FD1S3DX     Q        Out     0.982     0.982       -         
C_fast[14]                                       Net         -        -       -         -           1         
ps5.ireg.input_reg\[14\]\.C_fast_RNI04J8[14]     INV         A        In      0.000     0.982       -         
ps5.ireg.input_reg\[14\]\.C_fast_RNI04J8[14]     INV         Z        Out     0.682     1.664       -         
C_fast_i[14]                                     Net         -        -       -         -           7         
ps5.iretrig.retrigger\[14\]\.retr[14]            FD1S3BX     D        In      0.000     1.664       -         
==============================================================================================================




====================================
<a name=clockReport77></a>Detailed Report for Clock: ScatterTrig|INP[15]</a>
====================================



<a name=startingSlack78></a>Starting Points with Worst Slack</a>
********************************

                                         Starting                                                   Arrival           
Instance                                 Reference               Type        Pin     Net            Time        Slack 
                                         Clock                                                                        
----------------------------------------------------------------------------------------------------------------------
ps6.ireg.input_reg\[15\]\.C[15]          ScatterTrig|INP[15]     FD1S3DX     Q       Pout6[15]      1.193       -0.294
ps4.ireg.input_reg\[15\]\.C[15]          ScatterTrig|INP[15]     FD1S3DX     Q       Pout4[15]      1.193       -0.294
ps5.ireg.input_reg\[15\]\.C_fast[15]     ScatterTrig|INP[15]     FD1S3DX     Q       C_fast[15]     0.982       -0.083
======================================================================================================================


<a name=endingSlack79></a>Ending Points with Worst Slack</a>
******************************

                                          Starting                                                     Required           
Instance                                  Reference               Type        Pin     Net              Time         Slack 
                                          Clock                                                                           
--------------------------------------------------------------------------------------------------------------------------
ps6.iretrig.retrigger\[15\]\.retr[15]     ScatterTrig|INP[15]     FD1S3BX     D       Pout6_i[15]      1.581        -0.294
ps4.iretrig.retrigger\[15\]\.retr[15]     ScatterTrig|INP[15]     FD1S3BX     D       Pout4_i[15]      1.581        -0.294
ps5.iretrig.retrigger\[15\]\.retr[15]     ScatterTrig|INP[15]     FD1S3BX     D       C_fast_i[15]     1.581        -0.083
==========================================================================================================================



<a name=worstPaths80></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srr:srsfD:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srs:fp:474661:475303:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.666
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.581

    - Propagation time:                      1.875
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.294

    Number of logic level(s):                1
    Starting point:                          ps6.ireg.input_reg\[15\]\.C[15] / Q
    Ending point:                            ps6.iretrig.retrigger\[15\]\.retr[15] / D
    The start point is clocked by            ScatterTrig|INP[15] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[15] [rising] on pin CK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
ps6.ireg.input_reg\[15\]\.C[15]             FD1S3DX     Q        Out     1.193     1.193       -         
Pout6[15]                                   Net         -        -       -         -           4         
ps6.ireg.input_reg\[15\]\.C_RNIMFN8[15]     INV         A        In      0.000     1.193       -         
ps6.ireg.input_reg\[15\]\.C_RNIMFN8[15]     INV         Z        Out     0.682     1.875       -         
Pout6_i[15]                                 Net         -        -       -         -           8         
ps6.iretrig.retrigger\[15\]\.retr[15]       FD1S3BX     D        In      0.000     1.875       -         
=========================================================================================================


Path information for path number 2: 
      Requested Period:                      1.666
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.581

    - Propagation time:                      1.875
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.294

    Number of logic level(s):                1
    Starting point:                          ps4.ireg.input_reg\[15\]\.C[15] / Q
    Ending point:                            ps4.iretrig.retrigger\[15\]\.retr[15] / D
    The start point is clocked by            ScatterTrig|INP[15] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[15] [rising] on pin CK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
ps4.ireg.input_reg\[15\]\.C[15]             FD1S3DX     Q        Out     1.193     1.193       -         
Pout4[15]                                   Net         -        -       -         -           4         
ps4.ireg.input_reg\[15\]\.C_RNIKTTD[15]     INV         A        In      0.000     1.193       -         
ps4.ireg.input_reg\[15\]\.C_RNIKTTD[15]     INV         Z        Out     0.682     1.875       -         
Pout4_i[15]                                 Net         -        -       -         -           6         
ps4.iretrig.retrigger\[15\]\.retr[15]       FD1S3BX     D        In      0.000     1.875       -         
=========================================================================================================


Path information for path number 3: 
      Requested Period:                      1.666
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.581

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.083

    Number of logic level(s):                1
    Starting point:                          ps5.ireg.input_reg\[15\]\.C_fast[15] / Q
    Ending point:                            ps5.iretrig.retrigger\[15\]\.retr[15] / D
    The start point is clocked by            ScatterTrig|INP[15] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[15] [rising] on pin CK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                             Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
ps5.ireg.input_reg\[15\]\.C_fast[15]             FD1S3DX     Q        Out     0.982     0.982       -         
C_fast[15]                                       Net         -        -       -         -           1         
ps5.ireg.input_reg\[15\]\.C_fast_RNI2HL6[15]     INV         A        In      0.000     0.982       -         
ps5.ireg.input_reg\[15\]\.C_fast_RNI2HL6[15]     INV         Z        Out     0.682     1.664       -         
C_fast_i[15]                                     Net         -        -       -         -           7         
ps5.iretrig.retrigger\[15\]\.retr[15]            FD1S3BX     D        In      0.000     1.664       -         
==============================================================================================================




====================================
<a name=clockReport81></a>Detailed Report for Clock: ScatterTrig|INP[16]</a>
====================================



<a name=startingSlack82></a>Starting Points with Worst Slack</a>
********************************

                                         Starting                                                   Arrival           
Instance                                 Reference               Type        Pin     Net            Time        Slack 
                                         Clock                                                                        
----------------------------------------------------------------------------------------------------------------------
ps6.ireg.input_reg\[16\]\.C_fast[16]     ScatterTrig|INP[16]     FD1S3DX     Q       C_fast[16]     0.982       -0.262
ps5.ireg.input_reg\[16\]\.C_fast[16]     ScatterTrig|INP[16]     FD1S3DX     Q       C_fast[16]     0.982       -0.262
ps4.ireg.input_reg\[16\]\.C_fast[16]     ScatterTrig|INP[16]     FD1S3DX     Q       C_fast[16]     0.982       -0.262
======================================================================================================================


<a name=endingSlack83></a>Ending Points with Worst Slack</a>
******************************

                                          Starting                                                     Required           
Instance                                  Reference               Type        Pin     Net              Time         Slack 
                                          Clock                                                                           
--------------------------------------------------------------------------------------------------------------------------
ps6.iretrig.retrigger\[16\]\.retr[16]     ScatterTrig|INP[16]     FD1S3BX     D       C_fast_i[16]     1.402        -0.262
ps5.iretrig.retrigger\[16\]\.retr[16]     ScatterTrig|INP[16]     FD1S3BX     D       C_fast_i[16]     1.402        -0.262
ps4.iretrig.retrigger\[16\]\.retr[16]     ScatterTrig|INP[16]     FD1S3BX     D       C_fast_i[16]     1.402        -0.262
==========================================================================================================================



<a name=worstPaths84></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srr:srsfD:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srs:fp:482682:483354:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.486
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.402

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.262

    Number of logic level(s):                1
    Starting point:                          ps6.ireg.input_reg\[16\]\.C_fast[16] / Q
    Ending point:                            ps6.iretrig.retrigger\[16\]\.retr[16] / D
    The start point is clocked by            ScatterTrig|INP[16] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[16] [rising] on pin CK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                             Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
ps6.ireg.input_reg\[16\]\.C_fast[16]             FD1S3DX     Q        Out     0.982     0.982       -         
C_fast[16]                                       Net         -        -       -         -           1         
ps6.ireg.input_reg\[16\]\.C_fast_RNI5SBE[16]     INV         A        In      0.000     0.982       -         
ps6.ireg.input_reg\[16\]\.C_fast_RNI5SBE[16]     INV         Z        Out     0.682     1.664       -         
C_fast_i[16]                                     Net         -        -       -         -           8         
ps6.iretrig.retrigger\[16\]\.retr[16]            FD1S3BX     D        In      0.000     1.664       -         
==============================================================================================================


Path information for path number 2: 
      Requested Period:                      1.486
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.402

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.262

    Number of logic level(s):                1
    Starting point:                          ps5.ireg.input_reg\[16\]\.C_fast[16] / Q
    Ending point:                            ps5.iretrig.retrigger\[16\]\.retr[16] / D
    The start point is clocked by            ScatterTrig|INP[16] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[16] [rising] on pin CK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                             Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
ps5.ireg.input_reg\[16\]\.C_fast[16]             FD1S3DX     Q        Out     0.982     0.982       -         
C_fast[16]                                       Net         -        -       -         -           1         
ps5.ireg.input_reg\[16\]\.C_fast_RNI4UN4[16]     INV         A        In      0.000     0.982       -         
ps5.ireg.input_reg\[16\]\.C_fast_RNI4UN4[16]     INV         Z        Out     0.682     1.664       -         
C_fast_i[16]                                     Net         -        -       -         -           7         
ps5.iretrig.retrigger\[16\]\.retr[16]            FD1S3BX     D        In      0.000     1.664       -         
==============================================================================================================


Path information for path number 3: 
      Requested Period:                      1.486
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.402

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.262

    Number of logic level(s):                1
    Starting point:                          ps4.ireg.input_reg\[16\]\.C_fast[16] / Q
    Ending point:                            ps4.iretrig.retrigger\[16\]\.retr[16] / D
    The start point is clocked by            ScatterTrig|INP[16] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[16] [rising] on pin CK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                             Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
ps4.ireg.input_reg\[16\]\.C_fast[16]             FD1S3DX     Q        Out     0.982     0.982       -         
C_fast[16]                                       Net         -        -       -         -           1         
ps4.ireg.input_reg\[16\]\.C_fast_RNI304B[16]     INV         A        In      0.000     0.982       -         
ps4.ireg.input_reg\[16\]\.C_fast_RNI304B[16]     INV         Z        Out     0.682     1.664       -         
C_fast_i[16]                                     Net         -        -       -         -           6         
ps4.iretrig.retrigger\[16\]\.retr[16]            FD1S3BX     D        In      0.000     1.664       -         
==============================================================================================================




====================================
<a name=clockReport85></a>Detailed Report for Clock: ScatterTrig|INP[17]</a>
====================================



<a name=startingSlack86></a>Starting Points with Worst Slack</a>
********************************

                                         Starting                                                   Arrival           
Instance                                 Reference               Type        Pin     Net            Time        Slack 
                                         Clock                                                                        
----------------------------------------------------------------------------------------------------------------------
ps6.ireg.input_reg\[17\]\.C_fast[17]     ScatterTrig|INP[17]     FD1S3DX     Q       C_fast[17]     0.982       -0.262
ps5.ireg.input_reg\[17\]\.C_fast[17]     ScatterTrig|INP[17]     FD1S3DX     Q       C_fast[17]     0.982       -0.262
ps4.ireg.input_reg\[17\]\.C_fast[17]     ScatterTrig|INP[17]     FD1S3DX     Q       C_fast[17]     0.982       -0.262
======================================================================================================================


<a name=endingSlack87></a>Ending Points with Worst Slack</a>
******************************

                                          Starting                                                     Required           
Instance                                  Reference               Type        Pin     Net              Time         Slack 
                                          Clock                                                                           
--------------------------------------------------------------------------------------------------------------------------
ps6.iretrig.retrigger\[17\]\.retr[17]     ScatterTrig|INP[17]     FD1S3BX     D       C_fast_i[17]     1.402        -0.262
ps5.iretrig.retrigger\[17\]\.retr[17]     ScatterTrig|INP[17]     FD1S3BX     D       C_fast_i[17]     1.402        -0.262
ps4.iretrig.retrigger\[17\]\.retr[17]     ScatterTrig|INP[17]     FD1S3BX     D       C_fast_i[17]     1.402        -0.262
==========================================================================================================================



<a name=worstPaths88></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srr:srsfD:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srs:fp:490793:491465:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.486
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.402

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.262

    Number of logic level(s):                1
    Starting point:                          ps6.ireg.input_reg\[17\]\.C_fast[17] / Q
    Ending point:                            ps6.iretrig.retrigger\[17\]\.retr[17] / D
    The start point is clocked by            ScatterTrig|INP[17] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[17] [rising] on pin CK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                             Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
ps6.ireg.input_reg\[17\]\.C_fast[17]             FD1S3DX     Q        Out     0.982     0.982       -         
C_fast[17]                                       Net         -        -       -         -           1         
ps6.ireg.input_reg\[17\]\.C_fast_RNI79EC[17]     INV         A        In      0.000     0.982       -         
ps6.ireg.input_reg\[17\]\.C_fast_RNI79EC[17]     INV         Z        Out     0.682     1.664       -         
C_fast_i[17]                                     Net         -        -       -         -           8         
ps6.iretrig.retrigger\[17\]\.retr[17]            FD1S3BX     D        In      0.000     1.664       -         
==============================================================================================================


Path information for path number 2: 
      Requested Period:                      1.486
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.402

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.262

    Number of logic level(s):                1
    Starting point:                          ps5.ireg.input_reg\[17\]\.C_fast[17] / Q
    Ending point:                            ps5.iretrig.retrigger\[17\]\.retr[17] / D
    The start point is clocked by            ScatterTrig|INP[17] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[17] [rising] on pin CK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                             Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
ps5.ireg.input_reg\[17\]\.C_fast[17]             FD1S3DX     Q        Out     0.982     0.982       -         
C_fast[17]                                       Net         -        -       -         -           1         
ps5.ireg.input_reg\[17\]\.C_fast_RNI6BQ2[17]     INV         A        In      0.000     0.982       -         
ps5.ireg.input_reg\[17\]\.C_fast_RNI6BQ2[17]     INV         Z        Out     0.682     1.664       -         
C_fast_i[17]                                     Net         -        -       -         -           7         
ps5.iretrig.retrigger\[17\]\.retr[17]            FD1S3BX     D        In      0.000     1.664       -         
==============================================================================================================


Path information for path number 3: 
      Requested Period:                      1.486
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.402

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.262

    Number of logic level(s):                1
    Starting point:                          ps4.ireg.input_reg\[17\]\.C_fast[17] / Q
    Ending point:                            ps4.iretrig.retrigger\[17\]\.retr[17] / D
    The start point is clocked by            ScatterTrig|INP[17] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[17] [rising] on pin CK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                             Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
ps4.ireg.input_reg\[17\]\.C_fast[17]             FD1S3DX     Q        Out     0.982     0.982       -         
C_fast[17]                                       Net         -        -       -         -           1         
ps4.ireg.input_reg\[17\]\.C_fast_RNI5D69[17]     INV         A        In      0.000     0.982       -         
ps4.ireg.input_reg\[17\]\.C_fast_RNI5D69[17]     INV         Z        Out     0.682     1.664       -         
C_fast_i[17]                                     Net         -        -       -         -           6         
ps4.iretrig.retrigger\[17\]\.retr[17]            FD1S3BX     D        In      0.000     1.664       -         
==============================================================================================================




====================================
<a name=clockReport89></a>Detailed Report for Clock: ScatterTrig|INP[18]</a>
====================================



<a name=startingSlack90></a>Starting Points with Worst Slack</a>
********************************

                                         Starting                                                   Arrival           
Instance                                 Reference               Type        Pin     Net            Time        Slack 
                                         Clock                                                                        
----------------------------------------------------------------------------------------------------------------------
ps6.ireg.input_reg\[18\]\.C_fast[18]     ScatterTrig|INP[18]     FD1S3DX     Q       C_fast[18]     0.982       -0.262
ps5.ireg.input_reg\[18\]\.C_fast[18]     ScatterTrig|INP[18]     FD1S3DX     Q       C_fast[18]     0.982       -0.262
ps4.ireg.input_reg\[18\]\.C_fast[18]     ScatterTrig|INP[18]     FD1S3DX     Q       C_fast[18]     0.982       -0.262
======================================================================================================================


<a name=endingSlack91></a>Ending Points with Worst Slack</a>
******************************

                                          Starting                                                     Required           
Instance                                  Reference               Type        Pin     Net              Time         Slack 
                                          Clock                                                                           
--------------------------------------------------------------------------------------------------------------------------
ps6.iretrig.retrigger\[18\]\.retr[18]     ScatterTrig|INP[18]     FD1S3BX     D       C_fast_i[18]     1.402        -0.262
ps5.iretrig.retrigger\[18\]\.retr[18]     ScatterTrig|INP[18]     FD1S3BX     D       C_fast_i[18]     1.402        -0.262
ps4.iretrig.retrigger\[18\]\.retr[18]     ScatterTrig|INP[18]     FD1S3BX     D       C_fast_i[18]     1.402        -0.262
==========================================================================================================================



<a name=worstPaths92></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srr:srsfD:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srs:fp:498904:499576:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.486
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.402

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.262

    Number of logic level(s):                1
    Starting point:                          ps6.ireg.input_reg\[18\]\.C_fast[18] / Q
    Ending point:                            ps6.iretrig.retrigger\[18\]\.retr[18] / D
    The start point is clocked by            ScatterTrig|INP[18] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[18] [rising] on pin CK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                             Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
ps6.ireg.input_reg\[18\]\.C_fast[18]             FD1S3DX     Q        Out     0.982     0.982       -         
C_fast[18]                                       Net         -        -       -         -           1         
ps6.ireg.input_reg\[18\]\.C_fast_RNI9MGA[18]     INV         A        In      0.000     0.982       -         
ps6.ireg.input_reg\[18\]\.C_fast_RNI9MGA[18]     INV         Z        Out     0.682     1.664       -         
C_fast_i[18]                                     Net         -        -       -         -           8         
ps6.iretrig.retrigger\[18\]\.retr[18]            FD1S3BX     D        In      0.000     1.664       -         
==============================================================================================================


Path information for path number 2: 
      Requested Period:                      1.486
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.402

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.262

    Number of logic level(s):                1
    Starting point:                          ps5.ireg.input_reg\[18\]\.C_fast[18] / Q
    Ending point:                            ps5.iretrig.retrigger\[18\]\.retr[18] / D
    The start point is clocked by            ScatterTrig|INP[18] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[18] [rising] on pin CK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                            Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
ps5.ireg.input_reg\[18\]\.C_fast[18]            FD1S3DX     Q        Out     0.982     0.982       -         
C_fast[18]                                      Net         -        -       -         -           1         
ps5.ireg.input_reg\[18\]\.C_fast_RNI8OS[18]     INV         A        In      0.000     0.982       -         
ps5.ireg.input_reg\[18\]\.C_fast_RNI8OS[18]     INV         Z        Out     0.682     1.664       -         
C_fast_i[18]                                    Net         -        -       -         -           7         
ps5.iretrig.retrigger\[18\]\.retr[18]           FD1S3BX     D        In      0.000     1.664       -         
=============================================================================================================


Path information for path number 3: 
      Requested Period:                      1.486
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.402

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.262

    Number of logic level(s):                1
    Starting point:                          ps4.ireg.input_reg\[18\]\.C_fast[18] / Q
    Ending point:                            ps4.iretrig.retrigger\[18\]\.retr[18] / D
    The start point is clocked by            ScatterTrig|INP[18] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[18] [rising] on pin CK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                             Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
ps4.ireg.input_reg\[18\]\.C_fast[18]             FD1S3DX     Q        Out     0.982     0.982       -         
C_fast[18]                                       Net         -        -       -         -           1         
ps4.ireg.input_reg\[18\]\.C_fast_RNI7Q87[18]     INV         A        In      0.000     0.982       -         
ps4.ireg.input_reg\[18\]\.C_fast_RNI7Q87[18]     INV         Z        Out     0.682     1.664       -         
C_fast_i[18]                                     Net         -        -       -         -           6         
ps4.iretrig.retrigger\[18\]\.retr[18]            FD1S3BX     D        In      0.000     1.664       -         
==============================================================================================================




====================================
<a name=clockReport93></a>Detailed Report for Clock: ScatterTrig|INP[19]</a>
====================================



<a name=startingSlack94></a>Starting Points with Worst Slack</a>
********************************

                                         Starting                                                   Arrival           
Instance                                 Reference               Type        Pin     Net            Time        Slack 
                                         Clock                                                                        
----------------------------------------------------------------------------------------------------------------------
ps6.ireg.input_reg\[19\]\.C_fast[19]     ScatterTrig|INP[19]     FD1S3DX     Q       C_fast[19]     0.982       -0.262
ps5.ireg.input_reg\[19\]\.C_fast[19]     ScatterTrig|INP[19]     FD1S3DX     Q       C_fast[19]     0.982       -0.262
ps4.ireg.input_reg\[19\]\.C_fast[19]     ScatterTrig|INP[19]     FD1S3DX     Q       C_fast[19]     0.982       -0.262
======================================================================================================================


<a name=endingSlack95></a>Ending Points with Worst Slack</a>
******************************

                                          Starting                                                     Required           
Instance                                  Reference               Type        Pin     Net              Time         Slack 
                                          Clock                                                                           
--------------------------------------------------------------------------------------------------------------------------
ps6.iretrig.retrigger\[19\]\.retr[19]     ScatterTrig|INP[19]     FD1S3BX     D       C_fast_i[19]     1.402        -0.262
ps5.iretrig.retrigger\[19\]\.retr[19]     ScatterTrig|INP[19]     FD1S3BX     D       C_fast_i[19]     1.402        -0.262
ps4.iretrig.retrigger\[19\]\.retr[19]     ScatterTrig|INP[19]     FD1S3BX     D       C_fast_i[19]     1.402        -0.262
==========================================================================================================================



<a name=worstPaths96></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srr:srsfD:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srs:fp:507005:507677:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.486
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.402

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.262

    Number of logic level(s):                1
    Starting point:                          ps6.ireg.input_reg\[19\]\.C_fast[19] / Q
    Ending point:                            ps6.iretrig.retrigger\[19\]\.retr[19] / D
    The start point is clocked by            ScatterTrig|INP[19] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[19] [rising] on pin CK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                             Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
ps6.ireg.input_reg\[19\]\.C_fast[19]             FD1S3DX     Q        Out     0.982     0.982       -         
C_fast[19]                                       Net         -        -       -         -           1         
ps6.ireg.input_reg\[19\]\.C_fast_RNIB3J8[19]     INV         A        In      0.000     0.982       -         
ps6.ireg.input_reg\[19\]\.C_fast_RNIB3J8[19]     INV         Z        Out     0.682     1.664       -         
C_fast_i[19]                                     Net         -        -       -         -           8         
ps6.iretrig.retrigger\[19\]\.retr[19]            FD1S3BX     D        In      0.000     1.664       -         
==============================================================================================================


Path information for path number 2: 
      Requested Period:                      1.486
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.402

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.262

    Number of logic level(s):                1
    Starting point:                          ps5.ireg.input_reg\[19\]\.C_fast[19] / Q
    Ending point:                            ps5.iretrig.retrigger\[19\]\.retr[19] / D
    The start point is clocked by            ScatterTrig|INP[19] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[19] [rising] on pin CK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                             Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
ps5.ireg.input_reg\[19\]\.C_fast[19]             FD1S3DX     Q        Out     0.982     0.982       -         
C_fast[19]                                       Net         -        -       -         -           1         
ps5.ireg.input_reg\[19\]\.C_fast_RNIA5VE[19]     INV         A        In      0.000     0.982       -         
ps5.ireg.input_reg\[19\]\.C_fast_RNIA5VE[19]     INV         Z        Out     0.682     1.664       -         
C_fast_i[19]                                     Net         -        -       -         -           7         
ps5.iretrig.retrigger\[19\]\.retr[19]            FD1S3BX     D        In      0.000     1.664       -         
==============================================================================================================


Path information for path number 3: 
      Requested Period:                      1.486
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.402

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.262

    Number of logic level(s):                1
    Starting point:                          ps4.ireg.input_reg\[19\]\.C_fast[19] / Q
    Ending point:                            ps4.iretrig.retrigger\[19\]\.retr[19] / D
    The start point is clocked by            ScatterTrig|INP[19] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[19] [rising] on pin CK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                             Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
ps4.ireg.input_reg\[19\]\.C_fast[19]             FD1S3DX     Q        Out     0.982     0.982       -         
C_fast[19]                                       Net         -        -       -         -           1         
ps4.ireg.input_reg\[19\]\.C_fast_RNI97B5[19]     INV         A        In      0.000     0.982       -         
ps4.ireg.input_reg\[19\]\.C_fast_RNI97B5[19]     INV         Z        Out     0.682     1.664       -         
C_fast_i[19]                                     Net         -        -       -         -           6         
ps4.iretrig.retrigger\[19\]\.retr[19]            FD1S3BX     D        In      0.000     1.664       -         
==============================================================================================================




====================================
<a name=clockReport97></a>Detailed Report for Clock: ScatterTrig|INP[20]</a>
====================================



<a name=startingSlack98></a>Starting Points with Worst Slack</a>
********************************

                                         Starting                                                   Arrival           
Instance                                 Reference               Type        Pin     Net            Time        Slack 
                                         Clock                                                                        
----------------------------------------------------------------------------------------------------------------------
ps6.ireg.input_reg\[20\]\.C_fast[20]     ScatterTrig|INP[20]     FD1S3DX     Q       C_fast[20]     0.982       -0.262
ps5.ireg.input_reg\[20\]\.C_fast[20]     ScatterTrig|INP[20]     FD1S3DX     Q       C_fast[20]     0.982       -0.262
ps4.ireg.input_reg\[20\]\.C_fast[20]     ScatterTrig|INP[20]     FD1S3DX     Q       C_fast[20]     0.982       -0.262
======================================================================================================================


<a name=endingSlack99></a>Ending Points with Worst Slack</a>
******************************

                                          Starting                                                     Required           
Instance                                  Reference               Type        Pin     Net              Time         Slack 
                                          Clock                                                                           
--------------------------------------------------------------------------------------------------------------------------
ps6.iretrig.retrigger\[20\]\.retr[20]     ScatterTrig|INP[20]     FD1S3BX     D       C_fast_i[20]     1.402        -0.262
ps5.iretrig.retrigger\[20\]\.retr[20]     ScatterTrig|INP[20]     FD1S3BX     D       C_fast_i[20]     1.402        -0.262
ps4.iretrig.retrigger\[20\]\.retr[20]     ScatterTrig|INP[20]     FD1S3BX     D       C_fast_i[20]     1.402        -0.262
==========================================================================================================================



<a name=worstPaths100></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srr:srsfD:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srs:fp:515116:515788:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.486
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.402

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.262

    Number of logic level(s):                1
    Starting point:                          ps6.ireg.input_reg\[20\]\.C_fast[20] / Q
    Ending point:                            ps6.iretrig.retrigger\[20\]\.retr[20] / D
    The start point is clocked by            ScatterTrig|INP[20] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[20] [rising] on pin CK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                             Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
ps6.ireg.input_reg\[20\]\.C_fast[20]             FD1S3DX     Q        Out     0.982     0.982       -         
C_fast[20]                                       Net         -        -       -         -           1         
ps6.ireg.input_reg\[20\]\.C_fast_RNIRSCA[20]     INV         A        In      0.000     0.982       -         
ps6.ireg.input_reg\[20\]\.C_fast_RNIRSCA[20]     INV         Z        Out     0.682     1.664       -         
C_fast_i[20]                                     Net         -        -       -         -           8         
ps6.iretrig.retrigger\[20\]\.retr[20]            FD1S3BX     D        In      0.000     1.664       -         
==============================================================================================================


Path information for path number 2: 
      Requested Period:                      1.486
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.402

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.262

    Number of logic level(s):                1
    Starting point:                          ps5.ireg.input_reg\[20\]\.C_fast[20] / Q
    Ending point:                            ps5.iretrig.retrigger\[20\]\.retr[20] / D
    The start point is clocked by            ScatterTrig|INP[20] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[20] [rising] on pin CK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                            Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
ps5.ireg.input_reg\[20\]\.C_fast[20]            FD1S3DX     Q        Out     0.982     0.982       -         
C_fast[20]                                      Net         -        -       -         -           1         
ps5.ireg.input_reg\[20\]\.C_fast_RNIQUO[20]     INV         A        In      0.000     0.982       -         
ps5.ireg.input_reg\[20\]\.C_fast_RNIQUO[20]     INV         Z        Out     0.682     1.664       -         
C_fast_i[20]                                    Net         -        -       -         -           7         
ps5.iretrig.retrigger\[20\]\.retr[20]           FD1S3BX     D        In      0.000     1.664       -         
=============================================================================================================


Path information for path number 3: 
      Requested Period:                      1.486
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.402

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.262

    Number of logic level(s):                1
    Starting point:                          ps4.ireg.input_reg\[20\]\.C_fast[20] / Q
    Ending point:                            ps4.iretrig.retrigger\[20\]\.retr[20] / D
    The start point is clocked by            ScatterTrig|INP[20] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[20] [rising] on pin CK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                             Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
ps4.ireg.input_reg\[20\]\.C_fast[20]             FD1S3DX     Q        Out     0.982     0.982       -         
C_fast[20]                                       Net         -        -       -         -           1         
ps4.ireg.input_reg\[20\]\.C_fast_RNIP057[20]     INV         A        In      0.000     0.982       -         
ps4.ireg.input_reg\[20\]\.C_fast_RNIP057[20]     INV         Z        Out     0.682     1.664       -         
C_fast_i[20]                                     Net         -        -       -         -           6         
ps4.iretrig.retrigger\[20\]\.retr[20]            FD1S3BX     D        In      0.000     1.664       -         
==============================================================================================================




====================================
<a name=clockReport101></a>Detailed Report for Clock: ScatterTrig|INP[21]</a>
====================================



<a name=startingSlack102></a>Starting Points with Worst Slack</a>
********************************

                                    Starting                                                  Arrival           
Instance                            Reference               Type        Pin     Net           Time        Slack 
                                    Clock                                                                       
----------------------------------------------------------------------------------------------------------------
ps5.ireg.input_reg\[21\]\.C[21]     ScatterTrig|INP[21]     FD1S3DX     Q       Pout5[21]     1.261       -0.304
ps4.ireg.input_reg\[21\]\.C[21]     ScatterTrig|INP[21]     FD1S3DX     Q       Pout4[21]     1.261       -0.304
ps6.ireg.input_reg\[21\]\.C[21]     ScatterTrig|INP[21]     FD1S3DX     Q       Pout6[21]     1.232       -0.275
================================================================================================================


<a name=endingSlack103></a>Ending Points with Worst Slack</a>
******************************

                                          Starting                                                    Required           
Instance                                  Reference               Type        Pin     Net             Time         Slack 
                                          Clock                                                                          
-------------------------------------------------------------------------------------------------------------------------
ps5.iretrig.retrigger\[21\]\.retr[21]     ScatterTrig|INP[21]     FD1S3BX     D       Pout5_i[21]     1.638        -0.304
ps4.iretrig.retrigger\[21\]\.retr[21]     ScatterTrig|INP[21]     FD1S3BX     D       Pout4_i[21]     1.638        -0.304
ps6.iretrig.retrigger\[21\]\.retr[21]     ScatterTrig|INP[21]     FD1S3BX     D       Pout6_i[21]     1.638        -0.275
=========================================================================================================================



<a name=worstPaths104></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srr:srsfD:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srs:fp:523141:523783:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.723
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.638

    - Propagation time:                      1.942
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.304

    Number of logic level(s):                1
    Starting point:                          ps5.ireg.input_reg\[21\]\.C[21] / Q
    Ending point:                            ps5.iretrig.retrigger\[21\]\.retr[21] / D
    The start point is clocked by            ScatterTrig|INP[21] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[21] [rising] on pin CK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
ps5.ireg.input_reg\[21\]\.C[21]             FD1S3DX     Q        Out     1.261     1.261       -         
Pout5[21]                                   Net         -        -       -         -           7         
ps5.ireg.input_reg\[21\]\.C_RNIF0JD[21]     INV         A        In      0.000     1.261       -         
ps5.ireg.input_reg\[21\]\.C_RNIF0JD[21]     INV         Z        Out     0.682     1.942       -         
Pout5_i[21]                                 Net         -        -       -         -           7         
ps5.iretrig.retrigger\[21\]\.retr[21]       FD1S3BX     D        In      0.000     1.942       -         
=========================================================================================================


Path information for path number 2: 
      Requested Period:                      1.723
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.638

    - Propagation time:                      1.942
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.304

    Number of logic level(s):                1
    Starting point:                          ps4.ireg.input_reg\[21\]\.C[21] / Q
    Ending point:                            ps4.iretrig.retrigger\[21\]\.retr[21] / D
    The start point is clocked by            ScatterTrig|INP[21] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[21] [rising] on pin CK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
ps4.ireg.input_reg\[21\]\.C[21]             FD1S3DX     Q        Out     1.261     1.261       -         
Pout4[21]                                   Net         -        -       -         -           7         
ps4.ireg.input_reg\[21\]\.C_RNIE768[21]     INV         A        In      0.000     1.261       -         
ps4.ireg.input_reg\[21\]\.C_RNIE768[21]     INV         Z        Out     0.682     1.942       -         
Pout4_i[21]                                 Net         -        -       -         -           6         
ps4.iretrig.retrigger\[21\]\.retr[21]       FD1S3BX     D        In      0.000     1.942       -         
=========================================================================================================


Path information for path number 3: 
      Requested Period:                      1.723
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.638

    - Propagation time:                      1.913
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.275

    Number of logic level(s):                1
    Starting point:                          ps6.ireg.input_reg\[21\]\.C[21] / Q
    Ending point:                            ps6.iretrig.retrigger\[21\]\.retr[21] / D
    The start point is clocked by            ScatterTrig|INP[21] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[21] [rising] on pin CK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
ps6.ireg.input_reg\[21\]\.C[21]             FD1S3DX     Q        Out     1.232     1.232       -         
Pout6[21]                                   Net         -        -       -         -           5         
ps6.ireg.input_reg\[21\]\.C_RNIGPV2[21]     INV         A        In      0.000     1.232       -         
ps6.ireg.input_reg\[21\]\.C_RNIGPV2[21]     INV         Z        Out     0.682     1.913       -         
Pout6_i[21]                                 Net         -        -       -         -           8         
ps6.iretrig.retrigger\[21\]\.retr[21]       FD1S3BX     D        In      0.000     1.913       -         
=========================================================================================================




====================================
<a name=clockReport105></a>Detailed Report for Clock: ScatterTrig|INP[22]</a>
====================================



<a name=startingSlack106></a>Starting Points with Worst Slack</a>
********************************

                                         Starting                                                   Arrival           
Instance                                 Reference               Type        Pin     Net            Time        Slack 
                                         Clock                                                                        
----------------------------------------------------------------------------------------------------------------------
ps5.ireg.input_reg\[22\]\.C[22]          ScatterTrig|INP[22]     FD1S3DX     Q       Pout5[22]      1.193       -0.294
ps4.ireg.input_reg\[22\]\.C[22]          ScatterTrig|INP[22]     FD1S3DX     Q       Pout4[22]      1.193       -0.294
ps6.ireg.input_reg\[22\]\.C_fast[22]     ScatterTrig|INP[22]     FD1S3DX     Q       C_fast[22]     0.982       -0.083
======================================================================================================================


<a name=endingSlack107></a>Ending Points with Worst Slack</a>
******************************

                                          Starting                                                     Required           
Instance                                  Reference               Type        Pin     Net              Time         Slack 
                                          Clock                                                                           
--------------------------------------------------------------------------------------------------------------------------
ps5.iretrig.retrigger\[22\]\.retr[22]     ScatterTrig|INP[22]     FD1S3BX     D       Pout5_i[22]      1.581        -0.294
ps4.iretrig.retrigger\[22\]\.retr[22]     ScatterTrig|INP[22]     FD1S3BX     D       Pout4_i[22]      1.581        -0.294
ps6.iretrig.retrigger\[22\]\.retr[22]     ScatterTrig|INP[22]     FD1S3BX     D       C_fast_i[22]     1.581        -0.083
==========================================================================================================================



<a name=worstPaths108></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srr:srsfD:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srs:fp:531087:531729:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.666
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.581

    - Propagation time:                      1.875
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.294

    Number of logic level(s):                1
    Starting point:                          ps5.ireg.input_reg\[22\]\.C[22] / Q
    Ending point:                            ps5.iretrig.retrigger\[22\]\.retr[22] / D
    The start point is clocked by            ScatterTrig|INP[22] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[22] [rising] on pin CK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
ps5.ireg.input_reg\[22\]\.C[22]             FD1S3DX     Q        Out     1.193     1.193       -         
Pout5[22]                                   Net         -        -       -         -           4         
ps5.ireg.input_reg\[22\]\.C_RNIH881[22]     INV         A        In      0.000     1.193       -         
ps5.ireg.input_reg\[22\]\.C_RNIH881[22]     INV         Z        Out     0.682     1.875       -         
Pout5_i[22]                                 Net         -        -       -         -           7         
ps5.iretrig.retrigger\[22\]\.retr[22]       FD1S3BX     D        In      0.000     1.875       -         
=========================================================================================================


Path information for path number 2: 
      Requested Period:                      1.666
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.581

    - Propagation time:                      1.875
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.294

    Number of logic level(s):                1
    Starting point:                          ps4.ireg.input_reg\[22\]\.C[22] / Q
    Ending point:                            ps4.iretrig.retrigger\[22\]\.retr[22] / D
    The start point is clocked by            ScatterTrig|INP[22] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[22] [rising] on pin CK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
ps4.ireg.input_reg\[22\]\.C[22]             FD1S3DX     Q        Out     1.193     1.193       -         
Pout4[22]                                   Net         -        -       -         -           4         
ps4.ireg.input_reg\[22\]\.C_RNIGFRB[22]     INV         A        In      0.000     1.193       -         
ps4.ireg.input_reg\[22\]\.C_RNIGFRB[22]     INV         Z        Out     0.682     1.875       -         
Pout4_i[22]                                 Net         -        -       -         -           6         
ps4.iretrig.retrigger\[22\]\.retr[22]       FD1S3BX     D        In      0.000     1.875       -         
=========================================================================================================


Path information for path number 3: 
      Requested Period:                      1.666
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.581

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.083

    Number of logic level(s):                1
    Starting point:                          ps6.ireg.input_reg\[22\]\.C_fast[22] / Q
    Ending point:                            ps6.iretrig.retrigger\[22\]\.retr[22] / D
    The start point is clocked by            ScatterTrig|INP[22] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[22] [rising] on pin CK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                             Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
ps6.ireg.input_reg\[22\]\.C_fast[22]             FD1S3DX     Q        Out     0.982     0.982       -         
C_fast[22]                                       Net         -        -       -         -           1         
ps6.ireg.input_reg\[22\]\.C_fast_RNIVMH6[22]     INV         A        In      0.000     0.982       -         
ps6.ireg.input_reg\[22\]\.C_fast_RNIVMH6[22]     INV         Z        Out     0.682     1.664       -         
C_fast_i[22]                                     Net         -        -       -         -           8         
ps6.iretrig.retrigger\[22\]\.retr[22]            FD1S3BX     D        In      0.000     1.664       -         
==============================================================================================================




====================================
<a name=clockReport109></a>Detailed Report for Clock: ScatterTrig|INP[23]</a>
====================================



<a name=startingSlack110></a>Starting Points with Worst Slack</a>
********************************

                                         Starting                                                   Arrival           
Instance                                 Reference               Type        Pin     Net            Time        Slack 
                                         Clock                                                                        
----------------------------------------------------------------------------------------------------------------------
ps5.ireg.input_reg\[23\]\.C[23]          ScatterTrig|INP[23]     FD1S3DX     Q       Pout5[23]      1.193       -0.294
ps4.ireg.input_reg\[23\]\.C[23]          ScatterTrig|INP[23]     FD1S3DX     Q       Pout4[23]      1.193       -0.294
ps6.ireg.input_reg\[23\]\.C_fast[23]     ScatterTrig|INP[23]     FD1S3DX     Q       C_fast[23]     0.982       -0.083
======================================================================================================================


<a name=endingSlack111></a>Ending Points with Worst Slack</a>
******************************

                                          Starting                                                     Required           
Instance                                  Reference               Type        Pin     Net              Time         Slack 
                                          Clock                                                                           
--------------------------------------------------------------------------------------------------------------------------
ps5.iretrig.retrigger\[23\]\.retr[23]     ScatterTrig|INP[23]     FD1S3BX     D       Pout5_i[23]      1.581        -0.294
ps4.iretrig.retrigger\[23\]\.retr[23]     ScatterTrig|INP[23]     FD1S3BX     D       Pout4_i[23]      1.581        -0.294
ps6.iretrig.retrigger\[23\]\.retr[23]     ScatterTrig|INP[23]     FD1S3BX     D       C_fast_i[23]     1.581        -0.083
==========================================================================================================================



<a name=worstPaths112></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srr:srsfD:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srs:fp:539088:539730:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.666
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.581

    - Propagation time:                      1.875
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.294

    Number of logic level(s):                1
    Starting point:                          ps5.ireg.input_reg\[23\]\.C[23] / Q
    Ending point:                            ps5.iretrig.retrigger\[23\]\.retr[23] / D
    The start point is clocked by            ScatterTrig|INP[23] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[23] [rising] on pin CK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
ps5.ireg.input_reg\[23\]\.C[23]             FD1S3DX     Q        Out     1.193     1.193       -         
Pout5[23]                                   Net         -        -       -         -           4         
ps5.ireg.input_reg\[23\]\.C_RNIJGT4[23]     INV         A        In      0.000     1.193       -         
ps5.ireg.input_reg\[23\]\.C_RNIJGT4[23]     INV         Z        Out     0.682     1.875       -         
Pout5_i[23]                                 Net         -        -       -         -           7         
ps5.iretrig.retrigger\[23\]\.retr[23]       FD1S3BX     D        In      0.000     1.875       -         
=========================================================================================================


Path information for path number 2: 
      Requested Period:                      1.666
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.581

    - Propagation time:                      1.875
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.294

    Number of logic level(s):                1
    Starting point:                          ps4.ireg.input_reg\[23\]\.C[23] / Q
    Ending point:                            ps4.iretrig.retrigger\[23\]\.retr[23] / D
    The start point is clocked by            ScatterTrig|INP[23] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[23] [rising] on pin CK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
ps4.ireg.input_reg\[23\]\.C[23]             FD1S3DX     Q        Out     1.193     1.193       -         
Pout4[23]                                   Net         -        -       -         -           4         
ps4.ireg.input_reg\[23\]\.C_RNIINGF[23]     INV         A        In      0.000     1.193       -         
ps4.ireg.input_reg\[23\]\.C_RNIINGF[23]     INV         Z        Out     0.682     1.875       -         
Pout4_i[23]                                 Net         -        -       -         -           6         
ps4.iretrig.retrigger\[23\]\.retr[23]       FD1S3BX     D        In      0.000     1.875       -         
=========================================================================================================


Path information for path number 3: 
      Requested Period:                      1.666
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.581

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.083

    Number of logic level(s):                1
    Starting point:                          ps6.ireg.input_reg\[23\]\.C_fast[23] / Q
    Ending point:                            ps6.iretrig.retrigger\[23\]\.retr[23] / D
    The start point is clocked by            ScatterTrig|INP[23] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[23] [rising] on pin CK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                             Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
ps6.ireg.input_reg\[23\]\.C_fast[23]             FD1S3DX     Q        Out     0.982     0.982       -         
C_fast[23]                                       Net         -        -       -         -           1         
ps6.ireg.input_reg\[23\]\.C_fast_RNI14K4[23]     INV         A        In      0.000     0.982       -         
ps6.ireg.input_reg\[23\]\.C_fast_RNI14K4[23]     INV         Z        Out     0.682     1.664       -         
C_fast_i[23]                                     Net         -        -       -         -           8         
ps6.iretrig.retrigger\[23\]\.retr[23]            FD1S3BX     D        In      0.000     1.664       -         
==============================================================================================================




====================================
<a name=clockReport113></a>Detailed Report for Clock: ScatterTrig|INP[24]</a>
====================================



<a name=startingSlack114></a>Starting Points with Worst Slack</a>
********************************

                                         Starting                                                   Arrival           
Instance                                 Reference               Type        Pin     Net            Time        Slack 
                                         Clock                                                                        
----------------------------------------------------------------------------------------------------------------------
ps6.ireg.input_reg\[24\]\.C[24]          ScatterTrig|INP[24]     FD1S3DX     Q       Pout6[24]      1.232       -0.300
ps5.ireg.input_reg\[24\]\.C_fast[24]     ScatterTrig|INP[24]     FD1S3DX     Q       C_fast[24]     0.982       -0.050
ps4.ireg.input_reg\[24\]\.C_fast[24]     ScatterTrig|INP[24]     FD1S3DX     Q       C_fast[24]     0.982       -0.050
======================================================================================================================


<a name=endingSlack115></a>Ending Points with Worst Slack</a>
******************************

                                          Starting                                                     Required           
Instance                                  Reference               Type        Pin     Net              Time         Slack 
                                          Clock                                                                           
--------------------------------------------------------------------------------------------------------------------------
ps6.iretrig.retrigger\[24\]\.retr[24]     ScatterTrig|INP[24]     FD1S3BX     D       Pout6_i[24]      1.614        -0.300
ps5.iretrig.retrigger\[24\]\.retr[24]     ScatterTrig|INP[24]     FD1S3BX     D       C_fast_i[24]     1.614        -0.050
ps4.iretrig.retrigger\[24\]\.retr[24]     ScatterTrig|INP[24]     FD1S3BX     D       C_fast_i[24]     1.614        -0.050
==========================================================================================================================



<a name=worstPaths116></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srr:srsfD:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srs:fp:547089:547731:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.698
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.614

    - Propagation time:                      1.913
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.300

    Number of logic level(s):                1
    Starting point:                          ps6.ireg.input_reg\[24\]\.C[24] / Q
    Ending point:                            ps6.iretrig.retrigger\[24\]\.retr[24] / D
    The start point is clocked by            ScatterTrig|INP[24] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[24] [rising] on pin CK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
ps6.ireg.input_reg\[24\]\.C[24]             FD1S3DX     Q        Out     1.232     1.232       -         
Pout6[24]                                   Net         -        -       -         -           5         
ps6.ireg.input_reg\[24\]\.C_RNIMHVD[24]     INV         A        In      0.000     1.232       -         
ps6.ireg.input_reg\[24\]\.C_RNIMHVD[24]     INV         Z        Out     0.682     1.913       -         
Pout6_i[24]                                 Net         -        -       -         -           8         
ps6.iretrig.retrigger\[24\]\.retr[24]       FD1S3BX     D        In      0.000     1.913       -         
=========================================================================================================


Path information for path number 2: 
      Requested Period:                      1.698
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.614

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.050

    Number of logic level(s):                1
    Starting point:                          ps5.ireg.input_reg\[24\]\.C_fast[24] / Q
    Ending point:                            ps5.iretrig.retrigger\[24\]\.retr[24] / D
    The start point is clocked by            ScatterTrig|INP[24] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[24] [rising] on pin CK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                             Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
ps5.ireg.input_reg\[24\]\.C_fast[24]             FD1S3DX     Q        Out     0.982     0.982       -         
C_fast[24]                                       Net         -        -       -         -           1         
ps5.ireg.input_reg\[24\]\.C_fast_RNI2J29[24]     INV         A        In      0.000     0.982       -         
ps5.ireg.input_reg\[24\]\.C_fast_RNI2J29[24]     INV         Z        Out     0.682     1.664       -         
C_fast_i[24]                                     Net         -        -       -         -           7         
ps5.iretrig.retrigger\[24\]\.retr[24]            FD1S3BX     D        In      0.000     1.664       -         
==============================================================================================================


Path information for path number 3: 
      Requested Period:                      1.698
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.614

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.050

    Number of logic level(s):                1
    Starting point:                          ps4.ireg.input_reg\[24\]\.C_fast[24] / Q
    Ending point:                            ps4.iretrig.retrigger\[24\]\.retr[24] / D
    The start point is clocked by            ScatterTrig|INP[24] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[24] [rising] on pin CK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                             Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
ps4.ireg.input_reg\[24\]\.C_fast[24]             FD1S3DX     Q        Out     0.982     0.982       -         
C_fast[24]                                       Net         -        -       -         -           1         
ps4.ireg.input_reg\[24\]\.C_fast_RNI1LEF[24]     INV         A        In      0.000     0.982       -         
ps4.ireg.input_reg\[24\]\.C_fast_RNI1LEF[24]     INV         Z        Out     0.682     1.664       -         
C_fast_i[24]                                     Net         -        -       -         -           6         
ps4.iretrig.retrigger\[24\]\.retr[24]            FD1S3BX     D        In      0.000     1.664       -         
==============================================================================================================




====================================
<a name=clockReport117></a>Detailed Report for Clock: ScatterTrig|INP[25]</a>
====================================



<a name=startingSlack118></a>Starting Points with Worst Slack</a>
********************************

                                         Starting                                                   Arrival           
Instance                                 Reference               Type        Pin     Net            Time        Slack 
                                         Clock                                                                        
----------------------------------------------------------------------------------------------------------------------
ps6.ireg.input_reg\[25\]\.C_fast[25]     ScatterTrig|INP[25]     FD1S3DX     Q       C_fast[25]     0.982       -0.262
ps5.ireg.input_reg\[25\]\.C_fast[25]     ScatterTrig|INP[25]     FD1S3DX     Q       C_fast[25]     0.982       -0.262
ps4.ireg.input_reg\[25\]\.C_fast[25]     ScatterTrig|INP[25]     FD1S3DX     Q       C_fast[25]     0.982       -0.262
======================================================================================================================


<a name=endingSlack119></a>Ending Points with Worst Slack</a>
******************************

                                          Starting                                                     Required           
Instance                                  Reference               Type        Pin     Net              Time         Slack 
                                          Clock                                                                           
--------------------------------------------------------------------------------------------------------------------------
ps6.iretrig.retrigger\[25\]\.retr[25]     ScatterTrig|INP[25]     FD1S3BX     D       C_fast_i[25]     1.402        -0.262
ps5.iretrig.retrigger\[25\]\.retr[25]     ScatterTrig|INP[25]     FD1S3BX     D       C_fast_i[25]     1.402        -0.262
ps4.iretrig.retrigger\[25\]\.retr[25]     ScatterTrig|INP[25]     FD1S3BX     D       C_fast_i[25]     1.402        -0.262
==========================================================================================================================



<a name=worstPaths120></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srr:srsfD:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srs:fp:555162:555828:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.486
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.402

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.262

    Number of logic level(s):                1
    Starting point:                          ps6.ireg.input_reg\[25\]\.C_fast[25] / Q
    Ending point:                            ps6.iretrig.retrigger\[25\]\.retr[25] / D
    The start point is clocked by            ScatterTrig|INP[25] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[25] [rising] on pin CK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                            Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
ps6.ireg.input_reg\[25\]\.C_fast[25]            FD1S3DX     Q        Out     0.982     0.982       -         
C_fast[25]                                      Net         -        -       -         -           1         
ps6.ireg.input_reg\[25\]\.C_fast_RNI5UO[25]     INV         A        In      0.000     0.982       -         
ps6.ireg.input_reg\[25\]\.C_fast_RNI5UO[25]     INV         Z        Out     0.682     1.664       -         
C_fast_i[25]                                    Net         -        -       -         -           8         
ps6.iretrig.retrigger\[25\]\.retr[25]           FD1S3BX     D        In      0.000     1.664       -         
=============================================================================================================


Path information for path number 2: 
      Requested Period:                      1.486
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.402

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.262

    Number of logic level(s):                1
    Starting point:                          ps5.ireg.input_reg\[25\]\.C_fast[25] / Q
    Ending point:                            ps5.iretrig.retrigger\[25\]\.retr[25] / D
    The start point is clocked by            ScatterTrig|INP[25] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[25] [rising] on pin CK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                             Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
ps5.ireg.input_reg\[25\]\.C_fast[25]             FD1S3DX     Q        Out     0.982     0.982       -         
C_fast[25]                                       Net         -        -       -         -           1         
ps5.ireg.input_reg\[25\]\.C_fast_RNI4057[25]     INV         A        In      0.000     0.982       -         
ps5.ireg.input_reg\[25\]\.C_fast_RNI4057[25]     INV         Z        Out     0.682     1.664       -         
C_fast_i[25]                                     Net         -        -       -         -           7         
ps5.iretrig.retrigger\[25\]\.retr[25]            FD1S3BX     D        In      0.000     1.664       -         
==============================================================================================================


Path information for path number 3: 
      Requested Period:                      1.486
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.402

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.262

    Number of logic level(s):                1
    Starting point:                          ps4.ireg.input_reg\[25\]\.C_fast[25] / Q
    Ending point:                            ps4.iretrig.retrigger\[25\]\.retr[25] / D
    The start point is clocked by            ScatterTrig|INP[25] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[25] [rising] on pin CK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                             Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
ps4.ireg.input_reg\[25\]\.C_fast[25]             FD1S3DX     Q        Out     0.982     0.982       -         
C_fast[25]                                       Net         -        -       -         -           1         
ps4.ireg.input_reg\[25\]\.C_fast_RNI32HD[25]     INV         A        In      0.000     0.982       -         
ps4.ireg.input_reg\[25\]\.C_fast_RNI32HD[25]     INV         Z        Out     0.682     1.664       -         
C_fast_i[25]                                     Net         -        -       -         -           6         
ps4.iretrig.retrigger\[25\]\.retr[25]            FD1S3BX     D        In      0.000     1.664       -         
==============================================================================================================




====================================
<a name=clockReport121></a>Detailed Report for Clock: ScatterTrig|INP[26]</a>
====================================



<a name=startingSlack122></a>Starting Points with Worst Slack</a>
********************************

                                         Starting                                                   Arrival           
Instance                                 Reference               Type        Pin     Net            Time        Slack 
                                         Clock                                                                        
----------------------------------------------------------------------------------------------------------------------
ps6.ireg.input_reg\[26\]\.C_fast[26]     ScatterTrig|INP[26]     FD1S3DX     Q       C_fast[26]     0.982       -0.262
ps5.ireg.input_reg\[26\]\.C_fast[26]     ScatterTrig|INP[26]     FD1S3DX     Q       C_fast[26]     0.982       -0.262
ps4.ireg.input_reg\[26\]\.C_fast[26]     ScatterTrig|INP[26]     FD1S3DX     Q       C_fast[26]     0.982       -0.262
======================================================================================================================


<a name=endingSlack123></a>Ending Points with Worst Slack</a>
******************************

                                          Starting                                                     Required           
Instance                                  Reference               Type        Pin     Net              Time         Slack 
                                          Clock                                                                           
--------------------------------------------------------------------------------------------------------------------------
ps6.iretrig.retrigger\[26\]\.retr[26]     ScatterTrig|INP[26]     FD1S3BX     D       C_fast_i[26]     1.402        -0.262
ps5.iretrig.retrigger\[26\]\.retr[26]     ScatterTrig|INP[26]     FD1S3BX     D       C_fast_i[26]     1.402        -0.262
ps4.iretrig.retrigger\[26\]\.retr[26]     ScatterTrig|INP[26]     FD1S3BX     D       C_fast_i[26]     1.402        -0.262
==========================================================================================================================



<a name=worstPaths124></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srr:srsfD:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srs:fp:563266:563938:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.486
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.402

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.262

    Number of logic level(s):                1
    Starting point:                          ps6.ireg.input_reg\[26\]\.C_fast[26] / Q
    Ending point:                            ps6.iretrig.retrigger\[26\]\.retr[26] / D
    The start point is clocked by            ScatterTrig|INP[26] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[26] [rising] on pin CK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                             Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
ps6.ireg.input_reg\[26\]\.C_fast[26]             FD1S3DX     Q        Out     0.982     0.982       -         
C_fast[26]                                       Net         -        -       -         -           1         
ps6.ireg.input_reg\[26\]\.C_fast_RNI7BRE[26]     INV         A        In      0.000     0.982       -         
ps6.ireg.input_reg\[26\]\.C_fast_RNI7BRE[26]     INV         Z        Out     0.682     1.664       -         
C_fast_i[26]                                     Net         -        -       -         -           8         
ps6.iretrig.retrigger\[26\]\.retr[26]            FD1S3BX     D        In      0.000     1.664       -         
==============================================================================================================


Path information for path number 2: 
      Requested Period:                      1.486
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.402

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.262

    Number of logic level(s):                1
    Starting point:                          ps5.ireg.input_reg\[26\]\.C_fast[26] / Q
    Ending point:                            ps5.iretrig.retrigger\[26\]\.retr[26] / D
    The start point is clocked by            ScatterTrig|INP[26] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[26] [rising] on pin CK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                             Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
ps5.ireg.input_reg\[26\]\.C_fast[26]             FD1S3DX     Q        Out     0.982     0.982       -         
C_fast[26]                                       Net         -        -       -         -           1         
ps5.ireg.input_reg\[26\]\.C_fast_RNI6D75[26]     INV         A        In      0.000     0.982       -         
ps5.ireg.input_reg\[26\]\.C_fast_RNI6D75[26]     INV         Z        Out     0.682     1.664       -         
C_fast_i[26]                                     Net         -        -       -         -           7         
ps5.iretrig.retrigger\[26\]\.retr[26]            FD1S3BX     D        In      0.000     1.664       -         
==============================================================================================================


Path information for path number 3: 
      Requested Period:                      1.486
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.402

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.262

    Number of logic level(s):                1
    Starting point:                          ps4.ireg.input_reg\[26\]\.C_fast[26] / Q
    Ending point:                            ps4.iretrig.retrigger\[26\]\.retr[26] / D
    The start point is clocked by            ScatterTrig|INP[26] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[26] [rising] on pin CK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                             Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
ps4.ireg.input_reg\[26\]\.C_fast[26]             FD1S3DX     Q        Out     0.982     0.982       -         
C_fast[26]                                       Net         -        -       -         -           1         
ps4.ireg.input_reg\[26\]\.C_fast_RNI5FJB[26]     INV         A        In      0.000     0.982       -         
ps4.ireg.input_reg\[26\]\.C_fast_RNI5FJB[26]     INV         Z        Out     0.682     1.664       -         
C_fast_i[26]                                     Net         -        -       -         -           6         
ps4.iretrig.retrigger\[26\]\.retr[26]            FD1S3BX     D        In      0.000     1.664       -         
==============================================================================================================




====================================
<a name=clockReport125></a>Detailed Report for Clock: ScatterTrig|INP[27]</a>
====================================



<a name=startingSlack126></a>Starting Points with Worst Slack</a>
********************************

                                         Starting                                                   Arrival           
Instance                                 Reference               Type        Pin     Net            Time        Slack 
                                         Clock                                                                        
----------------------------------------------------------------------------------------------------------------------
ps6.ireg.input_reg\[27\]\.C_fast[27]     ScatterTrig|INP[27]     FD1S3DX     Q       C_fast[27]     0.982       -0.262
ps5.ireg.input_reg\[27\]\.C_fast[27]     ScatterTrig|INP[27]     FD1S3DX     Q       C_fast[27]     0.982       -0.262
ps4.ireg.input_reg\[27\]\.C_fast[27]     ScatterTrig|INP[27]     FD1S3DX     Q       C_fast[27]     0.982       -0.262
======================================================================================================================


<a name=endingSlack127></a>Ending Points with Worst Slack</a>
******************************

                                          Starting                                                     Required           
Instance                                  Reference               Type        Pin     Net              Time         Slack 
                                          Clock                                                                           
--------------------------------------------------------------------------------------------------------------------------
ps6.iretrig.retrigger\[27\]\.retr[27]     ScatterTrig|INP[27]     FD1S3BX     D       C_fast_i[27]     1.402        -0.262
ps5.iretrig.retrigger\[27\]\.retr[27]     ScatterTrig|INP[27]     FD1S3BX     D       C_fast_i[27]     1.402        -0.262
ps4.iretrig.retrigger\[27\]\.retr[27]     ScatterTrig|INP[27]     FD1S3BX     D       C_fast_i[27]     1.402        -0.262
==========================================================================================================================



<a name=worstPaths128></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srr:srsfD:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srs:fp:571377:572049:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.486
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.402

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.262

    Number of logic level(s):                1
    Starting point:                          ps6.ireg.input_reg\[27\]\.C_fast[27] / Q
    Ending point:                            ps6.iretrig.retrigger\[27\]\.retr[27] / D
    The start point is clocked by            ScatterTrig|INP[27] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[27] [rising] on pin CK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                             Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
ps6.ireg.input_reg\[27\]\.C_fast[27]             FD1S3DX     Q        Out     0.982     0.982       -         
C_fast[27]                                       Net         -        -       -         -           1         
ps6.ireg.input_reg\[27\]\.C_fast_RNI9OTC[27]     INV         A        In      0.000     0.982       -         
ps6.ireg.input_reg\[27\]\.C_fast_RNI9OTC[27]     INV         Z        Out     0.682     1.664       -         
C_fast_i[27]                                     Net         -        -       -         -           8         
ps6.iretrig.retrigger\[27\]\.retr[27]            FD1S3BX     D        In      0.000     1.664       -         
==============================================================================================================


Path information for path number 2: 
      Requested Period:                      1.486
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.402

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.262

    Number of logic level(s):                1
    Starting point:                          ps5.ireg.input_reg\[27\]\.C_fast[27] / Q
    Ending point:                            ps5.iretrig.retrigger\[27\]\.retr[27] / D
    The start point is clocked by            ScatterTrig|INP[27] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[27] [rising] on pin CK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                             Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
ps5.ireg.input_reg\[27\]\.C_fast[27]             FD1S3DX     Q        Out     0.982     0.982       -         
C_fast[27]                                       Net         -        -       -         -           1         
ps5.ireg.input_reg\[27\]\.C_fast_RNI8Q93[27]     INV         A        In      0.000     0.982       -         
ps5.ireg.input_reg\[27\]\.C_fast_RNI8Q93[27]     INV         Z        Out     0.682     1.664       -         
C_fast_i[27]                                     Net         -        -       -         -           7         
ps5.iretrig.retrigger\[27\]\.retr[27]            FD1S3BX     D        In      0.000     1.664       -         
==============================================================================================================


Path information for path number 3: 
      Requested Period:                      1.486
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.402

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.262

    Number of logic level(s):                1
    Starting point:                          ps4.ireg.input_reg\[27\]\.C_fast[27] / Q
    Ending point:                            ps4.iretrig.retrigger\[27\]\.retr[27] / D
    The start point is clocked by            ScatterTrig|INP[27] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[27] [rising] on pin CK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                             Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
ps4.ireg.input_reg\[27\]\.C_fast[27]             FD1S3DX     Q        Out     0.982     0.982       -         
C_fast[27]                                       Net         -        -       -         -           1         
ps4.ireg.input_reg\[27\]\.C_fast_RNI7SL9[27]     INV         A        In      0.000     0.982       -         
ps4.ireg.input_reg\[27\]\.C_fast_RNI7SL9[27]     INV         Z        Out     0.682     1.664       -         
C_fast_i[27]                                     Net         -        -       -         -           6         
ps4.iretrig.retrigger\[27\]\.retr[27]            FD1S3BX     D        In      0.000     1.664       -         
==============================================================================================================




====================================
<a name=clockReport129></a>Detailed Report for Clock: ScatterTrig|INP[28]</a>
====================================



<a name=startingSlack130></a>Starting Points with Worst Slack</a>
********************************

                                         Starting                                                   Arrival           
Instance                                 Reference               Type        Pin     Net            Time        Slack 
                                         Clock                                                                        
----------------------------------------------------------------------------------------------------------------------
ps5.ireg.input_reg\[28\]\.C[28]          ScatterTrig|INP[28]     FD1S3DX     Q       Pout5[28]      1.232       -0.300
ps4.ireg.input_reg\[28\]\.C[28]          ScatterTrig|INP[28]     FD1S3DX     Q       Pout4[28]      1.232       -0.300
ps6.ireg.input_reg\[28\]\.C_fast[28]     ScatterTrig|INP[28]     FD1S3DX     Q       C_fast[28]     0.982       -0.050
======================================================================================================================


<a name=endingSlack131></a>Ending Points with Worst Slack</a>
******************************

                                          Starting                                                     Required           
Instance                                  Reference               Type        Pin     Net              Time         Slack 
                                          Clock                                                                           
--------------------------------------------------------------------------------------------------------------------------
ps5.iretrig.retrigger\[28\]\.retr[28]     ScatterTrig|INP[28]     FD1S3BX     D       Pout5_i[28]      1.614        -0.300
ps4.iretrig.retrigger\[28\]\.retr[28]     ScatterTrig|INP[28]     FD1S3BX     D       Pout4_i[28]      1.614        -0.300
ps6.iretrig.retrigger\[28\]\.retr[28]     ScatterTrig|INP[28]     FD1S3BX     D       C_fast_i[28]     1.614        -0.050
==========================================================================================================================



<a name=worstPaths132></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srr:srsfD:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srs:fp:579468:580110:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.698
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.614

    - Propagation time:                      1.913
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.300

    Number of logic level(s):                1
    Starting point:                          ps5.ireg.input_reg\[28\]\.C[28] / Q
    Ending point:                            ps5.iretrig.retrigger\[28\]\.retr[28] / D
    The start point is clocked by            ScatterTrig|INP[28] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[28] [rising] on pin CK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
ps5.ireg.input_reg\[28\]\.C[28]             FD1S3DX     Q        Out     1.232     1.232       -         
Pout5[28]                                   Net         -        -       -         -           5         
ps5.ireg.input_reg\[28\]\.C_RNITO77[28]     INV         A        In      0.000     1.232       -         
ps5.ireg.input_reg\[28\]\.C_RNITO77[28]     INV         Z        Out     0.682     1.913       -         
Pout5_i[28]                                 Net         -        -       -         -           7         
ps5.iretrig.retrigger\[28\]\.retr[28]       FD1S3BX     D        In      0.000     1.913       -         
=========================================================================================================


Path information for path number 2: 
      Requested Period:                      1.698
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.614

    - Propagation time:                      1.913
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.300

    Number of logic level(s):                1
    Starting point:                          ps4.ireg.input_reg\[28\]\.C[28] / Q
    Ending point:                            ps4.iretrig.retrigger\[28\]\.retr[28] / D
    The start point is clocked by            ScatterTrig|INP[28] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[28] [rising] on pin CK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
ps4.ireg.input_reg\[28\]\.C[28]             FD1S3DX     Q        Out     1.232     1.232       -         
Pout4[28]                                   Net         -        -       -         -           5         
ps4.ireg.input_reg\[28\]\.C_RNISVQ1[28]     INV         A        In      0.000     1.232       -         
ps4.ireg.input_reg\[28\]\.C_RNISVQ1[28]     INV         Z        Out     0.682     1.913       -         
Pout4_i[28]                                 Net         -        -       -         -           6         
ps4.iretrig.retrigger\[28\]\.retr[28]       FD1S3BX     D        In      0.000     1.913       -         
=========================================================================================================


Path information for path number 3: 
      Requested Period:                      1.698
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.614

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.050

    Number of logic level(s):                1
    Starting point:                          ps6.ireg.input_reg\[28\]\.C_fast[28] / Q
    Ending point:                            ps6.iretrig.retrigger\[28\]\.retr[28] / D
    The start point is clocked by            ScatterTrig|INP[28] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[28] [rising] on pin CK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                             Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
ps6.ireg.input_reg\[28\]\.C_fast[28]             FD1S3DX     Q        Out     0.982     0.982       -         
C_fast[28]                                       Net         -        -       -         -           1         
ps6.ireg.input_reg\[28\]\.C_fast_RNIB50B[28]     INV         A        In      0.000     0.982       -         
ps6.ireg.input_reg\[28\]\.C_fast_RNIB50B[28]     INV         Z        Out     0.682     1.664       -         
C_fast_i[28]                                     Net         -        -       -         -           8         
ps6.iretrig.retrigger\[28\]\.retr[28]            FD1S3BX     D        In      0.000     1.664       -         
==============================================================================================================




====================================
<a name=clockReport133></a>Detailed Report for Clock: ScatterTrig|INP[29]</a>
====================================



<a name=startingSlack134></a>Starting Points with Worst Slack</a>
********************************

                                         Starting                                                   Arrival           
Instance                                 Reference               Type        Pin     Net            Time        Slack 
                                         Clock                                                                        
----------------------------------------------------------------------------------------------------------------------
ps6.ireg.input_reg\[29\]\.C[29]          ScatterTrig|INP[29]     FD1S3DX     Q       Pout6[29]      1.193       -0.294
ps5.ireg.input_reg\[29\]\.C_fast[29]     ScatterTrig|INP[29]     FD1S3DX     Q       C_fast[29]     0.982       -0.083
ps4.ireg.input_reg\[29\]\.C_fast[29]     ScatterTrig|INP[29]     FD1S3DX     Q       C_fast[29]     0.982       -0.083
======================================================================================================================


<a name=endingSlack135></a>Ending Points with Worst Slack</a>
******************************

                                          Starting                                                     Required           
Instance                                  Reference               Type        Pin     Net              Time         Slack 
                                          Clock                                                                           
--------------------------------------------------------------------------------------------------------------------------
ps6.iretrig.retrigger\[29\]\.retr[29]     ScatterTrig|INP[29]     FD1S3BX     D       Pout6_i[29]      1.581        -0.294
ps5.iretrig.retrigger\[29\]\.retr[29]     ScatterTrig|INP[29]     FD1S3BX     D       C_fast_i[29]     1.581        -0.083
ps4.iretrig.retrigger\[29\]\.retr[29]     ScatterTrig|INP[29]     FD1S3BX     D       C_fast_i[29]     1.581        -0.083
==========================================================================================================================



<a name=worstPaths136></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srr:srsfD:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srs:fp:587466:588102:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.666
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.581

    - Propagation time:                      1.875
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.294

    Number of logic level(s):                1
    Starting point:                          ps6.ireg.input_reg\[29\]\.C[29] / Q
    Ending point:                            ps6.iretrig.retrigger\[29\]\.retr[29] / D
    The start point is clocked by            ScatterTrig|INP[29] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[29] [rising] on pin CK

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                       Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
ps6.ireg.input_reg\[29\]\.C[29]            FD1S3DX     Q        Out     1.193     1.193       -         
Pout6[29]                                  Net         -        -       -         -           4         
ps6.ireg.input_reg\[29\]\.C_RNI0Q9[29]     INV         A        In      0.000     1.193       -         
ps6.ireg.input_reg\[29\]\.C_RNI0Q9[29]     INV         Z        Out     0.682     1.875       -         
Pout6_i[29]                                Net         -        -       -         -           8         
ps6.iretrig.retrigger\[29\]\.retr[29]      FD1S3BX     D        In      0.000     1.875       -         
========================================================================================================


Path information for path number 2: 
      Requested Period:                      1.666
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.581

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.083

    Number of logic level(s):                1
    Starting point:                          ps5.ireg.input_reg\[29\]\.C_fast[29] / Q
    Ending point:                            ps5.iretrig.retrigger\[29\]\.retr[29] / D
    The start point is clocked by            ScatterTrig|INP[29] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[29] [rising] on pin CK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                             Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
ps5.ireg.input_reg\[29\]\.C_fast[29]             FD1S3DX     Q        Out     0.982     0.982       -         
C_fast[29]                                       Net         -        -       -         -           1         
ps5.ireg.input_reg\[29\]\.C_fast_RNICKEF[29]     INV         A        In      0.000     0.982       -         
ps5.ireg.input_reg\[29\]\.C_fast_RNICKEF[29]     INV         Z        Out     0.682     1.664       -         
C_fast_i[29]                                     Net         -        -       -         -           7         
ps5.iretrig.retrigger\[29\]\.retr[29]            FD1S3BX     D        In      0.000     1.664       -         
==============================================================================================================


Path information for path number 3: 
      Requested Period:                      1.666
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.581

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.083

    Number of logic level(s):                1
    Starting point:                          ps4.ireg.input_reg\[29\]\.C_fast[29] / Q
    Ending point:                            ps4.iretrig.retrigger\[29\]\.retr[29] / D
    The start point is clocked by            ScatterTrig|INP[29] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[29] [rising] on pin CK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                             Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
ps4.ireg.input_reg\[29\]\.C_fast[29]             FD1S3DX     Q        Out     0.982     0.982       -         
C_fast[29]                                       Net         -        -       -         -           1         
ps4.ireg.input_reg\[29\]\.C_fast_RNIBMQ5[29]     INV         A        In      0.000     0.982       -         
ps4.ireg.input_reg\[29\]\.C_fast_RNIBMQ5[29]     INV         Z        Out     0.682     1.664       -         
C_fast_i[29]                                     Net         -        -       -         -           6         
ps4.iretrig.retrigger\[29\]\.retr[29]            FD1S3BX     D        In      0.000     1.664       -         
==============================================================================================================




====================================
<a name=clockReport137></a>Detailed Report for Clock: ScatterTrig|INP[30]</a>
====================================



<a name=startingSlack138></a>Starting Points with Worst Slack</a>
********************************

                                    Starting                                                  Arrival           
Instance                            Reference               Type        Pin     Net           Time        Slack 
                                    Clock                                                                       
----------------------------------------------------------------------------------------------------------------
ps5.ireg.input_reg\[30\]\.C[30]     ScatterTrig|INP[30]     FD1S3DX     Q       Pout5[30]     1.232       -0.300
ps4.ireg.input_reg\[30\]\.C[30]     ScatterTrig|INP[30]     FD1S3DX     Q       Pout4[30]     1.232       -0.300
ps6.ireg.input_reg\[30\]\.C[30]     ScatterTrig|INP[30]     FD1S3DX     Q       Pout6[30]     1.145       -0.213
================================================================================================================


<a name=endingSlack139></a>Ending Points with Worst Slack</a>
******************************

                                          Starting                                                    Required           
Instance                                  Reference               Type        Pin     Net             Time         Slack 
                                          Clock                                                                          
-------------------------------------------------------------------------------------------------------------------------
ps5.iretrig.retrigger\[30\]\.retr[30]     ScatterTrig|INP[30]     FD1S3BX     D       Pout5_i[30]     1.614        -0.300
ps4.iretrig.retrigger\[30\]\.retr[30]     ScatterTrig|INP[30]     FD1S3BX     D       Pout4_i[30]     1.614        -0.300
ps6.iretrig.retrigger\[30\]\.retr[30]     ScatterTrig|INP[30]     FD1S3BX     D       Pout6_i[30]     1.614        -0.213
=========================================================================================================================



<a name=worstPaths140></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srr:srsfD:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srs:fp:595459:596101:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.698
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.614

    - Propagation time:                      1.913
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.300

    Number of logic level(s):                1
    Starting point:                          ps5.ireg.input_reg\[30\]\.C[30] / Q
    Ending point:                            ps5.iretrig.retrigger\[30\]\.retr[30] / D
    The start point is clocked by            ScatterTrig|INP[30] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[30] [rising] on pin CK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
ps5.ireg.input_reg\[30\]\.C[30]             FD1S3DX     Q        Out     1.232     1.232       -         
Pout5[30]                                   Net         -        -       -         -           5         
ps5.ireg.input_reg\[30\]\.C_RNIF2R2[30]     INV         A        In      0.000     1.232       -         
ps5.ireg.input_reg\[30\]\.C_RNIF2R2[30]     INV         Z        Out     0.682     1.913       -         
Pout5_i[30]                                 Net         -        -       -         -           7         
ps5.iretrig.retrigger\[30\]\.retr[30]       FD1S3BX     D        In      0.000     1.913       -         
=========================================================================================================


Path information for path number 2: 
      Requested Period:                      1.698
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.614

    - Propagation time:                      1.913
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.300

    Number of logic level(s):                1
    Starting point:                          ps4.ireg.input_reg\[30\]\.C[30] / Q
    Ending point:                            ps4.iretrig.retrigger\[30\]\.retr[30] / D
    The start point is clocked by            ScatterTrig|INP[30] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[30] [rising] on pin CK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
ps4.ireg.input_reg\[30\]\.C[30]             FD1S3DX     Q        Out     1.232     1.232       -         
Pout4[30]                                   Net         -        -       -         -           5         
ps4.ireg.input_reg\[30\]\.C_RNIE9ED[30]     INV         A        In      0.000     1.232       -         
ps4.ireg.input_reg\[30\]\.C_RNIE9ED[30]     INV         Z        Out     0.682     1.913       -         
Pout4_i[30]                                 Net         -        -       -         -           6         
ps4.iretrig.retrigger\[30\]\.retr[30]       FD1S3BX     D        In      0.000     1.913       -         
=========================================================================================================


Path information for path number 3: 
      Requested Period:                      1.698
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.614

    - Propagation time:                      1.827
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.213

    Number of logic level(s):                1
    Starting point:                          ps6.ireg.input_reg\[30\]\.C[30] / Q
    Ending point:                            ps6.iretrig.retrigger\[30\]\.retr[30] / D
    The start point is clocked by            ScatterTrig|INP[30] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[30] [rising] on pin CK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
ps6.ireg.input_reg\[30\]\.C[30]             FD1S3DX     Q        Out     1.145     1.145       -         
Pout6[30]                                   Net         -        -       -         -           3         
ps6.ireg.input_reg\[30\]\.C_RNIGR78[30]     INV         A        In      0.000     1.145       -         
ps6.ireg.input_reg\[30\]\.C_RNIGR78[30]     INV         Z        Out     0.682     1.827       -         
Pout6_i[30]                                 Net         -        -       -         -           8         
ps6.iretrig.retrigger\[30\]\.retr[30]       FD1S3BX     D        In      0.000     1.827       -         
=========================================================================================================




====================================
<a name=clockReport141></a>Detailed Report for Clock: ScatterTrig|INP[31]</a>
====================================



<a name=startingSlack142></a>Starting Points with Worst Slack</a>
********************************

                                    Starting                                                  Arrival           
Instance                            Reference               Type        Pin     Net           Time        Slack 
                                    Clock                                                                       
----------------------------------------------------------------------------------------------------------------
ps6.ireg.input_reg\[31\]\.C[31]     ScatterTrig|INP[31]     FD1S3DX     Q       Pout6[31]     1.193       -0.294
ps5.ireg.input_reg\[31\]\.C[31]     ScatterTrig|INP[31]     FD1S3DX     Q       Pout5[31]     1.193       -0.294
ps4.ireg.input_reg\[31\]\.C[31]     ScatterTrig|INP[31]     FD1S3DX     Q       Pout4[31]     1.193       -0.294
================================================================================================================


<a name=endingSlack143></a>Ending Points with Worst Slack</a>
******************************

                                          Starting                                                    Required           
Instance                                  Reference               Type        Pin     Net             Time         Slack 
                                          Clock                                                                          
-------------------------------------------------------------------------------------------------------------------------
ps6.iretrig.retrigger\[31\]\.retr[31]     ScatterTrig|INP[31]     FD1S3BX     D       Pout6_i[31]     1.581        -0.294
ps5.iretrig.retrigger\[31\]\.retr[31]     ScatterTrig|INP[31]     FD1S3BX     D       Pout5_i[31]     1.581        -0.294
ps4.iretrig.retrigger\[31\]\.retr[31]     ScatterTrig|INP[31]     FD1S3BX     D       Pout4_i[31]     1.581        -0.294
=========================================================================================================================



<a name=worstPaths144></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srr:srsfD:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srs:fp:603349:603991:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.666
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.581

    - Propagation time:                      1.875
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.294

    Number of logic level(s):                1
    Starting point:                          ps6.ireg.input_reg\[31\]\.C[31] / Q
    Ending point:                            ps6.iretrig.retrigger\[31\]\.retr[31] / D
    The start point is clocked by            ScatterTrig|INP[31] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[31] [rising] on pin CK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
ps6.ireg.input_reg\[31\]\.C[31]             FD1S3DX     Q        Out     1.193     1.193       -         
Pout6[31]                                   Net         -        -       -         -           4         
ps6.ireg.input_reg\[31\]\.C_RNII3TB[31]     INV         A        In      0.000     1.193       -         
ps6.ireg.input_reg\[31\]\.C_RNII3TB[31]     INV         Z        Out     0.682     1.875       -         
Pout6_i[31]                                 Net         -        -       -         -           8         
ps6.iretrig.retrigger\[31\]\.retr[31]       FD1S3BX     D        In      0.000     1.875       -         
=========================================================================================================


Path information for path number 2: 
      Requested Period:                      1.666
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.581

    - Propagation time:                      1.875
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.294

    Number of logic level(s):                1
    Starting point:                          ps5.ireg.input_reg\[31\]\.C[31] / Q
    Ending point:                            ps5.iretrig.retrigger\[31\]\.retr[31] / D
    The start point is clocked by            ScatterTrig|INP[31] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[31] [rising] on pin CK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
ps5.ireg.input_reg\[31\]\.C[31]             FD1S3DX     Q        Out     1.193     1.193       -         
Pout5[31]                                   Net         -        -       -         -           4         
ps5.ireg.input_reg\[31\]\.C_RNIHAG6[31]     INV         A        In      0.000     1.193       -         
ps5.ireg.input_reg\[31\]\.C_RNIHAG6[31]     INV         Z        Out     0.682     1.875       -         
Pout5_i[31]                                 Net         -        -       -         -           7         
ps5.iretrig.retrigger\[31\]\.retr[31]       FD1S3BX     D        In      0.000     1.875       -         
=========================================================================================================


Path information for path number 3: 
      Requested Period:                      1.666
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.581

    - Propagation time:                      1.875
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.294

    Number of logic level(s):                1
    Starting point:                          ps4.ireg.input_reg\[31\]\.C[31] / Q
    Ending point:                            ps4.iretrig.retrigger\[31\]\.retr[31] / D
    The start point is clocked by            ScatterTrig|INP[31] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[31] [rising] on pin CK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
ps4.ireg.input_reg\[31\]\.C[31]             FD1S3DX     Q        Out     1.193     1.193       -         
Pout4[31]                                   Net         -        -       -         -           4         
ps4.ireg.input_reg\[31\]\.C_RNIGH31[31]     INV         A        In      0.000     1.193       -         
ps4.ireg.input_reg\[31\]\.C_RNIGH31[31]     INV         Z        Out     0.682     1.875       -         
Pout4_i[31]                                 Net         -        -       -         -           6         
ps4.iretrig.retrigger\[31\]\.retr[31]       FD1S3BX     D        In      0.000     1.875       -         
=========================================================================================================




====================================
<a name=clockReport145></a>Detailed Report for Clock: ScatterTrig|INP[32]</a>
====================================



<a name=startingSlack146></a>Starting Points with Worst Slack</a>
********************************

                                    Starting                                                  Arrival           
Instance                            Reference               Type        Pin     Net           Time        Slack 
                                    Clock                                                                       
----------------------------------------------------------------------------------------------------------------
ps6.ireg.input_reg\[32\]\.C[32]     ScatterTrig|INP[32]     FD1S3DX     Q       Pout6[32]     1.145       -0.287
ps4.ireg.input_reg\[32\]\.C[32]     ScatterTrig|INP[32]     FD1S3DX     Q       Pout4[32]     1.145       -0.287
ps5.ireg.input_reg\[32\]\.C[32]     ScatterTrig|INP[32]     FD1S3DX     Q       Pout5[32]     1.069       -0.210
ps2.ireg.input_reg\[32\]\.C[32]     ScatterTrig|INP[32]     FD1S3DX     Q       Pout2[32]     1.069       -0.210
================================================================================================================


<a name=endingSlack147></a>Ending Points with Worst Slack</a>
******************************

                                          Starting                                                    Required           
Instance                                  Reference               Type        Pin     Net             Time         Slack 
                                          Clock                                                                          
-------------------------------------------------------------------------------------------------------------------------
ps6.iretrig.retrigger\[32\]\.retr[32]     ScatterTrig|INP[32]     FD1S3BX     D       Pout6_i[32]     1.540        -0.287
ps4.iretrig.retrigger\[32\]\.retr[32]     ScatterTrig|INP[32]     FD1S3BX     D       Pout4_i[32]     1.540        -0.287
ps5.iretrig.retrigger\[32\]\.retr[32]     ScatterTrig|INP[32]     FD1S3BX     D       Pout5_i[32]     1.540        -0.210
ps2.iretrig.retrigger\[32\]\.retr[32]     ScatterTrig|INP[32]     FD1S3BX     D       Pout2_i[32]     1.540        -0.210
=========================================================================================================================



<a name=worstPaths148></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srr:srsfD:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srs:fp:611476:612118:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.625
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.540

    - Propagation time:                      1.827
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.287

    Number of logic level(s):                1
    Starting point:                          ps6.ireg.input_reg\[32\]\.C[32] / Q
    Ending point:                            ps6.iretrig.retrigger\[32\]\.retr[32] / D
    The start point is clocked by            ScatterTrig|INP[32] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[32] [rising] on pin CK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
ps6.ireg.input_reg\[32\]\.C[32]             FD1S3DX     Q        Out     1.145     1.145       -         
Pout6[32]                                   Net         -        -       -         -           3         
ps6.ireg.input_reg\[32\]\.C_RNIKBIF[32]     INV         A        In      0.000     1.145       -         
ps6.ireg.input_reg\[32\]\.C_RNIKBIF[32]     INV         Z        Out     0.682     1.827       -         
Pout6_i[32]                                 Net         -        -       -         -           8         
ps6.iretrig.retrigger\[32\]\.retr[32]       FD1S3BX     D        In      0.000     1.827       -         
=========================================================================================================


Path information for path number 2: 
      Requested Period:                      1.625
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.540

    - Propagation time:                      1.827
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.287

    Number of logic level(s):                1
    Starting point:                          ps4.ireg.input_reg\[32\]\.C[32] / Q
    Ending point:                            ps4.iretrig.retrigger\[32\]\.retr[32] / D
    The start point is clocked by            ScatterTrig|INP[32] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[32] [rising] on pin CK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
ps4.ireg.input_reg\[32\]\.C[32]             FD1S3DX     Q        Out     1.145     1.145       -         
Pout4[32]                                   Net         -        -       -         -           3         
ps4.ireg.input_reg\[32\]\.C_RNIIPO4[32]     INV         A        In      0.000     1.145       -         
ps4.ireg.input_reg\[32\]\.C_RNIIPO4[32]     INV         Z        Out     0.682     1.827       -         
Pout4_i[32]                                 Net         -        -       -         -           6         
ps4.iretrig.retrigger\[32\]\.retr[32]       FD1S3BX     D        In      0.000     1.827       -         
=========================================================================================================


Path information for path number 3: 
      Requested Period:                      1.625
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.540

    - Propagation time:                      1.750
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.210

    Number of logic level(s):                1
    Starting point:                          ps5.ireg.input_reg\[32\]\.C[32] / Q
    Ending point:                            ps5.iretrig.retrigger\[32\]\.retr[32] / D
    The start point is clocked by            ScatterTrig|INP[32] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[32] [rising] on pin CK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
ps5.ireg.input_reg\[32\]\.C[32]             FD1S3DX     Q        Out     1.069     1.069       -         
Pout5[32]                                   Net         -        -       -         -           2         
ps5.ireg.input_reg\[32\]\.C_RNIJI5A[32]     INV         A        In      0.000     1.069       -         
ps5.ireg.input_reg\[32\]\.C_RNIJI5A[32]     INV         Z        Out     0.682     1.750       -         
Pout5_i[32]                                 Net         -        -       -         -           7         
ps5.iretrig.retrigger\[32\]\.retr[32]       FD1S3BX     D        In      0.000     1.750       -         
=========================================================================================================


Path information for path number 4: 
      Requested Period:                      1.625
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.540

    - Propagation time:                      1.750
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.210

    Number of logic level(s):                1
    Starting point:                          ps2.ireg.input_reg\[32\]\.C[32] / Q
    Ending point:                            ps2.iretrig.retrigger\[32\]\.retr[32] / D
    The start point is clocked by            ScatterTrig|INP[32] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[32] [rising] on pin CK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
ps2.ireg.input_reg\[32\]\.C[32]             FD1S3DX     Q        Out     1.069     1.069       -         
Pout2[32]                                   Net         -        -       -         -           2         
ps2.ireg.input_reg\[32\]\.C_RNIG7V9[32]     INV         A        In      0.000     1.069       -         
ps2.ireg.input_reg\[32\]\.C_RNIG7V9[32]     INV         Z        Out     0.682     1.750       -         
Pout2_i[32]                                 Net         -        -       -         -           4         
ps2.iretrig.retrigger\[32\]\.retr[32]       FD1S3BX     D        In      0.000     1.750       -         
=========================================================================================================




====================================
<a name=clockReport149></a>Detailed Report for Clock: ScatterTrig|INP[33]</a>
====================================



<a name=startingSlack150></a>Starting Points with Worst Slack</a>
********************************

                                         Starting                                                   Arrival           
Instance                                 Reference               Type        Pin     Net            Time        Slack 
                                         Clock                                                                        
----------------------------------------------------------------------------------------------------------------------
ps5.ireg.input_reg\[33\]\.C[33]          ScatterTrig|INP[33]     FD1S3DX     Q       Pout5[33]      1.145       -0.287
ps2.ireg.input_reg\[33\]\.C[33]          ScatterTrig|INP[33]     FD1S3DX     Q       Pout2[33]      1.069       -0.210
ps6.ireg.input_reg\[33\]\.C_fast[33]     ScatterTrig|INP[33]     FD1S3DX     Q       C_fast[33]     0.982       -0.124
ps4.ireg.input_reg\[33\]\.C_fast[33]     ScatterTrig|INP[33]     FD1S3DX     Q       C_fast[33]     0.982       -0.124
======================================================================================================================


<a name=endingSlack151></a>Ending Points with Worst Slack</a>
******************************

                                          Starting                                                     Required           
Instance                                  Reference               Type        Pin     Net              Time         Slack 
                                          Clock                                                                           
--------------------------------------------------------------------------------------------------------------------------
ps5.iretrig.retrigger\[33\]\.retr[33]     ScatterTrig|INP[33]     FD1S3BX     D       Pout5_i[33]      1.540        -0.287
ps2.iretrig.retrigger\[33\]\.retr[33]     ScatterTrig|INP[33]     FD1S3BX     D       Pout2_i[33]      1.540        -0.210
ps6.iretrig.retrigger\[33\]\.retr[33]     ScatterTrig|INP[33]     FD1S3BX     D       C_fast_i[33]     1.540        -0.124
ps4.iretrig.retrigger\[33\]\.retr[33]     ScatterTrig|INP[33]     FD1S3BX     D       C_fast_i[33]     1.540        -0.124
==========================================================================================================================



<a name=worstPaths152></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srr:srsfD:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srs:fp:621553:622195:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.625
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.540

    - Propagation time:                      1.827
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.287

    Number of logic level(s):                1
    Starting point:                          ps5.ireg.input_reg\[33\]\.C[33] / Q
    Ending point:                            ps5.iretrig.retrigger\[33\]\.retr[33] / D
    The start point is clocked by            ScatterTrig|INP[33] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[33] [rising] on pin CK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
ps5.ireg.input_reg\[33\]\.C[33]             FD1S3DX     Q        Out     1.145     1.145       -         
Pout5[33]                                   Net         -        -       -         -           3         
ps5.ireg.input_reg\[33\]\.C_RNILQQD[33]     INV         A        In      0.000     1.145       -         
ps5.ireg.input_reg\[33\]\.C_RNILQQD[33]     INV         Z        Out     0.682     1.827       -         
Pout5_i[33]                                 Net         -        -       -         -           7         
ps5.iretrig.retrigger\[33\]\.retr[33]       FD1S3BX     D        In      0.000     1.827       -         
=========================================================================================================


Path information for path number 2: 
      Requested Period:                      1.625
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.540

    - Propagation time:                      1.750
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.210

    Number of logic level(s):                1
    Starting point:                          ps2.ireg.input_reg\[33\]\.C[33] / Q
    Ending point:                            ps2.iretrig.retrigger\[33\]\.retr[33] / D
    The start point is clocked by            ScatterTrig|INP[33] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[33] [rising] on pin CK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
ps2.ireg.input_reg\[33\]\.C[33]             FD1S3DX     Q        Out     1.069     1.069       -         
Pout2[33]                                   Net         -        -       -         -           2         
ps2.ireg.input_reg\[33\]\.C_RNIIFKD[33]     INV         A        In      0.000     1.069       -         
ps2.ireg.input_reg\[33\]\.C_RNIIFKD[33]     INV         Z        Out     0.682     1.750       -         
Pout2_i[33]                                 Net         -        -       -         -           4         
ps2.iretrig.retrigger\[33\]\.retr[33]       FD1S3BX     D        In      0.000     1.750       -         
=========================================================================================================


Path information for path number 3: 
      Requested Period:                      1.625
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.540

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.123

    Number of logic level(s):                1
    Starting point:                          ps6.ireg.input_reg\[33\]\.C_fast[33] / Q
    Ending point:                            ps6.iretrig.retrigger\[33\]\.retr[33] / D
    The start point is clocked by            ScatterTrig|INP[33] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[33] [rising] on pin CK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                             Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
ps6.ireg.input_reg\[33\]\.C_fast[33]             FD1S3DX     Q        Out     0.982     0.982       -         
C_fast[33]                                       Net         -        -       -         -           1         
ps6.ireg.input_reg\[33\]\.C_fast_RNI3J35[33]     INV         A        In      0.000     0.982       -         
ps6.ireg.input_reg\[33\]\.C_fast_RNI3J35[33]     INV         Z        Out     0.682     1.664       -         
C_fast_i[33]                                     Net         -        -       -         -           8         
ps6.iretrig.retrigger\[33\]\.retr[33]            FD1S3BX     D        In      0.000     1.664       -         
==============================================================================================================


Path information for path number 4: 
      Requested Period:                      1.625
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.540

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.123

    Number of logic level(s):                1
    Starting point:                          ps4.ireg.input_reg\[33\]\.C_fast[33] / Q
    Ending point:                            ps4.iretrig.retrigger\[33\]\.retr[33] / D
    The start point is clocked by            ScatterTrig|INP[33] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[33] [rising] on pin CK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                             Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
ps4.ireg.input_reg\[33\]\.C_fast[33]             FD1S3DX     Q        Out     0.982     0.982       -         
C_fast[33]                                       Net         -        -       -         -           1         
ps4.ireg.input_reg\[33\]\.C_fast_RNI1NR1[33]     INV         A        In      0.000     0.982       -         
ps4.ireg.input_reg\[33\]\.C_fast_RNI1NR1[33]     INV         Z        Out     0.682     1.664       -         
C_fast_i[33]                                     Net         -        -       -         -           6         
ps4.iretrig.retrigger\[33\]\.retr[33]            FD1S3BX     D        In      0.000     1.664       -         
==============================================================================================================




====================================
<a name=clockReport153></a>Detailed Report for Clock: ScatterTrig|INP[34]</a>
====================================



<a name=startingSlack154></a>Starting Points with Worst Slack</a>
********************************

                                         Starting                                                   Arrival           
Instance                                 Reference               Type        Pin     Net            Time        Slack 
                                         Clock                                                                        
----------------------------------------------------------------------------------------------------------------------
ps5.ireg.input_reg\[34\]\.C[34]          ScatterTrig|INP[34]     FD1S3DX     Q       Pout5[34]      1.145       -0.287
ps2.ireg.input_reg\[34\]\.C[34]          ScatterTrig|INP[34]     FD1S3DX     Q       Pout2[34]      1.069       -0.210
ps6.ireg.input_reg\[34\]\.C_fast[34]     ScatterTrig|INP[34]     FD1S3DX     Q       C_fast[34]     0.982       -0.124
ps4.ireg.input_reg\[34\]\.C_fast[34]     ScatterTrig|INP[34]     FD1S3DX     Q       C_fast[34]     0.982       -0.124
======================================================================================================================


<a name=endingSlack155></a>Ending Points with Worst Slack</a>
******************************

                                          Starting                                                     Required           
Instance                                  Reference               Type        Pin     Net              Time         Slack 
                                          Clock                                                                           
--------------------------------------------------------------------------------------------------------------------------
ps5.iretrig.retrigger\[34\]\.retr[34]     ScatterTrig|INP[34]     FD1S3BX     D       Pout5_i[34]      1.540        -0.287
ps2.iretrig.retrigger\[34\]\.retr[34]     ScatterTrig|INP[34]     FD1S3BX     D       Pout2_i[34]      1.540        -0.210
ps6.iretrig.retrigger\[34\]\.retr[34]     ScatterTrig|INP[34]     FD1S3BX     D       C_fast_i[34]     1.540        -0.124
ps4.iretrig.retrigger\[34\]\.retr[34]     ScatterTrig|INP[34]     FD1S3BX     D       C_fast_i[34]     1.540        -0.124
==========================================================================================================================



<a name=worstPaths156></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srr:srsfD:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srs:fp:631740:632382:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.625
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.540

    - Propagation time:                      1.827
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.287

    Number of logic level(s):                1
    Starting point:                          ps5.ireg.input_reg\[34\]\.C[34] / Q
    Ending point:                            ps5.iretrig.retrigger\[34\]\.retr[34] / D
    The start point is clocked by            ScatterTrig|INP[34] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[34] [rising] on pin CK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
ps5.ireg.input_reg\[34\]\.C[34]             FD1S3DX     Q        Out     1.145     1.145       -         
Pout5[34]                                   Net         -        -       -         -           3         
ps5.ireg.input_reg\[34\]\.C_RNIN2G1[34]     INV         A        In      0.000     1.145       -         
ps5.ireg.input_reg\[34\]\.C_RNIN2G1[34]     INV         Z        Out     0.682     1.827       -         
Pout5_i[34]                                 Net         -        -       -         -           7         
ps5.iretrig.retrigger\[34\]\.retr[34]       FD1S3BX     D        In      0.000     1.827       -         
=========================================================================================================


Path information for path number 2: 
      Requested Period:                      1.625
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.540

    - Propagation time:                      1.750
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.210

    Number of logic level(s):                1
    Starting point:                          ps2.ireg.input_reg\[34\]\.C[34] / Q
    Ending point:                            ps2.iretrig.retrigger\[34\]\.retr[34] / D
    The start point is clocked by            ScatterTrig|INP[34] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[34] [rising] on pin CK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
ps2.ireg.input_reg\[34\]\.C[34]             FD1S3DX     Q        Out     1.069     1.069       -         
Pout2[34]                                   Net         -        -       -         -           2         
ps2.ireg.input_reg\[34\]\.C_RNIKN91[34]     INV         A        In      0.000     1.069       -         
ps2.ireg.input_reg\[34\]\.C_RNIKN91[34]     INV         Z        Out     0.682     1.750       -         
Pout2_i[34]                                 Net         -        -       -         -           4         
ps2.iretrig.retrigger\[34\]\.retr[34]       FD1S3BX     D        In      0.000     1.750       -         
=========================================================================================================


Path information for path number 3: 
      Requested Period:                      1.625
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.540

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.123

    Number of logic level(s):                1
    Starting point:                          ps6.ireg.input_reg\[34\]\.C_fast[34] / Q
    Ending point:                            ps6.iretrig.retrigger\[34\]\.retr[34] / D
    The start point is clocked by            ScatterTrig|INP[34] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[34] [rising] on pin CK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                             Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
ps6.ireg.input_reg\[34\]\.C_fast[34]             FD1S3DX     Q        Out     0.982     0.982       -         
C_fast[34]                                       Net         -        -       -         -           1         
ps6.ireg.input_reg\[34\]\.C_fast_RNI5063[34]     INV         A        In      0.000     0.982       -         
ps6.ireg.input_reg\[34\]\.C_fast_RNI5063[34]     INV         Z        Out     0.682     1.664       -         
C_fast_i[34]                                     Net         -        -       -         -           8         
ps6.iretrig.retrigger\[34\]\.retr[34]            FD1S3BX     D        In      0.000     1.664       -         
==============================================================================================================


Path information for path number 4: 
      Requested Period:                      1.625
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.540

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.123

    Number of logic level(s):                1
    Starting point:                          ps4.ireg.input_reg\[34\]\.C_fast[34] / Q
    Ending point:                            ps4.iretrig.retrigger\[34\]\.retr[34] / D
    The start point is clocked by            ScatterTrig|INP[34] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[34] [rising] on pin CK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                             Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
ps4.ireg.input_reg\[34\]\.C_fast[34]             FD1S3DX     Q        Out     0.982     0.982       -         
C_fast[34]                                       Net         -        -       -         -           1         
ps4.ireg.input_reg\[34\]\.C_fast_RNI34UF[34]     INV         A        In      0.000     0.982       -         
ps4.ireg.input_reg\[34\]\.C_fast_RNI34UF[34]     INV         Z        Out     0.682     1.664       -         
C_fast_i[34]                                     Net         -        -       -         -           6         
ps4.iretrig.retrigger\[34\]\.retr[34]            FD1S3BX     D        In      0.000     1.664       -         
==============================================================================================================




====================================
<a name=clockReport157></a>Detailed Report for Clock: ScatterTrig|INP[35]</a>
====================================



<a name=startingSlack158></a>Starting Points with Worst Slack</a>
********************************

                                         Starting                                                   Arrival           
Instance                                 Reference               Type        Pin     Net            Time        Slack 
                                         Clock                                                                        
----------------------------------------------------------------------------------------------------------------------
ps5.ireg.input_reg\[35\]\.C[35]          ScatterTrig|INP[35]     FD1S3DX     Q       Pout5[35]      1.145       -0.287
ps2.ireg.input_reg\[35\]\.C[35]          ScatterTrig|INP[35]     FD1S3DX     Q       Pout2[35]      1.069       -0.210
ps6.ireg.input_reg\[35\]\.C_fast[35]     ScatterTrig|INP[35]     FD1S3DX     Q       C_fast[35]     0.982       -0.124
ps4.ireg.input_reg\[35\]\.C_fast[35]     ScatterTrig|INP[35]     FD1S3DX     Q       C_fast[35]     0.982       -0.124
======================================================================================================================


<a name=endingSlack159></a>Ending Points with Worst Slack</a>
******************************

                                          Starting                                                     Required           
Instance                                  Reference               Type        Pin     Net              Time         Slack 
                                          Clock                                                                           
--------------------------------------------------------------------------------------------------------------------------
ps5.iretrig.retrigger\[35\]\.retr[35]     ScatterTrig|INP[35]     FD1S3BX     D       Pout5_i[35]      1.540        -0.287
ps2.iretrig.retrigger\[35\]\.retr[35]     ScatterTrig|INP[35]     FD1S3BX     D       Pout2_i[35]      1.540        -0.210
ps6.iretrig.retrigger\[35\]\.retr[35]     ScatterTrig|INP[35]     FD1S3BX     D       C_fast_i[35]     1.540        -0.124
ps4.iretrig.retrigger\[35\]\.retr[35]     ScatterTrig|INP[35]     FD1S3BX     D       C_fast_i[35]     1.540        -0.124
==========================================================================================================================



<a name=worstPaths160></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srr:srsfD:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srs:fp:641927:642569:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.625
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.540

    - Propagation time:                      1.827
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.287

    Number of logic level(s):                1
    Starting point:                          ps5.ireg.input_reg\[35\]\.C[35] / Q
    Ending point:                            ps5.iretrig.retrigger\[35\]\.retr[35] / D
    The start point is clocked by            ScatterTrig|INP[35] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[35] [rising] on pin CK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
ps5.ireg.input_reg\[35\]\.C[35]             FD1S3DX     Q        Out     1.145     1.145       -         
Pout5[35]                                   Net         -        -       -         -           3         
ps5.ireg.input_reg\[35\]\.C_RNIPA55[35]     INV         A        In      0.000     1.145       -         
ps5.ireg.input_reg\[35\]\.C_RNIPA55[35]     INV         Z        Out     0.682     1.827       -         
Pout5_i[35]                                 Net         -        -       -         -           7         
ps5.iretrig.retrigger\[35\]\.retr[35]       FD1S3BX     D        In      0.000     1.827       -         
=========================================================================================================


Path information for path number 2: 
      Requested Period:                      1.625
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.540

    - Propagation time:                      1.750
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.210

    Number of logic level(s):                1
    Starting point:                          ps2.ireg.input_reg\[35\]\.C[35] / Q
    Ending point:                            ps2.iretrig.retrigger\[35\]\.retr[35] / D
    The start point is clocked by            ScatterTrig|INP[35] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[35] [rising] on pin CK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
ps2.ireg.input_reg\[35\]\.C[35]             FD1S3DX     Q        Out     1.069     1.069       -         
Pout2[35]                                   Net         -        -       -         -           2         
ps2.ireg.input_reg\[35\]\.C_RNIMVU4[35]     INV         A        In      0.000     1.069       -         
ps2.ireg.input_reg\[35\]\.C_RNIMVU4[35]     INV         Z        Out     0.682     1.750       -         
Pout2_i[35]                                 Net         -        -       -         -           4         
ps2.iretrig.retrigger\[35\]\.retr[35]       FD1S3BX     D        In      0.000     1.750       -         
=========================================================================================================


Path information for path number 3: 
      Requested Period:                      1.625
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.540

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.123

    Number of logic level(s):                1
    Starting point:                          ps6.ireg.input_reg\[35\]\.C_fast[35] / Q
    Ending point:                            ps6.iretrig.retrigger\[35\]\.retr[35] / D
    The start point is clocked by            ScatterTrig|INP[35] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[35] [rising] on pin CK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                             Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
ps6.ireg.input_reg\[35\]\.C_fast[35]             FD1S3DX     Q        Out     0.982     0.982       -         
C_fast[35]                                       Net         -        -       -         -           1         
ps6.ireg.input_reg\[35\]\.C_fast_RNI7D81[35]     INV         A        In      0.000     0.982       -         
ps6.ireg.input_reg\[35\]\.C_fast_RNI7D81[35]     INV         Z        Out     0.682     1.664       -         
C_fast_i[35]                                     Net         -        -       -         -           8         
ps6.iretrig.retrigger\[35\]\.retr[35]            FD1S3BX     D        In      0.000     1.664       -         
==============================================================================================================


Path information for path number 4: 
      Requested Period:                      1.625
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.540

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.123

    Number of logic level(s):                1
    Starting point:                          ps4.ireg.input_reg\[35\]\.C_fast[35] / Q
    Ending point:                            ps4.iretrig.retrigger\[35\]\.retr[35] / D
    The start point is clocked by            ScatterTrig|INP[35] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[35] [rising] on pin CK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                             Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
ps4.ireg.input_reg\[35\]\.C_fast[35]             FD1S3DX     Q        Out     0.982     0.982       -         
C_fast[35]                                       Net         -        -       -         -           1         
ps4.ireg.input_reg\[35\]\.C_fast_RNI5H0E[35]     INV         A        In      0.000     0.982       -         
ps4.ireg.input_reg\[35\]\.C_fast_RNI5H0E[35]     INV         Z        Out     0.682     1.664       -         
C_fast_i[35]                                     Net         -        -       -         -           6         
ps4.iretrig.retrigger\[35\]\.retr[35]            FD1S3BX     D        In      0.000     1.664       -         
==============================================================================================================




====================================
<a name=clockReport161></a>Detailed Report for Clock: ScatterTrig|INP[36]</a>
====================================



<a name=startingSlack162></a>Starting Points with Worst Slack</a>
********************************

                                         Starting                                                   Arrival           
Instance                                 Reference               Type        Pin     Net            Time        Slack 
                                         Clock                                                                        
----------------------------------------------------------------------------------------------------------------------
ps5.ireg.input_reg\[36\]\.C[36]          ScatterTrig|INP[36]     FD1S3DX     Q       Pout5[36]      1.145       -0.287
ps2.ireg.input_reg\[36\]\.C[36]          ScatterTrig|INP[36]     FD1S3DX     Q       Pout2[36]      1.069       -0.210
ps6.ireg.input_reg\[36\]\.C_fast[36]     ScatterTrig|INP[36]     FD1S3DX     Q       C_fast[36]     0.982       -0.124
ps4.ireg.input_reg\[36\]\.C_fast[36]     ScatterTrig|INP[36]     FD1S3DX     Q       C_fast[36]     0.982       -0.124
======================================================================================================================


<a name=endingSlack163></a>Ending Points with Worst Slack</a>
******************************

                                          Starting                                                     Required           
Instance                                  Reference               Type        Pin     Net              Time         Slack 
                                          Clock                                                                           
--------------------------------------------------------------------------------------------------------------------------
ps5.iretrig.retrigger\[36\]\.retr[36]     ScatterTrig|INP[36]     FD1S3BX     D       Pout5_i[36]      1.540        -0.287
ps2.iretrig.retrigger\[36\]\.retr[36]     ScatterTrig|INP[36]     FD1S3BX     D       Pout2_i[36]      1.540        -0.210
ps6.iretrig.retrigger\[36\]\.retr[36]     ScatterTrig|INP[36]     FD1S3BX     D       C_fast_i[36]     1.540        -0.124
ps4.iretrig.retrigger\[36\]\.retr[36]     ScatterTrig|INP[36]     FD1S3BX     D       C_fast_i[36]     1.540        -0.124
==========================================================================================================================



<a name=worstPaths164></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srr:srsfD:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srs:fp:652114:652756:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.625
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.540

    - Propagation time:                      1.827
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.287

    Number of logic level(s):                1
    Starting point:                          ps5.ireg.input_reg\[36\]\.C[36] / Q
    Ending point:                            ps5.iretrig.retrigger\[36\]\.retr[36] / D
    The start point is clocked by            ScatterTrig|INP[36] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[36] [rising] on pin CK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
ps5.ireg.input_reg\[36\]\.C[36]             FD1S3DX     Q        Out     1.145     1.145       -         
Pout5[36]                                   Net         -        -       -         -           3         
ps5.ireg.input_reg\[36\]\.C_RNIRIQ8[36]     INV         A        In      0.000     1.145       -         
ps5.ireg.input_reg\[36\]\.C_RNIRIQ8[36]     INV         Z        Out     0.682     1.827       -         
Pout5_i[36]                                 Net         -        -       -         -           7         
ps5.iretrig.retrigger\[36\]\.retr[36]       FD1S3BX     D        In      0.000     1.827       -         
=========================================================================================================


Path information for path number 2: 
      Requested Period:                      1.625
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.540

    - Propagation time:                      1.750
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.210

    Number of logic level(s):                1
    Starting point:                          ps2.ireg.input_reg\[36\]\.C[36] / Q
    Ending point:                            ps2.iretrig.retrigger\[36\]\.retr[36] / D
    The start point is clocked by            ScatterTrig|INP[36] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[36] [rising] on pin CK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
ps2.ireg.input_reg\[36\]\.C[36]             FD1S3DX     Q        Out     1.069     1.069       -         
Pout2[36]                                   Net         -        -       -         -           2         
ps2.ireg.input_reg\[36\]\.C_RNIO7K8[36]     INV         A        In      0.000     1.069       -         
ps2.ireg.input_reg\[36\]\.C_RNIO7K8[36]     INV         Z        Out     0.682     1.750       -         
Pout2_i[36]                                 Net         -        -       -         -           4         
ps2.iretrig.retrigger\[36\]\.retr[36]       FD1S3BX     D        In      0.000     1.750       -         
=========================================================================================================


Path information for path number 3: 
      Requested Period:                      1.625
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.540

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.123

    Number of logic level(s):                1
    Starting point:                          ps6.ireg.input_reg\[36\]\.C_fast[36] / Q
    Ending point:                            ps6.iretrig.retrigger\[36\]\.retr[36] / D
    The start point is clocked by            ScatterTrig|INP[36] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[36] [rising] on pin CK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                             Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
ps6.ireg.input_reg\[36\]\.C_fast[36]             FD1S3DX     Q        Out     0.982     0.982       -         
C_fast[36]                                       Net         -        -       -         -           1         
ps6.ireg.input_reg\[36\]\.C_fast_RNI9QAF[36]     INV         A        In      0.000     0.982       -         
ps6.ireg.input_reg\[36\]\.C_fast_RNI9QAF[36]     INV         Z        Out     0.682     1.664       -         
C_fast_i[36]                                     Net         -        -       -         -           8         
ps6.iretrig.retrigger\[36\]\.retr[36]            FD1S3BX     D        In      0.000     1.664       -         
==============================================================================================================


Path information for path number 4: 
      Requested Period:                      1.625
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.540

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.123

    Number of logic level(s):                1
    Starting point:                          ps4.ireg.input_reg\[36\]\.C_fast[36] / Q
    Ending point:                            ps4.iretrig.retrigger\[36\]\.retr[36] / D
    The start point is clocked by            ScatterTrig|INP[36] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[36] [rising] on pin CK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                             Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
ps4.ireg.input_reg\[36\]\.C_fast[36]             FD1S3DX     Q        Out     0.982     0.982       -         
C_fast[36]                                       Net         -        -       -         -           1         
ps4.ireg.input_reg\[36\]\.C_fast_RNI7U2C[36]     INV         A        In      0.000     0.982       -         
ps4.ireg.input_reg\[36\]\.C_fast_RNI7U2C[36]     INV         Z        Out     0.682     1.664       -         
C_fast_i[36]                                     Net         -        -       -         -           6         
ps4.iretrig.retrigger\[36\]\.retr[36]            FD1S3BX     D        In      0.000     1.664       -         
==============================================================================================================




====================================
<a name=clockReport165></a>Detailed Report for Clock: ScatterTrig|INP[37]</a>
====================================



<a name=startingSlack166></a>Starting Points with Worst Slack</a>
********************************

                                         Starting                                                   Arrival           
Instance                                 Reference               Type        Pin     Net            Time        Slack 
                                         Clock                                                                        
----------------------------------------------------------------------------------------------------------------------
ps5.ireg.input_reg\[37\]\.C[37]          ScatterTrig|INP[37]     FD1S3DX     Q       Pout5[37]      1.145       -0.287
ps2.ireg.input_reg\[37\]\.C[37]          ScatterTrig|INP[37]     FD1S3DX     Q       Pout2[37]      1.069       -0.210
ps6.ireg.input_reg\[37\]\.C_fast[37]     ScatterTrig|INP[37]     FD1S3DX     Q       C_fast[37]     0.982       -0.124
ps4.ireg.input_reg\[37\]\.C_fast[37]     ScatterTrig|INP[37]     FD1S3DX     Q       C_fast[37]     0.982       -0.124
======================================================================================================================


<a name=endingSlack167></a>Ending Points with Worst Slack</a>
******************************

                                          Starting                                                     Required           
Instance                                  Reference               Type        Pin     Net              Time         Slack 
                                          Clock                                                                           
--------------------------------------------------------------------------------------------------------------------------
ps5.iretrig.retrigger\[37\]\.retr[37]     ScatterTrig|INP[37]     FD1S3BX     D       Pout5_i[37]      1.540        -0.287
ps2.iretrig.retrigger\[37\]\.retr[37]     ScatterTrig|INP[37]     FD1S3BX     D       Pout2_i[37]      1.540        -0.210
ps6.iretrig.retrigger\[37\]\.retr[37]     ScatterTrig|INP[37]     FD1S3BX     D       C_fast_i[37]     1.540        -0.124
ps4.iretrig.retrigger\[37\]\.retr[37]     ScatterTrig|INP[37]     FD1S3BX     D       C_fast_i[37]     1.540        -0.124
==========================================================================================================================



<a name=worstPaths168></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srr:srsfD:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srs:fp:662301:662943:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.625
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.540

    - Propagation time:                      1.827
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.287

    Number of logic level(s):                1
    Starting point:                          ps5.ireg.input_reg\[37\]\.C[37] / Q
    Ending point:                            ps5.iretrig.retrigger\[37\]\.retr[37] / D
    The start point is clocked by            ScatterTrig|INP[37] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[37] [rising] on pin CK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
ps5.ireg.input_reg\[37\]\.C[37]             FD1S3DX     Q        Out     1.145     1.145       -         
Pout5[37]                                   Net         -        -       -         -           3         
ps5.ireg.input_reg\[37\]\.C_RNITQFC[37]     INV         A        In      0.000     1.145       -         
ps5.ireg.input_reg\[37\]\.C_RNITQFC[37]     INV         Z        Out     0.682     1.827       -         
Pout5_i[37]                                 Net         -        -       -         -           7         
ps5.iretrig.retrigger\[37\]\.retr[37]       FD1S3BX     D        In      0.000     1.827       -         
=========================================================================================================


Path information for path number 2: 
      Requested Period:                      1.625
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.540

    - Propagation time:                      1.750
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.210

    Number of logic level(s):                1
    Starting point:                          ps2.ireg.input_reg\[37\]\.C[37] / Q
    Ending point:                            ps2.iretrig.retrigger\[37\]\.retr[37] / D
    The start point is clocked by            ScatterTrig|INP[37] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[37] [rising] on pin CK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
ps2.ireg.input_reg\[37\]\.C[37]             FD1S3DX     Q        Out     1.069     1.069       -         
Pout2[37]                                   Net         -        -       -         -           2         
ps2.ireg.input_reg\[37\]\.C_RNIQF9C[37]     INV         A        In      0.000     1.069       -         
ps2.ireg.input_reg\[37\]\.C_RNIQF9C[37]     INV         Z        Out     0.682     1.750       -         
Pout2_i[37]                                 Net         -        -       -         -           4         
ps2.iretrig.retrigger\[37\]\.retr[37]       FD1S3BX     D        In      0.000     1.750       -         
=========================================================================================================


Path information for path number 3: 
      Requested Period:                      1.625
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.540

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.123

    Number of logic level(s):                1
    Starting point:                          ps6.ireg.input_reg\[37\]\.C_fast[37] / Q
    Ending point:                            ps6.iretrig.retrigger\[37\]\.retr[37] / D
    The start point is clocked by            ScatterTrig|INP[37] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[37] [rising] on pin CK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                             Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
ps6.ireg.input_reg\[37\]\.C_fast[37]             FD1S3DX     Q        Out     0.982     0.982       -         
C_fast[37]                                       Net         -        -       -         -           1         
ps6.ireg.input_reg\[37\]\.C_fast_RNIB7DD[37]     INV         A        In      0.000     0.982       -         
ps6.ireg.input_reg\[37\]\.C_fast_RNIB7DD[37]     INV         Z        Out     0.682     1.664       -         
C_fast_i[37]                                     Net         -        -       -         -           8         
ps6.iretrig.retrigger\[37\]\.retr[37]            FD1S3BX     D        In      0.000     1.664       -         
==============================================================================================================


Path information for path number 4: 
      Requested Period:                      1.625
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.540

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.123

    Number of logic level(s):                1
    Starting point:                          ps4.ireg.input_reg\[37\]\.C_fast[37] / Q
    Ending point:                            ps4.iretrig.retrigger\[37\]\.retr[37] / D
    The start point is clocked by            ScatterTrig|INP[37] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[37] [rising] on pin CK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                             Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
ps4.ireg.input_reg\[37\]\.C_fast[37]             FD1S3DX     Q        Out     0.982     0.982       -         
C_fast[37]                                       Net         -        -       -         -           1         
ps4.ireg.input_reg\[37\]\.C_fast_RNI9B5A[37]     INV         A        In      0.000     0.982       -         
ps4.ireg.input_reg\[37\]\.C_fast_RNI9B5A[37]     INV         Z        Out     0.682     1.664       -         
C_fast_i[37]                                     Net         -        -       -         -           6         
ps4.iretrig.retrigger\[37\]\.retr[37]            FD1S3BX     D        In      0.000     1.664       -         
==============================================================================================================




====================================
<a name=clockReport169></a>Detailed Report for Clock: ScatterTrig|INP[38]</a>
====================================



<a name=startingSlack170></a>Starting Points with Worst Slack</a>
********************************

                                         Starting                                                   Arrival           
Instance                                 Reference               Type        Pin     Net            Time        Slack 
                                         Clock                                                                        
----------------------------------------------------------------------------------------------------------------------
ps5.ireg.input_reg\[38\]\.C[38]          ScatterTrig|INP[38]     FD1S3DX     Q       Pout5[38]      1.145       -0.287
ps2.ireg.input_reg\[38\]\.C[38]          ScatterTrig|INP[38]     FD1S3DX     Q       Pout2[38]      1.069       -0.210
ps6.ireg.input_reg\[38\]\.C_fast[38]     ScatterTrig|INP[38]     FD1S3DX     Q       C_fast[38]     0.982       -0.124
ps4.ireg.input_reg\[38\]\.C_fast[38]     ScatterTrig|INP[38]     FD1S3DX     Q       C_fast[38]     0.982       -0.124
======================================================================================================================


<a name=endingSlack171></a>Ending Points with Worst Slack</a>
******************************

                                          Starting                                                     Required           
Instance                                  Reference               Type        Pin     Net              Time         Slack 
                                          Clock                                                                           
--------------------------------------------------------------------------------------------------------------------------
ps5.iretrig.retrigger\[38\]\.retr[38]     ScatterTrig|INP[38]     FD1S3BX     D       Pout5_i[38]      1.540        -0.287
ps2.iretrig.retrigger\[38\]\.retr[38]     ScatterTrig|INP[38]     FD1S3BX     D       Pout2_i[38]      1.540        -0.210
ps6.iretrig.retrigger\[38\]\.retr[38]     ScatterTrig|INP[38]     FD1S3BX     D       C_fast_i[38]     1.540        -0.124
ps4.iretrig.retrigger\[38\]\.retr[38]     ScatterTrig|INP[38]     FD1S3BX     D       C_fast_i[38]     1.540        -0.124
==========================================================================================================================



<a name=worstPaths172></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srr:srsfD:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srs:fp:672485:673121:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.625
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.540

    - Propagation time:                      1.827
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.287

    Number of logic level(s):                1
    Starting point:                          ps5.ireg.input_reg\[38\]\.C[38] / Q
    Ending point:                            ps5.iretrig.retrigger\[38\]\.retr[38] / D
    The start point is clocked by            ScatterTrig|INP[38] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[38] [rising] on pin CK

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                       Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
ps5.ireg.input_reg\[38\]\.C[38]            FD1S3DX     Q        Out     1.145     1.145       -         
Pout5[38]                                  Net         -        -       -         -           3         
ps5.ireg.input_reg\[38\]\.C_RNIV25[38]     INV         A        In      0.000     1.145       -         
ps5.ireg.input_reg\[38\]\.C_RNIV25[38]     INV         Z        Out     0.682     1.827       -         
Pout5_i[38]                                Net         -        -       -         -           7         
ps5.iretrig.retrigger\[38\]\.retr[38]      FD1S3BX     D        In      0.000     1.827       -         
========================================================================================================


Path information for path number 2: 
      Requested Period:                      1.625
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.540

    - Propagation time:                      1.750
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.210

    Number of logic level(s):                1
    Starting point:                          ps2.ireg.input_reg\[38\]\.C[38] / Q
    Ending point:                            ps2.iretrig.retrigger\[38\]\.retr[38] / D
    The start point is clocked by            ScatterTrig|INP[38] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[38] [rising] on pin CK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
ps2.ireg.input_reg\[38\]\.C[38]             FD1S3DX     Q        Out     1.069     1.069       -         
Pout2[38]                                   Net         -        -       -         -           2         
ps2.ireg.input_reg\[38\]\.C_RNISNUF[38]     INV         A        In      0.000     1.069       -         
ps2.ireg.input_reg\[38\]\.C_RNISNUF[38]     INV         Z        Out     0.682     1.750       -         
Pout2_i[38]                                 Net         -        -       -         -           4         
ps2.iretrig.retrigger\[38\]\.retr[38]       FD1S3BX     D        In      0.000     1.750       -         
=========================================================================================================


Path information for path number 3: 
      Requested Period:                      1.625
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.540

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.123

    Number of logic level(s):                1
    Starting point:                          ps6.ireg.input_reg\[38\]\.C_fast[38] / Q
    Ending point:                            ps6.iretrig.retrigger\[38\]\.retr[38] / D
    The start point is clocked by            ScatterTrig|INP[38] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[38] [rising] on pin CK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                             Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
ps6.ireg.input_reg\[38\]\.C_fast[38]             FD1S3DX     Q        Out     0.982     0.982       -         
C_fast[38]                                       Net         -        -       -         -           1         
ps6.ireg.input_reg\[38\]\.C_fast_RNIDKFB[38]     INV         A        In      0.000     0.982       -         
ps6.ireg.input_reg\[38\]\.C_fast_RNIDKFB[38]     INV         Z        Out     0.682     1.664       -         
C_fast_i[38]                                     Net         -        -       -         -           8         
ps6.iretrig.retrigger\[38\]\.retr[38]            FD1S3BX     D        In      0.000     1.664       -         
==============================================================================================================


Path information for path number 4: 
      Requested Period:                      1.625
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.540

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.123

    Number of logic level(s):                1
    Starting point:                          ps4.ireg.input_reg\[38\]\.C_fast[38] / Q
    Ending point:                            ps4.iretrig.retrigger\[38\]\.retr[38] / D
    The start point is clocked by            ScatterTrig|INP[38] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[38] [rising] on pin CK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                             Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
ps4.ireg.input_reg\[38\]\.C_fast[38]             FD1S3DX     Q        Out     0.982     0.982       -         
C_fast[38]                                       Net         -        -       -         -           1         
ps4.ireg.input_reg\[38\]\.C_fast_RNIBO78[38]     INV         A        In      0.000     0.982       -         
ps4.ireg.input_reg\[38\]\.C_fast_RNIBO78[38]     INV         Z        Out     0.682     1.664       -         
C_fast_i[38]                                     Net         -        -       -         -           6         
ps4.iretrig.retrigger\[38\]\.retr[38]            FD1S3BX     D        In      0.000     1.664       -         
==============================================================================================================




====================================
<a name=clockReport173></a>Detailed Report for Clock: ScatterTrig|INP[39]</a>
====================================



<a name=startingSlack174></a>Starting Points with Worst Slack</a>
********************************

                                         Starting                                                   Arrival           
Instance                                 Reference               Type        Pin     Net            Time        Slack 
                                         Clock                                                                        
----------------------------------------------------------------------------------------------------------------------
ps5.ireg.input_reg\[39\]\.C[39]          ScatterTrig|INP[39]     FD1S3DX     Q       Pout5[39]      1.145       -0.287
ps2.ireg.input_reg\[39\]\.C[39]          ScatterTrig|INP[39]     FD1S3DX     Q       Pout2[39]      1.069       -0.210
ps6.ireg.input_reg\[39\]\.C_fast[39]     ScatterTrig|INP[39]     FD1S3DX     Q       C_fast[39]     0.982       -0.124
ps4.ireg.input_reg\[39\]\.C_fast[39]     ScatterTrig|INP[39]     FD1S3DX     Q       C_fast[39]     0.982       -0.124
======================================================================================================================


<a name=endingSlack175></a>Ending Points with Worst Slack</a>
******************************

                                          Starting                                                     Required           
Instance                                  Reference               Type        Pin     Net              Time         Slack 
                                          Clock                                                                           
--------------------------------------------------------------------------------------------------------------------------
ps5.iretrig.retrigger\[39\]\.retr[39]     ScatterTrig|INP[39]     FD1S3BX     D       Pout5_i[39]      1.540        -0.287
ps2.iretrig.retrigger\[39\]\.retr[39]     ScatterTrig|INP[39]     FD1S3BX     D       Pout2_i[39]      1.540        -0.210
ps6.iretrig.retrigger\[39\]\.retr[39]     ScatterTrig|INP[39]     FD1S3BX     D       C_fast_i[39]     1.540        -0.124
ps4.iretrig.retrigger\[39\]\.retr[39]     ScatterTrig|INP[39]     FD1S3BX     D       C_fast_i[39]     1.540        -0.124
==========================================================================================================================



<a name=worstPaths176></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srr:srsfD:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srs:fp:682665:683307:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.625
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.540

    - Propagation time:                      1.827
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.287

    Number of logic level(s):                1
    Starting point:                          ps5.ireg.input_reg\[39\]\.C[39] / Q
    Ending point:                            ps5.iretrig.retrigger\[39\]\.retr[39] / D
    The start point is clocked by            ScatterTrig|INP[39] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[39] [rising] on pin CK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
ps5.ireg.input_reg\[39\]\.C[39]             FD1S3DX     Q        Out     1.145     1.145       -         
Pout5[39]                                   Net         -        -       -         -           3         
ps5.ireg.input_reg\[39\]\.C_RNI1BQ3[39]     INV         A        In      0.000     1.145       -         
ps5.ireg.input_reg\[39\]\.C_RNI1BQ3[39]     INV         Z        Out     0.682     1.827       -         
Pout5_i[39]                                 Net         -        -       -         -           7         
ps5.iretrig.retrigger\[39\]\.retr[39]       FD1S3BX     D        In      0.000     1.827       -         
=========================================================================================================


Path information for path number 2: 
      Requested Period:                      1.625
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.540

    - Propagation time:                      1.750
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.210

    Number of logic level(s):                1
    Starting point:                          ps2.ireg.input_reg\[39\]\.C[39] / Q
    Ending point:                            ps2.iretrig.retrigger\[39\]\.retr[39] / D
    The start point is clocked by            ScatterTrig|INP[39] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[39] [rising] on pin CK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
ps2.ireg.input_reg\[39\]\.C[39]             FD1S3DX     Q        Out     1.069     1.069       -         
Pout2[39]                                   Net         -        -       -         -           2         
ps2.ireg.input_reg\[39\]\.C_RNIUVJ3[39]     INV         A        In      0.000     1.069       -         
ps2.ireg.input_reg\[39\]\.C_RNIUVJ3[39]     INV         Z        Out     0.682     1.750       -         
Pout2_i[39]                                 Net         -        -       -         -           4         
ps2.iretrig.retrigger\[39\]\.retr[39]       FD1S3BX     D        In      0.000     1.750       -         
=========================================================================================================


Path information for path number 3: 
      Requested Period:                      1.625
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.540

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.123

    Number of logic level(s):                1
    Starting point:                          ps6.ireg.input_reg\[39\]\.C_fast[39] / Q
    Ending point:                            ps6.iretrig.retrigger\[39\]\.retr[39] / D
    The start point is clocked by            ScatterTrig|INP[39] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[39] [rising] on pin CK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                             Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
ps6.ireg.input_reg\[39\]\.C_fast[39]             FD1S3DX     Q        Out     0.982     0.982       -         
C_fast[39]                                       Net         -        -       -         -           1         
ps6.ireg.input_reg\[39\]\.C_fast_RNIF1I9[39]     INV         A        In      0.000     0.982       -         
ps6.ireg.input_reg\[39\]\.C_fast_RNIF1I9[39]     INV         Z        Out     0.682     1.664       -         
C_fast_i[39]                                     Net         -        -       -         -           8         
ps6.iretrig.retrigger\[39\]\.retr[39]            FD1S3BX     D        In      0.000     1.664       -         
==============================================================================================================


Path information for path number 4: 
      Requested Period:                      1.625
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.540

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.123

    Number of logic level(s):                1
    Starting point:                          ps4.ireg.input_reg\[39\]\.C_fast[39] / Q
    Ending point:                            ps4.iretrig.retrigger\[39\]\.retr[39] / D
    The start point is clocked by            ScatterTrig|INP[39] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[39] [rising] on pin CK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                             Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
ps4.ireg.input_reg\[39\]\.C_fast[39]             FD1S3DX     Q        Out     0.982     0.982       -         
C_fast[39]                                       Net         -        -       -         -           1         
ps4.ireg.input_reg\[39\]\.C_fast_RNID5A6[39]     INV         A        In      0.000     0.982       -         
ps4.ireg.input_reg\[39\]\.C_fast_RNID5A6[39]     INV         Z        Out     0.682     1.664       -         
C_fast_i[39]                                     Net         -        -       -         -           6         
ps4.iretrig.retrigger\[39\]\.retr[39]            FD1S3BX     D        In      0.000     1.664       -         
==============================================================================================================




====================================
<a name=clockReport177></a>Detailed Report for Clock: ScatterTrig|INP[40]</a>
====================================



<a name=startingSlack178></a>Starting Points with Worst Slack</a>
********************************

                                    Starting                                                  Arrival           
Instance                            Reference               Type        Pin     Net           Time        Slack 
                                    Clock                                                                       
----------------------------------------------------------------------------------------------------------------
ps6.ireg.input_reg\[40\]\.C[40]     ScatterTrig|INP[40]     FD1S3DX     Q       Pout6[40]     1.145       -0.287
ps5.ireg.input_reg\[40\]\.C[40]     ScatterTrig|INP[40]     FD1S3DX     Q       Pout5[40]     1.145       -0.287
ps4.ireg.input_reg\[40\]\.C[40]     ScatterTrig|INP[40]     FD1S3DX     Q       Pout4[40]     1.145       -0.287
================================================================================================================


<a name=endingSlack179></a>Ending Points with Worst Slack</a>
******************************

                                          Starting                                                    Required           
Instance                                  Reference               Type        Pin     Net             Time         Slack 
                                          Clock                                                                          
-------------------------------------------------------------------------------------------------------------------------
ps6.iretrig.retrigger\[40\]\.retr[40]     ScatterTrig|INP[40]     FD1S3BX     D       Pout6_i[40]     1.540        -0.287
ps5.iretrig.retrigger\[40\]\.retr[40]     ScatterTrig|INP[40]     FD1S3BX     D       Pout5_i[40]     1.540        -0.287
ps4.iretrig.retrigger\[40\]\.retr[40]     ScatterTrig|INP[40]     FD1S3BX     D       Pout4_i[40]     1.540        -0.287
=========================================================================================================================



<a name=worstPaths180></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srr:srsfD:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srs:fp:692552:693194:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.625
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.540

    - Propagation time:                      1.827
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.287

    Number of logic level(s):                1
    Starting point:                          ps6.ireg.input_reg\[40\]\.C[40] / Q
    Ending point:                            ps6.iretrig.retrigger\[40\]\.retr[40] / D
    The start point is clocked by            ScatterTrig|INP[40] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[40] [rising] on pin CK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
ps6.ireg.input_reg\[40\]\.C[40]             FD1S3DX     Q        Out     1.145     1.145       -         
Pout6[40]                                   Net         -        -       -         -           3         
ps6.ireg.input_reg\[40\]\.C_RNII551[40]     INV         A        In      0.000     1.145       -         
ps6.ireg.input_reg\[40\]\.C_RNII551[40]     INV         Z        Out     0.682     1.827       -         
Pout6_i[40]                                 Net         -        -       -         -           8         
ps6.iretrig.retrigger\[40\]\.retr[40]       FD1S3BX     D        In      0.000     1.827       -         
=========================================================================================================


Path information for path number 2: 
      Requested Period:                      1.625
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.540

    - Propagation time:                      1.827
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.287

    Number of logic level(s):                1
    Starting point:                          ps5.ireg.input_reg\[40\]\.C[40] / Q
    Ending point:                            ps5.iretrig.retrigger\[40\]\.retr[40] / D
    The start point is clocked by            ScatterTrig|INP[40] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[40] [rising] on pin CK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
ps5.ireg.input_reg\[40\]\.C[40]             FD1S3DX     Q        Out     1.145     1.145       -         
Pout5[40]                                   Net         -        -       -         -           3         
ps5.ireg.input_reg\[40\]\.C_RNIHCOB[40]     INV         A        In      0.000     1.145       -         
ps5.ireg.input_reg\[40\]\.C_RNIHCOB[40]     INV         Z        Out     0.682     1.827       -         
Pout5_i[40]                                 Net         -        -       -         -           7         
ps5.iretrig.retrigger\[40\]\.retr[40]       FD1S3BX     D        In      0.000     1.827       -         
=========================================================================================================


Path information for path number 3: 
      Requested Period:                      1.625
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.540

    - Propagation time:                      1.827
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.287

    Number of logic level(s):                1
    Starting point:                          ps4.ireg.input_reg\[40\]\.C[40] / Q
    Ending point:                            ps4.iretrig.retrigger\[40\]\.retr[40] / D
    The start point is clocked by            ScatterTrig|INP[40] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[40] [rising] on pin CK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
ps4.ireg.input_reg\[40\]\.C[40]             FD1S3DX     Q        Out     1.145     1.145       -         
Pout4[40]                                   Net         -        -       -         -           3         
ps4.ireg.input_reg\[40\]\.C_RNIGJB6[40]     INV         A        In      0.000     1.145       -         
ps4.ireg.input_reg\[40\]\.C_RNIGJB6[40]     INV         Z        Out     0.682     1.827       -         
Pout4_i[40]                                 Net         -        -       -         -           6         
ps4.iretrig.retrigger\[40\]\.retr[40]       FD1S3BX     D        In      0.000     1.827       -         
=========================================================================================================




====================================
<a name=clockReport181></a>Detailed Report for Clock: ScatterTrig|INP[41]</a>
====================================



<a name=startingSlack182></a>Starting Points with Worst Slack</a>
********************************

                                    Starting                                                  Arrival           
Instance                            Reference               Type        Pin     Net           Time        Slack 
                                    Clock                                                                       
----------------------------------------------------------------------------------------------------------------
ps6.ireg.input_reg\[41\]\.C[41]     ScatterTrig|INP[41]     FD1S3DX     Q       Pout6[41]     1.145       -0.287
ps5.ireg.input_reg\[41\]\.C[41]     ScatterTrig|INP[41]     FD1S3DX     Q       Pout5[41]     1.145       -0.287
ps4.ireg.input_reg\[41\]\.C[41]     ScatterTrig|INP[41]     FD1S3DX     Q       Pout4[41]     1.145       -0.287
================================================================================================================


<a name=endingSlack183></a>Ending Points with Worst Slack</a>
******************************

                                          Starting                                                    Required           
Instance                                  Reference               Type        Pin     Net             Time         Slack 
                                          Clock                                                                          
-------------------------------------------------------------------------------------------------------------------------
ps6.iretrig.retrigger\[41\]\.retr[41]     ScatterTrig|INP[41]     FD1S3BX     D       Pout6_i[41]     1.540        -0.287
ps5.iretrig.retrigger\[41\]\.retr[41]     ScatterTrig|INP[41]     FD1S3BX     D       Pout5_i[41]     1.540        -0.287
ps4.iretrig.retrigger\[41\]\.retr[41]     ScatterTrig|INP[41]     FD1S3BX     D       Pout4_i[41]     1.540        -0.287
=========================================================================================================================



<a name=worstPaths184></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srr:srsfD:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srs:fp:700442:701084:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.625
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.540

    - Propagation time:                      1.827
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.287

    Number of logic level(s):                1
    Starting point:                          ps6.ireg.input_reg\[41\]\.C[41] / Q
    Ending point:                            ps6.iretrig.retrigger\[41\]\.retr[41] / D
    The start point is clocked by            ScatterTrig|INP[41] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[41] [rising] on pin CK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
ps6.ireg.input_reg\[41\]\.C[41]             FD1S3DX     Q        Out     1.145     1.145       -         
Pout6[41]                                   Net         -        -       -         -           3         
ps6.ireg.input_reg\[41\]\.C_RNIKDQ4[41]     INV         A        In      0.000     1.145       -         
ps6.ireg.input_reg\[41\]\.C_RNIKDQ4[41]     INV         Z        Out     0.682     1.827       -         
Pout6_i[41]                                 Net         -        -       -         -           8         
ps6.iretrig.retrigger\[41\]\.retr[41]       FD1S3BX     D        In      0.000     1.827       -         
=========================================================================================================


Path information for path number 2: 
      Requested Period:                      1.625
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.540

    - Propagation time:                      1.827
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.287

    Number of logic level(s):                1
    Starting point:                          ps5.ireg.input_reg\[41\]\.C[41] / Q
    Ending point:                            ps5.iretrig.retrigger\[41\]\.retr[41] / D
    The start point is clocked by            ScatterTrig|INP[41] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[41] [rising] on pin CK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
ps5.ireg.input_reg\[41\]\.C[41]             FD1S3DX     Q        Out     1.145     1.145       -         
Pout5[41]                                   Net         -        -       -         -           3         
ps5.ireg.input_reg\[41\]\.C_RNIJKDF[41]     INV         A        In      0.000     1.145       -         
ps5.ireg.input_reg\[41\]\.C_RNIJKDF[41]     INV         Z        Out     0.682     1.827       -         
Pout5_i[41]                                 Net         -        -       -         -           7         
ps5.iretrig.retrigger\[41\]\.retr[41]       FD1S3BX     D        In      0.000     1.827       -         
=========================================================================================================


Path information for path number 3: 
      Requested Period:                      1.625
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.540

    - Propagation time:                      1.827
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.287

    Number of logic level(s):                1
    Starting point:                          ps4.ireg.input_reg\[41\]\.C[41] / Q
    Ending point:                            ps4.iretrig.retrigger\[41\]\.retr[41] / D
    The start point is clocked by            ScatterTrig|INP[41] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[41] [rising] on pin CK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
ps4.ireg.input_reg\[41\]\.C[41]             FD1S3DX     Q        Out     1.145     1.145       -         
Pout4[41]                                   Net         -        -       -         -           3         
ps4.ireg.input_reg\[41\]\.C_RNIIR0A[41]     INV         A        In      0.000     1.145       -         
ps4.ireg.input_reg\[41\]\.C_RNIIR0A[41]     INV         Z        Out     0.682     1.827       -         
Pout4_i[41]                                 Net         -        -       -         -           6         
ps4.iretrig.retrigger\[41\]\.retr[41]       FD1S3BX     D        In      0.000     1.827       -         
=========================================================================================================




====================================
<a name=clockReport185></a>Detailed Report for Clock: ScatterTrig|INP[42]</a>
====================================



<a name=startingSlack186></a>Starting Points with Worst Slack</a>
********************************

                                    Starting                                                  Arrival           
Instance                            Reference               Type        Pin     Net           Time        Slack 
                                    Clock                                                                       
----------------------------------------------------------------------------------------------------------------
ps6.ireg.input_reg\[42\]\.C[42]     ScatterTrig|INP[42]     FD1S3DX     Q       Pout6[42]     1.145       -0.287
ps5.ireg.input_reg\[42\]\.C[42]     ScatterTrig|INP[42]     FD1S3DX     Q       Pout5[42]     1.145       -0.287
ps4.ireg.input_reg\[42\]\.C[42]     ScatterTrig|INP[42]     FD1S3DX     Q       Pout4[42]     1.145       -0.287
================================================================================================================


<a name=endingSlack187></a>Ending Points with Worst Slack</a>
******************************

                                          Starting                                                    Required           
Instance                                  Reference               Type        Pin     Net             Time         Slack 
                                          Clock                                                                          
-------------------------------------------------------------------------------------------------------------------------
ps6.iretrig.retrigger\[42\]\.retr[42]     ScatterTrig|INP[42]     FD1S3BX     D       Pout6_i[42]     1.540        -0.287
ps5.iretrig.retrigger\[42\]\.retr[42]     ScatterTrig|INP[42]     FD1S3BX     D       Pout5_i[42]     1.540        -0.287
ps4.iretrig.retrigger\[42\]\.retr[42]     ScatterTrig|INP[42]     FD1S3BX     D       Pout4_i[42]     1.540        -0.287
=========================================================================================================================



<a name=worstPaths188></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srr:srsfD:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srs:fp:708332:708974:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.625
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.540

    - Propagation time:                      1.827
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.287

    Number of logic level(s):                1
    Starting point:                          ps6.ireg.input_reg\[42\]\.C[42] / Q
    Ending point:                            ps6.iretrig.retrigger\[42\]\.retr[42] / D
    The start point is clocked by            ScatterTrig|INP[42] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[42] [rising] on pin CK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
ps6.ireg.input_reg\[42\]\.C[42]             FD1S3DX     Q        Out     1.145     1.145       -         
Pout6[42]                                   Net         -        -       -         -           3         
ps6.ireg.input_reg\[42\]\.C_RNIMLF8[42]     INV         A        In      0.000     1.145       -         
ps6.ireg.input_reg\[42\]\.C_RNIMLF8[42]     INV         Z        Out     0.682     1.827       -         
Pout6_i[42]                                 Net         -        -       -         -           8         
ps6.iretrig.retrigger\[42\]\.retr[42]       FD1S3BX     D        In      0.000     1.827       -         
=========================================================================================================


Path information for path number 2: 
      Requested Period:                      1.625
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.540

    - Propagation time:                      1.827
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.287

    Number of logic level(s):                1
    Starting point:                          ps5.ireg.input_reg\[42\]\.C[42] / Q
    Ending point:                            ps5.iretrig.retrigger\[42\]\.retr[42] / D
    The start point is clocked by            ScatterTrig|INP[42] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[42] [rising] on pin CK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
ps5.ireg.input_reg\[42\]\.C[42]             FD1S3DX     Q        Out     1.145     1.145       -         
Pout5[42]                                   Net         -        -       -         -           3         
ps5.ireg.input_reg\[42\]\.C_RNILS23[42]     INV         A        In      0.000     1.145       -         
ps5.ireg.input_reg\[42\]\.C_RNILS23[42]     INV         Z        Out     0.682     1.827       -         
Pout5_i[42]                                 Net         -        -       -         -           7         
ps5.iretrig.retrigger\[42\]\.retr[42]       FD1S3BX     D        In      0.000     1.827       -         
=========================================================================================================


Path information for path number 3: 
      Requested Period:                      1.625
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.540

    - Propagation time:                      1.827
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.287

    Number of logic level(s):                1
    Starting point:                          ps4.ireg.input_reg\[42\]\.C[42] / Q
    Ending point:                            ps4.iretrig.retrigger\[42\]\.retr[42] / D
    The start point is clocked by            ScatterTrig|INP[42] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[42] [rising] on pin CK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
ps4.ireg.input_reg\[42\]\.C[42]             FD1S3DX     Q        Out     1.145     1.145       -         
Pout4[42]                                   Net         -        -       -         -           3         
ps4.ireg.input_reg\[42\]\.C_RNIK3MD[42]     INV         A        In      0.000     1.145       -         
ps4.ireg.input_reg\[42\]\.C_RNIK3MD[42]     INV         Z        Out     0.682     1.827       -         
Pout4_i[42]                                 Net         -        -       -         -           6         
ps4.iretrig.retrigger\[42\]\.retr[42]       FD1S3BX     D        In      0.000     1.827       -         
=========================================================================================================




====================================
<a name=clockReport189></a>Detailed Report for Clock: ScatterTrig|INP[43]</a>
====================================



<a name=startingSlack190></a>Starting Points with Worst Slack</a>
********************************

                                    Starting                                                  Arrival           
Instance                            Reference               Type        Pin     Net           Time        Slack 
                                    Clock                                                                       
----------------------------------------------------------------------------------------------------------------
ps6.ireg.input_reg\[43\]\.C[43]     ScatterTrig|INP[43]     FD1S3DX     Q       Pout6[43]     1.145       -0.287
ps5.ireg.input_reg\[43\]\.C[43]     ScatterTrig|INP[43]     FD1S3DX     Q       Pout5[43]     1.145       -0.287
ps4.ireg.input_reg\[43\]\.C[43]     ScatterTrig|INP[43]     FD1S3DX     Q       Pout4[43]     1.145       -0.287
================================================================================================================


<a name=endingSlack191></a>Ending Points with Worst Slack</a>
******************************

                                          Starting                                                    Required           
Instance                                  Reference               Type        Pin     Net             Time         Slack 
                                          Clock                                                                          
-------------------------------------------------------------------------------------------------------------------------
ps6.iretrig.retrigger\[43\]\.retr[43]     ScatterTrig|INP[43]     FD1S3BX     D       Pout6_i[43]     1.540        -0.287
ps5.iretrig.retrigger\[43\]\.retr[43]     ScatterTrig|INP[43]     FD1S3BX     D       Pout5_i[43]     1.540        -0.287
ps4.iretrig.retrigger\[43\]\.retr[43]     ScatterTrig|INP[43]     FD1S3BX     D       Pout4_i[43]     1.540        -0.287
=========================================================================================================================



<a name=worstPaths192></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srr:srsfD:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srs:fp:716222:716864:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.625
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.540

    - Propagation time:                      1.827
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.287

    Number of logic level(s):                1
    Starting point:                          ps6.ireg.input_reg\[43\]\.C[43] / Q
    Ending point:                            ps6.iretrig.retrigger\[43\]\.retr[43] / D
    The start point is clocked by            ScatterTrig|INP[43] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[43] [rising] on pin CK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
ps6.ireg.input_reg\[43\]\.C[43]             FD1S3DX     Q        Out     1.145     1.145       -         
Pout6[43]                                   Net         -        -       -         -           3         
ps6.ireg.input_reg\[43\]\.C_RNIOT4C[43]     INV         A        In      0.000     1.145       -         
ps6.ireg.input_reg\[43\]\.C_RNIOT4C[43]     INV         Z        Out     0.682     1.827       -         
Pout6_i[43]                                 Net         -        -       -         -           8         
ps6.iretrig.retrigger\[43\]\.retr[43]       FD1S3BX     D        In      0.000     1.827       -         
=========================================================================================================


Path information for path number 2: 
      Requested Period:                      1.625
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.540

    - Propagation time:                      1.827
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.287

    Number of logic level(s):                1
    Starting point:                          ps5.ireg.input_reg\[43\]\.C[43] / Q
    Ending point:                            ps5.iretrig.retrigger\[43\]\.retr[43] / D
    The start point is clocked by            ScatterTrig|INP[43] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[43] [rising] on pin CK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
ps5.ireg.input_reg\[43\]\.C[43]             FD1S3DX     Q        Out     1.145     1.145       -         
Pout5[43]                                   Net         -        -       -         -           3         
ps5.ireg.input_reg\[43\]\.C_RNIN4O6[43]     INV         A        In      0.000     1.145       -         
ps5.ireg.input_reg\[43\]\.C_RNIN4O6[43]     INV         Z        Out     0.682     1.827       -         
Pout5_i[43]                                 Net         -        -       -         -           7         
ps5.iretrig.retrigger\[43\]\.retr[43]       FD1S3BX     D        In      0.000     1.827       -         
=========================================================================================================


Path information for path number 3: 
      Requested Period:                      1.625
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.540

    - Propagation time:                      1.827
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.287

    Number of logic level(s):                1
    Starting point:                          ps4.ireg.input_reg\[43\]\.C[43] / Q
    Ending point:                            ps4.iretrig.retrigger\[43\]\.retr[43] / D
    The start point is clocked by            ScatterTrig|INP[43] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[43] [rising] on pin CK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
ps4.ireg.input_reg\[43\]\.C[43]             FD1S3DX     Q        Out     1.145     1.145       -         
Pout4[43]                                   Net         -        -       -         -           3         
ps4.ireg.input_reg\[43\]\.C_RNIMBB1[43]     INV         A        In      0.000     1.145       -         
ps4.ireg.input_reg\[43\]\.C_RNIMBB1[43]     INV         Z        Out     0.682     1.827       -         
Pout4_i[43]                                 Net         -        -       -         -           6         
ps4.iretrig.retrigger\[43\]\.retr[43]       FD1S3BX     D        In      0.000     1.827       -         
=========================================================================================================




====================================
<a name=clockReport193></a>Detailed Report for Clock: ScatterTrig|INP[44]</a>
====================================



<a name=startingSlack194></a>Starting Points with Worst Slack</a>
********************************

                                    Starting                                                  Arrival           
Instance                            Reference               Type        Pin     Net           Time        Slack 
                                    Clock                                                                       
----------------------------------------------------------------------------------------------------------------
ps6.ireg.input_reg\[44\]\.C[44]     ScatterTrig|INP[44]     FD1S3DX     Q       Pout6[44]     1.145       -0.287
ps5.ireg.input_reg\[44\]\.C[44]     ScatterTrig|INP[44]     FD1S3DX     Q       Pout5[44]     1.145       -0.287
ps4.ireg.input_reg\[44\]\.C[44]     ScatterTrig|INP[44]     FD1S3DX     Q       Pout4[44]     1.145       -0.287
================================================================================================================


<a name=endingSlack195></a>Ending Points with Worst Slack</a>
******************************

                                          Starting                                                    Required           
Instance                                  Reference               Type        Pin     Net             Time         Slack 
                                          Clock                                                                          
-------------------------------------------------------------------------------------------------------------------------
ps6.iretrig.retrigger\[44\]\.retr[44]     ScatterTrig|INP[44]     FD1S3BX     D       Pout6_i[44]     1.540        -0.287
ps5.iretrig.retrigger\[44\]\.retr[44]     ScatterTrig|INP[44]     FD1S3BX     D       Pout5_i[44]     1.540        -0.287
ps4.iretrig.retrigger\[44\]\.retr[44]     ScatterTrig|INP[44]     FD1S3BX     D       Pout4_i[44]     1.540        -0.287
=========================================================================================================================



<a name=worstPaths196></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srr:srsfD:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srs:fp:724112:724754:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.625
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.540

    - Propagation time:                      1.827
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.287

    Number of logic level(s):                1
    Starting point:                          ps6.ireg.input_reg\[44\]\.C[44] / Q
    Ending point:                            ps6.iretrig.retrigger\[44\]\.retr[44] / D
    The start point is clocked by            ScatterTrig|INP[44] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[44] [rising] on pin CK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
ps6.ireg.input_reg\[44\]\.C[44]             FD1S3DX     Q        Out     1.145     1.145       -         
Pout6[44]                                   Net         -        -       -         -           3         
ps6.ireg.input_reg\[44\]\.C_RNIQ5QF[44]     INV         A        In      0.000     1.145       -         
ps6.ireg.input_reg\[44\]\.C_RNIQ5QF[44]     INV         Z        Out     0.682     1.827       -         
Pout6_i[44]                                 Net         -        -       -         -           8         
ps6.iretrig.retrigger\[44\]\.retr[44]       FD1S3BX     D        In      0.000     1.827       -         
=========================================================================================================


Path information for path number 2: 
      Requested Period:                      1.625
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.540

    - Propagation time:                      1.827
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.287

    Number of logic level(s):                1
    Starting point:                          ps5.ireg.input_reg\[44\]\.C[44] / Q
    Ending point:                            ps5.iretrig.retrigger\[44\]\.retr[44] / D
    The start point is clocked by            ScatterTrig|INP[44] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[44] [rising] on pin CK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
ps5.ireg.input_reg\[44\]\.C[44]             FD1S3DX     Q        Out     1.145     1.145       -         
Pout5[44]                                   Net         -        -       -         -           3         
ps5.ireg.input_reg\[44\]\.C_RNIPCDA[44]     INV         A        In      0.000     1.145       -         
ps5.ireg.input_reg\[44\]\.C_RNIPCDA[44]     INV         Z        Out     0.682     1.827       -         
Pout5_i[44]                                 Net         -        -       -         -           7         
ps5.iretrig.retrigger\[44\]\.retr[44]       FD1S3BX     D        In      0.000     1.827       -         
=========================================================================================================


Path information for path number 3: 
      Requested Period:                      1.625
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.540

    - Propagation time:                      1.827
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.287

    Number of logic level(s):                1
    Starting point:                          ps4.ireg.input_reg\[44\]\.C[44] / Q
    Ending point:                            ps4.iretrig.retrigger\[44\]\.retr[44] / D
    The start point is clocked by            ScatterTrig|INP[44] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[44] [rising] on pin CK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
ps4.ireg.input_reg\[44\]\.C[44]             FD1S3DX     Q        Out     1.145     1.145       -         
Pout4[44]                                   Net         -        -       -         -           3         
ps4.ireg.input_reg\[44\]\.C_RNIOJ05[44]     INV         A        In      0.000     1.145       -         
ps4.ireg.input_reg\[44\]\.C_RNIOJ05[44]     INV         Z        Out     0.682     1.827       -         
Pout4_i[44]                                 Net         -        -       -         -           6         
ps4.iretrig.retrigger\[44\]\.retr[44]       FD1S3BX     D        In      0.000     1.827       -         
=========================================================================================================




====================================
<a name=clockReport197></a>Detailed Report for Clock: ScatterTrig|INP[45]</a>
====================================



<a name=startingSlack198></a>Starting Points with Worst Slack</a>
********************************

                                    Starting                                                  Arrival           
Instance                            Reference               Type        Pin     Net           Time        Slack 
                                    Clock                                                                       
----------------------------------------------------------------------------------------------------------------
ps6.ireg.input_reg\[45\]\.C[45]     ScatterTrig|INP[45]     FD1S3DX     Q       Pout6[45]     1.145       -0.287
ps5.ireg.input_reg\[45\]\.C[45]     ScatterTrig|INP[45]     FD1S3DX     Q       Pout5[45]     1.145       -0.287
ps4.ireg.input_reg\[45\]\.C[45]     ScatterTrig|INP[45]     FD1S3DX     Q       Pout4[45]     1.145       -0.287
================================================================================================================


<a name=endingSlack199></a>Ending Points with Worst Slack</a>
******************************

                                          Starting                                                    Required           
Instance                                  Reference               Type        Pin     Net             Time         Slack 
                                          Clock                                                                          
-------------------------------------------------------------------------------------------------------------------------
ps6.iretrig.retrigger\[45\]\.retr[45]     ScatterTrig|INP[45]     FD1S3BX     D       Pout6_i[45]     1.540        -0.287
ps5.iretrig.retrigger\[45\]\.retr[45]     ScatterTrig|INP[45]     FD1S3BX     D       Pout5_i[45]     1.540        -0.287
ps4.iretrig.retrigger\[45\]\.retr[45]     ScatterTrig|INP[45]     FD1S3BX     D       Pout4_i[45]     1.540        -0.287
=========================================================================================================================



<a name=worstPaths200></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srr:srsfD:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srs:fp:732002:732644:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.625
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.540

    - Propagation time:                      1.827
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.287

    Number of logic level(s):                1
    Starting point:                          ps6.ireg.input_reg\[45\]\.C[45] / Q
    Ending point:                            ps6.iretrig.retrigger\[45\]\.retr[45] / D
    The start point is clocked by            ScatterTrig|INP[45] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[45] [rising] on pin CK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
ps6.ireg.input_reg\[45\]\.C[45]             FD1S3DX     Q        Out     1.145     1.145       -         
Pout6[45]                                   Net         -        -       -         -           3         
ps6.ireg.input_reg\[45\]\.C_RNISDF3[45]     INV         A        In      0.000     1.145       -         
ps6.ireg.input_reg\[45\]\.C_RNISDF3[45]     INV         Z        Out     0.682     1.827       -         
Pout6_i[45]                                 Net         -        -       -         -           8         
ps6.iretrig.retrigger\[45\]\.retr[45]       FD1S3BX     D        In      0.000     1.827       -         
=========================================================================================================


Path information for path number 2: 
      Requested Period:                      1.625
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.540

    - Propagation time:                      1.827
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.287

    Number of logic level(s):                1
    Starting point:                          ps5.ireg.input_reg\[45\]\.C[45] / Q
    Ending point:                            ps5.iretrig.retrigger\[45\]\.retr[45] / D
    The start point is clocked by            ScatterTrig|INP[45] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[45] [rising] on pin CK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
ps5.ireg.input_reg\[45\]\.C[45]             FD1S3DX     Q        Out     1.145     1.145       -         
Pout5[45]                                   Net         -        -       -         -           3         
ps5.ireg.input_reg\[45\]\.C_RNIRK2E[45]     INV         A        In      0.000     1.145       -         
ps5.ireg.input_reg\[45\]\.C_RNIRK2E[45]     INV         Z        Out     0.682     1.827       -         
Pout5_i[45]                                 Net         -        -       -         -           7         
ps5.iretrig.retrigger\[45\]\.retr[45]       FD1S3BX     D        In      0.000     1.827       -         
=========================================================================================================


Path information for path number 3: 
      Requested Period:                      1.625
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.540

    - Propagation time:                      1.827
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.287

    Number of logic level(s):                1
    Starting point:                          ps4.ireg.input_reg\[45\]\.C[45] / Q
    Ending point:                            ps4.iretrig.retrigger\[45\]\.retr[45] / D
    The start point is clocked by            ScatterTrig|INP[45] [rising] on pin CK
    The end   point is clocked by            ScatterTrig|INP[45] [rising] on pin CK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
ps4.ireg.input_reg\[45\]\.C[45]             FD1S3DX     Q        Out     1.145     1.145       -         
Pout4[45]                                   Net         -        -       -         -           3         
ps4.ireg.input_reg\[45\]\.C_RNIQRL8[45]     INV         A        In      0.000     1.145       -         
ps4.ireg.input_reg\[45\]\.C_RNIQRL8[45]     INV         Z        Out     0.682     1.827       -         
Pout4_i[45]                                 Net         -        -       -         -           6         
ps4.iretrig.retrigger\[45\]\.retr[45]       FD1S3BX     D        In      0.000     1.827       -         
=========================================================================================================




====================================
<a name=clockReport201></a>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack202></a>Starting Points with Worst Slack</a>
********************************

                                         Starting                                        Arrival           
Instance                                 Reference     Type        Pin     Net           Time        Slack 
                                         Clock                                                             
-----------------------------------------------------------------------------------------------------------
LatchAnd5B.ireg.input_reg\[0\]\.C[0]     System        FD1S3DX     Q       And5B1[0]     1.069       -0.275
LatchAnd3A.ireg.input_reg\[0\]\.C[0]     System        FD1S3DX     Q       And3A1[0]     1.069       -0.275
LatchAnd3C.ireg.input_reg\[0\]\.C[0]     System        FD1S3DX     Q       And3C1[0]     1.069       -0.275
LatchAnd5A.ireg.input_reg\[0\]\.C[0]     System        FD1S3DX     Q       And5A1[0]     1.069       -0.275
LatchAnd5C.ireg.input_reg\[0\]\.C[0]     System        FD1S3DX     Q       And5C1[0]     1.069       -0.275
LatchAnd3B.ireg.input_reg\[0\]\.C[0]     System        FD1S3DX     Q       And3B1[0]     1.069       -0.275
LatchAnd5C.ireg.input_reg\[1\]\.C[1]     System        FD1S3DX     Q       And5C1[1]     1.069       -0.275
LatchAnd3A.ireg.input_reg\[1\]\.C[1]     System        FD1S3DX     Q       And3A1[1]     1.069       -0.275
LatchAnd5A.ireg.input_reg\[1\]\.C[1]     System        FD1S3DX     Q       And5A1[1]     1.069       -0.275
LatchAnd3B.ireg.input_reg\[1\]\.C[1]     System        FD1S3DX     Q       And3B1[1]     1.069       -0.275
===========================================================================================================


<a name=endingSlack203></a>Ending Points with Worst Slack</a>
******************************

                                               Starting                                          Required           
Instance                                       Reference     Type        Pin     Net             Time         Slack 
                                               Clock                                                                
--------------------------------------------------------------------------------------------------------------------
LatchAnd5A.iretrig.retrigger\[0\]\.retr[0]     System        FD1S3BX     D       And5A1_i[0]     1.475        -0.275
LatchAnd5B.iretrig.retrigger\[0\]\.retr[0]     System        FD1S3BX     D       And5B1_i[0]     1.475        -0.275
LatchAnd3A.iretrig.retrigger\[0\]\.retr[0]     System        FD1S3BX     D       And3A1_i[0]     1.475        -0.275
LatchAnd3B.iretrig.retrigger\[0\]\.retr[0]     System        FD1S3BX     D       And3B1_i[0]     1.475        -0.275
LatchAnd5C.iretrig.retrigger\[0\]\.retr[0]     System        FD1S3BX     D       And5C1_i[0]     1.475        -0.275
LatchAnd3C.iretrig.retrigger\[0\]\.retr[0]     System        FD1S3BX     D       And3C1_i[0]     1.475        -0.275
LatchAnd5C.iretrig.retrigger\[1\]\.retr[1]     System        FD1S3BX     D       And5C1_i[1]     1.475        -0.275
LatchAnd3C.iretrig.retrigger\[1\]\.retr[1]     System        FD1S3BX     D       And3C1_i[1]     1.475        -0.275
LatchAnd5A.iretrig.retrigger\[1\]\.retr[1]     System        FD1S3BX     D       And5A1_i[1]     1.475        -0.275
LatchAnd3A.iretrig.retrigger\[1\]\.retr[1]     System        FD1S3BX     D       And3A1_i[1]     1.475        -0.275
====================================================================================================================



<a name=worstPaths204></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srr:srsfD:\bartz\Documents\Lattice\TrigLUT\TrigLUT\TrigLUT_TrigLUT.srs:fp:741492:742164:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.559
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1.475

    - Propagation time:                      1.750
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.275

    Number of logic level(s):                1
    Starting point:                          LatchAnd5B.ireg.input_reg\[0\]\.C[0] / Q
    Ending point:                            LatchAnd5B.iretrig.retrigger\[0\]\.retr[0] / D
    The start point is clocked by            System [rising] on pin CK
    The end   point is clocked by            System [rising] on pin CK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                             Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
LatchAnd5B.ireg.input_reg\[0\]\.C[0]             FD1S3DX     Q        Out     1.069     1.069       -         
And5B1[0]                                        Net         -        -       -         -           2         
LatchAnd5B.ireg.input_reg\[0\]\.C_RNI7PI8[0]     INV         A        In      0.000     1.069       -         
LatchAnd5B.ireg.input_reg\[0\]\.C_RNI7PI8[0]     INV         Z        Out     0.682     1.750       -         
And5B1_i[0]                                      Net         -        -       -         -           4         
LatchAnd5B.iretrig.retrigger\[0\]\.retr[0]       FD1S3BX     D        In      0.000     1.750       -         
==============================================================================================================


Path information for path number 2: 
      Requested Period:                      1.559
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1.475

    - Propagation time:                      1.750
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.275

    Number of logic level(s):                1
    Starting point:                          LatchAnd3A.ireg.input_reg\[0\]\.C[0] / Q
    Ending point:                            LatchAnd3A.iretrig.retrigger\[0\]\.retr[0] / D
    The start point is clocked by            System [rising] on pin CK
    The end   point is clocked by            System [rising] on pin CK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                             Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
LatchAnd3A.ireg.input_reg\[0\]\.C[0]             FD1S3DX     Q        Out     1.069     1.069       -         
And3A1[0]                                        Net         -        -       -         -           2         
LatchAnd3A.ireg.input_reg\[0\]\.C_RNI4IB4[0]     INV         A        In      0.000     1.069       -         
LatchAnd3A.ireg.input_reg\[0\]\.C_RNI4IB4[0]     INV         Z        Out     0.682     1.750       -         
And3A1_i[0]                                      Net         -        -       -         -           4         
LatchAnd3A.iretrig.retrigger\[0\]\.retr[0]       FD1S3BX     D        In      0.000     1.750       -         
==============================================================================================================


Path information for path number 3: 
      Requested Period:                      1.559
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1.475

    - Propagation time:                      1.750
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.275

    Number of logic level(s):                1
    Starting point:                          LatchAnd3C.ireg.input_reg\[0\]\.C[0] / Q
    Ending point:                            LatchAnd3C.iretrig.retrigger\[0\]\.retr[0] / D
    The start point is clocked by            System [rising] on pin CK
    The end   point is clocked by            System [rising] on pin CK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                             Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
LatchAnd3C.ireg.input_reg\[0\]\.C[0]             FD1S3DX     Q        Out     1.069     1.069       -         
And3C1[0]                                        Net         -        -       -         -           2         
LatchAnd3C.ireg.input_reg\[0\]\.C_RNI607A[0]     INV         A        In      0.000     1.069       -         
LatchAnd3C.ireg.input_reg\[0\]\.C_RNI607A[0]     INV         Z        Out     0.682     1.750       -         
And3C1_i[0]                                      Net         -        -       -         -           4         
LatchAnd3C.iretrig.retrigger\[0\]\.retr[0]       FD1S3BX     D        In      0.000     1.750       -         
==============================================================================================================


Path information for path number 4: 
      Requested Period:                      1.559
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1.475

    - Propagation time:                      1.750
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.275

    Number of logic level(s):                1
    Starting point:                          LatchAnd5A.ireg.input_reg\[0\]\.C[0] / Q
    Ending point:                            LatchAnd5A.iretrig.retrigger\[0\]\.retr[0] / D
    The start point is clocked by            System [rising] on pin CK
    The end   point is clocked by            System [rising] on pin CK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                             Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
LatchAnd5A.ireg.input_reg\[0\]\.C[0]             FD1S3DX     Q        Out     1.069     1.069       -         
And5A1[0]                                        Net         -        -       -         -           2         
LatchAnd5A.ireg.input_reg\[0\]\.C_RNI62L5[0]     INV         A        In      0.000     1.069       -         
LatchAnd5A.ireg.input_reg\[0\]\.C_RNI62L5[0]     INV         Z        Out     0.682     1.750       -         
And5A1_i[0]                                      Net         -        -       -         -           4         
LatchAnd5A.iretrig.retrigger\[0\]\.retr[0]       FD1S3BX     D        In      0.000     1.750       -         
==============================================================================================================


Path information for path number 5: 
      Requested Period:                      1.559
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1.475

    - Propagation time:                      1.750
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.275

    Number of logic level(s):                1
    Starting point:                          LatchAnd5C.ireg.input_reg\[0\]\.C[0] / Q
    Ending point:                            LatchAnd5C.iretrig.retrigger\[0\]\.retr[0] / D
    The start point is clocked by            System [rising] on pin CK
    The end   point is clocked by            System [rising] on pin CK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                             Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
LatchAnd5C.ireg.input_reg\[0\]\.C[0]             FD1S3DX     Q        Out     1.069     1.069       -         
And5C1[0]                                        Net         -        -       -         -           2         
LatchAnd5C.ireg.input_reg\[0\]\.C_RNI8GGB[0]     INV         A        In      0.000     1.069       -         
LatchAnd5C.ireg.input_reg\[0\]\.C_RNI8GGB[0]     INV         Z        Out     0.682     1.750       -         
And5C1_i[0]                                      Net         -        -       -         -           4         
LatchAnd5C.iretrig.retrigger\[0\]\.retr[0]       FD1S3BX     D        In      0.000     1.750       -         
==============================================================================================================



##### END OF TIMING REPORT #####]

Constraints that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 164MB peak: 167MB)


Finished timing report (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 164MB peak: 167MB)

---------------------------------------
<a name=resourceUsage205></a>Resource Usage Report</a>
Part: lfe3_150ea-8

Register bits: 2297 of 149040 (2%)
PIC Latch:       0
I/O cells:       60


Details:
CCU2C:          17
FD1S3AX:        531
FD1S3AY:        9
FD1S3BX:        254
FD1S3DX:        1491
GSR:            1
IB:             47
INV:            766
OB:             13
OFS1P3DX:       12
ORCALUT4:       1377
PUR:            1
VHI:            276
VLO:            278
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 62MB peak: 167MB)

Process took 0h:00m:05s realtime, 0h:00m:05s cputime
# Wed Sep 21 15:40:24 2016

###########################################################]

</pre></samp></body></html>
