# Verilog RTL Design and Synthesis using SKY130 PDK

This repository documents the learning flow and lab exercises based on Verilog RTL design, simulation, and logic synthesis using open-source tools and the SkyWater 130nm (SKY130) PDK.

---

## üìò Day 1 - Introduction to Verilog RTL Design and Synthesis
1. **Introduction to open-source simulator iverilog**  
   - Basics of iverilog simulator
   - Running Verilog files with iverilog


2. **Introduction to iverilog design test bench**  
   - Understanding Verilog testbenches, 
        The testbenches do not have the primary inputs and primary outputs, instead it has test vectors.
   - Writing and simulating a simple testbench  
   
---

## üß™ Labs using iverilog and gtkwave
3. **Introduction iverilog gtkwave Part**  
   - Running simulation with iverilog
     ```
     $ iverilog file_name.v tb_file_name.v 
     ```
     ![Alt Text](https://github.com/balajitv-05/RISC-V-Chip-Tape-Out/blob/2733dc6b103ebd58d343755518e0fb45434faf1a/week_0/Task0/SnapShots/iverilog_day1.png)
   - Analyzing waveforms with gtkwave
     ```
     $ gtkwave file_name.vcd
     ```
     ![Alt Text](https://github.com/balajitv-05/RISC-V-Chip-Tape-Out/blob/4f24667eb2147b709e61affee214a4cde9aba849/week1/day1/SnapShots/gtkwave_2.png)  
   - Deep dive into waveform analysis - Wave is generated by using .vcd file
   ![Alt Text](https://github.com/balajitv-05/RISC-V-Chip-Tape-Out/blob/4f24667eb2147b709e61affee214a4cde9aba849/week1/day1/SnapShots/day1_gtkwave.png)
      
   - Debugging RTL design using waveform

---

## ‚öôÔ∏è Introduction to Yosys and Logic Synthesis
4. **Introduction to yosys**  
   - Basics of yosys synthesis tool  
   - Simple synthesis flow
        --Read Liberty file
        --Read verilog file
        --Synthesize top module
        --Technology Mapping
        --Write netlist into a Verilog file
     

5. **Introduction to logic synthesis Part**  
   - Running synthesis using yosys
   - Understanding yosys commands
    ```
     $ read_liberty -lib ../lib/sky130_fd_sc_hd__tt_025c_1v80.lib
     $ read_verilog file_name.v
     $ synth -top File_name
     $ abc -liberty ../lib/sky130_fd_sc_hd__tt_025c_1v80.lib
     ``` 
   - Gate-level netlist generation
     ```
     $ show
     $ write_verilog -noattr file_name_netlist.v
     ```
   - Comparing RTL vs synthesized netlist  

---

## üß© Labs using Yosys and Sky130 PDKs
6. **Yosys 1 good mux**  
   - Implementing a good mux design in Verilog
    ![Alt Text](https://github.com/balajitv-05/RISC-V-Chip-Tape-Out/blob/66b1636447c120df7fb10f024a3694205e480037/week1/day1/SnapShots/good_mux.png)
     
     ![Alt Text](https://github.com/balajitv-05/RISC-V-Chip-Tape-Out/blob/66b1636447c120df7fb10f024a3694205e480037/week1/day1/SnapShots/tb_good_mux.png)  
   - Synthesizing with yosys
       ![Alt Text](https://github.com/balajitv-05/RISC-V-Chip-Tape-Out/blob/4f24667eb2147b709e61affee214a4cde9aba849/week1/day1/SnapShots/yosys_synth.png) 
        ![Alt Text](https://github.com/balajitv-05/RISC-V-Chip-Tape-Out/blob/4f24667eb2147b709e61affee214a4cde9aba849/week1/day1/SnapShots/synth1.png)
             ![Alt Text](https://github.com/balajitv-05/RISC-V-Chip-Tape-Out/blob/4f24667eb2147b709e61affee214a4cde9aba849/week1/day1/SnapShots/techMap.png)
          ![Alt Text](https://github.com/balajitv-05/RISC-V-Chip-Tape-Out/blob/4f24667eb2147b709e61affee214a4cde9aba849/week1/day1/SnapShots/tM_res.png)  
      
    - Gate-level netlist visualization
   ![Alt Text](https://github.com/balajitv-05/RISC-V-Chip-Tape-Out/blob/4f24667eb2147b709e61affee214a4cde9aba849/week1/day1/SnapShots/netlist.png) 
    - Analyzing design with Sky130 cells
    - Simulation of synthesized netlist  
    - Validating functionality with testbench  

---



