{
  "name": "core_arch::x86::avx512f::_mm512_alignr_epi32",
  "safe": false,
  "callees": {
    "core_arch::x86::__m512i::as_i32x16": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::simd::i32x16": "Constructor"
      }
    },
    "hint::unreachable_unchecked": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Informs the compiler that the site which is calling this function is not\n reachable, possibly enabling further optimizations.\n\n # Safety\n\n Reaching this function is *Undefined Behavior*.\n\n As the compiler assumes that all forms of Undefined Behavior can never\n happen, it will eliminate all branches in the surrounding code that it can\n determine will invariably lead to a call to `unreachable_unchecked()`.\n\n If the assumptions embedded in using this function turn out to be wrong -\n that is, if the site which is calling `unreachable_unchecked()` is actually\n reachable at runtime - the compiler may have generated nonsensical machine\n instructions for this situation, including in seemingly unrelated code,\n causing difficult-to-debug problems.\n\n Use this function sparingly. Consider using the [`unreachable!`] macro,\n which may prevent some optimizations but will safely panic in case it is\n actually reached at runtime. Benchmark your code to find out if using\n `unreachable_unchecked()` comes with a performance benefit.\n\n # Examples\n\n `unreachable_unchecked()` can be used in situations where the compiler\n can't prove invariants that were previously established. Such situations\n have a higher chance of occurring if those invariants are upheld by\n external code that the compiler can't analyze.\n ```\n fn prepare_inputs(divisors: &mut Vec<u32>) {\n     // Note to future-self when making changes: The invariant established\n     // here is NOT checked in `do_computation()`; if this changes, you HAVE\n     // to change `do_computation()`.\n     divisors.retain(|divisor| *divisor != 0)\n }\n\n /// # Safety\n /// All elements of `divisor` must be non-zero.\n unsafe fn do_computation(i: u32, divisors: &[u32]) -> u32 {\n     divisors.iter().fold(i, |acc, divisor| {\n         // Convince the compiler that a division by zero can't happen here\n         // and a check is not needed below.\n         if *divisor == 0 {\n             // Safety: `divisor` can't be zero because of `prepare_inputs`,\n             // but the compiler does not know about this. We *promise*\n             // that we always call `prepare_inputs`.\n             unsafe { std::hint::unreachable_unchecked() }\n         }\n         // The compiler would normally introduce a check here that prevents\n         // a division by zero. However, if `divisor` was zero, the branch\n         // above would reach what we explicitly marked as unreachable.\n         // The compiler concludes that `divisor` can't be zero at this point\n         // and removes the - now proven useless - check.\n         acc / divisor\n     })\n }\n\n let mut divisors = vec![2, 0, 4];\n prepare_inputs(&mut divisors);\n let result = unsafe {\n     // Safety: prepare_inputs() guarantees that divisors is non-zero\n     do_computation(100, &divisors)\n };\n assert_eq!(result, 12);\n\n ```\n\n While using `unreachable_unchecked()` is perfectly sound in the following\n example, as the compiler is able to prove that a division by zero is not\n possible, benchmarking reveals that `unreachable_unchecked()` provides\n no benefit over using [`unreachable!`], while the latter does not introduce\n the possibility of Undefined Behavior.\n\n ```\n fn div_1(a: u32, b: u32) -> u32 {\n     use std::hint::unreachable_unchecked;\n\n     // `b.saturating_add(1)` is always positive (not zero),\n     // hence `checked_div` will never return `None`.\n     // Therefore, the else branch is unreachable.\n     a.checked_div(b.saturating_add(1))\n         .unwrap_or_else(|| unsafe { unreachable_unchecked() })\n }\n\n assert_eq!(div_1(7, 0), 7);\n assert_eq!(div_1(9, 1), 4);\n assert_eq!(div_1(11, u32::MAX), 0);\n ```\n",
      "adt": {}
    },
    "intrinsics::simd::simd_shuffle": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Shuffles two vectors by const indices.\n\n `T` must be a vector.\n\n `U` must be a **const** vector of `u32`s. This means it must either refer to a named\n const or be given as an inline const expression (`const { ... }`).\n\n `V` must be a vector with the same element type as `T` and the same length as `U`.\n\n Returns a new vector such that element `i` is selected from `xy[idx[i]]`, where `xy`\n is the concatenation of `x` and `y`. It is a compile-time error if `idx[i]` is out-of-bounds\n of `xy`.\n",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m512i": [
      "Plain"
    ],
    "core_arch::simd::i32x16": [
      "Plain"
    ]
  },
  "path": 8219,
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512f.rs:27682:1: 27753:2",
  "src": "pub fn _mm512_alignr_epi32<const IMM8: i32>(a: __m512i, b: __m512i) -> __m512i {\n    unsafe {\n        static_assert_uimm_bits!(IMM8, 8);\n        let a = a.as_i32x16();\n        let b = b.as_i32x16();\n        let imm8: i32 = IMM8 % 16;\n        let r: i32x16 = match imm8 {\n            0 => simd_shuffle!(\n                a,\n                b,\n                [\n                    16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31,\n                ],\n            ),\n            1 => simd_shuffle!(\n                a,\n                b,\n                [\n                    17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 0,\n                ],\n            ),\n            2 => simd_shuffle!(\n                a,\n                b,\n                [18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 0, 1],\n            ),\n            3 => simd_shuffle!(\n                a,\n                b,\n                [19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 0, 1, 2],\n            ),\n            4 => simd_shuffle!(\n                a,\n                b,\n                [20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 0, 1, 2, 3],\n            ),\n            5 => simd_shuffle!(\n                a,\n                b,\n                [21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 0, 1, 2, 3, 4],\n            ),\n            6 => simd_shuffle!(\n                a,\n                b,\n                [22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 0, 1, 2, 3, 4, 5],\n            ),\n            7 => simd_shuffle!(\n                a,\n                b,\n                [23, 24, 25, 26, 27, 28, 29, 30, 31, 0, 1, 2, 3, 4, 5, 6],\n            ),\n            8 => simd_shuffle!(\n                a,\n                b,\n                [24, 25, 26, 27, 28, 29, 30, 31, 0, 1, 2, 3, 4, 5, 6, 7],\n            ),\n            9 => simd_shuffle!(\n                a,\n                b,\n                [25, 26, 27, 28, 29, 30, 31, 0, 1, 2, 3, 4, 5, 6, 7, 8],\n            ),\n            10 => simd_shuffle!(a, b, [26, 27, 28, 29, 30, 31, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9]),\n            11 => simd_shuffle!(a, b, [27, 28, 29, 30, 31, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10]),\n            12 => simd_shuffle!(a, b, [28, 29, 30, 31, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11]),\n            13 => simd_shuffle!(a, b, [29, 30, 31, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12]),\n            14 => simd_shuffle!(a, b, [30, 31, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13]),\n            15 => simd_shuffle!(a, b, [31, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14]),\n            _ => unreachable_unchecked(),\n        };\n        transmute(r)\n    }\n}",
  "mir": "fn core_arch::x86::avx512f::_mm512_alignr_epi32(_1: core_arch::x86::__m512i, _2: core_arch::x86::__m512i) -> core_arch::x86::__m512i {\n    let mut _0: core_arch::x86::__m512i;\n    let  _3: core_arch::simd::i32x16;\n    let  _4: core_arch::simd::i32x16;\n    let  _5: i32;\n    let mut _6: bool;\n    let mut _7: bool;\n    let mut _8: bool;\n    let mut _9: bool;\n    let  _10: core_arch::simd::i32x16;\n    let mut _11: !;\n    let mut _12: core_arch::simd::i32x16;\n    debug a => _1;\n    debug b => _2;\n    debug a => _3;\n    debug b => _4;\n    debug imm8 => _5;\n    debug r => _10;\n    bb0: {\n        _3 = core_arch::x86::__m512i::as_i32x16(_1) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        _4 = core_arch::x86::__m512i::as_i32x16(_2) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageLive(_5);\n        _6 = Eq(16_i32, 0_i32);\n        assert(!move _6, \"attempt to calculate the remainder of `{}` with a divisor of zero\", IMM8) -> [success: bb3, unwind unreachable];\n    }\n    bb3: {\n        _7 = Eq(16_i32, -1_i32);\n        _8 = Eq(IMM8, i32::MIN);\n        _9 = BitAnd(move _7, move _8);\n        assert(!move _9, \"attempt to compute `{} % {}`, which would overflow\", IMM8, 16_i32) -> [success: bb4, unwind unreachable];\n    }\n    bb4: {\n        _5 = Rem(IMM8, 16_i32);\n        StorageLive(_10);\n        switchInt(_5) -> [0: bb21, 1: bb20, 2: bb19, 3: bb18, 4: bb17, 5: bb16, 6: bb15, 7: bb14, 8: bb13, 9: bb12, 10: bb11, 11: bb10, 12: bb9, 13: bb8, 14: bb7, 15: bb6, otherwise: bb5];\n    }\n    bb5: {\n        _11 = hint::unreachable_unchecked() -> unwind unreachable;\n    }\n    bb6: {\n        _10 = intrinsics::simd::simd_shuffle::<core_arch::simd::i32x16, core_arch::macros::SimdShuffleIdx<16>, core_arch::simd::i32x16>(_3, _4, core_arch::x86::avx512f::_mm512_alignr_epi32::<IMM8>::{constant#16}) -> [return: bb37, unwind unreachable];\n    }\n    bb7: {\n        _10 = intrinsics::simd::simd_shuffle::<core_arch::simd::i32x16, core_arch::macros::SimdShuffleIdx<16>, core_arch::simd::i32x16>(_3, _4, core_arch::x86::avx512f::_mm512_alignr_epi32::<IMM8>::{constant#15}) -> [return: bb36, unwind unreachable];\n    }\n    bb8: {\n        _10 = intrinsics::simd::simd_shuffle::<core_arch::simd::i32x16, core_arch::macros::SimdShuffleIdx<16>, core_arch::simd::i32x16>(_3, _4, core_arch::x86::avx512f::_mm512_alignr_epi32::<IMM8>::{constant#14}) -> [return: bb35, unwind unreachable];\n    }\n    bb9: {\n        _10 = intrinsics::simd::simd_shuffle::<core_arch::simd::i32x16, core_arch::macros::SimdShuffleIdx<16>, core_arch::simd::i32x16>(_3, _4, core_arch::x86::avx512f::_mm512_alignr_epi32::<IMM8>::{constant#13}) -> [return: bb34, unwind unreachable];\n    }\n    bb10: {\n        _10 = intrinsics::simd::simd_shuffle::<core_arch::simd::i32x16, core_arch::macros::SimdShuffleIdx<16>, core_arch::simd::i32x16>(_3, _4, core_arch::x86::avx512f::_mm512_alignr_epi32::<IMM8>::{constant#12}) -> [return: bb33, unwind unreachable];\n    }\n    bb11: {\n        _10 = intrinsics::simd::simd_shuffle::<core_arch::simd::i32x16, core_arch::macros::SimdShuffleIdx<16>, core_arch::simd::i32x16>(_3, _4, core_arch::x86::avx512f::_mm512_alignr_epi32::<IMM8>::{constant#11}) -> [return: bb32, unwind unreachable];\n    }\n    bb12: {\n        _10 = intrinsics::simd::simd_shuffle::<core_arch::simd::i32x16, core_arch::macros::SimdShuffleIdx<16>, core_arch::simd::i32x16>(_3, _4, core_arch::x86::avx512f::_mm512_alignr_epi32::<IMM8>::{constant#10}) -> [return: bb31, unwind unreachable];\n    }\n    bb13: {\n        _10 = intrinsics::simd::simd_shuffle::<core_arch::simd::i32x16, core_arch::macros::SimdShuffleIdx<16>, core_arch::simd::i32x16>(_3, _4, core_arch::x86::avx512f::_mm512_alignr_epi32::<IMM8>::{constant#9}) -> [return: bb30, unwind unreachable];\n    }\n    bb14: {\n        _10 = intrinsics::simd::simd_shuffle::<core_arch::simd::i32x16, core_arch::macros::SimdShuffleIdx<16>, core_arch::simd::i32x16>(_3, _4, core_arch::x86::avx512f::_mm512_alignr_epi32::<IMM8>::{constant#8}) -> [return: bb29, unwind unreachable];\n    }\n    bb15: {\n        _10 = intrinsics::simd::simd_shuffle::<core_arch::simd::i32x16, core_arch::macros::SimdShuffleIdx<16>, core_arch::simd::i32x16>(_3, _4, core_arch::x86::avx512f::_mm512_alignr_epi32::<IMM8>::{constant#7}) -> [return: bb28, unwind unreachable];\n    }\n    bb16: {\n        _10 = intrinsics::simd::simd_shuffle::<core_arch::simd::i32x16, core_arch::macros::SimdShuffleIdx<16>, core_arch::simd::i32x16>(_3, _4, core_arch::x86::avx512f::_mm512_alignr_epi32::<IMM8>::{constant#6}) -> [return: bb27, unwind unreachable];\n    }\n    bb17: {\n        _10 = intrinsics::simd::simd_shuffle::<core_arch::simd::i32x16, core_arch::macros::SimdShuffleIdx<16>, core_arch::simd::i32x16>(_3, _4, core_arch::x86::avx512f::_mm512_alignr_epi32::<IMM8>::{constant#5}) -> [return: bb26, unwind unreachable];\n    }\n    bb18: {\n        _10 = intrinsics::simd::simd_shuffle::<core_arch::simd::i32x16, core_arch::macros::SimdShuffleIdx<16>, core_arch::simd::i32x16>(_3, _4, core_arch::x86::avx512f::_mm512_alignr_epi32::<IMM8>::{constant#4}) -> [return: bb25, unwind unreachable];\n    }\n    bb19: {\n        _10 = intrinsics::simd::simd_shuffle::<core_arch::simd::i32x16, core_arch::macros::SimdShuffleIdx<16>, core_arch::simd::i32x16>(_3, _4, core_arch::x86::avx512f::_mm512_alignr_epi32::<IMM8>::{constant#3}) -> [return: bb24, unwind unreachable];\n    }\n    bb20: {\n        _10 = intrinsics::simd::simd_shuffle::<core_arch::simd::i32x16, core_arch::macros::SimdShuffleIdx<16>, core_arch::simd::i32x16>(_3, _4, core_arch::x86::avx512f::_mm512_alignr_epi32::<IMM8>::{constant#2}) -> [return: bb23, unwind unreachable];\n    }\n    bb21: {\n        _10 = intrinsics::simd::simd_shuffle::<core_arch::simd::i32x16, core_arch::macros::SimdShuffleIdx<16>, core_arch::simd::i32x16>(_3, _4, core_arch::x86::avx512f::_mm512_alignr_epi32::<IMM8>::{constant#1}) -> [return: bb22, unwind unreachable];\n    }\n    bb22: {\n        goto -> bb38;\n    }\n    bb23: {\n        goto -> bb38;\n    }\n    bb24: {\n        goto -> bb38;\n    }\n    bb25: {\n        goto -> bb38;\n    }\n    bb26: {\n        goto -> bb38;\n    }\n    bb27: {\n        goto -> bb38;\n    }\n    bb28: {\n        goto -> bb38;\n    }\n    bb29: {\n        goto -> bb38;\n    }\n    bb30: {\n        goto -> bb38;\n    }\n    bb31: {\n        goto -> bb38;\n    }\n    bb32: {\n        goto -> bb38;\n    }\n    bb33: {\n        goto -> bb38;\n    }\n    bb34: {\n        goto -> bb38;\n    }\n    bb35: {\n        goto -> bb38;\n    }\n    bb36: {\n        goto -> bb38;\n    }\n    bb37: {\n        goto -> bb38;\n    }\n    bb38: {\n        StorageLive(_12);\n        _12 = _10;\n        _0 = move _12 as core_arch::x86::__m512i;\n        StorageDead(_12);\n        StorageDead(_10);\n        StorageDead(_5);\n        return;\n    }\n}\n",
  "doc": " Concatenate a and b into a 128-byte immediate result, shift the result right by imm8 32-bit elements, and store the low 64 bytes (16 elements) in dst.\n\n <div class=\"warning\">Only lowest <strong>4 bits</strong> are used from the mask (shift at maximum by 60 bytes)!</div>\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm512_alignr_epi32&expand=245)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}