# MEC (Micro-Engine Compute) æ¶æ„è¯¦è§£

## ğŸ“‹ æ–‡æ¡£æ¦‚è§ˆ

æœ¬æ–‡æ¡£æ·±å…¥è§£æ AMD GPU ä¸­çš„ **MEC (Micro-Engine Compute)** æ¶æ„å’Œ **XCD/XCP** åˆ†åŒºæœºåˆ¶ï¼Œè¿™æ˜¯ç†è§£ GPU è®¡ç®—é˜Ÿåˆ—ç®¡ç†çš„åŸºç¡€ã€‚

**å…³é”®è¯**: MEC, Micro-Engine Compute, Command Processor, Pipe, Queue, HQD, XCD, XCC, XCP, Partition Mode

**é‡ç‚¹å†…å®¹**:
- â­ MI308X æ¶æ„ï¼š**8 ä¸ª XCC (é€»è¾‘æ ¸å¿ƒï¼Œç³»ç»Ÿå¯è§)**
- â­ XCP (XCC Partition) è½¯ä»¶æŠ½è±¡å’Œåˆ†åŒºæ¨¡å¼ï¼ˆç®¡ç† XCCï¼‰
- â­ ä¸ºä»€ä¹ˆç³»ç»Ÿä¸­æœ‰ 127 ä¸ª DRI è®¾å¤‡ï¼ˆ8 GPU Ã— 8 XCC Ã— 2 èŠ‚ç‚¹ï¼‰

**âš ï¸ é‡è¦æ¦‚å¿µåŒºåˆ†**:
- **XCD (Die)**: ç‰©ç†è®¡ç®—èŠ¯ç‰‡ï¼ˆæ•°é‡æœªåœ¨ä»£ç /æ—¥å¿—ä¸­æ˜ç¡®ï¼‰
- **XCC (Core)**: é€»è¾‘è®¡ç®—æ ¸å¿ƒï¼ŒMI308X æ¯ä¸ªæœ‰ **8 ä¸ª**ï¼ˆâœ… ç³»ç»Ÿç¡®è®¤ï¼š8 ä¸ª render èŠ‚ç‚¹ï¼‰
- **XCP (Partition)**: é©±åŠ¨å±‚è½¯ä»¶æŠ½è±¡ï¼Œå¯¹åº” XCC

**ğŸ“Š ç³»ç»Ÿè§‚å¯Ÿåˆ°çš„è¯æ®**:
- âœ… æ¯ä¸ª GPU æœ‰ 8 ä¸ª DRI render èŠ‚ç‚¹ï¼ˆrenderD128-135 ç­‰ï¼‰
- âœ… æ¯ä¸ª GPU æœ‰ 80 ä¸ª Compute Unitsï¼ˆä» rocminfo ç¡®è®¤ï¼‰
- â„¹ï¸ XCD ç‰©ç†æ•°é‡ï¼šæ¨æµ‹ä¸º 4 ä¸ªï¼ˆ80 CU Ã· 20 CU/XCDï¼‰æˆ– 8 ä¸ªï¼ˆ80 CU Ã· 10 CU/XCDï¼‰
- âš ï¸ æ³¨æ„ï¼šä»£ç ä¸­æ²¡æœ‰ç›´æ¥è¯æ®æ˜¾ç¤º XCD ç¡®åˆ‡æ•°é‡

---

## 1. MEC åŸºç¡€æ¦‚å¿µ

### 1.1 ä»€ä¹ˆæ˜¯ MECï¼Ÿ

**MEC = Micro-Engine Computeï¼ˆè®¡ç®—å¾®å¼•æ“ï¼‰**

```
å®šä¹‰: GPU ä¸­ä¸“é—¨è´Ÿè´£å¤„ç† Compute å·¥ä½œè´Ÿè½½çš„ç¡¬ä»¶å•å…ƒ
ä½œç”¨: ç®¡ç†å’Œè°ƒåº¦è®¡ç®—é˜Ÿåˆ—ï¼ˆCompute Queuesï¼‰
æœ¬è´¨: ä¸€ä¸ªç‹¬ç«‹çš„ Command Processor (CP) å®ä¾‹
å›ºä»¶: è¿è¡Œ MEC å¾®ä»£ç å›ºä»¶æ¥æ§åˆ¶é˜Ÿåˆ—è°ƒåº¦å’Œæ‰§è¡Œ
```

**ä¸ä¼ ç»Ÿæ¦‚å¿µçš„å¯¹åº”**:
- **MEC** â‰ˆ CPU çš„æ ¸å¿ƒï¼ˆCoreï¼‰
- **Pipe** â‰ˆ CPU çš„æ‰§è¡Œå•å…ƒ
- **Queue** â‰ˆ CPU çš„ç¡¬ä»¶çº¿ç¨‹

### 1.2 MEC çš„å†å²æ¼”è¿›

| GPU ä»£ | æ¶æ„ | MEC æ•°é‡ | è¯´æ˜ |
|--------|------|---------|------|
| **GCN 1-2** | GFX 6-7 | 1 ä¸ª | æœ€åˆå¼•å…¥ MEC |
| **GCN 3-5** | GFX 8-9 | 1-2 ä¸ª | å¼€å§‹æ”¯æŒåŒ MEC |
| **CDNA 1** | GFX 9.0.8 (MI100) | 1 ä¸ª | æ•°æ®ä¸­å¿ƒ GPU |
| **CDNA 2** | GFX 9.0.a (MI250X) | 2 ä¸ª | å¢å¼ºè®¡ç®—èƒ½åŠ› |
| **CDNA 2** | GFX 9.4.2 (MI308X) | 2 ä¸ª | æœ¬æ–‡æ¡£é‡ç‚¹ |
| **CDNA 3** | GFX 9.4.3 (MI300) | 2 ä¸ª | æœ€æ–°æ¶æ„ |
| **RDNA 2-3** | GFX 10-11 | 1-2 ä¸ª | æ¸¸æˆ/æ¶ˆè´¹çº§ GPU |

### 1.3 MEC ä¸å…¶ä»–ç»„ä»¶çš„å…³ç³»

```
GPU ç¡¬ä»¶æ¶æ„
â”‚
â”œâ”€ GFX Block (Graphics & Compute)
â”‚  â”œâ”€ Graphics Engine (ME/PFP/CE)
â”‚  â”‚  â””â”€ è´Ÿè´£å›¾å½¢æ¸²æŸ“ç®¡çº¿
â”‚  â”‚
â”‚  â””â”€ Compute Engine (MEC) â­
â”‚     â”œâ”€ MEC 0 (Primary Compute Engine)
â”‚     â”‚  â””â”€ å¤„ç† Compute/OpenCL/HIP Kernels
â”‚     â”‚
â”‚     â””â”€ MEC 1 (Secondary Compute Engine)
â”‚        â””â”€ æ‰©å±•è®¡ç®—èƒ½åŠ›ï¼ˆå¦‚æœå­˜åœ¨ï¼‰
â”‚
â”œâ”€ SDMA (System DMA Engine)
â”‚  â””â”€ è´Ÿè´£å†…å­˜æ‹·è´
â”‚
â””â”€ Display Controller
   â””â”€ è´Ÿè´£æ˜¾ç¤ºè¾“å‡º
```

---

## 2. MEC æ¶æ„å±‚æ¬¡è¯¦è§£

### 2.1 ä¸‰å±‚æ¶æ„ï¼šMEC â†’ Pipe â†’ Queue

```
MECï¼ˆMicro-Engine Computeï¼‰
  â”‚
  â”œâ”€ Pipe 0ï¼ˆç®¡é“ 0ï¼‰
  â”‚  â”œâ”€ Queue 0 â”€â”€â”
  â”‚  â”œâ”€ Queue 1   â”‚
  â”‚  â”œâ”€ Queue 2   â”œâ”€ HQD (Hardware Queue Descriptors)
  â”‚  â”œâ”€ ...       â”‚
  â”‚  â””â”€ Queue 7 â”€â”€â”˜
  â”‚
  â”œâ”€ Pipe 1ï¼ˆç®¡é“ 1ï¼‰
  â”‚  â””â”€ Queue 0-7
  â”‚
  â”œâ”€ Pipe 2ï¼ˆç®¡é“ 2ï¼‰
  â”‚  â””â”€ Queue 0-7
  â”‚
  â””â”€ Pipe 3ï¼ˆç®¡é“ 3ï¼‰
     â””â”€ Queue 0-7
```

### 2.2 å„å±‚å«ä¹‰

#### 2.2.1 MEC å±‚ï¼ˆMicro-Engineï¼‰

| å±æ€§ | è¯´æ˜ |
|------|------|
| **å®šä¹‰** | ç‹¬ç«‹çš„è®¡ç®—å¾®å¼•æ“ç¡¬ä»¶å•å…ƒ |
| **åŠŸèƒ½** | ç®¡ç†å’Œè°ƒåº¦è®¡ç®—é˜Ÿåˆ—ï¼Œæ‰§è¡Œ AQL packets |
| **å›ºä»¶** | è¿è¡Œç‹¬ç«‹çš„ MEC å¾®ä»£ç ï¼ˆMEC firmwareï¼‰ |
| **å¯„å­˜å™¨** | ç‹¬ç«‹çš„å¯„å­˜å™¨ç©ºé—´ï¼ˆCP_MEC_*ï¼‰ |
| **ç‹¬ç«‹æ€§** | æ¯ä¸ª MEC å¯ä»¥ç‹¬ç«‹å·¥ä½œ |

#### 2.2.2 Pipe å±‚ï¼ˆç®¡é“ï¼‰

| å±æ€§ | è¯´æ˜ |
|------|------|
| **å®šä¹‰** | MEC å†…éƒ¨çš„é˜Ÿåˆ—ç»„ |
| **åŠŸèƒ½** | è´Ÿè½½å‡è¡¡ï¼Œå°†é˜Ÿåˆ—åˆ†ç»„ç®¡ç† |
| **å¹¶è¡Œæ€§** | ä¸åŒ Pipe å¯ä»¥å¹¶è¡Œå¤„ç†é˜Ÿåˆ— |
| **èµ„æºéš”ç¦»** | ä¸€å®šç¨‹åº¦çš„èµ„æºéš”ç¦» |

#### 2.2.3 Queue å±‚ï¼ˆé˜Ÿåˆ—ï¼‰

| å±æ€§ | è¯´æ˜ |
|------|------|
| **å®šä¹‰** | ç¡¬ä»¶é˜Ÿåˆ—æ§½ä½ï¼ˆHQDï¼‰ |
| **åŠŸèƒ½** | å­˜å‚¨é˜Ÿåˆ—çš„å…ƒæ•°æ®å’ŒçŠ¶æ€ |
| **å¯¹åº”** | æ¯ä¸ª Queue å¯¹åº”ä¸€ç»„ CP_HQD_* å¯„å­˜å™¨ |
| **ç”¨æˆ·å¯è§** | å¯¹åº”ç”¨æˆ·ç©ºé—´çš„ HSA Queue |

### 2.3 MI308X çš„å®Œæ•´æ¶æ„

```
MI308X (gfx942, IP 9.4.2)
â”‚
â”œâ”€ MEC 0ï¼ˆç”¨äº KFD Computeï¼‰â­
â”‚  â”‚
â”‚  â”œâ”€ Pipe 0
â”‚  â”‚  â”œâ”€ Queue 0 (HQD #0)  â† CP_HQD å¯„å­˜å™¨ç»„ 0
â”‚  â”‚  â”œâ”€ Queue 1 (HQD #1)  â† CP_HQD å¯„å­˜å™¨ç»„ 1
â”‚  â”‚  â”œâ”€ Queue 2 (HQD #2)
â”‚  â”‚  â”œâ”€ Queue 3 (HQD #3)
â”‚  â”‚  â”œâ”€ Queue 4 (HQD #4)
â”‚  â”‚  â”œâ”€ Queue 5 (HQD #5)
â”‚  â”‚  â”œâ”€ Queue 6 (HQD #6)
â”‚  â”‚  â””â”€ Queue 7 (HQD #7)
â”‚  â”‚
â”‚  â”œâ”€ Pipe 1
â”‚  â”‚  â””â”€ Queue 0-7 (HQD #8-15)
â”‚  â”‚
â”‚  â”œâ”€ Pipe 2
â”‚  â”‚  â””â”€ Queue 0-7 (HQD #16-23)
â”‚  â”‚
â”‚  â””â”€ Pipe 3
â”‚     â””â”€ Queue 0-7 (HQD #24-31)
â”‚
â”‚  â””â”€ å°è®¡: 4 pipes Ã— 8 queues = 32 ä¸ª HQD
â”‚
â””â”€ MEC 1ï¼ˆé¢„ç•™ï¼Œä¸ç”¨äº KFDï¼‰
   â””â”€ Pipe 0-3
      â””â”€ å„ 8 ä¸ª queues
      â””â”€ å°è®¡: 32 ä¸ª HQD

æ€»ç¡¬ä»¶é˜Ÿåˆ—: 2 MECs Ã— 32 HQDs = 64 ä¸ª HQDï¼ˆç†è®ºï¼‰
KFD å¯ç”¨: 1 MEC Ã— 32 HQDs = 32 ä¸ª HQDï¼ˆå®é™…ï¼‰
```

---

## 3. ç¡¬ä»¶é…ç½®å’Œä»£ç è¯æ®

### 3.1 MI308X çš„ MEC é…ç½®

**ä»£ç ä½ç½®**: `ROCm_keyDriver/kfd-amdgpu-debug-20260106/amd/amdgpu/gfx_v9_0.c`

**æ³¨æ„**: MI308X æ˜¯ **gfx942 (IP 9.4.2)**ï¼Œå…¶é…ç½®åœ¨ gfx9 ç³»åˆ—é€šç”¨æ–‡ä»¶ä¸­ã€‚

```c
// è¡Œ 2220-2233: æ ¹æ® IP ç‰ˆæœ¬è®¾ç½® MEC æ•°é‡

static int gfx_v9_0_sw_init(void *handle)
{
    struct amdgpu_device *adev = (struct amdgpu_device *)handle;
    
    // ... å…¶ä»–åˆå§‹åŒ– ...
    
    switch (amdgpu_ip_version(adev, GC_HWIP, 0)) {
    case IP_VERSION(9, 0, 1):
    case IP_VERSION(9, 2, 1):
    case IP_VERSION(9, 4, 0):
    case IP_VERSION(9, 2, 2):
    case IP_VERSION(9, 1, 0):
    case IP_VERSION(9, 4, 1):
    case IP_VERSION(9, 3, 0):
    case IP_VERSION(9, 4, 2):  // â­ MI308X (gfx942)
        adev->gfx.mec.num_mec = 2;  // â­ 2 ä¸ª MECs
        break;
    default:
        adev->gfx.mec.num_mec = 1;
        break;
    }
    
    // è¡Œ 2272-2273: é€šç”¨é…ç½®ï¼ˆé€‚ç”¨äºæ‰€æœ‰ gfx9 ç³»åˆ—ï¼‰
    adev->gfx.mec.num_pipe_per_mec = 4;     // â­ æ¯ä¸ª MEC 4 ä¸ª pipes
    adev->gfx.mec.num_queue_per_pipe = 8;   // â­ æ¯ä¸ª pipe 8 ä¸ª queues
    
    // ... å…¶ä»–é…ç½® ...
    
    return 0;
}
```

### 3.2 MEC æ•°æ®ç»“æ„å®šä¹‰

**ä»£ç ä½ç½®**: `ROCm_keyDriver/kfd-amdgpu-debug-20260106/amd/amdgpu/amdgpu_gfx.h`

```c
// è¡Œ 102-114

struct amdgpu_mec {
    // MEC å›ºä»¶ç›¸å…³
    struct amdgpu_bo    *hpd_eop_obj;       // HPD (High Priority Doorbell) EOP buffer
    u64                 hpd_eop_gpu_addr;
    struct amdgpu_bo    *mec_fw_obj;        // MEC å›ºä»¶å¯¹è±¡
    u64                 mec_fw_gpu_addr;
    struct amdgpu_bo    *mec_fw_data_obj;
    u64                 mec_fw_data_gpu_addr;
    
    // MEC æ‹“æ‰‘é…ç½®
    u32 num_mec;                            // â­ MEC æ•°é‡
    u32 num_pipe_per_mec;                   // â­ æ¯ä¸ª MEC çš„ Pipe æ•°é‡
    u32 num_queue_per_pipe;                 // â­ æ¯ä¸ª Pipe çš„ Queue æ•°é‡
    
    // MQD (Memory Queue Descriptor) å¤‡ä»½
    void *mqd_backup[AMDGPU_MAX_COMPUTE_RINGS * AMDGPU_MAX_GC_INSTANCES];
};
```

### 3.3 ä¸åŒ GPU çš„ MEC é…ç½®å¯¹æ¯”

| GPU å‹å· | GFX ç‰ˆæœ¬ | num_mec | num_pipe_per_mec | num_queue_per_pipe | æ€» HQD æ•°ï¼ˆper MECï¼‰ |
|---------|----------|---------|------------------|-------------------|-------------------|
| **MI308X** | gfx942 | 2 | 4 | 8 | 32 |
| **MI300A/X** | gfx940/941 | 2 | 4 | 8 | 32 |
| **MI250X** | gfx90a | 2 | 4 | 8 | 32 |
| **MI100** | gfx908 | 1 | 4 | 8 | 32 |
| **Vega 20** | gfx906 | 2 | 4 | 8 | 32 |
| **RX 6900 XT** | gfx1030 | 2 | 4 | 8 | 32 |
| **RX 7900 XTX** | gfx1100 | 2 | 4 | 8 | 32 |

**è§‚å¯Ÿ**:
- âœ… Pipe å’Œ Queue æ•°é‡åœ¨ä¸åŒ GPU é—´**éå¸¸ä¸€è‡´**ï¼ˆ4 pipes Ã— 8 queues = 32 HQDsï¼‰
- âœ… è¿™æ˜¯ AMD GPU æ¶æ„çš„æ ‡å‡†é…ç½®
- âœ… ä¸»è¦åŒºåˆ«åœ¨ MEC æ•°é‡ï¼ˆ1 ä¸ªæˆ– 2 ä¸ªï¼‰

---

## 4. XCD/XCP æ¶æ„ä¸åˆ†åŒºæ¨¡å¼ â­ **MI308X ç‰¹æ€§**

### 4.1 ä»€ä¹ˆæ˜¯ XCD å’Œ XCCï¼Ÿ

**å…³é”®æ¦‚å¿µ**:
- **XCD = eXtended Compute Dieï¼ˆæ‰©å±•è®¡ç®—èŠ¯ç‰‡ï¼‰** - ç‰©ç†ç¡¬ä»¶å•å…ƒ
- **XCC = eXtended Compute Coreï¼ˆæ‰©å±•è®¡ç®—æ ¸å¿ƒï¼‰** - é€»è¾‘è½¯ä»¶å•å…ƒ

MI308X é‡‡ç”¨ **chipletï¼ˆèŠ¯ç‰‡å°ç‰‡ï¼‰æ¶æ„**ï¼š

```
MI308X æ¶æ„ï¼ˆç³»ç»Ÿè§‚å¯Ÿï¼‰
â”‚
â”œâ”€ 8 ä¸ª XCC (eXtended Compute Core) â­ è½¯ä»¶å¯è§
â”‚  â”œâ”€ XCC 0: é€»è¾‘è®¡ç®—æ ¸å¿ƒï¼ˆå¯¹åº” renderD128ï¼‰
â”‚  â”œâ”€ XCC 1: é€»è¾‘è®¡ç®—æ ¸å¿ƒï¼ˆå¯¹åº” renderD129ï¼‰
â”‚  â”œâ”€ ...
â”‚  â””â”€ XCC 7: é€»è¾‘è®¡ç®—æ ¸å¿ƒï¼ˆå¯¹åº” renderD135ï¼‰
â”‚
â”œâ”€ XCD ç‰©ç†æ•°é‡: **æœªåœ¨ä»£ç ä¸­æ˜ç¡®** âš ï¸
â”‚  â””â”€ æ¨æµ‹: å¯èƒ½æ˜¯ 4 ä¸ªæˆ– 8 ä¸ªï¼ˆå–å†³äºæ¯ XCD çš„ CU æ•°é‡ï¼‰
â”‚
â””â”€ ç»Ÿä¸€çš„å†…å­˜å’Œäº’è¿ç³»ç»Ÿ
```

**ç³»ç»Ÿå¯è§‚å¯Ÿåˆ°çš„è¯æ®**:
```bash
# æ¯ä¸ª GPU æœ‰ 8 ä¸ª render èŠ‚ç‚¹ï¼ˆå¯¹åº” 8 ä¸ª XCCï¼‰
$ ls /dev/dri/renderD{128..135}
renderD128 renderD129 ... renderD135  # GPU 1 çš„ 8 ä¸ª XCC

# æ¯ä¸ª GPU æœ‰ 80 ä¸ª Compute Units
$ rocminfo | grep -A2 "Name.*gfx942"
Compute Unit:            80  # æ¯ä¸ª MI308X èŠ¯ç‰‡
```

**é‡è¦è¯´æ˜** âš ï¸:
- **XCC (8 ä¸ª)**: å¯ä»¥é€šè¿‡ render èŠ‚ç‚¹ç›´æ¥è§‚å¯Ÿï¼Œä»£ç ä¸­æœ‰ `xcc_mask` ç®¡ç†
- **XCD æ•°é‡**: åœ¨é©±åŠ¨ä»£ç å’Œæ—¥å¿—ä¸­**æ²¡æœ‰ç›´æ¥è¯æ®**ï¼Œåªèƒ½é€šè¿‡ CU æ•°é‡æ¨æµ‹
  - å‡è®¾ 1: 4 ä¸ª XCD Ã— 20 CU/XCD = 80 CU
  - å‡è®¾ 2: 8 ä¸ª XCD Ã— 10 CU/XCD = 80 CU
- æœ¬æ–‡æ¡£ä¸»è¦è®¨è®º**è½¯ä»¶å¯è§çš„ XCC**ï¼Œè€Œéç‰©ç† XCD

**æ¯ä¸ª XCC åŒ…å«**:
- çº¦ 10-20 ä¸ªè®¡ç®—å•å…ƒï¼ˆCUsï¼‰
- L1/L2 ç¼“å­˜
- ç‹¬ç«‹çš„è°ƒåº¦èƒ½åŠ›

### 4.2 XCP (XCC Partition) è½¯ä»¶æŠ½è±¡

**XCP = XCC Partitionï¼ˆXCC åˆ†åŒºï¼‰**

é©±åŠ¨å±‚ä½¿ç”¨ **XCP** ä½œä¸ºè½¯ä»¶æŠ½è±¡æ¥ç®¡ç†é€»è¾‘çš„ **XCC**ï¼ˆä¸æ˜¯ç‰©ç†çš„ XCDï¼‰ï¼š

```c
// ROCm_keyDriver/.../amd/amdgpu/amdgpu_xcp.h

#define MAX_XCP 8  // æœ€å¤šæ”¯æŒ 8 ä¸ª XCP

struct amdgpu_xcp_mgr {
    struct amdgpu_device *adev;
    struct amdgpu_xcp xcp[MAX_XCP];  // 8 ä¸ªç‹¬ç«‹çš„ XCP
    uint8_t num_xcps;                 // å½“å‰æ¿€æ´»çš„ XCP æ•°é‡
    int8_t mode;                      // åˆ†åŒºæ¨¡å¼
    struct mutex xcp_lock;
    // ...
};

struct amdgpu_xcp {
    struct amdgpu_xcp_ip ip[AMDGPU_XCP_MAX_BLOCKS];  // IP å—ï¼ˆGFX, SDMA, VCNï¼‰
    uint8_t id;                      // XCP ID (0-7)
    uint8_t mem_id;                  // å†…å­˜åˆ†åŒº ID
    struct drm_device *ddev;         // ç‹¬ç«‹çš„ DRM è®¾å¤‡ï¼ˆPrimary nodeï¼‰
    struct drm_device *rdev;         // ç‹¬ç«‹çš„ DRM è®¾å¤‡ï¼ˆRender nodeï¼‰
    atomic_t ref_cnt;
    // ...
};
```

**ä»£ç ä½ç½®**: `ROCm_keyDriver/kfd-amdgpu-debug-20260106/amd/amdgpu/amdgpu_xcp.h`

### 4.3 æ”¯æŒçš„åˆ†åŒºæ¨¡å¼ (Partition Modes)

MI308X æ”¯æŒå¤šç§åˆ†åŒºæ¨¡å¼ï¼Œå…è®¸çµæ´»é…ç½® **8 ä¸ª XCC**ï¼ˆé€»è¾‘æ ¸å¿ƒï¼‰ï¼š

```c
// ROCm_keyDriver/.../amd/amdgpu/amdgpu_gfx.h: 63-72

enum amdgpu_gfx_partition {
    AMDGPU_SPX_PARTITION_MODE = 0,  // Single Partition
    AMDGPU_DPX_PARTITION_MODE = 1,  // Dual Partition
    AMDGPU_TPX_PARTITION_MODE = 2,  // Triple Partition
    AMDGPU_QPX_PARTITION_MODE = 3,  // Quad Partition
    AMDGPU_CPX_PARTITION_MODE = 4,  // Custom Partition
    AMDGPU_UNKNOWN_COMPUTE_PARTITION_MODE = -1,
    AMDGPU_AUTO_COMPUTE_PARTITION_MODE = -2,
};
```

| æ¨¡å¼ | åˆ†åŒºæ•° | æ¯åˆ†åŒº XCC æ•° | XCC åˆ†é… | å…¸å‹ç”¨é€” |
|------|--------|--------------|---------|---------|
| **SPX** | 1 | 8 | 1Ã—8 | å•è¿›ç¨‹æœ€å¤§æ€§èƒ½ |
| **DPX** | 2 | 4 | 2Ã—4 | åŒè¿›ç¨‹ä¸¥æ ¼éš”ç¦» |
| **TPX** | 3 | ä¸å‡åŒ€ | 3Ã—2 + 1Ã—2 | ä¸‰è¿›ç¨‹åœºæ™¯ |
| **QPX** | 4 | 2 | 4Ã—2 | å››è¿›ç¨‹ç»†ç²’åº¦éš”ç¦» |
| **CPX** | å¯é…ç½® | çµæ´» | è‡ªå®šä¹‰ | ç‰¹æ®Šéœ€æ±‚ |

**åˆ†åŒºæ¨¡å¼åˆ‡æ¢**ï¼ˆåŠ¨æ€é‡é…ç½®ï¼‰:

```c
// ROCm_keyDriver/.../amd/amdgpu/amdgpu_xcp.c

// åˆ‡æ¢åˆ†åŒºæ¨¡å¼
int amdgpu_xcp_switch_partition_mode(struct amdgpu_xcp_mgr *xcp_mgr, int mode);

// æŸ¥è¯¢å½“å‰åˆ†åŒºæ¨¡å¼
int amdgpu_xcp_query_partition_mode(struct amdgpu_xcp_mgr *xcp_mgr, u32 flags);

// è·å–æŒ‡å®š XCP çš„èµ„æº
int amdgpu_xcp_get_partition(struct amdgpu_xcp_mgr *xcp_mgr,
                             enum AMDGPU_XCP_IP_BLOCK ip, int instance);
```

### 4.4 XCP ä¸ DRI è®¾å¤‡çš„æ˜ å°„å…³ç³» ğŸ”

**è¿™å°±æ˜¯ä¸ºä»€ä¹ˆç³»ç»Ÿä¸­æœ‰ 127 ä¸ª DRI è®¾å¤‡ï¼**

```
DRI è®¾å¤‡åˆ†å¸ƒ (ä»¥ GPU 1 ä¸ºä¾‹ï¼Œ0000:0a:00.0)
â”‚
â”œâ”€ Primary Nodes (DRI 1-8)
â”‚  â”œâ”€ DRI 1: XCC 0 - æ˜¾ç¤ºå’Œç‰¹æƒæ“ä½œ
â”‚  â”œâ”€ DRI 2: XCC 1
â”‚  â”œâ”€ DRI 3: XCC 2
â”‚  â”œâ”€ DRI 4: XCC 3
â”‚  â”œâ”€ DRI 5: XCC 4
â”‚  â”œâ”€ DRI 6: XCC 5
â”‚  â”œâ”€ DRI 7: XCC 6
â”‚  â””â”€ DRI 8: XCC 7
â”‚
â””â”€ Render Nodes (DRI 128-135) â­ ç³»ç»Ÿå®é™…è§‚å¯Ÿ
   â”œâ”€ DRI 128: XCC 0 - è®¡ç®—å’Œæ¸²æŸ“ï¼ˆæ— éœ€ç‰¹æƒï¼‰
   â”œâ”€ DRI 129: XCC 1
   â”œâ”€ ...
   â””â”€ DRI 135: XCC 7

è½¯ä»¶æ¶æ„ï¼ˆå¯éªŒè¯ï¼‰:
- 8 ä¸ª XCC (é€»è¾‘æ ¸å¿ƒï¼Œå¯¹åº” 8 ä¸ª render èŠ‚ç‚¹) âœ…
- 8 ä¸ª XCP (è½¯ä»¶åˆ†åŒºï¼Œå¯¹åº” 8 ä¸ª XCC) âœ…
- 80 ä¸ª Compute Unitsï¼ˆæ¯ä¸ª GPUï¼‰âœ…

ç‰©ç†æ¶æ„ï¼ˆæœªç¡®è®¤ï¼‰:
- XCD æ•°é‡: ä»£ç /æ—¥å¿—ä¸­æ— ç›´æ¥è¯æ® âš ï¸

DRI è®¾å¤‡æ€»æ•°: 8 GPU Ã— 8 XCC Ã— 2 èŠ‚ç‚¹ç±»å‹ + 1 é›†æˆæ˜¾å¡ = 129 ä¸ª DRI è®¾å¤‡
```

**éªŒè¯å‘½ä»¤**:

```bash
# æŸ¥çœ‹ DRI è®¾å¤‡çš„å®é™…æ˜ å°„
$ for i in {1..8} {128..135}; do 
    echo -n "DRI $i: "; 
    sudo cat /sys/kernel/debug/dri/$i/name; 
done

# è¾“å‡ºç¤ºä¾‹:
# DRI 1: amdgpu dev=0000:0a:00.0 unique=0000:0a:00.0  (XCC 0)
# DRI 2: amdgpu dev=0000:0a:00.0 unique=0000:0a:00.0  (XCC 1)
# DRI 3: amdgpu dev=0000:0a:00.0 unique=0000:0a:00.0  (XCC 2)
# ...
# DRI 128: amdgpu dev=0000:0a:00.0 unique=0000:0a:00.0  (XCC 0 render)
# DRI 129: amdgpu dev=0000:0a:00.0 unique=0000:0a:00.0  (XCC 1 render)
```

### 4.5 XCP çš„ç‹¬ç«‹æ§åˆ¶èƒ½åŠ›

é©±åŠ¨å±‚é¢å¯¹æ¯ä¸ª XCP çš„ç²¾ç»†æ§åˆ¶ï¼š

```c
// ROCm_keyDriver/.../amd/amdgpu/amdgpu_xcp.h

// éå†æ‰€æœ‰ XCP
#define for_each_xcp(xcp_mgr, xcp, i) \
    for (i = 0, xcp = amdgpu_get_next_xcp(xcp_mgr, &i); xcp; \
         ++i, xcp = amdgpu_get_next_xcp(xcp_mgr, &i))

// å•ä¸ª XCP çš„ç”µæºç®¡ç†
int amdgpu_xcp_prepare_suspend(struct amdgpu_xcp_mgr *xcp_mgr, int xcp_id);
int amdgpu_xcp_suspend(struct amdgpu_xcp_mgr *xcp_mgr, int xcp_id);
int amdgpu_xcp_prepare_resume(struct amdgpu_xcp_mgr *xcp_mgr, int xcp_id);
int amdgpu_xcp_resume(struct amdgpu_xcp_mgr *xcp_mgr, int xcp_id);

// ä¸º Ring åˆ†é…ç‰¹å®šçš„ XCP
static void aqua_vanjaram_set_xcp_id(struct amdgpu_device *adev,
                     uint32_t inst_idx, struct amdgpu_ring *ring)
{
    int xcp_id = amdgpu_xcp_get_partition(adev->xcp_mgr, ip_blk, inst_mask);
    ring->xcp_id = xcp_id;  // Ring ç»‘å®šåˆ°ç‰¹å®š XCP
}
```

**XCP ç‹¬ç«‹æ§åˆ¶èƒ½åŠ›æ€»ç»“**:

| èƒ½åŠ› | æ˜¯å¦æ”¯æŒ | è¯´æ˜ |
|------|---------|------|
| **ç‹¬ç«‹è®¿é—®** | âœ… æ˜¯ | æ¯ä¸ª XCC æœ‰ç‹¬ç«‹çš„ DRI èŠ‚ç‚¹ |
| **åŠ¨æ€åˆ†åŒº** | âœ… æ˜¯ | è¿è¡Œæ—¶åˆ‡æ¢åˆ†åŒºæ¨¡å¼ |
| **èµ„æºéš”ç¦»** | âœ… æ˜¯ | VMIDã€å†…å­˜ã€è°ƒåº¦å™¨å®Œå…¨éš”ç¦» |
| **å•ç‹¬æŒ‚èµ·/æ¢å¤** | âœ… æ˜¯ | å¯ä»¥å•ç‹¬æ“ä½œæŸä¸ª XCP (XCC) |
| **ç‹¬ç«‹è°ƒåº¦** | âœ… æ˜¯ | æ¯ä¸ª XCP æœ‰ç‹¬ç«‹çš„ GPU scheduler |
| **é€‰æ‹©ç‰¹å®š XCC** | âœ… æ˜¯ | é€šè¿‡ `xcp_id` å‚æ•°ç²¾ç¡®æŒ‡å®š |

### 4.6 ç”¨æˆ·ç©ºé—´å¦‚ä½•ä½¿ç”¨ XCPï¼Ÿ

**æ–¹å¼ 1: ç¯å¢ƒå˜é‡é€‰æ‹©**

```bash
# é€‰æ‹©ç‰¹å®šçš„ GPU åˆ†åŒº
export CUDA_VISIBLE_DEVICES=0,1  # é€‰æ‹©å‰ 2 ä¸ªåˆ†åŒº

# ROCm ç¯å¢ƒå˜é‡
export ROCR_VISIBLE_DEVICES=0    # åªä½¿ç”¨ç¬¬ä¸€ä¸ª XCP
export HIP_VISIBLE_DEVICES=0,2   # ä½¿ç”¨ XCP 0 å’Œ XCP 2
```

**æ–¹å¼ 2: ROCm Runtime API**

```c
// HSA API: æšä¸¾æ‰€æœ‰ agentï¼ˆå¯¹åº”ä¸åŒçš„ XCPï¼‰
hsa_status_t hsa_iterate_agents(
    hsa_status_t (*callback)(hsa_agent_t agent, void* data),
    void* data
);

// åœ¨ç‰¹å®š agent (XCP) ä¸Šåˆ›å»ºé˜Ÿåˆ—
hsa_status_t hsa_queue_create(
    hsa_agent_t agent,      // æŒ‡å®š XCP
    uint32_t size,
    hsa_queue_type_t type,
    // ...
    hsa_queue_t** queue
);
```

**æ–¹å¼ 3: ç›´æ¥è®¿é—® DRI èŠ‚ç‚¹**

```bash
# ç›´æ¥æ‰“å¼€ç‰¹å®šçš„ render node
int fd = open("/dev/dri/renderD128", O_RDWR);  // XCP 0
int fd = open("/dev/dri/renderD129", O_RDWR);  // XCP 1
```

### 4.7 éªŒè¯å’Œè°ƒè¯• XCP â­ **å®æˆ˜éªŒè¯**

#### 4.7.1 é€šè¿‡ sysfs æŸ¥çœ‹åˆ†åŒºæ¨¡å¼ï¼ˆæ¨èï¼‰

MI308X æä¾›äº†**å®˜æ–¹ sysfs æ¥å£**æ¥æŸ¥çœ‹å’Œé…ç½®åˆ†åŒºæ¨¡å¼ï¼š

```bash
# 1. æŸ¥çœ‹å½“å‰çš„è®¡ç®—åˆ†åŒºæ¨¡å¼ï¼ˆCompute Partitionï¼‰
$ cat /sys/class/drm/card*/device/current_compute_partition
SPX

# 2. æŸ¥çœ‹å¯ç”¨çš„è®¡ç®—åˆ†åŒºæ¨¡å¼
$ cat /sys/class/drm/card*/device/available_compute_partition
SPX, DPX, CPX

# 3. æŸ¥çœ‹å½“å‰çš„å†…å­˜åˆ†åŒºæ¨¡å¼ï¼ˆMemory Partitionï¼‰
$ cat /sys/class/drm/card*/device/current_memory_partition
NPS1

# 4. æŸ¥çœ‹å¯ç”¨çš„å†…å­˜åˆ†åŒºæ¨¡å¼
$ cat /sys/class/drm/card*/device/available_memory_partition
NPS1, NPS4

# 5. åˆ‡æ¢åˆ†åŒºæ¨¡å¼ï¼ˆéœ€è¦ root æƒé™ï¼‰âš ï¸
$ echo "DPX" | sudo tee /sys/class/drm/card1/device/current_compute_partition
# æ³¨æ„: åˆ‡æ¢æ¨¡å¼å¯èƒ½éœ€è¦é‡æ–°åŠ è½½åº”ç”¨ç¨‹åº
```

**ä»£ç å®ç°**: `ROCm_keyDriver/.../amd/amdgpu/amdgpu_gfx.c`

```c
// Line 1346-1362: è¯»å–å½“å‰åˆ†åŒºæ¨¡å¼
static ssize_t amdgpu_gfx_get_current_compute_partition(struct device *dev,
                        struct device_attribute *addr, char *buf)
{
    struct amdgpu_device *adev = drm_to_adev(dev_get_drvdata(dev));
    int mode = amdgpu_xcp_query_partition_mode(adev->xcp_mgr, 
                                              AMDGPU_XCP_FL_NONE);
    return sysfs_emit(buf, "%s\n", amdgpu_gfx_compute_mode_desc(mode));
}

// Line 1364-1413: è®¾ç½®åˆ†åŒºæ¨¡å¼
static ssize_t amdgpu_gfx_set_compute_partition(struct device *dev,
                        struct device_attribute *addr,
                        const char *buf, size_t count)
{
    // è§£ææ¨¡å¼å­—ç¬¦ä¸²
    if (!strncasecmp("SPX", buf, strlen("SPX"))) {
        mode = AMDGPU_SPX_PARTITION_MODE;
    } else if (!strncasecmp("DPX", buf, strlen("DPX"))) {
        // DPX è¦æ±‚ XCC æ•°é‡æ˜¯ 4 çš„å€æ•°
        if (num_xcc % 4)
            return -EINVAL;
        mode = AMDGPU_DPX_PARTITION_MODE;
    } else if (!strncasecmp("QPX", buf, strlen("QPX"))) {
        // QPX è¦æ±‚ XCC æ•°é‡æ˜¯ 8
        if (num_xcc != 8)
            return -EINVAL;
        mode = AMDGPU_QPX_PARTITION_MODE;
    }
    // ...
    ret = amdgpu_xcp_switch_partition_mode(adev->xcp_mgr, mode);
    return ret ? ret : count;
}
```

# SR 26
[root@hjbog-srdc-26 device]# cat /sys/class/drm/card*/device/current_compute_partition
SPX
SPX
SPX
SPX
SPX
SPX
SPX
SPX
[root@hjbog-srdc-26 device]# cat /sys/class/drm/card*/device/available_compute_partition
SPX, DPX, CPX
SPX, DPX, CPX
SPX, DPX, CPX
SPX, DPX, CPX
SPX, DPX, CPX
SPX, DPX, CPX
SPX, DPX, CPX
SPX, DPX, CPX

[root@hjbog-srdc-26 device]# cat /sys/class/drm/card*/device/current_memory_partition
NPS1
NPS1
NPS1
NPS1
NPS1
NPS1
NPS1
NPS1

[root@hjbog-srdc-26 device]# cat /sys/class/drm/card*/device/available_memory_partition
NPS1, NPS4
NPS1, NPS4
NPS1, NPS4
NPS1, NPS4
NPS1, NPS4
NPS1, NPS4
NPS1, NPS4
NPS1, NPS4


**âš ï¸ åˆ†åŒºåˆ‡æ¢é™åˆ¶**:
- ä¸èƒ½åœ¨ GPU reset æœŸé—´åˆ‡æ¢
- QPX æ¨¡å¼è¦æ±‚ 8 ä¸ª XCC
- DPX æ¨¡å¼è¦æ±‚ XCC æ•°é‡æ˜¯ 4 çš„å€æ•°
- TPX æ¨¡å¼è¦æ±‚ 6 ä¸ª XCC

**ğŸ“Š sysfs æ¥å£æ€»ç»“ï¼ˆåŸºç¡€æ¥å£ï¼‰**:

| æ–‡ä»¶è·¯å¾„ | æƒé™ | è¯´æ˜ | ç¤ºä¾‹å€¼ |
|---------|------|------|--------|
| `/sys/class/drm/card*/device/current_compute_partition` | rw | å½“å‰è®¡ç®—åˆ†åŒºæ¨¡å¼ | `SPX` |
| `/sys/class/drm/card*/device/available_compute_partition` | r | å¯ç”¨çš„è®¡ç®—åˆ†åŒºæ¨¡å¼ | `SPX, DPX, CPX` |
| `/sys/class/drm/card*/device/current_memory_partition` | r | å½“å‰å†…å­˜åˆ†åŒºæ¨¡å¼ | `NPS1` |
| `/sys/class/drm/card*/device/available_memory_partition` | r | å¯ç”¨çš„å†…å­˜åˆ†åŒºæ¨¡å¼ | `NPS1, NPS4` |

**ğŸ“Š sysfs é«˜çº§é…ç½®æ¥å£ï¼ˆéœ€è¦ root æƒé™ï¼‰**:

```bash
# æŸ¥çœ‹è¯¦ç»†åˆ†åŒºé…ç½®ï¼ˆåœ¨ compute_partition_config/ ç›®å½•ä¸‹ï¼‰
$ sudo cat /sys/class/drm/card1/device/compute_partition_config/xcp_config
SPX

$ sudo cat /sys/class/drm/card1/device/compute_partition_config/supported_xcp_configs
SPX, DPX, CPX

$ sudo cat /sys/class/drm/card1/device/compute_partition_config/supported_nps_configs
NPS1

# æŸ¥çœ‹ç¡¬ä»¶å•å…ƒå®ä¾‹æ•°ï¼ˆnum_inst = å®ä¾‹æ•°ï¼Œnum_shared = å…±äº«æ•°ï¼‰
$ sudo cat /sys/class/drm/card1/device/compute_partition_config/xcc/num_inst
4

$ sudo cat /sys/class/drm/card1/device/compute_partition_config/dma/num_inst
8  # 8 ä¸ª SDMA å¼•æ“

$ sudo cat /sys/class/drm/card1/device/compute_partition_config/dec/num_inst
4  # 4 ä¸ªè§†é¢‘è§£ç å¼•æ“

$ sudo cat /sys/class/drm/card1/device/compute_partition_config/jpeg/num_inst
32  # 32 ä¸ª JPEG è§£ç å™¨
```

**ğŸ’¡ NPS (NUMA Per Socket) å†…å­˜åˆ†åŒºè¯´æ˜**:
- **NPS1**: å•ä¸ª NUMA èŠ‚ç‚¹ï¼ˆé»˜è®¤ï¼‰ï¼Œæ‰€æœ‰ XCC å…±äº«å†…å­˜
- **NPS4**: 4 ä¸ª NUMA èŠ‚ç‚¹ï¼Œæ¯ä¸ª XCC ç»„æœ‰ç‹¬ç«‹å†…å­˜åŸŸ
- å†…å­˜åˆ†åŒºä¸è®¡ç®—åˆ†åŒºç‹¬ç«‹é…ç½®

**âš ï¸ æ³¨æ„**: `xcc/num_inst = 4` å¯èƒ½è¡¨ç¤ºç‰©ç† XCC ç»„æ•°é‡ï¼Œä¸é€»è¾‘ XCC (8 ä¸ª) ä¸åŒ

#### 4.7.2 é€šè¿‡ DRI è®¾å¤‡éªŒè¯

```bash
# åˆ—å‡ºæ‰€æœ‰ render nodes
$ ls /dev/dri/renderD*
/dev/dri/renderD128  # GPU 1, XCC 0
/dev/dri/renderD129  # GPU 1, XCC 1
...
/dev/dri/renderD135  # GPU 1, XCC 7

# æ¯ 8 ä¸ª render èŠ‚ç‚¹å¯¹åº”ä¸€ä¸ª GPU çš„ 8 ä¸ª XCC
```

#### 4.7.3 å®Œæ•´éªŒè¯è„šæœ¬ ğŸ¯

å·²æä¾›å®Œæ•´çš„åˆ†åŒºæ¨¡å¼éªŒè¯è„šæœ¬ï¼š**`scripts/partition_info.sh`**

**è„šæœ¬ä½ç½®**: `/mnt/md0/zhehan/code/coderampup/private_github/amdgpudriver/doc/kernel_submit/scripts/partition_info.sh`

**ä½¿ç”¨æ–¹æ³•**:

```bash
# æ–¹æ³• 1: ç›´æ¥è¿è¡Œï¼ˆæ¨èï¼‰
$ cd /mnt/md0/zhehan/code/coderampup/private_github/amdgpudriver/doc/kernel_submit
$ bash scripts/partition_info.sh

# æ–¹æ³• 2: ç”¨ sudo è¿è¡Œä»¥è·å–æ›´å¤šä¿¡æ¯
$ sudo bash scripts/partition_info.sh

# æ–¹æ³• 3: æ·»åŠ åˆ° PATH
$ export PATH=$PATH:/mnt/md0/zhehan/code/coderampup/private_github/amdgpudriver/doc/kernel_submit/scripts
$ partition_info.sh
```

**è„šæœ¬åŠŸèƒ½**:
- âœ… è‡ªåŠ¨æ‰«ææ‰€æœ‰ GPU å¡
- âœ… æ˜¾ç¤ºè®¡ç®—åˆ†åŒºå’Œå†…å­˜åˆ†åŒºé…ç½®
- âœ… æ˜¾ç¤ºå¯ç”¨çš„åˆ†åŒºæ¨¡å¼
- âœ… æ˜¾ç¤ºç¡¬ä»¶å•å…ƒæ•°é‡ï¼ˆXCC, SDMA, DEC, JPEGï¼‰
- âœ… æ˜¾ç¤º render èŠ‚ç‚¹åˆ†å¸ƒ
- âœ… ç»Ÿè®¡æ€»çš„ render èŠ‚ç‚¹æ•°é‡

**è¾“å‡ºç¤ºä¾‹**:

```bash
$ bash scripts/partition_info.sh
=== card1 ===
Compute Partition: SPX
Available Compute: SPX, DPX, CPX
Memory Partition:  NPS1
Available Memory:  NPS1, NPS4
XCC Instances:     4
SDMA Engines:      8

=== Render Nodes Distribution ===
GPU 0: renderD128 - renderD135
GPU 1: renderD136 - renderD143
...
```

**ä½¿ç”¨ rocm-smi æŸ¥çœ‹**:

```bash
$ rocm-smi --showid

# è¾“å‡ºä¼šæ˜¾ç¤º 8 ä¸ª GPUï¼ˆé€»è¾‘ä¸Šï¼‰ï¼Œæ¯ä¸ªå¯¹åº”ä¸€ä¸ªç‰©ç† MI308X
# æ¯ä¸ª MI308X æœ‰ 8 ä¸ª XCCï¼ˆé€»è¾‘æ ¸å¿ƒï¼‰ï¼Œ80 ä¸ª CU
GPU[0]  : gfx942  (8 XCC, 80 CU)
GPU[1]  : gfx942  (8 XCC, 80 CU)
...
GPU[7]  : gfx942  (8 XCC, 80 CU)

# æ€»è®¡: 8 GPU Ã— 8 XCC = 64 ä¸ªé€»è¾‘ XCC
#      8 GPU Ã— 80 CU = 640 ä¸ª Compute Units
```

**ä»£ç éªŒè¯**:

```c
// ROCm_keyDriver/.../amd/amdkfd/kfd_topology.c

// æšä¸¾ XCCï¼ˆå¯¹åº” XCDï¼‰
int num_xcc = NUM_XCC(knode->xcc_mask);  // è·å– XCC æ•°é‡
int start = ffs(knode->xcc_mask) - 1;    // ç¬¬ä¸€ä¸ª XCC çš„ ID
int end = start + num_xcc;                // æœ€åä¸€ä¸ª XCC çš„ ID

// éå†æ‰€æœ‰ XCC
for (xcc = start; xcc < end; xcc++) {
    // å¯¹æ¯ä¸ª XCC è¿›è¡Œæ“ä½œ
}
```

### 4.8 XCP çš„åº”ç”¨åœºæ™¯

| åœºæ™¯ | æ¨èæ¨¡å¼ | è¯´æ˜ |
|------|---------|------|
| **å•è¿›ç¨‹æœ€å¤§æ€§èƒ½** | SPX (1Ã—8) | AI è®­ç»ƒã€å¤§æ¨¡å‹æ¨ç† |
| **å¤šè¿›ç¨‹ä¸¥æ ¼éš”ç¦»** | DPX/QPX | äº‘ç¯å¢ƒã€å®¹å™¨åŒ–éƒ¨ç½² |
| **èµ„æºå…±äº«** | CPX | çµæ´»é…ç½®ï¼ŒæŒ‰éœ€åˆ†é… |
| **å¼€å‘è°ƒè¯•** | SPX | ç®€å•ç›´æ¥ï¼Œå…¨éƒ¨èµ„æºå¯ç”¨ |

**äº‘ç¯å¢ƒç¤ºä¾‹**:

```yaml
# Kubernetes Pod é…ç½®
resources:
  limits:
    amd.com/gpu: 2  # åˆ†é… 2 ä¸ª XCP (QPX æ¨¡å¼ä¸‹)
```

---

## 5. MEC 0 vs MEC 1ï¼šä¸¤ä¸ª MEC çš„ä¸åŒç”¨é€”

### 5.1 åŒ MEC çš„ä½¿ç”¨ç­–ç•¥ âš ï¸ **é‡è¦æ›´æ–°**

MI308X æœ‰ 2 ä¸ª MECï¼Œ**ä¸¤ä¸ªéƒ½åœ¨ä½¿ç”¨ï¼Œä½†ç”¨é€”ä¸åŒ**ï¼š

| MEC | åˆ«å | ç”¨é€” | VMID | é˜Ÿåˆ—ç±»å‹ |
|-----|------|------|------|---------|
| **MEC 0** | ME 1 | **ç”¨æˆ·æ€ Compute é˜Ÿåˆ—** | 8-15 | AQL é˜Ÿåˆ— (ROCm/HIP) |
| **MEC 1** | ME 2 | **å†…æ ¸æ€ç‰¹æƒé˜Ÿåˆ—** | 0 | KIQ/HIQ (PM4 å‘½ä»¤) |

**KFD ç”¨æˆ·æ€é˜Ÿåˆ—åªä½¿ç”¨ MEC 0**ï¼š

```c
// ROCm_keyDriver/kfd-amdgpu-debug-20260106/amd/amdkfd/kfd_device_queue_manager.c
// è¡Œ 965-997

static int allocate_hqd(struct device_queue_manager *dqm, struct queue *q)
{
    bool set;
    int pipe, bit, i;
    
    set = false;
    
    // è½®è¯¢æ‰€æœ‰ pipes
    for (pipe = dqm->next_pipe_to_allocate, i = 0;
         i < get_pipes_per_mec(dqm);
         pipe = ((pipe + 1) % get_pipes_per_mec(dqm)), ++i) {
        
        // â­ å›ºå®šæ£€æŸ¥ MEC 0ï¼ˆç¬¬ä¸€ä¸ªå‚æ•° = 0ï¼‰
        if (!is_pipe_enabled(dqm, 0, pipe))
            continue;
        
        // åœ¨ MEC 0 çš„ pipe ä¸­åˆ†é… queue
        if (dqm->allocated_queues[pipe] != 0) {
            bit = ffs(dqm->allocated_queues[pipe]) - 1;
            dqm->allocated_queues[pipe] &= ~(1 << bit);
            q->pipe = pipe;
            q->queue = bit;
            set = true;
            break;
        }
    }
    
    if (!set)
        return -EBUSY;
    
    pr_debug("hqd slot - pipe %d, queue %d\n", q->pipe, q->queue);
    
    // æ›´æ–°ä¸‹ä¸€ä¸ªåˆ†é…çš„ pipeï¼ˆæ°´å¹³åˆ†é…ï¼‰
    dqm->next_pipe_to_allocate = (pipe + 1) % get_pipes_per_mec(dqm);
    
    return 0;
}
```

### 5.2 MEC 1 çš„ç‰¹æƒé˜Ÿåˆ—ç”¨é€”

**MEC 1 (ME 2) ä¸“é—¨ç”¨äºå†…æ ¸æ€çš„ç‰¹æƒé˜Ÿåˆ—**ï¼š

| é˜Ÿåˆ—ç±»å‹ | ç”¨é€” | ç¤ºä¾‹ |
|---------|------|------|
| **KIQ** (Kernel Interface Queue) | å†…æ ¸ä¸ GPU é€šä¿¡ | å¯„å­˜å™¨è®¿é—®ã€é˜Ÿåˆ—ç®¡ç†ã€å›ºä»¶å‘½ä»¤ |
| **HIQ** (Hardware Interface Queue) | ç¡¬ä»¶è°ƒåº¦å™¨é€šä¿¡ | MESè°ƒåº¦å‘½ä»¤ï¼ˆå¦‚æœå¯ç”¨MESï¼‰ |
| **ç³»ç»Ÿé˜Ÿåˆ—** | é©±åŠ¨å†…éƒ¨æ“ä½œ | SDMA é˜Ÿåˆ—ã€ç»´æŠ¤ä»»åŠ¡ç­‰ |

**å®é™…ç¤ºä¾‹**ï¼ˆæ¥è‡ª `umr -cpc` è¾“å‡ºï¼‰ï¼š

```
ME 1 Pipe 0: INSTR_PTR 0x47a  INT_STAT_DEBUG 0x4000000
Pipe 0  Queue 2  VMID 8   â† ç”¨æˆ·æ€ Compute é˜Ÿåˆ— (MEC 0)
  PQ BASE 0x7f6c61920000  RPTR 0x10  WPTR 0x10
  MQD 0xa02800  AQL_CONTROL 0x1   â† AQL é˜Ÿåˆ—æ ‡è®°

ME 2 Pipe 0: INSTR_PTR 0x47a  INT_STAT_DEBUG 0x0
Pipe 0  Queue 0  VMID 0   â† å†…æ ¸æ€ç‰¹æƒé˜Ÿåˆ— (MEC 1)
  PQ BASE 0xa00000  RPTR 0x94  WPTR 0x94
  MQD 0x10847dd1000  AQL_CONTROL 0x0   â† é AQLï¼Œæ˜¯ PM4 å‘½ä»¤é˜Ÿåˆ—
```

### 5.3 ä¸ºä»€ä¹ˆç”¨æˆ·é˜Ÿåˆ—ä¸ç”¨ MEC 1ï¼Ÿ

| åŸå›  | è¯´æ˜ |
|------|------|
| **åŠŸèƒ½éš”ç¦»** | ç”¨æˆ·æ€å’Œå†…æ ¸æ€é˜Ÿåˆ—åˆ†ç¦»ï¼Œæé«˜å®‰å…¨æ€§å’Œç¨³å®šæ€§ |
| **èµ„æºé¢„ç•™** | MEC 1 ä¸“é—¨æœåŠ¡å†…æ ¸æ€ï¼Œä¿è¯ç³»ç»Ÿæ“ä½œçš„å“åº”é€Ÿåº¦ |
| **å†å²å…¼å®¹** | æ—©æœŸ GPU åªæœ‰ 1 ä¸ª MECï¼ŒKFD è®¾è®¡åŸºäºå• MEC |
| **å®¹é‡å……è¶³** | 32 ä¸ªç”¨æˆ·é˜Ÿåˆ—ï¼ˆMEC 0ï¼‰é€šå¸¸è¶³å¤Ÿï¼Œå¤§å¤šæ•°åº”ç”¨ä¸éœ€è¦è¶…è¿‡ 32 ä¸ª |
| **ç®€åŒ–ç®¡ç†** | é¿å…è·¨ MEC è°ƒåº¦å¤æ‚æ€§ |

## 6. MEC å›ºä»¶ï¼ˆMEC Firmwareï¼‰

### 6.1 MEC å›ºä»¶çš„ä½œç”¨

```
MEC å›ºä»¶ = MEC å¾®å¼•æ“è¿è¡Œçš„å¾®ä»£ç ç¨‹åº

åŠŸèƒ½:
â”œâ”€ è§£æå’Œæ‰§è¡Œ AQL packets
â”œâ”€ ç®¡ç†é˜Ÿåˆ—çŠ¶æ€ï¼ˆactive, suspended, resetï¼‰
â”œâ”€ å¤„ç† doorbell ä¿¡å·
â”œâ”€ è°ƒåº¦ CUï¼ˆCompute Unitï¼‰æ‰§è¡Œ kernel
â”œâ”€ å¤„ç†é˜Ÿåˆ—æŠ¢å å’Œæ¢å¤
â””â”€ æŠ¥å‘Šé˜Ÿåˆ—äº‹ä»¶å’Œé”™è¯¯
```

### 6.2 MEC å›ºä»¶ç‰ˆæœ¬æŸ¥çœ‹

**æ–¹æ³• 1: dmesg æŸ¥çœ‹**

```bash
$ dmesg | grep -i "mec.*fw"

# è¾“å‡ºç¤ºä¾‹:
[    2.345678] [drm] MEC firmware version: 51 feature version: 51
[    2.345679] [drm] MEC 2 is disabled
```

**æ–¹æ³• 2: sysfs æŸ¥çœ‹**

```bash
$ cat /sys/kernel/debug/dri/0/amdgpu_firmware_info | grep -A3 "MEC"

# è¾“å‡ºç¤ºä¾‹:
MEC feature version: 51, firmware version: 0x00000033
MEC2 feature version: 0, firmware version: 0x00000000
```

**æ–¹æ³• 3: ä»£ç æŸ¥çœ‹**

```c
// ROCm_keyDriver/kfd-amdgpu-debug-20260106/amd/amdkfd/kfd_topology.c
// è¡Œ 2002-2006

switch (KFD_GC_VERSION(knode)) {
case IP_VERSION(9, 4, 2):  // MI308X
    firmware_supported = dev->gpu->kfd->mec_fw_version >= 51;
    break;
case IP_VERSION(9, 4, 3):  // MI300
    firmware_supported = dev->gpu->kfd->mec_fw_version >= 60;
    break;
// ...
}
```

### 6.3 MEC å›ºä»¶æ–‡ä»¶ä½ç½®

```bash
# MEC å›ºä»¶æ–‡ä»¶é€šå¸¸ä½äº
/lib/firmware/amdgpu/

# MI308X (gfx942) çš„å›ºä»¶æ–‡ä»¶
gc_9_4_3_mec.bin       # MEC firmware
gc_9_4_3_rlc.bin       # RLC firmware
# ...

# æŸ¥çœ‹å›ºä»¶æ–‡ä»¶
$ ls -lh /lib/firmware/amdgpu/ | grep mec

-rw-r--r-- 1 root root  28K Jan  1 2024 gc_9_4_3_mec.bin
```

---

## 7. MEC å¯„å­˜å™¨è®¿é—®

### 7.1 CP_HQD å¯„å­˜å™¨ç»„

æ¯ä¸ª (MEC, Pipe, Queue) ç»„åˆå¯¹åº”ä¸€ç»„ç‹¬ç«‹çš„ CP_HQD_* å¯„å­˜å™¨ï¼š

```c
// ROCm_keyDriver/kfd-amdgpu-debug-20260106/amd/amdgpu/amdgpu_amdkfd_gfx_v9.c
// è¡Œ 222-299

int kgd_gfx_v9_hqd_load(struct amdgpu_device *adev, void *mqd,
                        uint32_t pipe_id, uint32_t queue_id,
                        uint32_t __user *wptr, uint32_t wptr_shift,
                        uint32_t wptr_mask, struct mm_struct *mm,
                        uint32_t inst)
{
    struct v9_mqd *m;
    uint32_t *mqd_hqd;
    uint32_t reg, hqd_base, data;
    
    m = get_mqd(mqd);
    
    // 1. è·å–è®¿é—®æƒé™ï¼ˆé”å®š SRBMï¼‰
    kgd_gfx_v9_acquire_queue(adev, pipe_id, queue_id, inst);
    
    // 2. å†™å…¥æ‰€æœ‰ CP_HQD_* å¯„å­˜å™¨
    mqd_hqd = &m->cp_mqd_base_addr_lo;
    hqd_base = SOC15_REG_OFFSET(GC, GET_INST(GC, inst), mmCP_MQD_BASE_ADDR);
    
    for (reg = hqd_base;
         reg <= SOC15_REG_OFFSET(GC, GET_INST(GC, inst), mmCP_HQD_PQ_WPTR_HI);
         reg++)
        WREG32_XCC(reg, mqd_hqd[reg - hqd_base], inst);
    
    // 3. æ¿€æ´» Doorbell
    data = REG_SET_FIELD(m->cp_hqd_pq_doorbell_control,
                         CP_HQD_PQ_DOORBELL_CONTROL, DOORBELL_EN, 1);
    WREG32_SOC15_RLC(GC, GET_INST(GC, inst), mmCP_HQD_PQ_DOORBELL_CONTROL, data);
    
    // 4. æ¿€æ´» HQD
    data = REG_SET_FIELD(m->cp_hqd_active, CP_HQD_ACTIVE, ACTIVE, 1);
    WREG32_SOC15_RLC(GC, GET_INST(GC, inst), mmCP_HQD_ACTIVE, data);
    
    // 5. é‡Šæ”¾è®¿é—®æƒé™
    kgd_gfx_v9_release_queue(adev, inst);
    
    return 0;
}
```

### 7.2 ä¸»è¦çš„ CP_HQD å¯„å­˜å™¨

| å¯„å­˜å™¨åç§° | ä½œç”¨ |
|-----------|------|
| `CP_MQD_BASE_ADDR` | MQD åŸºåœ°å€ |
| `CP_HQD_PQ_BASE` | Packet Queue åŸºåœ°å€ |
| `CP_HQD_PQ_RPTR` | Read Pointer |
| `CP_HQD_PQ_WPTR` | Write Pointer |
| `CP_HQD_PQ_DOORBELL_CONTROL` | Doorbell æ§åˆ¶ |
| `CP_HQD_ACTIVE` | é˜Ÿåˆ—æ¿€æ´»çŠ¶æ€ |
| `CP_HQD_VMID` | VMIDï¼ˆè™šæ‹Ÿå†…å­˜ IDï¼‰ |
| `CP_HQD_EOP_BASE_ADDR` | End-Of-Packet åŸºåœ°å€ |
| `CP_HQD_EOP_RPTR` | EOP Read Pointer |
| `CP_HQD_EOP_WPTR` | EOP Write Pointer |

### 7.3 SRBM (System Register Bus Manager) é”æœºåˆ¶

```c
// ROCm_keyDriver/kfd-amdgpu-debug-20260106/amd/amdgpu/amdgpu_amdkfd_gfx_v9.c
// è¡Œ 63-84

void kgd_gfx_v9_acquire_queue(struct amdgpu_device *adev, 
                               uint32_t pipe_id,
                               uint32_t queue_id, 
                               uint32_t inst)
{
    uint32_t mec = (pipe_id / adev->gfx.mec.num_pipe_per_mec) + 1;
    uint32_t pipe = (pipe_id % adev->gfx.mec.num_pipe_per_mec);
    
    // é”å®š SRBMï¼ŒæŒ‡å®šè¦è®¿é—®çš„ (mec, pipe, queue)
    kgd_gfx_v9_lock_srbm(adev, mec, pipe, queue_id, 0, inst);
}

void kgd_gfx_v9_release_queue(struct amdgpu_device *adev, uint32_t inst)
{
    // é‡Šæ”¾ SRBM é”
    kgd_gfx_v9_unlock_srbm(adev, inst);
}
```

**SRBM çš„ä½œç”¨**:
- æ§åˆ¶å¯„å­˜å™¨è®¿é—®çš„è·¯ç”±
- å°†å¯„å­˜å™¨è¯»å†™æ“ä½œå®šå‘åˆ°ç‰¹å®šçš„ (mec, pipe, queue)
- é˜²æ­¢å¹¶å‘è®¿é—®å†²çª
- ç¡®ä¿å¯„å­˜å™¨æ“ä½œçš„åŸå­æ€§

---

## 8. éªŒè¯å’Œè°ƒè¯•æ–¹æ³•

### 8.1 æŸ¥çœ‹ MEC é…ç½®

**æ–¹æ³• 1: dmesg æŸ¥çœ‹åˆå§‹åŒ–æ—¥å¿—**

```bash
$ sudo dmesg | grep -i "mec\|pipe"

# é¢„æœŸè¾“å‡º:
[    2.123456] [drm] amdgpu: num_mec=2
[    2.123457] [drm] amdgpu: num_pipe_per_mec=4
[    2.123458] [drm] amdgpu: num_queue_per_pipe=8
[    2.234567] [drm] kfd: num of pipes: 4
```

**æ–¹æ³• 2: é€šè¿‡ KFD æ—¥å¿—**

```bash
# å¯ç”¨ KFD debug æ—¥å¿—
echo 'module kfd +p' | sudo tee /sys/kernel/debug/dynamic_debug/control

# è¿è¡Œæµ‹è¯•ç¨‹åº
./your_hip_program

# æŸ¥çœ‹æ—¥å¿—
sudo dmesg | grep "num of pipes"
# è¾“å‡º: [drm] kfd: num of pipes: 4
```

**æ–¹æ³• 3: æŸ¥çœ‹æºç é…ç½®**

```bash
# MI308X (gfx942, IP 9.4.2) çš„é…ç½®åœ¨ gfx_v9_0.c ä¸­
$ grep -n "num_pipe_per_mec\|num_queue_per_pipe" \
    /usr/src/amdgpu-*/amd/amdgpu/gfx_v9_0.c

# è¾“å‡º:
2272:   adev->gfx.mec.num_pipe_per_mec = 4;
2273:   adev->gfx.mec.num_queue_per_pipe = 8;

# è¿˜å¯ä»¥æŸ¥çœ‹ MEC æ•°é‡é…ç½®ï¼ˆIP 9.4.2 å¯¹åº”ç¬¬ 2227 è¡Œï¼‰
$ grep -n "IP_VERSION(9, 4, 2)" /usr/src/amdgpu-*/amd/amdgpu/gfx_v9_0.c
2227:   case IP_VERSION(9, 4, 2):
2228:       adev->gfx.mec.num_mec = 2;
```

### 8.2 æŸ¥çœ‹ MEC å›ºä»¶ç‰ˆæœ¬

```bash
# æ–¹æ³•1: dmesg
$ dmesg | grep -i "mec.*firmware"

[    2.345678] [drm] MEC firmware version: 51 feature version: 51

# æ–¹æ³•2: debugfs
$ sudo cat /sys/kernel/debug/dri/0/amdgpu_firmware_info | grep -A2 "MEC"

MEC feature version: 51, firmware version: 0x00000033
MEC2 feature version: 0, firmware version: 0x00000000
```

### 8.3 éªŒè¯åŒ MEC ä½¿ç”¨æƒ…å†µ â­ **å®æˆ˜éªŒè¯**

ä½¿ç”¨ UMR (User-Mode Register Debugger) çš„ `-cpc` é€‰é¡¹å¯ä»¥ç›´æ¥æŸ¥çœ‹ä¸¤ä¸ª MEC çš„å®é™…ä½¿ç”¨æƒ…å†µï¼š

```bash
# å®‰è£… umrï¼ˆå¦‚æœæ²¡æœ‰ï¼‰
# Ubuntu/Debian: apt install umr
# æˆ–ä»æºç ç¼–è¯‘: https://gitlab.freedesktop.org/tomstdenis/umr

# æŸ¥çœ‹ CPC (Command Processor Compute) çŠ¶æ€
$ sudo umr -cpc

# è¾“å‡ºç¤ºä¾‹:
ME 1 Pipe 0: INSTR_PTR 0x47a  INT_STAT_DEBUG 0x4000000
Pipe 0  Queue 2  VMID 8   â† ç”¨æˆ·æ€ Compute é˜Ÿåˆ— (MEC 0)
  PQ BASE 0x7f6c61920000  RPTR 0x10  WPTR 0x10  RPTR_ADDR 0x7f6c61a04080
  EOP BASE 0x7f6c619be000  RPTR 0x40000000  WPTR 0x3f70000
  MQD 0xa02800  DEQ_REQ 0x0  IQ_TIMER 0x0  AQL_CONTROL 0x1   â† AQL é˜Ÿåˆ—æ ‡è®°
  SAVE BASE 0x0  SIZE 0x0  STACK OFFSET 0x0  SIZE 0x0

ME 1 Pipe 1: INSTR_PTR 0x47a  INT_STAT_DEBUG 0x4000000
Pipe 1  Queue 2  VMID 8
  PQ BASE 0x7f6c619c0000  RPTR 0x20  WPTR 0x20
  EOP BASE 0x7f6c61a23000  RPTR 0x40000010  WPTR 0x3ff8010
  MQD 0xa01e00  AQL_CONTROL 0x1

ME 2 Pipe 0: INSTR_PTR 0x47a  INT_STAT_DEBUG 0x0
Pipe 0  Queue 0  VMID 0   â† å†…æ ¸æ€ç‰¹æƒé˜Ÿåˆ— (MEC 1)
  PQ BASE 0xa00000  RPTR 0x94  WPTR 0x94  RPTR_ADDR 0xa01800
  EOP BASE 0xa00800  RPTR 0x40000000  WPTR 0x3ff8000
  MQD 0x10847dd1000  AQL_CONTROL 0x0   â† é AQLï¼Œæ˜¯ PM4 å‘½ä»¤é˜Ÿåˆ—
```

**å…³é”®è§‚å¯Ÿç‚¹**ï¼š
| å­—æ®µ | MEC 0 (ME 1) | MEC 1 (ME 2) | è¯´æ˜ |
|------|-------------|-------------|------|
| **VMID** | 8-15 | 0 | MEC 0 ç”¨äºç”¨æˆ·æ€ï¼ŒMEC 1 ç”¨äºå†…æ ¸æ€ |
| **AQL_CONTROL** | 0x1 | 0x0 | MEC 0 è¿è¡Œ AQL é˜Ÿåˆ—ï¼ŒMEC 1 è¿è¡Œ PM4 é˜Ÿåˆ— |
| **MQD åœ°å€** | å°åœ°å€ (VRAM) | å¤§åœ°å€ (ç³»ç»Ÿå†…å­˜) | ä¸åŒçš„å†…å­˜åˆ†é…ç­–ç•¥ |
| **é˜Ÿåˆ—ç±»å‹** | Compute é˜Ÿåˆ— | KIQ/HIQ ç‰¹æƒé˜Ÿåˆ— | åŠŸèƒ½å®Œå…¨éš”ç¦» |

### 8.4 éªŒè¯ HQD åˆ†é… â­

**é‡è¦**: HQD åˆ†é…æ—¥å¿—é»˜è®¤å…³é—­ï¼Œéœ€è¦é€šè¿‡ Dynamic Debug å¯ç”¨ã€‚

#### å¯ç”¨è°ƒè¯•æ—¥å¿—

```bash
# æ–¹æ³• 1: ä½¿ç”¨æä¾›çš„è„šæœ¬ï¼ˆæ¨èï¼‰
cd scripts
sudo bash enable_kfd_debug.sh

# æ–¹æ³• 2: æ‰‹åŠ¨å¯ç”¨
sudo su -c 'echo "file kfd_device_queue_manager.c line 992 +p" > /sys/kernel/debug/dynamic_debug/control'

# éªŒè¯æ˜¯å¦å¯ç”¨
sudo grep "allocate_hqd" /sys/kernel/debug/dynamic_debug/control
# åº”è¯¥çœ‹åˆ° "=p" æ ‡å¿—ï¼ˆå·²å¯ç”¨ï¼‰
```

#### ä¸ºä»€ä¹ˆçœ‹ä¸åˆ°æ—¥å¿—ï¼Ÿ âš ï¸

**å…³é”®åŸå› **: **HIP/ROCm åœ¨è¿›ç¨‹å¯åŠ¨æ—¶åˆ›å»º Queue æ± ï¼Œåç»­åªæ˜¯å¤ç”¨ï¼Œä¸ä¼šè§¦å‘æ–°çš„ HQD åˆ†é…**

è¦çœ‹åˆ° HQD åˆ†é…æ—¥å¿—ï¼Œéœ€è¦åœ¨**é¦–æ¬¡åˆ›å»º Queue æ—¶**è§‚å¯Ÿï¼š

**æ–¹æ³• 1: ç³»ç»Ÿå¯åŠ¨åé¦–æ¬¡è¿è¡Œï¼ˆæœ€å¯é ï¼‰**

```bash
# ç³»ç»Ÿé‡å¯å
sudo dmesg -C
cd tests
./test_queue_creation
sudo dmesg | grep "hqd slot"
```

**æ–¹æ³• 2: é‡æ–°åŠ è½½ amdgpu æ¨¡å—**

```bash
# âš ï¸ ä¼šä¸­æ–­æ‰€æœ‰ GPU è¿›ç¨‹
sudo pkill -9 -f rocm
sudo dmesg -C
sudo modprobe -r amdgpu && sudo modprobe amdgpu
./test_queue_creation
sudo dmesg | grep "hqd slot"
```

**è¾“å‡ºç¤ºä¾‹**:

```bash
$ sudo dmesg | grep "hqd slot"
[  123.456] kfd: hqd slot - pipe 0, queue 0
[  123.457] kfd: hqd slot - pipe 1, queue 0
[  123.458] kfd: hqd slot - pipe 2, queue 0
[  123.459] kfd: hqd slot - pipe 3, queue 0
```

#### è°ƒè¯•å·¥å…·

```bash
# å®Œæ•´çš„è¯Šæ–­æµç¨‹
cd /mnt/md0/zhehan/code/coderampup/private_github/amdgpudriver/doc/kernel_submit

# 1. å¯ç”¨è°ƒè¯•æ—¥å¿—
sudo bash scripts/enable_kfd_debug.sh

# 2. è¿è¡Œæµ‹è¯•ç¨‹åº
cd tests
./test_queue_creation

# 3. æŸ¥çœ‹æ—¥å¿—ï¼ˆå¯èƒ½ä¸ºç©ºï¼Œè§ä¸Šè¿°åŸå› ï¼‰
sudo dmesg | grep "hqd slot"

# 4. ç¦ç”¨è°ƒè¯•ï¼ˆå¯é€‰ï¼‰
cd ..
sudo bash scripts/disable_kfd_debug.sh
```

### 8.5 è®¡ç®—æ€»é˜Ÿåˆ—æ•°

```python
#!/usr/bin/env python3
# calculate_hqd_count.py

def calculate_hqd_count(num_mec, num_pipe_per_mec, num_queue_per_pipe):
    """è®¡ç®— HQD æ€»æ•°"""
    hqd_per_mec = num_pipe_per_mec * num_queue_per_pipe
    total_hqd = num_mec * hqd_per_mec
    
    print(f"MEC é…ç½®:")
    print(f"  num_mec = {num_mec}")
    print(f"  num_pipe_per_mec = {num_pipe_per_mec}")
    print(f"  num_queue_per_pipe = {num_queue_per_pipe}")
    print(f"\nè®¡ç®—ç»“æœ:")
    print(f"  æ¯ä¸ª MEC çš„ HQD æ•° = {hqd_per_mec}")
    print(f"  æ€» HQD æ•°ï¼ˆç†è®ºï¼‰= {total_hqd}")
    print(f"  KFD å¯ç”¨ HQD æ•° = {hqd_per_mec} (åªä½¿ç”¨ MEC 0)")

# MI308X é…ç½®
calculate_hqd_count(num_mec=2, num_pipe_per_mec=4, num_queue_per_pipe=8)

# è¾“å‡º:
# MEC é…ç½®:
#   num_mec = 2
#   num_pipe_per_mec = 4
#   num_queue_per_pipe = 8
# 
# è®¡ç®—ç»“æœ:
#   æ¯ä¸ª MEC çš„ HQD æ•° = 32
#   æ€» HQD æ•°ï¼ˆç†è®ºï¼‰= 64
#   KFD å¯ç”¨ HQD æ•° = 32 (åªä½¿ç”¨ MEC 0)
```

---

## 9. MEC ç›¸å…³çš„å¸¸è§é—®é¢˜

### 9.1 ä¸ºä»€ä¹ˆç”¨æˆ·æ€åªèƒ½åˆ›å»º 32 ä¸ª Compute Queueï¼Ÿ

**ç­”**: 
- ç¡¬ä»¶ä¸Šæœ‰ 2 ä¸ª MECï¼Œæ¯ä¸ª 32 ä¸ª HQDï¼Œå…± 64 ä¸ª
- **MEC 0** (32 HQDs) ä¸“é—¨ç”¨äº**ç”¨æˆ·æ€ Compute é˜Ÿåˆ—**ï¼ˆVMID 8-15ï¼ŒAQL é˜Ÿåˆ—ï¼‰
- **MEC 1** (32 HQDs) ä¸“é—¨ç”¨äº**å†…æ ¸æ€ç‰¹æƒé˜Ÿåˆ—**ï¼ˆVMID 0ï¼ŒKIQ/HIQï¼‰
- è¿™æ˜¯åŠŸèƒ½éš”ç¦»çš„è®¾è®¡å†³ç­–ï¼Œä¸æ˜¯ç¡¬ä»¶é™åˆ¶

### 9.2 MEC å’Œ CP æ˜¯ä»€ä¹ˆå…³ç³»ï¼Ÿ

**ç­”**:
```
CP (Command Processor) = æ³›æŒ‡ GPU çš„å‘½ä»¤å¤„ç†å™¨
  â”œâ”€ Graphics Engine (ME/PFP/CE) - å›¾å½¢å‘½ä»¤å¤„ç†
  â””â”€ Compute Engine (MEC) - è®¡ç®—å‘½ä»¤å¤„ç† â­

MEC æ˜¯ CP çš„ä¸€ç§ï¼Œä¸“é—¨ç”¨äº Compute å·¥ä½œè´Ÿè½½
```

### 9.3 Pipe å’Œ CU (Compute Unit) çš„å…³ç³»ï¼Ÿ

**ç­”**:
- **Pipe** æ˜¯é˜Ÿåˆ—ç®¡ç†å±‚é¢çš„æ¦‚å¿µï¼ˆè½¯ä»¶/å›ºä»¶å±‚ï¼‰
- **CU** æ˜¯å®é™…æ‰§è¡Œå•å…ƒï¼ˆç¡¬ä»¶å±‚ï¼‰
- æ²¡æœ‰ç›´æ¥çš„ 1:1 æ˜ å°„å…³ç³»
- æ‰€æœ‰ Pipe çš„ Queue éƒ½å…±äº«ç›¸åŒçš„ CU èµ„æº

```
Pipeï¼ˆé˜Ÿåˆ—ç®¡ç†ï¼‰     CUï¼ˆæ‰§è¡Œå•å…ƒï¼‰
â”œâ”€ Pipe 0           â”Œâ”€ CU 0
â”œâ”€ Pipe 1           â”œâ”€ CU 1
â”œâ”€ Pipe 2     â†’â†’â†’   â”œâ”€ ...
â””â”€ Pipe 3           â””â”€ CU 79
    (ç®¡ç†å±‚)            (æ‰§è¡Œå±‚)
                      å…¨éƒ¨å…±äº«
```

### 9.4 å¦‚ä½•çŸ¥é“æŸä¸ª Queue åœ¨å“ªä¸ª MEC/Pipe/Queueï¼Ÿ

**æ–¹æ³• 1: é€šè¿‡ KFD æ—¥å¿—**

```bash
sudo dmesg | grep "hqd slot"
# è¾“å‡º: kfd: hqd slot - pipe 2, queue 3
```

**æ–¹æ³• 2: é€šè¿‡æ•°æ®ç»“æ„**

```c
struct queue {
    uint32_t mec;    // MEC ID (æ€»æ˜¯ 0)
    uint32_t pipe;   // Pipe ID (0-3)
    uint32_t queue;  // Queue ID (0-7)
    // ...
};
```

**æ–¹æ³• 3: é€šè¿‡ procfs (å¦‚æœå¯ç”¨)**

```bash
cat /sys/kernel/debug/kfd/proc/*/queues
```

### 9.5 MEC 1 å®Œå…¨ä¸ç”¨å—ï¼Ÿ

**ç­”**: ä¸å®Œå…¨æ˜¯ã€‚
- KFD Compute Queues **ä¸ä½¿ç”¨** MEC 1
- ä½†å…¶ä»–ç»„ä»¶å¯èƒ½ä½¿ç”¨ MEC 1ï¼š
  - Graphics é˜Ÿåˆ—
  - System é˜Ÿåˆ—
  - ç‰¹æ®Šç”¨é€”é˜Ÿåˆ—
- å…·ä½“ä½¿ç”¨æƒ…å†µå–å†³äºé©±åŠ¨å®ç°

---

## 10. MEC åœ¨æ•´ä¸ª Kernel æäº¤æµç¨‹ä¸­çš„ä½ç½®

```
ã€å®Œæ•´çš„ Kernel æäº¤æµç¨‹ã€‘

åº”ç”¨å±‚:
  hipLaunchKernel()
    â†“
HIP Runtime:
  å‡†å¤‡ AQL packet
    â†“
HSA Runtime:
  å†™ packet åˆ° Queue
  å†™ Doorbell
    â†“
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”
ç¡¬ä»¶å±‚:
    â†“
  Doorbell é€šçŸ¥
    â†“
  MEC å›ºä»¶æ£€æµ‹ â­
    â”‚
    â”œâ”€ ä» Queue è¯»å– AQL packet
    â”œâ”€ è§£æ packet å†…å®¹
    â”œâ”€ åˆ†é… CU èµ„æº
    â””â”€ è°ƒåº¦ kernel æ‰§è¡Œ
         â†“
      CU æ‰§è¡Œ kernel
         â†“
      å†™å…¥ Completion Signal
         â†“
      è§¦å‘ä¸­æ–­ï¼ˆå¯é€‰ï¼‰
```

**MEC çš„å…³é”®ä½œç”¨**:
1. âœ… æ£€æµ‹ Doorbell ä¿¡å·
2. âœ… ä»ç”¨æˆ·ç©ºé—´ Queue è¯»å– AQL packet
3. âœ… è§£æå’ŒéªŒè¯ packet
4. âœ… åˆ†é…å’Œè°ƒåº¦ CU èµ„æº
5. âœ… ç®¡ç† kernel æ‰§è¡Œ
6. âœ… å¤„ç†å®Œæˆä¿¡å·

---

## 11. æ€»ç»“

### 11.1 å…³é”®è¦ç‚¹

| æ¦‚å¿µ | è¯´æ˜ |
|------|------|
| **MEC** | GPU ä¸­çš„è®¡ç®—å¾®å¼•æ“ï¼Œè´Ÿè´£ç®¡ç†è®¡ç®—é˜Ÿåˆ— |
| **åŒ MEC** | MI308X æœ‰ 2 ä¸ª MECï¼Œå„å¸å…¶èŒ |
| **MEC 0** | ç”¨äºç”¨æˆ·æ€ Compute é˜Ÿåˆ—ï¼ˆ32ä¸ª HQDsï¼ŒVMID 8-15ï¼‰ |
| **MEC 1** | ç”¨äºå†…æ ¸æ€ç‰¹æƒé˜Ÿåˆ—ï¼ˆ32ä¸ª HQDsï¼ŒVMID 0ï¼ŒKIQ/HIQï¼‰ |
| **XCD** | eXtended Compute Dieï¼ˆç‰©ç†èŠ¯ç‰‡ï¼‰ï¼Œæ•°é‡æœªåœ¨ä»£ç ä¸­ç¡®è®¤ âš ï¸ |
| **XCC** | eXtended Compute Coreï¼ŒMI308X æ¯ä¸ªèŠ¯ç‰‡æœ‰ **8 ä¸ªé€»è¾‘ XCC** âœ… |
| **XCP** | XCC Partitionï¼Œé©±åŠ¨å±‚çš„è½¯ä»¶æŠ½è±¡ï¼Œç®¡ç† XCC |
| **åˆ†åŒºæ¨¡å¼** | SPX/DPX/TPX/QPX/CPXï¼Œçµæ´»é…ç½® 8 ä¸ª XCC çš„ä½¿ç”¨æ–¹å¼ |
| **DRI è®¾å¤‡** | 8 GPU Ã— 8 XCC Ã— 2 èŠ‚ç‚¹ç±»å‹ = 128 ä¸ª DRI è®¾å¤‡ï¼ˆ+1 æ˜¾å¡ï¼‰âœ… |
| **Compute Units** | æ¯ä¸ª MI308X æœ‰ 80 ä¸ª CUï¼ˆç³»ç»Ÿè§‚å¯Ÿï¼‰âœ… |
| **4 Pipes** | æ¯ä¸ª MEC æœ‰ 4 ä¸ª Pipeï¼Œç”¨äºè´Ÿè½½å‡è¡¡ |
| **8 Queues** | æ¯ä¸ª Pipe æœ‰ 8 ä¸ª Queue æ§½ä½ |
| **å›ºä»¶é©±åŠ¨** | MEC è¿è¡Œç‹¬ç«‹çš„å¾®ä»£ç å›ºä»¶ |
| **å¯„å­˜å™¨è®¿é—®** | é€šè¿‡ SRBM é”å®šåè®¿é—® CP_HQD_* å¯„å­˜å™¨ |

### 11.2 MEC æ¶æ„ä¼˜åŠ¿

```
âœ… ä¸“ç”¨ç¡¬ä»¶: ä¸“é—¨ä¼˜åŒ–çš„è®¡ç®—å‘½ä»¤å¤„ç†
âœ… å¹¶è¡Œè°ƒåº¦: å¤šä¸ª Pipe å¯å¹¶è¡Œå¤„ç†
âœ… ç¡¬ä»¶éš”ç¦»: æ¯ä¸ª Queue ç‹¬ç«‹çš„å¯„å­˜å™¨ç»„
âœ… ä½å»¶è¿Ÿ: å›ºä»¶ç›´æ¥æ§åˆ¶ï¼Œæ— éœ€ OS å¹²é¢„
âœ… é«˜åå: å¯åŒæ—¶ç®¡ç† 32 ä¸ªæ´»è·ƒé˜Ÿåˆ—
```

### 11.3 ç†è§£ MEC çš„é‡è¦æ€§

ç†è§£ MEC æ¶æ„å¯¹ä»¥ä¸‹å·¥ä½œè‡³å…³é‡è¦ï¼š

1. **æ€§èƒ½ä¼˜åŒ–**: äº†è§£é˜Ÿåˆ—åˆ†é…ç­–ç•¥
2. **é—®é¢˜è¯Šæ–­**: ç†è§£é˜Ÿåˆ—çŠ¶æ€å’Œè°ƒåº¦
3. **é©±åŠ¨å¼€å‘**: æ­£ç¡®é…ç½®å’Œç®¡ç†é˜Ÿåˆ—
4. **æ¶æ„ç ”ç©¶**: æ·±å…¥ç†è§£ GPU è®¡ç®—æ¶æ„

---

## ğŸ“š å‚è€ƒèµ„æ–™

### ä»£ç ä½ç½®

**MEC ç›¸å…³**:
- MEC ç»“æ„å®šä¹‰: `ROCm_keyDriver/kfd-amdgpu-debug-20260106/amd/amdgpu/amdgpu_gfx.h:102`
- MEC é…ç½® (MI308X/gfx942): `ROCm_keyDriver/kfd-amdgpu-debug-20260106/amd/amdgpu/gfx_v9_0.c:2227-2273`
  - `IP_VERSION(9, 4, 2)` åœ¨ç¬¬ 2227 è¡Œ
  - `num_pipe_per_mec = 4` åœ¨ç¬¬ 2272 è¡Œ
  - `num_queue_per_pipe = 8` åœ¨ç¬¬ 2273 è¡Œ
- HQD åˆ†é…: `ROCm_keyDriver/kfd-amdgpu-debug-20260106/amd/amdkfd/kfd_device_queue_manager.c:965`
- HQD åŠ è½½: `ROCm_keyDriver/kfd-amdgpu-debug-20260106/amd/amdgpu/amdgpu_amdkfd_gfx_v9.c:222`

**XCD/XCP ç›¸å…³**:
- XCP æ•°æ®ç»“æ„: `ROCm_keyDriver/kfd-amdgpu-debug-20260106/amd/amdgpu/amdgpu_xcp.h`
  - `struct amdgpu_xcp_mgr` å®šä¹‰åœ¨ç¬¬ 113 è¡Œ
  - `struct amdgpu_xcp` å®šä¹‰åœ¨ç¬¬ 98 è¡Œ
  - `#define MAX_XCP 8` åœ¨ç¬¬ 32 è¡Œ
- XCP ç®¡ç†å‡½æ•°: `ROCm_keyDriver/kfd-amdgpu-debug-20260106/amd/amdgpu/amdgpu_xcp.c`
- åˆ†åŒºæ¨¡å¼å®šä¹‰: `ROCm_keyDriver/kfd-amdgpu-debug-20260106/amd/amdgpu/amdgpu_gfx.h:63-72`
- Aqua Vanjaram (MI308X) XCP å®ç°: `ROCm_keyDriver/kfd-amdgpu-debug-20260106/amd/amdgpu/aqua_vanjaram.c`
- KFD XCD æ”¯æŒ: `ROCm_keyDriver/kfd-amdgpu-debug-20260106/amd/amdkfd/kfd_device.c:710-740`

### ç›¸å…³æ–‡æ¡£

- [KERNEL_TRACE_CPSCH_MECHANISM.md](./KERNEL_TRACE_CPSCH_MECHANISM.md) - CPSCH è°ƒåº¦å™¨æœºåˆ¶
- [KERNEL_TRACE_03_KFD_QUEUE.md](./KERNEL_TRACE_03_KFD_QUEUE.md) - KFD Queue ç®¡ç†
- [KERNEL_TRACE_04_MES_HARDWARE.md](./KERNEL_TRACE_04_MES_HARDWARE.md) - MES vs CPSCH å¯¹æ¯”
- [AQLå®šä¹‰è¯¦è§£.md](./AQLå®šä¹‰è¯¦è§£.md) - AQL Packet æ ¼å¼

### AMD å®˜æ–¹æ–‡æ¡£

- AMD GPU æ¶æ„ç™½çš®ä¹¦
- ROCm æ–‡æ¡£: https://rocm.docs.amd.com/
- HSA Runtime è§„èŒƒ

---

**æ–‡æ¡£ç‰ˆæœ¬**: v2.0  
**æœ€åæ›´æ–°**: 2026-01-19  
**é€‚ç”¨ROCmç‰ˆæœ¬**: 6.x  
**ä¸»è¦æ›´æ–°**: æ–°å¢ XCD/XCP æ¶æ„ç« èŠ‚ï¼Œè§£é‡Š MI308X çš„ 127 ä¸ª DRI è®¾å¤‡  
**æµ‹è¯•ç¡¬ä»¶**: MI308X (gfx942, IP 9.4.2)

