=====
SETUP
-1.932
3.158
1.226
sys_clk_ibuf
0.000
0.683
uart_rx_inst/rx_data_ready_s0
1.896
2.128
rx_clear_s11
2.552
3.014
rx_clear_s7
3.158
=====
SETUP
-1.578
2.642
1.064
sys_clk_ibuf
0.000
0.683
uart_tx_inst/tx_ready_s2
1.896
2.127
tx_send_s2
2.642
=====
SETUP
-1.235
8.246
7.011
E_ibuf
5.000
5.688
tx_send_s2
5.949
6.181
uart_tx_inst/cycle_cnt_15_s2
6.603
7.158
uart_tx_inst/bit_cnt_3_s5
7.427
7.889
uart_tx_inst/bit_cnt_2_s0
8.246
=====
SETUP
-1.235
8.246
7.011
E_ibuf
5.000
5.688
tx_send_s2
5.949
6.181
uart_tx_inst/cycle_cnt_15_s2
6.603
7.158
uart_tx_inst/bit_cnt_3_s5
7.427
7.889
uart_tx_inst/bit_cnt_3_s0
8.246
=====
SETUP
-1.158
8.169
7.011
E_ibuf
5.000
5.688
tx_send_s2
5.949
6.181
uart_tx_inst/cycle_cnt_15_s2
6.603
7.158
uart_tx_inst/n120_s3
7.599
8.169
uart_tx_inst/bit_cnt_0_s2
8.169
=====
SETUP
-1.023
8.034
7.011
E_ibuf
5.000
5.688
tx_send_s2
5.949
6.181
uart_tx_inst/cycle_cnt_15_s2
6.603
7.158
uart_tx_inst/bit_cnt_3_s5
7.427
7.889
uart_tx_inst/bit_cnt_1_s0
8.034
=====
SETUP
-0.679
7.690
7.011
E_ibuf
5.000
5.688
tx_send_s2
5.949
6.181
uart_tx_inst/cycle_cnt_15_s2
6.603
7.173
uart_tx_inst/cycle_cnt_8_s0
7.690
=====
SETUP
-0.679
7.690
7.011
E_ibuf
5.000
5.688
tx_send_s2
5.949
6.181
uart_tx_inst/cycle_cnt_15_s2
6.603
7.173
uart_tx_inst/cycle_cnt_11_s0
7.690
=====
SETUP
-0.679
7.690
7.011
E_ibuf
5.000
5.688
tx_send_s2
5.949
6.181
uart_tx_inst/cycle_cnt_15_s2
6.603
7.173
uart_tx_inst/cycle_cnt_13_s0
7.690
=====
SETUP
-0.679
7.690
7.011
E_ibuf
5.000
5.688
tx_send_s2
5.949
6.181
uart_tx_inst/cycle_cnt_15_s2
6.603
7.173
uart_tx_inst/cycle_cnt_14_s0
7.690
=====
SETUP
-0.679
7.690
7.011
E_ibuf
5.000
5.688
tx_send_s2
5.949
6.181
uart_tx_inst/cycle_cnt_15_s2
6.603
7.173
uart_tx_inst/cycle_cnt_15_s0
7.690
=====
SETUP
-0.585
7.596
7.011
E_ibuf
5.000
5.688
tx_send_s2
5.949
6.181
uart_tx_inst/n282_s1
6.587
7.049
uart_tx_inst/send_buf_1_s0
7.596
=====
SETUP
-0.585
7.596
7.011
E_ibuf
5.000
5.688
tx_send_s2
5.949
6.181
uart_tx_inst/n282_s1
6.587
7.049
uart_tx_inst/send_buf_2_s0
7.596
=====
SETUP
-0.585
7.596
7.011
E_ibuf
5.000
5.688
tx_send_s2
5.949
6.181
uart_tx_inst/n282_s1
6.587
7.049
uart_tx_inst/send_buf_4_s0
7.596
=====
SETUP
-0.528
7.539
7.011
E_ibuf
5.000
5.688
tx_send_s2
5.949
6.181
uart_tx_inst/cycle_cnt_15_s2
6.603
7.173
uart_tx_inst/cycle_cnt_9_s0
7.539
=====
SETUP
-0.528
7.539
7.011
E_ibuf
5.000
5.688
tx_send_s2
5.949
6.181
uart_tx_inst/cycle_cnt_15_s2
6.603
7.173
uart_tx_inst/cycle_cnt_10_s0
7.539
=====
SETUP
-0.508
7.519
7.011
E_ibuf
5.000
5.688
tx_send_s2
5.949
6.181
uart_tx_inst/cycle_cnt_15_s2
6.603
7.173
uart_tx_inst/cycle_cnt_0_s0
7.519
=====
SETUP
-0.508
7.519
7.011
E_ibuf
5.000
5.688
tx_send_s2
5.949
6.181
uart_tx_inst/cycle_cnt_15_s2
6.603
7.173
uart_tx_inst/cycle_cnt_1_s0
7.519
=====
SETUP
-0.508
7.519
7.011
E_ibuf
5.000
5.688
tx_send_s2
5.949
6.181
uart_tx_inst/cycle_cnt_15_s2
6.603
7.173
uart_tx_inst/cycle_cnt_2_s0
7.519
=====
SETUP
-0.508
7.519
7.011
E_ibuf
5.000
5.688
tx_send_s2
5.949
6.181
uart_tx_inst/cycle_cnt_15_s2
6.603
7.173
uart_tx_inst/cycle_cnt_4_s0
7.519
=====
SETUP
-0.508
7.519
7.011
E_ibuf
5.000
5.688
tx_send_s2
5.949
6.181
uart_tx_inst/cycle_cnt_15_s2
6.603
7.173
uart_tx_inst/cycle_cnt_5_s0
7.519
=====
SETUP
-0.508
7.519
7.011
E_ibuf
5.000
5.688
tx_send_s2
5.949
6.181
uart_tx_inst/cycle_cnt_15_s2
6.603
7.173
uart_tx_inst/cycle_cnt_6_s0
7.519
=====
SETUP
-0.508
7.519
7.011
E_ibuf
5.000
5.688
tx_send_s2
5.949
6.181
uart_tx_inst/cycle_cnt_15_s2
6.603
7.173
uart_tx_inst/cycle_cnt_12_s0
7.519
=====
SETUP
-0.401
7.412
7.011
E_ibuf
5.000
5.688
tx_send_s2
5.949
6.181
uart_tx_inst/n282_s1
6.587
7.049
uart_tx_inst/send_buf_3_s0
7.412
=====
SETUP
-0.401
7.412
7.011
E_ibuf
5.000
5.688
tx_send_s2
5.949
6.181
uart_tx_inst/n282_s1
6.587
7.049
uart_tx_inst/send_buf_5_s0
7.412
=====
HOLD
0.022
6.422
6.400
E_ibuf
5.000
5.677
tx_data_0_s1
5.872
6.073
uart_tx_inst/send_buf_1_s0
6.422
=====
HOLD
0.027
6.427
6.400
E_ibuf
5.000
5.677
tx_data_2_s1
5.872
6.073
uart_tx_inst/send_buf_3_s0
6.427
=====
HOLD
0.027
6.427
6.400
E_ibuf
5.000
5.677
tx_data_3_s1
5.872
6.073
uart_tx_inst/send_buf_4_s0
6.427
=====
HOLD
0.027
6.427
6.400
E_ibuf
5.000
5.677
tx_data_6_s1
5.872
6.073
uart_tx_inst/send_buf_7_s0
6.427
=====
HOLD
0.027
6.427
6.400
E_ibuf
5.000
5.677
tx_data_7_s1
5.872
6.073
uart_tx_inst/send_buf_8_s0
6.427
=====
HOLD
0.032
6.432
6.400
E_ibuf
5.000
5.677
tx_data_5_s1
5.872
6.074
uart_tx_inst/send_buf_6_s0
6.432
=====
HOLD
0.094
6.495
6.400
E_ibuf
5.000
5.677
tx_send_s2
5.872
6.073
uart_tx_inst/n115_s4
6.205
6.495
uart_tx_inst/state_s4
6.495
=====
HOLD
0.169
6.569
6.400
E_ibuf
5.000
5.677
tx_data_1_s1
5.872
6.074
uart_tx_inst/send_buf_2_s0
6.569
=====
HOLD
0.169
6.569
6.400
E_ibuf
5.000
5.677
tx_data_4_s1
5.872
6.074
uart_tx_inst/send_buf_5_s0
6.569
=====
HOLD
0.287
6.687
6.400
E_ibuf
5.000
5.677
tx_send_s2
5.872
6.074
uart_tx_inst/n170_s3
6.323
6.687
uart_tx_inst/tx_ready_s2
6.687
=====
HOLD
0.296
1.881
1.586
E_ibuf
0.000
0.675
rx_clear_s7
0.860
1.062
uart_rx_inst/n50_s0
1.322
1.632
uart_rx_inst/rx_data_ready_s0
1.881
=====
HOLD
0.425
1.976
1.550
sys_clk_ibuf
0.000
0.675
uart_tx_inst/cycle_cnt_2_s0
1.539
1.741
uart_tx_inst/n134_s1
1.744
1.976
uart_tx_inst/cycle_cnt_2_s0
1.976
=====
HOLD
0.425
1.976
1.550
sys_clk_ibuf
0.000
0.675
uart_tx_inst/cycle_cnt_3_s0
1.539
1.741
uart_tx_inst/n133_s3
1.744
1.976
uart_tx_inst/cycle_cnt_3_s0
1.976
=====
HOLD
0.425
1.976
1.550
sys_clk_ibuf
0.000
0.675
uart_tx_inst/cycle_cnt_13_s0
1.539
1.741
uart_tx_inst/n123_s1
1.744
1.976
uart_tx_inst/cycle_cnt_13_s0
1.976
=====
HOLD
0.425
1.976
1.550
sys_clk_ibuf
0.000
0.675
uart_tx_inst/cycle_cnt_15_s0
1.539
1.741
uart_tx_inst/n121_s1
1.744
1.976
uart_tx_inst/cycle_cnt_15_s0
1.976
=====
HOLD
0.425
1.976
1.550
sys_clk_ibuf
0.000
0.675
uart_rx_inst/cycle_cnt_6_s0
1.539
1.741
uart_rx_inst/n145_s
1.744
1.976
uart_rx_inst/cycle_cnt_6_s0
1.976
=====
HOLD
0.425
1.976
1.550
sys_clk_ibuf
0.000
0.675
uart_rx_inst/cycle_cnt_8_s0
1.539
1.741
uart_rx_inst/n143_s
1.744
1.976
uart_rx_inst/cycle_cnt_8_s0
1.976
=====
HOLD
0.425
1.976
1.550
sys_clk_ibuf
0.000
0.675
uart_rx_inst/cycle_cnt_12_s0
1.539
1.741
uart_rx_inst/n139_s
1.744
1.976
uart_rx_inst/cycle_cnt_12_s0
1.976
=====
HOLD
0.425
1.976
1.550
sys_clk_ibuf
0.000
0.675
uart_rx_inst/cycle_cnt_14_s0
1.539
1.741
uart_rx_inst/n137_s
1.744
1.976
uart_rx_inst/cycle_cnt_14_s0
1.976
=====
HOLD
0.425
1.976
1.550
sys_clk_ibuf
0.000
0.675
onboard_rgb_led/sout_s4
1.539
1.741
onboard_rgb_led/n298_s15
1.744
1.976
onboard_rgb_led/sout_s4
1.976
=====
HOLD
0.425
1.976
1.550
sys_clk_ibuf
0.000
0.675
onboard_rgb_led/bit_count_4_s0
1.539
1.741
onboard_rgb_led/n318_s9
1.744
1.976
onboard_rgb_led/bit_count_4_s0
1.976
=====
HOLD
0.425
1.976
1.550
sys_clk_ibuf
0.000
0.675
reset_cnt_0_s0
1.539
1.741
n113_s2
1.744
1.976
reset_cnt_0_s0
1.976
=====
HOLD
0.425
1.976
1.550
sys_clk_ibuf
0.000
0.675
reset_cnt_2_s0
1.539
1.741
n111_s
1.744
1.976
reset_cnt_2_s0
1.976
=====
HOLD
0.425
1.976
1.550
sys_clk_ibuf
0.000
0.675
reset_cnt_6_s0
1.539
1.741
n107_s
1.744
1.976
reset_cnt_6_s0
1.976
=====
HOLD
0.425
1.976
1.550
sys_clk_ibuf
0.000
0.675
reset_cnt_8_s0
1.539
1.741
n105_s
1.744
1.976
reset_cnt_8_s0
1.976
