C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 1   


C51 COMPILER V9.03, COMPILATION OF MODULE CYPM
OBJECT MODULE PLACED IN .\DP8051\DP8051_Keil_903\Debug\cyPm.obj
COMPILER INVOKED BY: C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\import\keil\pk51\9.03\C51\BIN\c51.exe 
                    -.\Generated_Source\PSoC3\cyPm.c NOIV LARGE MODDP2 OMF2 VB(1) PR(.\DP8051\DP8051_Keil_903\Debug\cyPm.lst) CD DB NOIP OT(2
                    -,SIZE) DF(DEBUG) INCDIR(Generated_Source\PSoC3) OJ(.\DP8051\DP8051_Keil_903\Debug\cyPm.obj)

line level    source

   1          /*******************************************************************************
   2          * File Name: cyPm.c
   3          * Version 3.30
   4          *
   5          * Description:
   6          *  Provides an API for the power management.
   7          *
   8          * Note:
   9          *  Documentation of the API's in this file is located in the
  10          *  System Reference Guide provided with PSoC Creator.
  11          *
  12          ********************************************************************************
  13          * Copyright 2008-2012, Cypress Semiconductor Corporation.  All rights reserved.
  14          * You may use this file only in accordance with the license, terms, conditions,
  15          * disclaimers, and limitations in the end user license agreement accompanying
  16          * the software package with which this file was provided.
  17          *******************************************************************************/
  18          
  19          #include "cyPm.h"
  20          
  21          
  22          /*******************************************************************
  23          * Place your includes, defines and code here. Do not use merge
  24          * region below unless any component datasheet suggest to do so.
  25          *******************************************************************/
  26          /* `#START CY_PM_HEADER_INCLUDE` */
  27          
  28          /* `#END` */
  29          
  30          
  31          static CY_PM_BACKUP_STRUCT          cyPmBackup;
  32          static CY_PM_CLOCK_BACKUP_STRUCT    cyPmClockBackup;
  33          
  34          /* Convertion table between register's values and frequency in MHz  */
  35          static const uint8 CYCODE cyPmImoFreqReg2Mhz[7u] = {12u, 6u, 24u, 3u, 48u, 62u, 74u};
  36          
  37          /* Function Prototypes */
  38          static void CyPmHibSaveSet(void);
  39          static void CyPmHibRestore(void) ;
  40          
  41          static void CyPmSlpSaveSet(void) ;
  42          static void CyPmSlpRestore(void) ;
  43          
  44          static void CyPmHibSlpSaveSet(void) ;
  45          static void CyPmHibSlpRestore(void) ;
  46          
  47          static void CyPmHviLviSaveDisable(void) ;
  48          static void CyPmHviLviRestore(void) ;
  49          
  50          #if(CY_PSOC5A)
              
                  /***************************************************************************
                  * The PICU interupt event is not allowed to act as wakeup source for PSoC 5.
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 2   

                  * To prevent accidental wakeup all the PICU interrupts are disabled before
                  * Sleep and Hibernate low power modes entry. In case of Sleep mode registers
                  * values must be restored on wakeup, but in case of Hibernate low power mode
                  * there is no sense in saving/restoring registers values as the only wakeup
                  * source for this mode is external reset (XRES). For more information refer
                  * to the PSoC 5 device TRM.
                  ***************************************************************************/
              
                  static void CyPmSavePicuInterrupts(void);
                  static void CyPmDisablePicuInterrupts(void) ;
                  static void CyPmRestorePicuInterrupts(void) ;
              
              #endif  /* (CY_PSOC5A) */
  67          
  68          
  69          /*******************************************************************************
  70          * Function Name: CyPmSaveClocks
  71          ********************************************************************************
  72          *
  73          * Summary:
  74          *  This function is called in preparation for entering sleep or hibernate low
  75          *  power modes. Saves all state of the clocking system that does not persist
  76          *  during sleep/hibernate or that needs to be altered in preparation for
  77          *  sleep/hibernate. Shutdowns all the digital and analog clock dividers for the
  78          *  active power mode configuration.
  79          *
  80          *  Switches the master clock over to the IMO and shuts down the PLL and MHz
  81          *  Crystal. The IMO frequency is set to either 12 MHz or 48 MHz to match the
  82          *  Design-Wide Resources System Editor "Enable Fast IMO During Startup" setting.
  83          *  The ILO and 32 KHz oscillators are not impacted. The current Flash wait state
  84          *  setting is saved and the Flash wait state setting is set for the current IMO
  85          *  speed.
  86          *
  87          *  Note If the Master Clock source is routed through the DSI inputs, then it
  88          *  must be set manually to another source before using the
  89          *  CyPmSaveClocks()/CyPmRestoreClocks() functions.
  90          *
  91          * Parameters:
  92          *  None
  93          *
  94          * Return:
  95          *  None
  96          *
  97          * Side Effects:
  98          *  All peripheral clocks are going to be off after this API method call.
  99          *
 100          *******************************************************************************/
 101          void CyPmSaveClocks(void) 
 102          {
 103   1          /* Digital and analog clocks - save enable state and disable them all */
 104   1          cyPmClockBackup.enClkA = CY_PM_ACT_CFG1_REG & CY_PM_ACT_EN_CLK_A_MASK;
 105   1          cyPmClockBackup.enClkD = CY_PM_ACT_CFG2_REG;
 106   1          CY_PM_ACT_CFG1_REG &= ((uint8)(~CY_PM_ACT_EN_CLK_A_MASK));
 107   1          CY_PM_ACT_CFG2_REG &= ((uint8)(~CY_PM_ACT_EN_CLK_D_MASK));
 108   1      
 109   1          /* Save current flash wait cycles and set the maximum value */
 110   1          cyPmClockBackup.flashWaitCycles = CY_PM_CACHE_CR_CYCLES_MASK & CY_PM_CACHE_CR_REG;
 111   1          CyFlash_SetWaitCycles(CY_PM_MAX_FLASH_WAIT_CYCLES);
 112   1      
 113   1          /* IMO - save current IMO MHz OSC frequency and USB mode is on bit */
 114   1          cyPmClockBackup.imoFreq = CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK;
 115   1          cyPmClockBackup.imoUsbClk = CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_USB;
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 3   

 116   1      
 117   1          /* IMO doubler - save enable state */
 118   1          if(0u != (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_F2XON))
 119   1          {
 120   2              /* IMO doubler enabled - save and disable */
 121   2              cyPmClockBackup.imo2x = CY_PM_ENABLED;
 122   2          }
 123   1          else
 124   1          {
 125   2              /* IMO doubler disabled */
 126   2              cyPmClockBackup.imo2x = CY_PM_DISABLED;
 127   2          }
 128   1      
 129   1          /* IMO - set appropriate frequency for LPM */
 130   1          CyIMO_SetFreq(CY_PM_IMO_FREQ_LPM);
 131   1      
 132   1          /* IMO - save enable state and enable without wait to settle */
 133   1          if(0u != (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG))
 134   1          {
 135   2              /* IMO - save enabled state */
 136   2              cyPmClockBackup.imoEnable = CY_PM_ENABLED;
 137   2          }
 138   1          else
 139   1          {
 140   2              /* IMO - save disabled state */
 141   2              cyPmClockBackup.imoEnable = CY_PM_DISABLED;
 142   2      
 143   2              /* IMO - enable */
 144   2              CyIMO_Start(CY_PM_IMO_NO_WAIT_TO_SETTLE);
 145   2          }
 146   1      
 147   1          /* IMO - save the current IMOCLK source and set to IMO if not yet */
 148   1          if(0u != (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_XCLKEN))
 149   1          {
 150   2              /* DSI or XTAL CLK */
 151   2              cyPmClockBackup.imoClkSrc =
 152   2                  (0u == (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO2X_SRC)) ? CY_IMO_SOURCE_DSI : CY_IMO_SOURCE_X
             -TAL;
 153   2      
 154   2              /* IMO -  set IMOCLK source to MHz OSC */
 155   2              CyIMO_SetSource(CY_IMO_SOURCE_IMO);
 156   2          }
 157   1          else
 158   1          {
 159   2              /* IMO */
 160   2              cyPmClockBackup.imoClkSrc = CY_IMO_SOURCE_IMO;
 161   2          }
 162   1      
 163   1          /* Save clk_imo source */
 164   1          cyPmClockBackup.clkImoSrc = CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO_OUT_MASK;
 165   1      
 166   1          /* If IMOCLK2X or SPC OSC is source for clk_imo, set it to IMOCLK */
 167   1          if(CY_PM_CLKDIST_IMO_OUT_IMO != cyPmClockBackup.clkImoSrc)
 168   1          {
 169   2              /* Set IMOCLK to source for clk_imo */
 170   2              CY_PM_CLKDIST_CR_REG = (CY_PM_CLKDIST_CR_REG & ((uint8)(~CY_PM_CLKDIST_IMO_OUT_MASK))) |
 171   2                                      CY_PM_CLKDIST_IMO_OUT_IMO;
 172   2          }    /* Need to change nothing if IMOCLK is source clk_imo */
 173   1      
 174   1          /* IMO doubler - disable it (saved above) */
 175   1          if(0u != (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_F2XON))
 176   1          {
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 4   

 177   2              CyIMO_DisableDoubler();
 178   2          }
 179   1      
 180   1          /* Master clock - save divider and set it to divide-by-one (if no yet) */
 181   1          cyPmClockBackup.clkSyncDiv = CY_PM_CLKDIST_MSTR0_REG;
 182   1          if(CY_PM_DIV_BY_ONE != cyPmClockBackup.clkSyncDiv)
 183   1          {
 184   2              CyMasterClk_SetDivider(CY_PM_DIV_BY_ONE);
 185   2          }    /* Need to change nothing if master clock divider is 1 */
 186   1      
 187   1          /* Master clock - save current source */
 188   1          cyPmClockBackup.masterClkSrc = CY_PM_CLKDIST_MSTR1_REG & CY_PM_MASTER_CLK_SRC_MASK;
 189   1      
 190   1          /* Master clock source - set it to IMO if not yet. */
 191   1          if(CY_MASTER_SOURCE_IMO != cyPmClockBackup.masterClkSrc)
 192   1          {
 193   2              CyMasterClk_SetSource(CY_MASTER_SOURCE_IMO);
 194   2          }    /* Need to change nothing if master clock source is IMO */
 195   1      
 196   1          /* Bus clock - save divider and set it, if needed, to divide-by-one */
 197   1          cyPmClockBackup.clkBusDiv = ((uint16) CY_PM_CLK_BUS_MSB_DIV_REG << 8u) | CY_PM_CLK_BUS_LSB_DIV_REG;
 198   1          if(CY_PM_BUS_CLK_DIV_BY_ONE != cyPmClockBackup.clkBusDiv)
 199   1          {
 200   2              CyBusClk_SetDivider(CY_PM_BUS_CLK_DIV_BY_ONE);
 201   2          }    /* Do nothing if saved and actual values are equal */
 202   1      
 203   1          /* Set number of wait cycles for the flash according CPU frequency in MHz */
 204   1          CyFlash_SetWaitCycles((uint8)CY_PM_GET_CPU_FREQ_MHZ);
 205   1      
 206   1          /* PLL - check enable state, disable if needed */
 207   1          if(0u != (CY_PM_FASTCLK_PLL_CFG0_REG & CY_PM_PLL_CFG0_ENABLE))
 208   1          {
 209   2              /* PLL is enabled - save state and disable */
 210   2              cyPmClockBackup.pllEnableState = CY_PM_ENABLED;
 211   2              CyPLL_OUT_Stop();
 212   2          }
 213   1          else
 214   1          {
 215   2              /* PLL is disabled - save state */
 216   2              cyPmClockBackup.pllEnableState = CY_PM_DISABLED;
 217   2          }
 218   1      
 219   1          /* MHz ECO - check enable state and disable if needed */
 220   1          if(0u != (CY_PM_FASTCLK_XMHZ_CSR_REG & CY_PM_XMHZ_CSR_ENABLE))
 221   1          {
 222   2              /* MHz ECO is enabled - save state and disable */
 223   2              cyPmClockBackup.xmhzEnableState = CY_PM_ENABLED;
 224   2              CyXTAL_Stop();
 225   2          }
 226   1          else
 227   1          {
 228   2              /* MHz ECO is disabled - save state */
 229   2              cyPmClockBackup.xmhzEnableState = CY_PM_DISABLED;
 230   2          }
 231   1      
 232   1      
 233   1          /***************************************************************************
 234   1          * Save enable state of delay between the system bus clock and each of the
 235   1          * 4 individual analog clocks. This bit non-retention and it's value should
 236   1          * be restored on wakeup.
 237   1          ***************************************************************************/
 238   1          if(0u != (CY_PM_CLKDIST_DELAY_REG & CY_PM_CLKDIST_DELAY_EN))
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 5   

 239   1          {
 240   2              cyPmClockBackup.clkDistDelay = CY_PM_ENABLED;
 241   2          }
 242   1          else
 243   1          {
 244   2              cyPmClockBackup.clkDistDelay = CY_PM_DISABLED;
 245   2          }
 246   1      }
 247          
 248          
 249          /*******************************************************************************
 250          * Function Name: CyPmRestoreClocks
 251          ********************************************************************************
 252          *
 253          * Summary:
 254          *  Restores any state that was preserved by the last call to CyPmSaveClocks().
 255          *  The Flash wait state setting is also restored.
 256          *
 257          *  Note If the Master Clock source is routed through the DSI inputs, then it
 258          *  must be set manually to another source before using the
 259          *  CyPmSaveClocks()/CyPmRestoreClocks() functions.
 260          *
 261          *  PSoC 3 and PSoC 5LP:
 262          *  The merge region could be used to process state when the megahertz crystal is
 263          *  not ready after the hold-off timeout.
 264          *
 265          *  PSoC 5:
 266          *  The 130 ms is given for the megahertz crystal to stabilize. It's readiness is
 267          *  not verified after the hold-off timeout.
 268          *
 269          * Parameters:
 270          *  None
 271          *
 272          * Return:
 273          *  None
 274          *
 275          *******************************************************************************/
 276          void CyPmRestoreClocks(void) 
 277          {
 278   1          #if (!CY_PSOC5A)
 279   1      
 280   1              cystatus status = CYRET_TIMEOUT;
 281   1              uint16 i;
 282   1      
 283   1          #endif  /* (!CY_PSOC5A) */
 284   1      
 285   1      
 286   1          /* Convertion table between CyIMO_SetFreq() parameters and register's value */
 287   1          const uint8 CYCODE cyPmImoFreqMhz2Reg[7u] = {
 288   1              CY_IMO_FREQ_12MHZ, CY_IMO_FREQ_6MHZ,  CY_IMO_FREQ_24MHZ, CY_IMO_FREQ_3MHZ,
 289   1              CY_IMO_FREQ_48MHZ, 5u, 6u};
 290   1      
 291   1          /* Restore enable state of delay between the system bus clock and ACLKs. */
 292   1          if(CY_PM_ENABLED == cyPmClockBackup.clkDistDelay)
 293   1          {
 294   2              /* Delay for both the bandgap and the delay line to settle out */
 295   2              CyDelayCycles((uint32)(CY_PM_CLK_DELAY_BANDGAP_SETTLE_US + CY_PM_CLK_DELAY_BIAS_SETTLE_US) *
 296   2                              CY_PM_GET_CPU_FREQ_MHZ);
 297   2      
 298   2              CY_PM_CLKDIST_DELAY_REG |= CY_PM_CLKDIST_DELAY_EN;
 299   2          }
 300   1      
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 6   

 301   1          /* MHz ECO restore state */
 302   1          if(CY_PM_ENABLED == cyPmClockBackup.xmhzEnableState)
 303   1          {
 304   2              /***********************************************************************
 305   2              * Enabling XMHZ XTAL. The actual CyXTAL_Start() with non zero wait
 306   2              * period uses FTW for period measurement. This could cause a problem
 307   2              * if CTW/FTW is used as a wake up time in the low power modes APIs.
 308   2              * So, the XTAL wait procedure is implemented with a software delay.
 309   2              ***********************************************************************/
 310   2      
 311   2              /* Enable XMHZ XTAL with no wait */
 312   2              (void) CyXTAL_Start(CY_PM_XTAL_MHZ_NO_WAIT);
 313   2      
 314   2              #if(CY_PSOC5A)
              
                          /* Make a 130 milliseconds delay */
                          CyDelayCycles((uint32)CY_PM_WAIT_200_US * CY_PM_GET_CPU_FREQ_MHZ * CY_PM_MHZ_XTAL_WAIT_NUM_OF_
             -200_US);
              
                      #else
 320   2      
 321   2                  /* Read XERR bit to clear it */
 322   2                  (void) CY_PM_FASTCLK_XMHZ_CSR_REG;
 323   2      
 324   2                  /* Wait */
 325   2                  for(i = CY_PM_MHZ_XTAL_WAIT_NUM_OF_200_US; i > 0u; i--)
 326   2                  {
 327   3                      /* Make a 200 microseconds delay */
 328   3                      CyDelayCycles((uint32)CY_PM_WAIT_200_US * CY_PM_GET_CPU_FREQ_MHZ);
 329   3      
 330   3                      /* High output indicates oscillator failure */
 331   3                      if(0u == (CY_PM_FASTCLK_XMHZ_CSR_REG & CY_PM_XMHZ_CSR_XERR))
 332   3                      {
 333   4                          status = CYRET_SUCCESS;
 334   4                          break;
 335   4                      }
 336   3                  }
 337   2      
 338   2                  if(CYRET_TIMEOUT == status)
 339   2                  {
 340   3                      /*******************************************************************
 341   3                      * Process the situation when megahertz crystal is not ready.
 342   3                      * Time to stabialize value is crystal specific.
 343   3                      *******************************************************************/
 344   3      
 345   3                      /* `#START_MHZ_ECO_TIMEOUT` */
 346   3      
 347   3                      /* `#END` */
 348   3                  }
 349   2      
 350   2              #endif  /* (CY_PSOC5A) */
 351   2      
 352   2          }   /* (CY_PM_ENABLED == cyPmClockBackup.xmhzEnableState) */
 353   1      
 354   1      
 355   1          /* Temprorary set the maximum flash wait cycles */
 356   1          CyFlash_SetWaitCycles(CY_PM_MAX_FLASH_WAIT_CYCLES);
 357   1      
 358   1          /* The XTAL and DSI clocks are ready to be source for Master clock. */
 359   1          if((CY_PM_MASTER_CLK_SRC_XTAL == cyPmClockBackup.masterClkSrc) ||
 360   1             (CY_PM_MASTER_CLK_SRC_DSI  == cyPmClockBackup.masterClkSrc))
 361   1          {
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 7   

 362   2              /* Restore Master clock's divider */
 363   2              if(CY_PM_CLKDIST_MSTR0_REG != cyPmClockBackup.clkSyncDiv)
 364   2              {
 365   3                  /* Restore Master clock divider */
 366   3                  CyMasterClk_SetDivider(cyPmClockBackup.clkSyncDiv);
 367   3              }
 368   2      
 369   2              /* Restore Master clock source */
 370   2              CyMasterClk_SetSource(cyPmClockBackup.masterClkSrc);
 371   2          }
 372   1      
 373   1          /* IMO - restore IMO frequency */
 374   1          if((0u != (cyPmClockBackup.imoUsbClk & CY_PM_FASTCLK_IMO_CR_USB)) &&
 375   1              (CY_IMO_FREQ_24MHZ == cyPmImoFreqMhz2Reg[cyPmClockBackup.imoFreq]))
 376   1          {
 377   2              /* Restore IMO frequency (24 MHz) and trim it for USB */
 378   2              CyIMO_SetFreq(CY_IMO_FREQ_USB);
 379   2          }
 380   1          else
 381   1          {
 382   2              /* Restore IMO frequency */
 383   2              CyIMO_SetFreq(cyPmImoFreqMhz2Reg[cyPmClockBackup.imoFreq]);
 384   2      
 385   2              if(0u != (cyPmClockBackup.imoUsbClk & CY_PM_FASTCLK_IMO_CR_USB))
 386   2              {
 387   3                  CY_PM_FASTCLK_IMO_CR_REG |= CY_PM_FASTCLK_IMO_CR_USB;
 388   3              }
 389   2              else
 390   2              {
 391   3                  CY_PM_FASTCLK_IMO_CR_REG &= ((uint8)(~CY_PM_FASTCLK_IMO_CR_USB));
 392   3              }
 393   2          }
 394   1      
 395   1          /* IMO - restore enable state if needed */
 396   1          if((CY_PM_ENABLED == cyPmClockBackup.imoEnable) &&
 397   1             (0u == (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG)))
 398   1          {
 399   2              /* IMO - restore enabled state */
 400   2              CyIMO_Start(CY_PM_IMO_NO_WAIT_TO_SETTLE);
 401   2          }
 402   1      
 403   1          /* IMO - restore disable state if needed */
 404   1          if((CY_PM_DISABLED == cyPmClockBackup.imoEnable) &&
 405   1             (0u != (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG)))
 406   1          {
 407   2              CyIMO_Stop();
 408   2          }
 409   1      
 410   1          /* IMO - restore IMOCLK source */
 411   1          CyIMO_SetSource(cyPmClockBackup.imoClkSrc);
 412   1      
 413   1          /* Restore IMO doubler enable state (turned off by CyPmSaveClocks()) */
 414   1          if(CY_PM_ENABLED == cyPmClockBackup.imo2x)
 415   1          {
 416   2              CyIMO_EnableDoubler();
 417   2          }
 418   1      
 419   1          /* IMO - restore clk_imo source, if needed */
 420   1          if(cyPmClockBackup.clkImoSrc != (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO_OUT_MASK))
 421   1          {
 422   2              CY_PM_CLKDIST_CR_REG = (CY_PM_CLKDIST_CR_REG & ((uint8)(~CY_PM_CLKDIST_IMO_OUT_MASK))) |
 423   2                                      cyPmClockBackup.clkImoSrc;
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 8   

 424   2          }
 425   1      
 426   1          /* PLL restore state */
 427   1          if(CY_PM_ENABLED == cyPmClockBackup.pllEnableState)
 428   1          {
 429   2              /***********************************************************************
 430   2              * Enable PLL. The actual CyPLL_OUT_Start() without wait period uses FTW
 431   2              * for period measurement. This could cause a problem if CTW/FTW is used
 432   2              * as a wakeup time in the low power modes APIs. To omit this issue PLL
 433   2              * wait procedure is implemented with a software delay.
 434   2              ***********************************************************************/
 435   2      
 436   2              /* Enable PLL */
 437   2              (void) CyPLL_OUT_Start(CY_PM_PLL_OUT_NO_WAIT);
 438   2      
 439   2              /* Make a 250 us delay */
 440   2              CyDelayCycles((uint32)CY_PM_WAIT_250_US * CY_PM_GET_CPU_FREQ_MHZ);
 441   2          }   /* (CY_PM_ENABLED == cyPmClockBackup.pllEnableState) */
 442   1      
 443   1      
 444   1          /* PLL and IMO is ready to be source for Master clock */
 445   1          if((CY_PM_MASTER_CLK_SRC_IMO == cyPmClockBackup.masterClkSrc) ||
 446   1             (CY_PM_MASTER_CLK_SRC_PLL == cyPmClockBackup.masterClkSrc))
 447   1          {
 448   2              /* Restore Master clock divider */
 449   2              if(CY_PM_CLKDIST_MSTR0_REG != cyPmClockBackup.clkSyncDiv)
 450   2              {
 451   3                  CyMasterClk_SetDivider(cyPmClockBackup.clkSyncDiv);
 452   3              }
 453   2      
 454   2              /* Restore Master clock source */
 455   2              CyMasterClk_SetSource(cyPmClockBackup.masterClkSrc);
 456   2          }
 457   1      
 458   1          /* Bus clock - restore divider, if needed */
 459   1          if(cyPmClockBackup.clkBusDiv != (((uint16) CY_PM_CLK_BUS_MSB_DIV_REG << 8u) | CY_PM_CLK_BUS_LSB_DIV_RE
             -G))
 460   1          {
 461   2              CyBusClk_SetDivider(cyPmClockBackup.clkBusDiv);
 462   2          }
 463   1      
 464   1          /* Restore flash wait cycles */
 465   1          CY_PM_CACHE_CR_REG = ((CY_PM_CACHE_CR_REG & ((uint8)(~CY_PM_CACHE_CR_CYCLES_MASK))) |
 466   1                                 cyPmClockBackup.flashWaitCycles);
 467   1      
 468   1          /* Digital and analog clocks - restore state */
 469   1          CY_PM_ACT_CFG1_REG = cyPmClockBackup.enClkA;
 470   1          CY_PM_ACT_CFG2_REG = cyPmClockBackup.enClkD;
 471   1      }
 472          
 473          
 474          /*******************************************************************************
 475          * Function Name: CyPmAltAct
 476          ********************************************************************************
 477          *
 478          * Summary:
 479          *  Puts the part into the Alternate Active (Standby) state. The Alternate Active
 480          *  state can allow for any of the capabilities of the device to be active, but
 481          *  the operation of this function is dependent on the CPU being disabled during
 482          *  the Alternate Active state. The configuration code and the component APIs
 483          *  will configure the template for the Alternate Active state to be the same as
 484          *  the Active state with the exception that the CPU will be disabled during
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 9   

 485          *  Alternate Active.
 486          *
 487          *  Note Before calling this function, you must manually configure the power mode
 488          *  of the source clocks for the timer that is used as the wakeup timer.
 489          *
 490          *  PSoC 3:
 491          *  Before switching to Alternate Active, if a wakeupTime other than NONE is
 492          *  specified, then the appropriate timer state is configured as specified with
 493          *  the interrupt for that timer disabled.  The wakeup source will be the
 494          *  combination of the values specified in the wakeupSource and any timer
 495          *  specified in the wakeupTime argument.  Once the wakeup condition is
 496          *  satisfied, then all saved state is restored and the function returns in the
 497          *  Active state.
 498          *
 499          *  Note that if the wakeupTime is made with a different value, the period before
 500          *  the wakeup occurs can be significantly shorter than the specified time.  If
 501          *  the next call is made with the same wakeupTime value, then the wakeup will
 502          *  occur the specified period after the previous wakeup occurred.
 503          *
 504          *  If a wakeupTime other than NONE is specified, then upon exit the state of the
 505          *  specified timer will be left as specified by wakeupTime with the timer
 506          *  enabled and the interrupt disabled.  If the CTW, FTW or One PPS is already
 507          *  configured for wakeup, for example with the SleepTimer or RTC components,
 508          *  then specify NONE for the wakeupTime and include the appropriate source for
 509          *  wakeupSource.
 510          *
 511          *  PSoC 5:
 512          *  This function is used to both enter the Alternate Active mode and halt the
 513          *  processor.  For PSoC 3 these two actions must be paired together.  With
 514          *  PSoC 5 the processor can be halted independently with the __WFI() function
 515          *  from the CMSIS library that is included in Creator.  This function should be
 516          *  used instead when the action required is just to halt the processor until an
 517          *  enabled interrupt occurs.
 518          *
 519          *  Neither of the parameters to the CyPmAltAct() function are used. The
 520          *  parameters must be set to 0 (PM_ALT_ACT_TIME_NONE and PM_ALT_ACT_SRC_NONE).
 521          *  The wake up time configuration can be done by a separate component: the CTW
 522          *  wakeup interval should be configured with the Sleep Timer component and one
 523          *  second interval should be configured with the RTC component.
 524          *
 525          *  Upon function execution the device will be switched from Active to Alternate
 526          *  Active mode and the CPU will be halted. When an enabled interrupt occurs the
 527          *  device will be switched to Active mode and the CPU will be started. Note that
 528          *  if a wakeup event occurs and the associated interrupt is not enabled, then
 529          *  the device will switch to Active mode with the CPU still halted. The CPU will
 530          *  remain halted until an enabled interrupt occurs.
 531          *
 532          *  PSoC 5LP:
 533          *  This function is used to both enter the Alternate Active mode and halt the
 534          *  processor.  For PSoC 3 these two actions must be paired together.  With PSoC
 535          *  5LP the processor can be halted independently with the __WFI() function from
 536          *  the CMSIS library that is included in Creator.  This function should be used
 537          *  instead when the action required is just to halt the processor until an
 538          *  enabled interrupt occurs.
 539          *
 540          *  The wakeupTime parameter is not used for this device. It must be set to zero
 541          *  (PM_ALT_ACT_TIME_NONE). The wake up time configuration can be done by a
 542          *  separate component: the CTW wakeup interval should be configured with the
 543          *  Sleep Timer component and one second interval should be configured with the
 544          *  RTC component.
 545          *
 546          *  The wakeup behavior depends on wakeupSource parameter in the following
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 10  

 547          *  manner: upon function execution the device will be switched from Active to
 548          *  Alternate Active mode and then the CPU will be halted. When an enabled wakeup
 549          *  event occurs the device will return to Active mode.  Similarly when an
 550          *  enabled interrupt occurs the CPU will be started. These two actions will
 551          *  occur together provided that the event that occurs is an enabled wakeup
 552          *  source and also generates an interrupt. If just the wakeup event occurs then
 553          *  the device will be in Active mode, but the CPU will remain halted waiting for
 554          *  an interrupt. If an interrupt occurs from something other than a wakeup
 555          *  source, then the CPU will restart with the device in Alternate Active mode
 556          *  until a wakeup event occurs.
 557          *
 558          *  For example, if CyPmAltAct(PM_ALT_ACT_TIME_NONE, PM_ALT_ACT_SRC_PICU) is
 559          *  called and PICU interrupt occurs, the CPU will be started and device will be
 560          *  switched into Active mode. And if CyPmAltAct(PM_ALT_ACT_TIME_NONE,
 561          *  PM_ALT_ACT_SRC_NONE) is called and PICU interrupt occurs, the CPU will be
 562          *  started while device remains in Alternate Active mode.
 563          *
 564          * Parameters:
 565          *  wakeupTime: Specifies a timer wakeup source and the frequency of that
 566          *              source. For PSoC 5 and PSoC 5LP this parameter is ignored.
 567          *
 568          *           Define                      Time
 569          *  PM_ALT_ACT_TIME_NONE             None
 570          *  PM_ALT_ACT_TIME_ONE_PPS          One PPS: 1 second
 571          *  PM_ALT_ACT_TIME_CTW_2MS          CTW: 2 ms
 572          *  PM_ALT_ACT_TIME_CTW_4MS          CTW: 4 ms
 573          *  PM_ALT_ACT_TIME_CTW_8MS          CTW: 8 ms
 574          *  PM_ALT_ACT_TIME_CTW_16MS         CTW: 16 ms
 575          *  PM_ALT_ACT_TIME_CTW_32MS         CTW: 32 ms
 576          *  PM_ALT_ACT_TIME_CTW_64MS         CTW: 64 ms
 577          *  PM_ALT_ACT_TIME_CTW_128MS        CTW: 128 ms
 578          *  PM_ALT_ACT_TIME_CTW_256MS        CTW: 256 ms
 579          *  PM_ALT_ACT_TIME_CTW_512MS        CTW: 512 ms
 580          *  PM_ALT_ACT_TIME_CTW_1024MS       CTW: 1024 ms
 581          *  PM_ALT_ACT_TIME_CTW_2048MS       CTW: 2048 ms
 582          *  PM_ALT_ACT_TIME_CTW_4096MS       CTW: 4096 ms
 583          *  PM_ALT_ACT_TIME_FTW(1-256)*       FTW: 10us to 2.56 ms
 584          *
 585          *  *Note:   PM_ALT_ACT_TIME_FTW() is a macro that takes an argument that
 586          *           specifies how many increments of 10 us to delay.
 587                      For PSoC 3 silicon the valid range of  values is 1 to 256.
 588          *
 589          *  wakeUpSource:    Specifies a bitwise mask of wakeup sources. In addition, if
 590          *                   a wakeupTime has been specified the associated timer will be
 591          *                   included as a wakeup source. For PSoC 5 this parameter is
 592          *                   ignored.
 593          *
 594          *           Define                      Source
 595          *  PM_ALT_ACT_SRC_NONE              None
 596          *  PM_ALT_ACT_SRC_COMPARATOR0       Comparator 0
 597          *  PM_ALT_ACT_SRC_COMPARATOR1       Comparator 1
 598          *  PM_ALT_ACT_SRC_COMPARATOR2       Comparator 2
 599          *  PM_ALT_ACT_SRC_COMPARATOR3       Comparator 3
 600          *  PM_ALT_ACT_SRC_INTERRUPT         Interrupt
 601          *  PM_ALT_ACT_SRC_PICU              PICU
 602          *  PM_ALT_ACT_SRC_I2C               I2C
 603          *  PM_ALT_ACT_SRC_BOOSTCONVERTER    Boost Converter
 604          *  PM_ALT_ACT_SRC_FTW               Fast Timewheel*
 605          *  PM_ALT_ACT_SRC_VD                High and Low Voltage Detection (HVI, LVI)*
 606          *  PM_ALT_ACT_SRC_CTW               Central Timewheel**
 607          *  PM_ALT_ACT_SRC_ONE_PPS           One PPS**
 608          *  PM_ALT_ACT_SRC_LCD               LCD
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 11  

 609          *
 610          *  *Note : FTW and HVI/LVI wakeup signals are in the same mask bit.
 611          *  **Note: CTW and One PPS wakeup signals are in the same mask bit.
 612          *
 613          *  When specifying a Comparator as the wakeupSource an instance specific define
 614          *  should be used that will track with the specific comparator that the instance
 615          *  is placed into. As an example, for a Comparator instance named MyComp the
 616          *  value to OR into the mask is: MyComp_ctComp__CMP_MASK.
 617          *
 618          *  When CTW, FTW or One PPS is used as a wakeup source, the CyPmReadStatus()
 619          *  function must be called upon wakeup with corresponding parameter. Please
 620          *  refer to the CyPmReadStatus() API in the System Reference Guide for more
 621          *  information.
 622          *
 623          * Return:
 624          *  None
 625          *
 626          * Reentrant:
 627          *  No
 628          *
 629          * Side Effects:
 630          *  If a wakeupTime other than NONE is specified, then upon exit the state of the
 631          *  specified timer will be left as specified by wakeupTime with the timer
 632          *  enabled and the interrupt disabled.  Also, the ILO 1 KHz (if CTW timer is
 633          *  used as wakeup time) or ILO 100 KHz (if FTW timer is used as wakeup time)
 634          *  will be left started.
 635          *
 636          *******************************************************************************/
 637          void CyPmAltAct(uint16 wakeupTime, uint16 wakeupSource) 
 638          {
 639   1          #if(CY_PSOC5)
              
                      /* Arguments expected to be 0 */
                      CYASSERT(PM_ALT_ACT_TIME_NONE == wakeupTime);
              
                      #if(CY_PSOC5A)
              
                          /* The wakeupSource argument expected to be 0 */
                          CYASSERT(PM_ALT_ACT_SRC_NONE  == wakeupSource);
              
                          if(0u != wakeupSource)
                          {
                              /* To remove unreferenced local variable warning */
                          }
              
                      #endif /* (CY_PSOC5A) */
              
                      if(0u != wakeupTime)
                      {
                          /* To remove unreferenced local variable warning */
                      }
              
                  #endif /* (CY_PSOC5) */
 662   1      
 663   1      
 664   1          #if(CY_PSOC3)
 665   1      
 666   1              /* FTW - save current and set new configuration */
 667   1              if((wakeupTime >= PM_ALT_ACT_TIME_FTW(1u)) && (wakeupTime <= PM_ALT_ACT_TIME_FTW(256u)))
 668   1              {
 669   2                  CyPmFtwSetInterval(PM_ALT_ACT_FTW_INTERVAL(wakeupTime));
 670   2      
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 12  

 671   2                  /* Include associated timer to the wakeupSource */
 672   2                  wakeupSource |= PM_ALT_ACT_SRC_FTW;
 673   2              }
 674   1      
 675   1              /* CTW - save current and set new configuration */
 676   1              if((wakeupTime >= PM_ALT_ACT_TIME_CTW_2MS) && (wakeupTime <= PM_ALT_ACT_TIME_CTW_4096MS))
 677   1              {
 678   2                  /* Save current CTW configuration and set new one */
 679   2                  CyPmCtwSetInterval((uint8)(wakeupTime - 1u));
 680   2      
 681   2                  /* Include associated timer to the wakeupSource */
 682   2                  wakeupSource |= PM_ALT_ACT_SRC_CTW;
 683   2              }
 684   1      
 685   1              /* 1PPS - save current and set new configuration */
 686   1              if(PM_ALT_ACT_TIME_ONE_PPS == wakeupTime)
 687   1              {
 688   2                  /* Save current 1PPS configuration and set new one */
 689   2                  CyPmOppsSet();
 690   2      
 691   2                  /* Include associated timer to the wakeupSource */
 692   2                  wakeupSource |= PM_ALT_ACT_SRC_ONE_PPS;
 693   2              }
 694   1      
 695   1          #endif /* (CY_PSOC3) */
 696   1      
 697   1      
 698   1          #if(CY_PSOC3 || CY_PSOC5LP)
 699   1      
 700   1              /* Save and set new wake up configuration */
 701   1      
 702   1              /* Interrupt, PICU, I2C, Boost converter, CTW/1PPS */
 703   1              cyPmBackup.wakeupCfg0 = CY_PM_WAKEUP_CFG0_REG;
 704   1              CY_PM_WAKEUP_CFG0_REG = (uint8) (wakeupSource >> 4u);
 705   1      
 706   1              /* Comparators */
 707   1              cyPmBackup.wakeupCfg1 = CY_PM_WAKEUP_CFG1_REG;
 708   1              CY_PM_WAKEUP_CFG1_REG = (((uint8) wakeupSource) & CY_PM_WAKEUP_SRC_CMPS_MASK);
 709   1      
 710   1              /* LCD */
 711   1              cyPmBackup.wakeupCfg2 = CY_PM_WAKEUP_CFG2_REG;
 712   1              CY_PM_WAKEUP_CFG2_REG = ((uint8) ((wakeupSource >> 12u) & 0x01u));
 713   1      
 714   1          #endif  /* (CY_PSOC3 || CY_PSOC5LP) */
 715   1      
 716   1      
 717   1          /* Switch to the Alternate Active mode */
 718   1          CY_PM_MODE_CSR_REG = ((CY_PM_MODE_CSR_REG & ((uint8)(~CY_PM_MODE_CSR_MASK))) | CY_PM_MODE_CSR_ALT_ACT)
             -;
 719   1      
 720   1          /* Recommended readback. */
 721   1          (void) CY_PM_MODE_CSR_REG;
 722   1      
 723   1          /* Two recommended NOPs to get into the mode. */
 724   1          CY_NOP;
 725   1          CY_NOP;
 726   1      
 727   1          /* Execute WFI instruction (for ARM-based devices only) */
 728   1          CY_PM_WFI;
 729   1      
 730   1          /* Point of return from Alternate Active Mode */
 731   1      
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 13  

 732   1          #if(CY_PSOC3 || CY_PSOC5LP)
 733   1      
 734   1              /* Restore wake up configuration */
 735   1              CY_PM_WAKEUP_CFG0_REG = cyPmBackup.wakeupCfg0;
 736   1              CY_PM_WAKEUP_CFG1_REG = cyPmBackup.wakeupCfg1;
 737   1              CY_PM_WAKEUP_CFG2_REG = cyPmBackup.wakeupCfg2;
 738   1      
 739   1          #endif  /* (CY_PSOC3 || CY_PSOC5LP) */
 740   1      }
 741          
 742          
 743          /*******************************************************************************
 744          * Function Name: CyPmSleep
 745          ********************************************************************************
 746          *
 747          * Summary:
 748          *  Puts the part into the Sleep state.
 749          *
 750          *  Note Before calling this function, you must manually configure the power
 751          *  mode of the source clocks for the timer that is used as wakeup timer.
 752          *
 753          *  Note Before calling this function, you must prepare clock tree configuration
 754          *  for the low power mode by calling CyPmSaveClocks(). And restore clock
 755          *  configuration after CyPmSleep() execution by calling CyPmRestoreClocks(). See
 756          *  Power Management section, Clock Configuration subsection of the System
 757          *  Reference Guide for more information.
 758          *
 759          *  PSoC 3:
 760          *  Before switching to Sleep, if a wakeupTime other than NONE is specified,
 761          *  then the appropriate timer state is configured as specified with the
 762          *  interrupt for that timer disabled.  The wakeup source will be the combination
 763          *  of the values specified in the wakeupSource and any timer specified in the
 764          *  wakeupTime argument.  Once the wakeup condition is satisfied, then all saved
 765          *  state is restored and the function returns in the Active state.
 766          *
 767          *  Note that if the wakeupTime is made with a different value, the period before
 768          *  the wakeup occurs can be significantly shorter than the specified time.  If
 769          *  the next call is made with the same wakeupTime value, then the wakeup will
 770          *  occur the specified period after the previous wakeup occurred.
 771          *
 772          *  If a wakeupTime other than NONE is specified, then upon exit the state of the
 773          *  specified timer will be left as specified by wakeupTime with the timer
 774          *  enabled and the interrupt disabled.  If the CTW or One PPS is already
 775          *  configured for wakeup, for example with the SleepTimer or RTC components,
 776          *  then specify NONE for the wakeupTime and include the appropriate source for
 777          *  wakeupSource.
 778          *
 779          *  PSoC 5:
 780          *  Neither parameter to this function is used for PSoC 5. The parameters must be
 781          *  set to 0 (PM_SLEEP_TIME_NONE and PM_SLEEP_SRC_NONE).  The device will go
 782          *  into Sleep mode until it is woken by an interrupt from the Central Time Wheel
 783          *  (CTW). The CTW must already be configured to generate an interrupt. It is
 784          *  configured using the SleepTimer component.  Only the CTW can be used to wake
 785          *  the device from sleep mode.  The other wakeup sources, Once per second or
 786          *  Port Interrupt Controller (PICU), cannot be used reliably with PSoC 5. This
 787          *  function automatically disables these interrupt sources and then restores
 788          *  them after the devices is woken by the CTW.
 789          *
 790          *  The duration of sleep needs to be controlled so that the device doesn't wake
 791          *  up too soon after going to sleep or remain asleep for too long.  Reliable
 792          *  sleep times of between 1 ms and 128 ms can be supported.  This requirement is
 793          *  satisfied with CTW settings of 4, 8, 16, 32, 64, 128 or 256 ms.  To control
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 14  

 794          *  the sleep time the CTW is reset automatically just before putting the device
 795          *  to sleep.  The resulting wakeup time is half the duration programmed into the
 796          *  CTW with an uncertainty of 1 ms due to the arrival time of the first ILO
 797          *  clock edge. For example, the setting of 4 ms will result in a sleep time
 798          *  between 1 ms and 2 ms.
 799          *
 800          *  PSoC 5LP:
 801          *  The wakeupTime parameter is not used and the only NONE can be specified.
 802          *  The wakeup time must be configured with the component, SleepTimer for CTW
 803          *  intervals and RTC for 1PPS interval. The component must be configured to
 804          *  generate an interrrupt.
 805          *
 806          * Parameters:
 807          *  wakeupTime:      Specifies a timer wakeup source and the frequency of that
 808          *                   source. For PSoC 5 and PSoC 5LP, this parameter is ignored.
 809          *
 810          *           Define                      Time
 811          *  PM_SLEEP_TIME_NONE               None
 812          *  PM_SLEEP_TIME_ONE_PPS            One PPS: 1 second
 813          *  PM_SLEEP_TIME_CTW_2MS            CTW: 2 ms
 814          *  PM_SLEEP_TIME_CTW_4MS            CTW: 4 ms
 815          *  PM_SLEEP_TIME_CTW_8MS            CTW: 8 ms
 816          *  PM_SLEEP_TIME_CTW_16MS           CTW: 16 ms
 817          *  PM_SLEEP_TIME_CTW_32MS           CTW: 32 ms
 818          *  PM_SLEEP_TIME_CTW_64MS           CTW: 64 ms
 819          *  PM_SLEEP_TIME_CTW_128MS          CTW: 128 ms
 820          *  PM_SLEEP_TIME_CTW_256MS          CTW: 256 ms
 821          *  PM_SLEEP_TIME_CTW_512MS          CTW: 512 ms
 822          *  PM_SLEEP_TIME_CTW_1024MS         CTW: 1024 ms
 823          *  PM_SLEEP_TIME_CTW_2048MS         CTW: 2048 ms
 824          *  PM_SLEEP_TIME_CTW_4096MS         CTW: 4096 ms
 825          *
 826          *  wakeUpSource:    Specifies a bitwise mask of wakeup sources. In addition, if
 827          *                   a wakeupTime has been specified the associated timer will be
 828          *                   included as a wakeup source. For PSoC 5 this parameter is
 829          *                   ignored.
 830          *
 831          *           Define                      Source
 832          *  PM_SLEEP_SRC_NONE                None
 833          *  PM_SLEEP_SRC_COMPARATOR0         Comparator 0
 834          *  PM_SLEEP_SRC_COMPARATOR1         Comparator 1
 835          *  PM_SLEEP_SRC_COMPARATOR2         Comparator 2
 836          *  PM_SLEEP_SRC_COMPARATOR3         Comparator 3
 837          *  PM_SLEEP_SRC_PICU                PICU
 838          *  PM_SLEEP_SRC_I2C                 I2C
 839          *  PM_SLEEP_SRC_BOOSTCONVERTER      Boost Converter
 840          *  PM_SLEEP_SRC_VD                  High and Low Voltage Detection (HVI, LVI)
 841          *  PM_SLEEP_SRC_CTW                 Central Timewheel*
 842          *  PM_SLEEP_SRC_ONE_PPS             One PPS*
 843          *  PM_SLEEP_SRC_LCD                 LCD
 844          *
 845          *  *Note:   CTW and One PPS wakeup signals are in the same mask bit.
 846          *           For PSoC 5, these are in a different bit (value 1024).
 847          *
 848          *  When specifying a Comparator as the wakeupSource an instance specific define
 849          *  should be used that will track with the specific comparator that the instance
 850          *  is placed into. As an example for a Comparator instance named MyComp the
 851          *  value to OR into the mask is: MyComp_ctComp__CMP_MASK.
 852          *
 853          *  When CTW or One PPS is used as a wakeup source, the CyPmReadStatus()
 854          *  function must be called upon wakeup with corresponding parameter. Please
 855          *  refer to the CyPmReadStatus() API in the System Reference Guide for more
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 15  

 856          *  information.
 857          *
 858          * Return:
 859          *  None
 860          *
 861          * Reentrant:
 862          *  No
 863          *
 864          * Side Effects:
 865          *  For PSoC 5 silicon the wakeup source is not selectable. In this case the
 866          *  wakeupSource argument is ignored and any of the available wakeup sources will
 867          *  wake the device.
 868          *
 869          *  If a wakeupTime other than NONE is specified, then upon exit the state of the
 870          *  specified timer will be left as specified by wakeupTime with the timer
 871          *  enabled and the interrupt disabled. Also, the ILO 1 KHz (if CTW timer is
 872          *  used as wake up time) will be left started.
 873          *
 874          *  The 1 kHz ILO clock is expected to be enabled for PSoC 3 and PSoC 5LP to
 875          *  measure Hibernate/Sleep regulator settling time after a reset. The holdoff
 876          *  delay is measured using rising edges of the 1 kHz ILO.
 877          *
 878          *******************************************************************************/
 879          void CyPmSleep(uint8 wakeupTime, uint16 wakeupSource) 
 880          {
 881   1          uint8 interruptState;
 882   1      
 883   1          /* Save current global interrupt enable and disable it */
 884   1          interruptState = CyEnterCriticalSection();
 885   1      
 886   1      
 887   1          #if(CY_PSOC3 || CY_PSOC5LP)
 888   1      
 889   1              /***********************************************************************
 890   1              * The Hibernate/Sleep regulator has a settling time after a reset.
 891   1              * During this time, the system ignores requests to enter Sleep and
 892   1              * Hibernate modes. The holdoff delay is measured using rising edges of
 893   1              * the 1 kHz ILO.
 894   1              ***********************************************************************/
 895   1              if(0u == (CY_PM_MODE_CSR_REG & CY_PM_MODE_CSR_PWRUP_PULSE_Q))
 896   1              {
 897   2                  /* Disable hold off - no action on restore */
 898   2                  CY_PM_PWRSYS_SLP_TR_REG &= CY_PM_PWRSYS_SLP_TR_HIBSLP_HOLDOFF_MASK;
 899   2              }
 900   1              else
 901   1              {
 902   2                  /* Abort, device is not ready for low power mode entry */
 903   2      
 904   2                  /* Restore global interrupt enable state */
 905   2                  CyExitCriticalSection(interruptState);
 906   2      
 907   2                  return;
 908   2              }
 909   1      
 910   1          #endif /* (CY_PSOC3 || CY_PSOC5LP) */
 911   1      
 912   1      
 913   1          #if(CY_PSOC3)
 914   1      
 915   1              /* Hardware buzz expected to be disabled below for TO6 */
 916   1              if(CYDEV_CHIP_REV_ACTUAL < 5u)
 917   1              {
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 16  

 918   2                  CYASSERT(0u == (CY_PM_PWRSYS_WAKE_TR2_REG & CY_PM_PWRSYS_WAKE_TR2_EN_BUZZ));
 919   2              }
 920   1      
 921   1          #endif /* (CY_PSOC3) */
 922   1      
 923   1      
 924   1          /*******************************************************************************
 925   1          * For ARM-based devices, an interrupt is required for the CPU to wake up. The
 926   1          * Power Management implementation assumes that wakeup time is configured with a
 927   1          * separate component (component-based wakeup time configuration) for an
 928   1          * interrupt to be issued on terminal count. For more information, refer to the
 929   1          * Wakeup Time Configuration section of System Reference Guide.
 930   1          *******************************************************************************/
 931   1          #if(CY_PSOC5)
              
                      /* Arguments expected to be 0 */
                      CYASSERT(PM_SLEEP_TIME_NONE == wakeupTime);
              
                      #if(CY_PSOC5A)
              
                          /* The wakeupSource argument expected to be 0 */
                          CYASSERT(PM_SLEEP_SRC_NONE  == wakeupSource);
              
                          if(0u != wakeupSource)
                          {
                              /* To remove unreferenced local variable warning */
                          }
              
                      #endif /* (CY_PSOC5A) */
              
                      if(0u != wakeupTime)
                      {
                          /* To remove unreferenced local variable warning */
                      }
              
                  #endif /* (CY_PSOC5) */
 954   1      
 955   1      
 956   1          /* Prepare hardware for Sleep mode */
 957   1          CyPmSlpSaveSet();
 958   1      
 959   1      
 960   1          #if(CY_PSOC3)
 961   1      
 962   1              /* CTW - save current and set new configuration */
 963   1              if((wakeupTime >= PM_SLEEP_TIME_CTW_2MS) && (wakeupTime <= PM_SLEEP_TIME_CTW_4096MS))
 964   1              {
 965   2                  /* Save current and set new configuration of the CTW */
 966   2                  CyPmCtwSetInterval((uint8)(wakeupTime - 1u));
 967   2      
 968   2                  /* Include associated timer to the wakeupSource */
 969   2                  wakeupSource |= PM_SLEEP_SRC_CTW;
 970   2              }
 971   1      
 972   1              /* 1PPS - save current and set new configuration */
 973   1              if(PM_SLEEP_TIME_ONE_PPS == wakeupTime)
 974   1              {
 975   2                  /* Save current and set new configuration of the 1PPS */
 976   2                  CyPmOppsSet();
 977   2      
 978   2                  /* Include associated timer to the wakeupSource */
 979   2                  wakeupSource |= PM_SLEEP_SRC_ONE_PPS;
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 17  

 980   2              }
 981   1      
 982   1          #endif /* (CY_PSOC3) */
 983   1      
 984   1      
 985   1          #if(!CY_PSOC5A)
 986   1      
 987   1              /* Save and set new wake up configuration */
 988   1      
 989   1              /* Interrupt, PICU, I2C, Boost converter, CTW/1PPS */
 990   1              cyPmBackup.wakeupCfg0 = CY_PM_WAKEUP_CFG0_REG;
 991   1              CY_PM_WAKEUP_CFG0_REG = (uint8) (wakeupSource >> 4u);
 992   1      
 993   1              /* Comparators */
 994   1              cyPmBackup.wakeupCfg1 = CY_PM_WAKEUP_CFG1_REG;
 995   1              CY_PM_WAKEUP_CFG1_REG = (((uint8) wakeupSource) & CY_PM_WAKEUP_SRC_CMPS_MASK);
 996   1      
 997   1              /* LCD */
 998   1              cyPmBackup.wakeupCfg2 = CY_PM_WAKEUP_CFG2_REG;
 999   1              CY_PM_WAKEUP_CFG2_REG = ((uint8) ((wakeupSource >> 12u) & 0x01u));
1000   1      
1001   1          #endif /* (!CY_PSOC5A) */
1002   1      
1003   1      
1004   1          /*******************************************************************
1005   1          * Do not use merge region below unless any component datasheet
1006   1          * suggest to do so.
1007   1          *******************************************************************/
1008   1          /* `#START CY_PM_JUST_BEFORE_SLEEP` */
1009   1      
1010   1          /* `#END` */
1011   1      
1012   1      
1013   1          /* Last moment IMO frequency change */
1014   1          if(0u == (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK))
1015   1          {
1016   2              /* IMO frequency is 12 MHz */
1017   2              cyPmBackup.imoActFreq12Mhz = CY_PM_ENABLED;
1018   2          }
1019   1          else
1020   1          {
1021   2              /* IMO frequency is not 12 MHz */
1022   2              cyPmBackup.imoActFreq12Mhz = CY_PM_DISABLED;
1023   2      
1024   2              /* Save IMO frequency */
1025   2              cyPmBackup.imoActFreq = CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK;
1026   2      
1027   2              /* Set IMO frequency to 12 MHz */
1028   2              CY_PM_FASTCLK_IMO_CR_REG &= ((uint8) (~CY_PM_FASTCLK_IMO_CR_FREQ_MASK));
1029   2          }
1030   1      
1031   1          /* Switch to the Sleep mode */
1032   1          CY_PM_MODE_CSR_REG = ((CY_PM_MODE_CSR_REG & ((uint8)(~CY_PM_MODE_CSR_MASK))) | CY_PM_MODE_CSR_SLEEP);
1033   1      
1034   1          /* Recommended readback. */
1035   1          (void) CY_PM_MODE_CSR_REG;
1036   1      
1037   1          /* Two recommended NOPs to get into the mode. */
1038   1          CY_NOP;
1039   1          CY_NOP;
1040   1      
1041   1          /* Execute WFI instruction (for ARM-based devices only) */
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 18  

1042   1          CY_PM_WFI;
1043   1      
1044   1          /* Point of return from Sleep Mode */
1045   1      
1046   1          /* Restore last moment IMO frequency change */
1047   1          if(CY_PM_ENABLED != cyPmBackup.imoActFreq12Mhz)
1048   1          {
1049   2              CY_PM_FASTCLK_IMO_CR_REG  = (CY_PM_FASTCLK_IMO_CR_REG & ((uint8)(~CY_PM_FASTCLK_IMO_CR_FREQ_MASK))
             -) |
1050   2                                          cyPmBackup.imoActFreq;
1051   2          }
1052   1      
1053   1      
1054   1          /*******************************************************************
1055   1          * Do not use merge region below unless any component datasheet
1056   1          * suggest to do so.
1057   1          *******************************************************************/
1058   1          /* `#START CY_PM_JUST_AFTER_WAKEUP_FROM_SLEEP` */
1059   1      
1060   1          /* `#END` */
1061   1      
1062   1      
1063   1          /* Restore hardware configuration */
1064   1          CyPmSlpRestore();
1065   1      
1066   1      
1067   1          #if(!CY_PSOC5A)
1068   1      
1069   1              /* Restore current wake up configuration */
1070   1              CY_PM_WAKEUP_CFG0_REG = cyPmBackup.wakeupCfg0;
1071   1              CY_PM_WAKEUP_CFG1_REG = cyPmBackup.wakeupCfg1;
1072   1              CY_PM_WAKEUP_CFG2_REG = cyPmBackup.wakeupCfg2;
1073   1      
1074   1          #endif /* (!CY_PSOC5A) */
1075   1      
1076   1          /* Restore global interrupt enable state */
1077   1          CyExitCriticalSection(interruptState);
1078   1      }
1079          
1080          
1081          /*******************************************************************************
1082          * Function Name: CyPmHibernate
1083          ********************************************************************************
1084          *
1085          * Summary:
1086          *  Puts the part into the Hibernate state.
1087          *
1088          *  PSoC 3 and PSoC 5LP:
1089          *  Before switching to Hibernate, the current status of the PICU wakeup source
1090          *  bit is saved and then set. This configures the device to wake up from the
1091          *  PICU. Make sure you have at least one pin configured to generate a PICU
1092          *  interrupt. For pin Px.y, the register "PICU_INTTYPE_PICUx_INTTYPEy" controls
1093          *  the PICU behavior. In the TRM, this register is "PICU[0..15]_INTTYPE[0..7]."
1094          *  In the Pins component datasheet, this register is referred to as the IRQ
1095          *  option. Once the wakeup occurs, the PICU wakeup source bit is restored and
1096          *  the PSoC returns to the Active state.
1097          *
1098          *  PSoC 5:
1099          *  The only method supported for waking up from the Hibernate state is a
1100          *  hardware reset of the device.  The PICU wakeup source cannot be used
1101          *  reliably, so the PICU interrupt sources are automatically disabled by this
1102          *  function before putting the device into the Hibernate state.
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 19  

1103          *
1104          * Parameters:
1105          *  None
1106          *
1107          * Return:
1108          *  None
1109          *
1110          * Reentrant:
1111          *  No
1112          *
1113          * Side Effects:
1114          *  Applications must wait 20 us before re-entering hibernate or sleep after
1115          *  waking up from hibernate. The 20 us allows the sleep regulator time to
1116          *  stabilize before the next hibernate / sleep event occurs. The 20 us
1117          *  requirement begins when the device wakes up. There is no hardware check that
1118          *  this requirement is met. The specified delay should be done on ISR entry.
1119          *
1120          *  After wakeup PICU interrupt occurs, the Pin_ClearInterrupt() (where Pin is
1121          *  instance name of the Pins component) function must be called to clear the
1122          *  latched pin events to allow proper Hibernate mode entry andd to enable
1123          *  detection of future events.
1124          *
1125          *  The 1 kHz ILO clock is expected to be enabled for PSoC 3 and PSoC 5LP to
1126          *  measure Hibernate/Sleep regulator settling time after a reset. The holdoff
1127          *  delay is measured using rising edges of the 1 kHz ILO.
1128          *
1129          *******************************************************************************/
1130          void CyPmHibernate(void) 
1131          {
1132   1          uint8 interruptState;
1133   1      
1134   1          /* Save current global interrupt enable and disable it */
1135   1          interruptState = CyEnterCriticalSection();
1136   1      
1137   1          #if(CY_PSOC3 || CY_PSOC5LP)
1138   1      
1139   1              /***********************************************************************
1140   1              * The Hibernate/Sleep regulator has a settling time after a reset.
1141   1              * During this time, the system ignores requests to enter Sleep and
1142   1              * Hibernate modes. The holdoff delay is measured using rising edges of
1143   1              * the 1 kHz ILO.
1144   1              ***********************************************************************/
1145   1              if(0u == (CY_PM_MODE_CSR_REG & CY_PM_MODE_CSR_PWRUP_PULSE_Q))
1146   1              {
1147   2                  /* Disable hold off - no action on restore */
1148   2                  CY_PM_PWRSYS_SLP_TR_REG &= CY_PM_PWRSYS_SLP_TR_HIBSLP_HOLDOFF_MASK;
1149   2              }
1150   1              else
1151   1              {
1152   2                  /* Abort, device is not ready for low power mode entry */
1153   2      
1154   2                  /* Restore global interrupt enable state */
1155   2                  CyExitCriticalSection(interruptState);
1156   2      
1157   2                  return;
1158   2              }
1159   1      
1160   1          #endif /* (CY_PSOC3 || CY_PSOC5LP) */
1161   1      
1162   1          /* Prepare device for proper Hibernate mode entry */
1163   1          CyPmHibSaveSet();
1164   1      
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 20  

1165   1      
1166   1          #if(!CY_PSOC5A)
1167   1      
1168   1              /* Save and enable only wakeup on PICU */
1169   1              cyPmBackup.wakeupCfg0 = CY_PM_WAKEUP_CFG0_REG;
1170   1              CY_PM_WAKEUP_CFG0_REG = CY_PM_WAKEUP_PICU;
1171   1      
1172   1              cyPmBackup.wakeupCfg1 = CY_PM_WAKEUP_CFG1_REG;
1173   1              CY_PM_WAKEUP_CFG1_REG = 0x00u;
1174   1      
1175   1              cyPmBackup.wakeupCfg2 = CY_PM_WAKEUP_CFG2_REG;
1176   1              CY_PM_WAKEUP_CFG2_REG = 0x00u;
1177   1      
1178   1          #endif  /* (!CY_PSOC5A) */
1179   1      
1180   1      
1181   1          /* Last moment IMO frequency change */
1182   1          if(0u == (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK))
1183   1          {
1184   2              /* IMO frequency is 12 MHz */
1185   2              cyPmBackup.imoActFreq12Mhz = CY_PM_ENABLED;
1186   2          }
1187   1          else
1188   1          {
1189   2              /* IMO frequency is not 12 MHz */
1190   2              cyPmBackup.imoActFreq12Mhz = CY_PM_DISABLED;
1191   2      
1192   2              /* Save IMO frequency */
1193   2              cyPmBackup.imoActFreq = CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK;
1194   2      
1195   2              /* Set IMO frequency to 12 MHz */
1196   2              CY_PM_FASTCLK_IMO_CR_REG &= ((uint8) (~CY_PM_FASTCLK_IMO_CR_FREQ_MASK));
1197   2          }
1198   1      
1199   1      
1200   1          /* Switch to Hibernate Mode */
1201   1          CY_PM_MODE_CSR_REG = (CY_PM_MODE_CSR_REG & ((uint8) (~CY_PM_MODE_CSR_MASK))) | CY_PM_MODE_CSR_HIBERNAT
             -E;
1202   1      
1203   1          /* Recommended readback. */
1204   1          (void) CY_PM_MODE_CSR_REG;
1205   1      
1206   1          /* Two recommended NOPs to get into the mode. */
1207   1          CY_NOP;
1208   1          CY_NOP;
1209   1      
1210   1          /* Execute WFI instruction (for ARM-based devices only) */
1211   1          CY_PM_WFI;
1212   1      
1213   1          /* Point of return from Hibernate mode */
1214   1      
1215   1      
1216   1          /* Restore last moment IMO frequency change */
1217   1          if(CY_PM_ENABLED != cyPmBackup.imoActFreq12Mhz)
1218   1          {
1219   2              CY_PM_FASTCLK_IMO_CR_REG  = (CY_PM_FASTCLK_IMO_CR_REG & ((uint8)(~CY_PM_FASTCLK_IMO_CR_FREQ_MASK))
             -) |
1220   2                                          cyPmBackup.imoActFreq;
1221   2          }
1222   1      
1223   1      
1224   1          /* Restore device for proper Hibernate mode exit*/
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 21  

1225   1          CyPmHibRestore();
1226   1      
1227   1      
1228   1          #if(!CY_PSOC5A)
1229   1      
1230   1              /* Restore current wake up configuration */
1231   1              CY_PM_WAKEUP_CFG0_REG = cyPmBackup.wakeupCfg0;
1232   1              CY_PM_WAKEUP_CFG1_REG = cyPmBackup.wakeupCfg1;
1233   1              CY_PM_WAKEUP_CFG2_REG = cyPmBackup.wakeupCfg2;
1234   1      
1235   1          #endif /* (!CY_PSOC5A) */
1236   1      
1237   1          /* Restore global interrupt enable state */
1238   1          CyExitCriticalSection(interruptState);
1239   1      }
1240          
1241          
1242          /*******************************************************************************
1243          * Function Name: CyPmReadStatus
1244          ********************************************************************************
1245          *
1246          * Summary:
1247          *  Manages the Power Manager Interrupt Status Register.  This register has the
1248          *  interrupt status for the one pulse per second, central timewheel and fast
1249          *  timewheel timers.  This hardware register clears on read.  To allow for only
1250          *  clearing the bits of interest and preserving the other bits, this function
1251          *  uses a shadow register that retains the state.  This function reads the
1252          *  status register and ORs that value with the shadow register.  That is the
1253          *  value that is returned.  Then the bits in the mask that are set are cleared
1254          *  from this value and written back to the shadow register.
1255          *
1256          *  Note You must call this function within 1 ms (1 clock cycle of the ILO)
1257          *  after a CTW event has occurred.
1258          *
1259          * Parameters:
1260          *  mask: Bits in the shadow register to clear.
1261          *
1262          *       Define                      Source
1263          *  CY_PM_FTW_INT                Fast Timewheel
1264          *  CY_PM_CTW_INT                Central Timewheel
1265          *  CY_PM_ONEPPS_INT             One Pulse Per Second
1266          *
1267          * Return:
1268          *  Status.  Same bits values as the mask parameter.
1269          *
1270          *******************************************************************************/
1271          uint8 CyPmReadStatus(uint8 mask) 
1272          {
1273   1          static uint8 interruptStatus;
1274   1          uint8 interruptState;
1275   1          uint8 tmpStatus;
1276   1      
1277   1          /* Enter critical section */
1278   1          interruptState = CyEnterCriticalSection();
1279   1      
1280   1          /* Save value of the register, copy it and clear desired bit */
1281   1          interruptStatus |= CY_PM_INT_SR_REG;
1282   1          tmpStatus = interruptStatus;
1283   1          interruptStatus &= ((uint8)(~mask));
1284   1      
1285   1          /* Exit critical section */
1286   1          CyExitCriticalSection(interruptState);
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 22  

1287   1      
1288   1          return(tmpStatus);
1289   1      }
1290          
1291          
1292          /*******************************************************************************
1293          * Function Name: CyPmHibSaveSet
1294          ********************************************************************************
1295          *
1296          * Summary:
1297          *  Prepare device for proper Hibernate low power mode entry:
1298          *  - Disables I2C backup regulator
1299          *  - Save state of I2C backup regulator (PSoC 5)
1300          *  - Saves ILO power down mode state and enable it (all but PSoC 5)
1301          *  - Saves state of 1 kHz and 100 kHz ILO and disable them (all but PSoC 5)
1302          *  - Disables sleep regulator and shorts vccd to vpwrsleep (all but PSoC 5)
1303          *  - Save LVI/HVI configuration and disable them - CyPmHviLviSaveDisable()
1304          *  - CyPmHibSlpSaveSet() function is called
1305          *
1306          * Parameters:
1307          *  None
1308          *
1309          * Return:
1310          *  None
1311          *
1312          * Reentrant:
1313          *  No
1314          *
1315          *******************************************************************************/
1316          static void CyPmHibSaveSet(void) 
1317          {
1318   1          /* I2C backup reg must be off when the sleep regulator is unavailable */
1319   1          if(0u != (CY_PM_PWRSYS_CR1_REG & CY_PM_PWRSYS_CR1_I2CREG_BACKUP))
1320   1          {
1321   2              /***********************************************************************
1322   2              * If I2C backup regulator is enabled, all the fixed-function registers
1323   2              * store their values while device is in low power mode, otherwise their
1324   2              * configuration is lost. The I2C API makes a decision to restore or not
1325   2              * to restore I2C registers based on this. If this regulator will be
1326   2              * disabled and then enabled, I2C API will suppose that I2C block
1327   2              * registers preserved their values, while this is not true. So, the
1328   2              * backup regulator is disabled. And its value is restored only for
1329   2              * and PSoC 5 devices. The I2C sleep APIs is responsible for restoration.
1330   2              ***********************************************************************/
1331   2      
1332   2              #if(CY_PSOC5A)
              
                          cyPmBackup.i2cRegBackup = CY_PM_ENABLED;
              
                      #endif /* (CY_PSOC5A) */
1337   2      
1338   2              /* Disable I2C backup register */
1339   2              CY_PM_PWRSYS_CR1_REG &= ((uint8)(~CY_PM_PWRSYS_CR1_I2CREG_BACKUP));
1340   2          }
1341   1          else
1342   1          {
1343   2              #if(CY_PSOC5A)
              
                          /* Save disabled state of the I2C backup regulator */
                          cyPmBackup.i2cRegBackup = CY_PM_DISABLED;
              
                      #endif /* (CY_PSOC5A) */
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 23  

1349   2          }
1350   1      
1351   1      
1352   1          #if(!CY_PSOC5A)
1353   1      
1354   1              /* Save current ILO power mode and ensure low power mode */
1355   1              cyPmBackup.iloPowerMode = CyILO_SetPowerMode(CY_PM_POWERDOWN_MODE);
1356   1      
1357   1              /* Save current 1kHz ILO enable state. Disabled automatically. */
1358   1              cyPmBackup.ilo1kEnable = (0u == (CY_PM_SLOWCLK_ILO_CR0_REG & CY_PM_ILO_CR0_EN_1K)) ?
1359   1                                          CY_PM_DISABLED : CY_PM_ENABLED;
1360   1      
1361   1              /* Save current 100kHz ILO enable state. Disabled automatically. */
1362   1              cyPmBackup.ilo100kEnable = (0u == (CY_PM_SLOWCLK_ILO_CR0_REG & CY_PM_ILO_CR0_EN_100K)) ?
1363   1                                          CY_PM_DISABLED : CY_PM_ENABLED;
1364   1      
1365   1      
1366   1              /* Disable the sleep regulator and shorts vccd to vpwrsleep */
1367   1              if(0u == (CY_PM_PWRSYS_SLP_TR_REG & CY_PM_PWRSYS_SLP_TR_BYPASS))
1368   1              {
1369   2                  /* Save current bypass state */
1370   2                  cyPmBackup.slpTrBypass = CY_PM_DISABLED;
1371   2                  CY_PM_PWRSYS_SLP_TR_REG |= CY_PM_PWRSYS_SLP_TR_BYPASS;
1372   2              }
1373   1              else
1374   1              {
1375   2                  cyPmBackup.slpTrBypass = CY_PM_ENABLED;
1376   2              }
1377   1      
1378   1              /* LPCOMPs are always enabled (even when BOTH ext_vccd=1 and ext_vcca=1)*/
1379   1      
1380   1          #endif /* (!CY_PSOC5A) */
1381   1      
1382   1      
1383   1          /* Device is PSoC 5 and the revision is ES1 or earlier. */
1384   1          #if(CY_PSOC5A)
              
                      /* Disable all the PICU interrupts */
                      CyPmDisablePicuInterrupts();
              
                  #endif  /* (CY_PSOC5A) */
1390   1      
1391   1      
1392   1          /***************************************************************************
1393   1          * LVI/HVI must be disabled in Hibernate
1394   1          ***************************************************************************/
1395   1      
1396   1          /* Save LVI/HVI configuration and disable them */
1397   1          CyPmHviLviSaveDisable();
1398   1      
1399   1      
1400   1          /* Make the same preparations for Hibernate and Sleep modes */
1401   1          CyPmHibSlpSaveSet();
1402   1      }
1403          
1404          
1405          /*******************************************************************************
1406          * Function Name: CyPmHibRestore
1407          ********************************************************************************
1408          *
1409          * Summary:
1410          *  Restore device for proper Hibernate mode exit:
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 24  

1411          *  - Restore LVI/HVI configuration - call CyPmHviLviRestore()
1412          *  - CyPmHibSlpSaveRestore() function is called
1413          *  - Restores state of I2C backup regulator (PSoC 5)
1414          *  - Restores ILO power down mode state and enable it (all but PSoC 5)
1415          *  - Restores state of 1 kHz and 100 kHz ILO and disable them (all but PSoC 5)
1416          *  - Restores sleep regulator settings (all but PSoC 5)
1417          *
1418          * Parameters:
1419          *  None
1420          *
1421          * Return:
1422          *  None
1423          *
1424          *******************************************************************************/
1425          static void CyPmHibRestore(void) 
1426          {
1427   1          /* Restore LVI/HVI configuration */
1428   1          CyPmHviLviRestore();
1429   1      
1430   1          /* Restore the same configuration for Hibernate and Sleep modes */
1431   1          CyPmHibSlpRestore();
1432   1      
1433   1          #if(CY_PSOC5A)
              
                      /* Restore I2C backup regulator configuration */
                      if(CY_PM_ENABLED == cyPmBackup.i2cRegBackup)
                      {
                          /* Enable I2C backup regulator state */
                          CY_PM_PWRSYS_CR1_REG |= CY_PM_PWRSYS_CR1_I2CREG_BACKUP;
                      }
              
                  #endif /* (CY_PSOC5A) */
1443   1      
1444   1      
1445   1          #if(!CY_PSOC5A)
1446   1      
1447   1              /* Restore 1kHz ILO enable state */
1448   1              if(CY_PM_ENABLED == cyPmBackup.ilo1kEnable)
1449   1              {
1450   2                  /* Enable 1kHz ILO */
1451   2                  CyILO_Start1K();
1452   2              }
1453   1      
1454   1              /* Restore 100kHz ILO enable state */
1455   1              if(CY_PM_ENABLED == cyPmBackup.ilo100kEnable)
1456   1              {
1457   2                  /* Enable 100kHz ILO */
1458   2                  CyILO_Start100K();
1459   2              }
1460   1      
1461   1              /* Restore ILO power mode */
1462   1              (void) CyILO_SetPowerMode(cyPmBackup.iloPowerMode);
1463   1      
1464   1      
1465   1              if(CY_PM_DISABLED == cyPmBackup.slpTrBypass)
1466   1              {
1467   2                  /* Enable the sleep regulator */
1468   2                  CY_PM_PWRSYS_SLP_TR_REG &= ((uint8)(~CY_PM_PWRSYS_SLP_TR_BYPASS));
1469   2              }
1470   1      
1471   1          #endif /* (!CY_PSOC5A) */
1472   1      }
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 25  

1473          
1474          
1475          /*******************************************************************************
1476          * Function Name: CyPmCtwSetInterval
1477          ********************************************************************************
1478          *
1479          * Summary:
1480          *  Performs CTW configuration:
1481          *  - Disables CTW interrupt
1482          *  - Enables 1 kHz ILO
1483          *  - Sets new CTW interval
1484          *
1485          * Parameters:
1486          *  ctwInterval: the CTW interval to be set.
1487          *
1488          * Return:
1489          *  None
1490          *
1491          * Side Effects:
1492          *  Enables ILO 1 KHz clock and leaves it enabled.
1493          *
1494          *******************************************************************************/
1495          void CyPmCtwSetInterval(uint8 ctwInterval) 
1496          {
1497   1          /* Disable CTW interrupt enable */
1498   1          CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_CTW_IE));
1499   1      
1500   1          /* Enable 1kHz ILO (required for CTW operation) */
1501   1          CyILO_Start1K();
1502   1      
1503   1          /* Interval could be set only while CTW is disabled */
1504   1          if(0u != (CY_PM_TW_CFG2_REG & CY_PM_CTW_EN))
1505   1          {
1506   2              /* Set CTW interval if needed */
1507   2              if(CY_PM_TW_CFG1_REG != ctwInterval)
1508   2              {
1509   3                  /* Disable the CTW, set new CTW interval and enable it again */
1510   3                  CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_CTW_EN));
1511   3                  CY_PM_TW_CFG1_REG = ctwInterval;
1512   3                  CY_PM_TW_CFG2_REG |= CY_PM_CTW_EN;
1513   3              }   /* Required interval is already set */
1514   2          }
1515   1          else
1516   1          {
1517   2              /* Set CTW interval if needed */
1518   2              if(CY_PM_TW_CFG1_REG != ctwInterval)
1519   2              {
1520   3                  /* Set the new CTW interval. Could be changed if CTW is disabled */
1521   3                  CY_PM_TW_CFG1_REG = ctwInterval;
1522   3              }   /* Required interval is already set */
1523   2      
1524   2              /* Enable the CTW */
1525   2              CY_PM_TW_CFG2_REG |= CY_PM_CTW_EN;
1526   2          }
1527   1      }
1528          
1529          
1530          /*******************************************************************************
1531          * Function Name: CyPmOppsSet
1532          ********************************************************************************
1533          *
1534          * Summary:
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 26  

1535          *  Performs 1PPS configuration:
1536          *  - Starts 32 KHz XTAL
1537          *  - Disables 1PPS interupts
1538          *  - Enables 1PPS
1539          *
1540          * Parameters:
1541          *  None
1542          *
1543          * Return:
1544          *  None
1545          *
1546          *******************************************************************************/
1547          void CyPmOppsSet(void) 
1548          {
1549   1          /* Enable 32kHz XTAL if needed */
1550   1          if(0u == (CY_PM_SLOWCLK_X32_CR_REG & CY_PM_X32_CR_X32EN))
1551   1          {
1552   2              /* Enable 32kHz XTAL */
1553   2              CyXTAL_32KHZ_Start();
1554   2          }
1555   1      
1556   1          /* Disable 1PPS interrupt enable */
1557   1          CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_1PPS_IE));
1558   1      
1559   1          /* Enable 1PPS operation */
1560   1          CY_PM_TW_CFG2_REG |= CY_PM_1PPS_EN;
1561   1      }
1562          
1563          
1564          /*******************************************************************************
1565          * Function Name: CyPmFtwSetInterval
1566          ********************************************************************************
1567          *
1568          * Summary:
1569          *  Performs FTW configuration:
1570          *  - Disables FTW interrupt
1571          *  - Enables 100 kHz ILO
1572          *  - Sets new FTW interval.
1573          *
1574          * Parameters:
1575          *  ftwInterval - FTW counter interval.
1576          *
1577          * Return:
1578          *  None
1579          *
1580          * Side Effects:
1581          *  Enables ILO 100 KHz clock and leaves it enabled.
1582          *
1583          *******************************************************************************/
1584          void CyPmFtwSetInterval(uint8 ftwInterval) 
1585          {
1586   1          /* Disable FTW interrupt enable */
1587   1          CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_FTW_IE));
1588   1      
1589   1          /* Enable 100kHz ILO */
1590   1          CyILO_Start100K();
1591   1      
1592   1          /* Iterval could be set only while FTW is disabled */
1593   1          if(0u != (CY_PM_TW_CFG2_REG & CY_PM_FTW_EN))
1594   1          {
1595   2              /* Disable FTW, set new FTW interval if needed and enable it again */
1596   2              if(CY_PM_TW_CFG0_REG != ftwInterval)
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 27  

1597   2              {
1598   3                  /* Disable the CTW, set new CTW interval and enable it again */
1599   3                  CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_FTW_EN));
1600   3                  CY_PM_TW_CFG0_REG = ftwInterval;
1601   3                  CY_PM_TW_CFG2_REG |= CY_PM_FTW_EN;
1602   3              }   /* Required interval is already set */
1603   2          }
1604   1          else
1605   1          {
1606   2              /* Set new FTW counter interval if needed. FTW is disabled. */
1607   2              if(CY_PM_TW_CFG0_REG != ftwInterval)
1608   2              {
1609   3                  /* Set the new CTW interval. Could be changed if CTW is disabled */
1610   3                  CY_PM_TW_CFG0_REG = ftwInterval;
1611   3              }   /* Required interval is already set */
1612   2      
1613   2              /* Enable the FTW */
1614   2              CY_PM_TW_CFG2_REG |= CY_PM_FTW_EN;
1615   2          }
1616   1      }
1617          
1618          
1619          #if(CY_PSOC5A)
              
                  /*******************************************************************************
                  * Function Name: CyPmSavePicuInterrupts
                  ********************************************************************************
                  *
                  * Summary:
                  *  Saves PICU interrupt type registers to the backup structure.
                  *
                  * Parameters:
                  *  None
                  *
                  * Return:
                  *  None
                  *
                  * Reentrant:
                  *  No
                  *
                  *******************************************************************************/
                  static void CyPmSavePicuInterrupts(void) 
                  {
                      /* Save all the PICU interrupt type */
                      (void) memcpy((void *) &cyPmBackup.picuIntType[0u],
                                    (void *) CY_PM_PICU_0_6_INT_BASE,
                                    CY_PM_PICU_0_6_INT_SIZE);
              
                      (void) memcpy((void *) &cyPmBackup.picuIntType[CY_PM_PICU_0_6_INT_SIZE],
                                    (void *) CY_PM_PICU_12_INT_BASE,
                                    CY_PM_PICU_12_INT_SIZE);
              
                      (void) memcpy((void *) &cyPmBackup.picuIntType[CY_PM_PICU_0_6_INT_SIZE + CY_PM_PICU_12_INT_SIZE],
                                    (void *) CY_PM_PICU_15_INT_BASE,
                                    CY_PM_PICU_15_INT_SIZE);
              
                  }
              
              
                  /*******************************************************************************
                  * Function Name: CyPmDisablePicuInterrupts
                  ********************************************************************************
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 28  

                  *
                  * Summary:
                  *  Disableds PICU interrupts.
                  *
                  * Parameters:
                  *  None
                  *
                  * Return:
                  *  None
                  *
                  *******************************************************************************/
                  static void CyPmDisablePicuInterrupts(void) 
                  {
                      /* Disable all the PICU interrupts */
                      (void) memset((void *) CY_PM_PICU_0_6_INT_BASE, 0, CY_PM_PICU_0_6_INT_SIZE);
                      (void) memset((void *) CY_PM_PICU_12_INT_BASE,  0, CY_PM_PICU_12_INT_SIZE );
                      (void) memset((void *) CY_PM_PICU_15_INT_BASE,  0, CY_PM_PICU_15_INT_SIZE );
                  }
              
              
                  /*******************************************************************************
                  * Function Name: CyPmRestorePicuInterrupts
                  ********************************************************************************
                  *
                  * Summary:
                  *  Restores PICU interrupt type registers from the backup structure.
                  *
                  * Parameters:
                  *  None
                  *
                  * Return:
                  *  None
                  *
                  *******************************************************************************/
                  static void CyPmRestorePicuInterrupts(void) 
                  {
                      /* Save all the PICU interrupt type */
                      (void) memcpy((void *) CY_PM_PICU_0_6_INT_BASE,
                                    (void *) &cyPmBackup.picuIntType[0u],
                                    CY_PM_PICU_0_6_INT_SIZE);
              
                      (void) memcpy((void *) CY_PM_PICU_12_INT_BASE,
                                    (void *) &cyPmBackup.picuIntType[CY_PM_PICU_0_6_INT_SIZE],
                                    CY_PM_PICU_12_INT_SIZE);
              
                      (void) memcpy((void *) CY_PM_PICU_15_INT_BASE,
                                    (void *) &cyPmBackup.picuIntType[CY_PM_PICU_0_6_INT_SIZE + CY_PM_PICU_12_INT_SIZE],
                                    CY_PM_PICU_15_INT_SIZE);
              
                  }
              
              #endif  /* (CY_PSOC5A) */
1711          
1712          
1713          /*******************************************************************************
1714          * Function Name: CyPmSlpSaveSet
1715          ********************************************************************************
1716          *
1717          * Summary:
1718          *  Prepare device for proper Sleep low power mode entry:
1719          *  - Prepare CTW for Sleep mode entry (PSoC 5)
1720          *    * Save timewheels configuration
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 29  

1721          *    * Disable FTW and 1PPS (enable and interrupt)
1722          *    * Reset CTW
1723          *    * Save and disable PICU interrupts (PSoC 5)
1724          *    * Save and disable PRES-A and PRES-D (PSoC 5)
1725          *  - Save and disable LVI/HVI configuration (PSoC 5)
1726          *  - Save and set to max buzz interval (PSoC 5)
1727          *  - If LVI/HVI is enabled than hardware buzz in required (PSoC 3):
1728          *    * Prepare wake trim registers
1729          *    * Disable LDO-A in proper way
1730          *  - If LVI/HVI is disabled than hardware buzz in not required (PSoC 3):
1731          *    * Disabled hardware buzz
1732          *  - CyPmHibSlpSaveSet() function is called
1733          *
1734          * Parameters:
1735          *  None
1736          *
1737          * Return:
1738          *  None
1739          *
1740          * Reentrant:
1741          *  No
1742          *
1743          *******************************************************************************/
1744          static void CyPmSlpSaveSet(void) 
1745          {
1746   1          #if(CY_PSOC5A)
              
                      /* Preserve the Timewheel Configuration Register 2 */
                      cyPmBackup.pmTwCfg2 = CY_PM_TW_CFG2_REG;
              
                      /*  Clear the enable and interrupt enables for the FTW and ONEPPS */
                      CY_PM_TW_CFG2_REG &= ((uint8)(~(CY_PM_FTW_IE | CY_PM_FTW_EN | CY_PM_1PPS_EN | CY_PM_1PPS_IE)));
              
                      /* Reset free-running CTW counter to 0 and held it there */
                      CY_PM_WDT_CFG_REG |= CY_PM_WDT_CFG_CTW_RESET;
              
                      /* Exit CTW counter reset state */
                      CY_PM_WDT_CFG_REG &= ((uint8)(~CY_PM_WDT_CFG_CTW_RESET));
              
                      /* Save and disable PICU interrupts  */
                      CyPmSavePicuInterrupts();
                      CyPmDisablePicuInterrupts();
              
                      /* Save and disable PRES-A and PRES-D */
                      cyPmBackup.pres1 = CY_PM_RESET_CR1_REG & CY_PM_RESET_CR1_DIS_PRES1;
                      cyPmBackup.pres2 = CY_PM_RESET_CR3_REG & CY_PM_RESET_CR3_DIS_PRES2;
                      CY_PM_RESET_CR1_REG &= ((uint8)(~CY_PM_RESET_CR1_DIS_PRES1));
                      CY_PM_RESET_CR3_REG &= ((uint8)(~CY_PM_RESET_CR3_DIS_PRES2));
              
                  #endif /* (CY_PSOC5A) */
1771   1      
1772   1      
1773   1          #if(CY_PSOC5A)
              
                      /***************************************************************************
                      * LVI/HVI must be disabled as it doesn't work during buzzing.
                      *
                      * Using hardware buzz in conjunction with other device wakeup sources
                      * can cause the device to lockup, halting further code execution. The
                      * hardware buzz provides power supply supervising capability in sleep.
                      * It is enabled by default and there is no way to disable it. So the buzz
                      * interval is set to maximum (512 ms). The CTW must be configured to wake up
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 30  

                      * at a rate less than hardware buzz interval.
                      ***************************************************************************/
              
                      /* Save and disable LVI/HVI */
                      CyPmHviLviSaveDisable();
              
                      /* Save buzz trim value */
                      cyPmBackup.buzzSleepTrim = CY_PM_PWRSYS_BUZZ_TR_REG & ((uint8)(~CY_PM_PWRSYS_BUZZ_TR_MASK));
              
                      /* Set buzz interval to maximum */
                      CY_PM_PWRSYS_BUZZ_TR_REG = CY_PM_PWRSYS_BUZZ_TR_512_TICKS |
                                                (CY_PM_PWRSYS_BUZZ_TR_REG & CY_PM_PWRSYS_BUZZ_TR_MASK);
              
                  #endif  /* (CY_PSOC5A) */
1797   1      
1798   1      
1799   1          #if(CY_PSOC3)
1800   1      
1801   1              /***************************************************************************
1802   1              * If LVI/HVI is enabled than hardware buzz in required:
1803   1              *  - Prepare wake trim registers
1804   1              *  - Disable LDO-A in proper way
1805   1              *
1806   1              * If LVI/HVI is disabled than hardware buzz in not required:
1807   1              *  - Disabled hardware buzz
1808   1              ***************************************************************************/
1809   1      
1810   1              cyPmBackup.wakeTr2 = CY_PM_PWRSYS_WAKE_TR2_REG;
1811   1      
1812   1              /* Reconfigure power mode wakeup trim registers */
1813   1              if(0u != (CY_PM_RESET_CR1_REG & (CY_PM_RESET_CR1_HVIA_EN |
1814   1                        CY_PM_RESET_CR1_LVIA_EN | CY_PM_RESET_CR1_LVID_EN)))
1815   1              {
1816   2                  /* HVI/LVI is enabled - hardware buzz is required */
1817   2                  if(CYDEV_CHIP_REV_ACTUAL < 5u)
1818   2                  {
1819   3                      /* Update entire register */
1820   3                      CY_PM_PWRSYS_WAKE_TR2_REG = 0x3Bu;
1821   3      
1822   3                      /* Prepares for disabling LDO-A by moving bandgap reference to VCCD */
1823   3                      CY_PM_PWRSYS_CR1_REG = 0x01u;
1824   3      
1825   3                      /* Disables LDO-A */
1826   3                      CY_PM_PWRSYS_CR1_REG |= 0x02u;
1827   3                  }
1828   2                  else
1829   2                  {
1830   3                      /* For later revisions, just enable buzz */
1831   3                      CY_PM_PWRSYS_WAKE_TR2_REG |= CY_PM_PWRSYS_WAKE_TR2_EN_BUZZ;
1832   3                  }
1833   2              }
1834   1              else
1835   1              {
1836   2                  /* HVI/LVI is disabled - hardware buzz is not required */
1837   2                  if(CYDEV_CHIP_REV_ACTUAL < 5u)
1838   2                  {
1839   3                      /* Update entire register */
1840   3                      CY_PM_PWRSYS_WAKE_TR2_REG = 0x3Au;
1841   3                  }
1842   2              }
1843   1      
1844   1          #endif  /* (CY_PSOC3) */
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 31  

1845   1      
1846   1          /* Apply configuration that are same for Sleep and Hibernate */
1847   1          CyPmHibSlpSaveSet();
1848   1      }
1849          
1850          
1851          /*******************************************************************************
1852          * Function Name: CyPmSlpRestore
1853          ********************************************************************************
1854          *
1855          * Summary:
1856          *  Restore device for proper Sleep mode exit:
1857          *  - Restore timewheel configuration (PSoC 5)
1858          *  - Restore PRES-A and PRES-D (PSoC 5)
1859          *  - Restore PICU interrupts (PSoC 5)
1860          *  - Restore LVI/HVI configuration (PSoC 3)
1861          *  - Restore buzz sleep trim value (PSoC 5)
1862          *  - Call to CyPmHibSlpSaveRestore()
1863          *
1864          * Parameters:
1865          *  None
1866          *
1867          * Return:
1868          *  None
1869          *
1870          *******************************************************************************/
1871          static void CyPmSlpRestore(void) 
1872          {
1873   1          #if(CY_PSOC5A)
              
                      /* Restore the Timewheel Configuration Register 2 */
                      CY_PM_TW_CFG2_REG = cyPmBackup.pmTwCfg2;
              
                      /* Restore PICU interrupts */
                      CyPmRestorePicuInterrupts();
              
                      /* Restore PRES-A and PRES-D (assumed they were disabled) */
                      CY_PM_RESET_CR1_REG |= cyPmBackup.pres1;
                      CY_PM_RESET_CR3_REG |= cyPmBackup.pres2;
              
                  #endif /* (CY_PSOC5A) */
1886   1      
1887   1      
1888   1          #if(CY_PSOC5A)
              
                      /* Restore LVI/HVI configuration */
                      CyPmHviLviRestore();
              
                      /* Restore buzz sleep trim value */
                      CY_PM_PWRSYS_BUZZ_TR_REG = cyPmBackup.buzzSleepTrim |
                                                (CY_PM_PWRSYS_BUZZ_TR_REG & CY_PM_PWRSYS_BUZZ_TR_MASK);
              
                  #endif  /* (CY_PSOC5A) */
1898   1      
1899   1      
1900   1          #if(CY_PSOC3)
1901   1      
1902   1              CY_PM_PWRSYS_WAKE_TR2_REG = cyPmBackup.wakeTr2;
1903   1      
1904   1              /* HVI/LVI is enabled - hardware buzz is required */
1905   1              if(CYDEV_CHIP_REV_ACTUAL < 5u)
1906   1              {
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 32  

1907   2                  /* Reconfigure power mode wakeup trim registers */
1908   2                  if(0u != (CY_PM_RESET_CR1_REG & (CY_PM_RESET_CR1_HVIA_EN |
1909   2                            CY_PM_RESET_CR1_LVIA_EN | CY_PM_RESET_CR1_LVID_EN)))
1910   2                  {
1911   3                      /* Enables LDO-A */
1912   3                      CY_PM_PWRSYS_CR1_REG &= ((uint8)(~0x02u));
1913   3      
1914   3                      /* Moves bandgap reference back to VCCA */
1915   3                      CY_PM_PWRSYS_CR1_REG &= ((uint8)(~0x01u));
1916   3                  }
1917   2              }
1918   1      
1919   1          #endif  /* (CY_PSOC3) */
1920   1      
1921   1      
1922   1          /* Restore configuration that are same for Sleep and Hibernate */
1923   1          CyPmHibSlpRestore();
1924   1      }
1925          
1926          
1927          /*******************************************************************************
1928          * Function Name: CyPmHibSlpSaveSet
1929          ********************************************************************************
1930          *
1931          * Summary:
1932          *  This API is used for preparing device for Sleep and Hibernate low power
1933          *  modes entry:
1934          *  - Saves COMP, VIDAC, DSM and SAR routing connections (PSoC 5)
1935          *  - Saves SC/CT routing connections (PSoC 3/5/5LP)
1936          *  - Disables Serial Wire Viewer (SWV) (PSoC 3)
1937          *  - Save boost reference selection and set it to internal
1938          *
1939          * Parameters:
1940          *  None
1941          *
1942          * Return:
1943          *  None
1944          *
1945          * Reentrant:
1946          *  No
1947          *
1948          *******************************************************************************/
1949          static void CyPmHibSlpSaveSet(void) 
1950          {
1951   1          #if(CY_PSOC5A)
              
                      /* Save CMP routing registers */
                      cyPmBackup.cmpData[0u]  = CY_GET_REG8(CYREG_CMP0_SW0);
                      cyPmBackup.cmpData[1u]  = CY_GET_REG8(CYREG_CMP0_SW2);
                      cyPmBackup.cmpData[2u]  = CY_GET_REG8(CYREG_CMP0_SW3);
                      cyPmBackup.cmpData[3u]  = CY_GET_REG8(CYREG_CMP0_SW4);
                      cyPmBackup.cmpData[4u]  = CY_GET_REG8(CYREG_CMP0_SW6);
              
                      cyPmBackup.cmpData[5u]  = CY_GET_REG8(CYREG_CMP1_SW0);
                      cyPmBackup.cmpData[6u]  = CY_GET_REG8(CYREG_CMP1_SW2);
                      cyPmBackup.cmpData[7u]  = CY_GET_REG8(CYREG_CMP1_SW3);
                      cyPmBackup.cmpData[8u]  = CY_GET_REG8(CYREG_CMP1_SW4);
                      cyPmBackup.cmpData[9u]  = CY_GET_REG8(CYREG_CMP1_SW6);
              
                      cyPmBackup.cmpData[10u] = CY_GET_REG8(CYREG_CMP2_SW0);
                      cyPmBackup.cmpData[11u] = CY_GET_REG8(CYREG_CMP2_SW2);
                      cyPmBackup.cmpData[12u] = CY_GET_REG8(CYREG_CMP2_SW3);
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 33  

                      cyPmBackup.cmpData[13u] = CY_GET_REG8(CYREG_CMP2_SW4);
                      cyPmBackup.cmpData[14u] = CY_GET_REG8(CYREG_CMP2_SW6);
              
                      cyPmBackup.cmpData[15u] = CY_GET_REG8(CYREG_CMP3_SW0);
                      cyPmBackup.cmpData[16u] = CY_GET_REG8(CYREG_CMP3_SW2);
                      cyPmBackup.cmpData[17u] = CY_GET_REG8(CYREG_CMP3_SW3);
                      cyPmBackup.cmpData[18u] = CY_GET_REG8(CYREG_CMP3_SW4);
                      cyPmBackup.cmpData[19u] = CY_GET_REG8(CYREG_CMP3_SW6);
              
              
                      /* Clear CMP routing registers */
                      CY_SET_REG8(CYREG_CMP0_SW0 , 0u);
                      CY_SET_REG8(CYREG_CMP0_SW2 , 0u);
                      CY_SET_REG8(CYREG_CMP0_SW3 , 0u);
                      CY_SET_REG8(CYREG_CMP0_SW4 , 0u);
                      CY_SET_REG8(CYREG_CMP0_SW6 , 0u);
              
                      CY_SET_REG8(CYREG_CMP1_SW0 , 0u);
                      CY_SET_REG8(CYREG_CMP1_SW2 , 0u);
                      CY_SET_REG8(CYREG_CMP1_SW3 , 0u);
                      CY_SET_REG8(CYREG_CMP1_SW4 , 0u);
                      CY_SET_REG8(CYREG_CMP1_SW6 , 0u);
              
                      CY_SET_REG8(CYREG_CMP2_SW0 , 0u);
                      CY_SET_REG8(CYREG_CMP2_SW2 , 0u);
                      CY_SET_REG8(CYREG_CMP2_SW3 , 0u);
                      CY_SET_REG8(CYREG_CMP2_SW4 , 0u);
                      CY_SET_REG8(CYREG_CMP2_SW6 , 0u);
              
                      CY_SET_REG8(CYREG_CMP3_SW0 , 0u);
                      CY_SET_REG8(CYREG_CMP3_SW2 , 0u);
                      CY_SET_REG8(CYREG_CMP3_SW3 , 0u);
                      CY_SET_REG8(CYREG_CMP3_SW4 , 0u);
                      CY_SET_REG8(CYREG_CMP3_SW6 , 0u);
              
              
                      /* Save DAC routing registers */
                      cyPmBackup.dacData[0u]  = CY_GET_REG8(CYREG_DAC0_SW0);
                      cyPmBackup.dacData[1u]  = CY_GET_REG8(CYREG_DAC0_SW2);
                      cyPmBackup.dacData[2u]  = CY_GET_REG8(CYREG_DAC0_SW3);
                      cyPmBackup.dacData[3u]  = CY_GET_REG8(CYREG_DAC0_SW4);
              
                      cyPmBackup.dacData[4u]  = CY_GET_REG8(CYREG_DAC1_SW0);
                      cyPmBackup.dacData[5u]  = CY_GET_REG8(CYREG_DAC1_SW2);
                      cyPmBackup.dacData[6u]  = CY_GET_REG8(CYREG_DAC1_SW3);
                      cyPmBackup.dacData[7u]  = CY_GET_REG8(CYREG_DAC1_SW4);
              
                      cyPmBackup.dacData[8u]  = CY_GET_REG8(CYREG_DAC2_SW0);
                      cyPmBackup.dacData[9u]  = CY_GET_REG8(CYREG_DAC2_SW2);
                      cyPmBackup.dacData[10u] = CY_GET_REG8(CYREG_DAC2_SW3);
                      cyPmBackup.dacData[11u] = CY_GET_REG8(CYREG_DAC2_SW4);
              
                      cyPmBackup.dacData[12u] = CY_GET_REG8(CYREG_DAC3_SW0);
                      cyPmBackup.dacData[13u] = CY_GET_REG8(CYREG_DAC3_SW2);
                      cyPmBackup.dacData[14u] = CY_GET_REG8(CYREG_DAC3_SW3);
                      cyPmBackup.dacData[15u] = CY_GET_REG8(CYREG_DAC3_SW4);
              
                      /* Clear DAC routing registers */
                      CY_SET_REG8(CYREG_DAC0_SW0 , 0u);
                      CY_SET_REG8(CYREG_DAC0_SW2 , 0u);
                      CY_SET_REG8(CYREG_DAC0_SW3 , 0u);
                      CY_SET_REG8(CYREG_DAC0_SW4 , 0u);
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 34  

              
                      CY_SET_REG8(CYREG_DAC1_SW0 , 0u);
                      CY_SET_REG8(CYREG_DAC1_SW2 , 0u);
                      CY_SET_REG8(CYREG_DAC1_SW3 , 0u);
                      CY_SET_REG8(CYREG_DAC1_SW4 , 0u);
              
                      CY_SET_REG8(CYREG_DAC2_SW0 , 0u);
                      CY_SET_REG8(CYREG_DAC2_SW2 , 0u);
                      CY_SET_REG8(CYREG_DAC2_SW3 , 0u);
                      CY_SET_REG8(CYREG_DAC2_SW4 , 0u);
              
                      CY_SET_REG8(CYREG_DAC3_SW0 , 0u);
                      CY_SET_REG8(CYREG_DAC3_SW2 , 0u);
                      CY_SET_REG8(CYREG_DAC3_SW3 , 0u);
                      CY_SET_REG8(CYREG_DAC3_SW4 , 0u);
              
              
                      /* Save DSM routing registers */
                      cyPmBackup.dsmData[0u]  = CY_GET_REG8(CYREG_DSM0_SW0);
                      cyPmBackup.dsmData[1u]  = CY_GET_REG8(CYREG_DSM0_SW2);
                      cyPmBackup.dsmData[2u]  = CY_GET_REG8(CYREG_DSM0_SW3);
                      cyPmBackup.dsmData[3u]  = CY_GET_REG8(CYREG_DSM0_SW4);
                      cyPmBackup.dsmData[4u]  = CY_GET_REG8(CYREG_DSM0_SW6);
              
                      /* Clear DSM routing registers */
                      CY_SET_REG8(CYREG_DSM0_SW0 , 0u);
                      CY_SET_REG8(CYREG_DSM0_SW2 , 0u);
                      CY_SET_REG8(CYREG_DSM0_SW3 , 0u);
                      CY_SET_REG8(CYREG_DSM0_SW4 , 0u);
                      CY_SET_REG8(CYREG_DSM0_SW6 , 0u);
              
              
                      /* Save SAR routing registers */
                      cyPmBackup.sarData[0u]  = CY_GET_REG8(CYREG_SAR0_SW0);
                      cyPmBackup.sarData[1u]  = CY_GET_REG8(CYREG_SAR0_SW2);
                      cyPmBackup.sarData[2u]  = CY_GET_REG8(CYREG_SAR0_SW3);
                      cyPmBackup.sarData[3u]  = CY_GET_REG8(CYREG_SAR0_SW4);
                      cyPmBackup.sarData[4u]  = CY_GET_REG8(CYREG_SAR0_SW6);
              
                      cyPmBackup.sarData[5u]  = CY_GET_REG8(CYREG_SAR1_SW0);
                      cyPmBackup.sarData[6u]  = CY_GET_REG8(CYREG_SAR1_SW2);
                      cyPmBackup.sarData[7u]  = CY_GET_REG8(CYREG_SAR1_SW3);
                      cyPmBackup.sarData[8u]  = CY_GET_REG8(CYREG_SAR1_SW4);
                      cyPmBackup.sarData[9u]  = CY_GET_REG8(CYREG_SAR1_SW6);
              
              
                      /* Clear SAR routing registers */
                      CY_SET_REG8(CYREG_SAR0_SW0 , 0u);
                      CY_SET_REG8(CYREG_SAR0_SW2 , 0u);
                      CY_SET_REG8(CYREG_SAR0_SW3 , 0u);
                      CY_SET_REG8(CYREG_SAR0_SW4 , 0u);
                      CY_SET_REG8(CYREG_SAR0_SW6 , 0u);
              
                      CY_SET_REG8(CYREG_SAR1_SW0 , 0u);
                      CY_SET_REG8(CYREG_SAR1_SW2 , 0u);
                      CY_SET_REG8(CYREG_SAR1_SW3 , 0u);
                      CY_SET_REG8(CYREG_SAR1_SW4 , 0u);
                      CY_SET_REG8(CYREG_SAR1_SW6 , 0u);
              
                  #endif  /* (CY_PSOC5A) */
2091   1      
2092   1      
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 35  

2093   1          #if(CY_PSOC3 || CY_PSOC5A || CY_PSOC5LP)
2094   1      
2095   1              /* Save SC/CT routing registers */
2096   1              cyPmBackup.scctData[0u]   = CY_GET_REG8(CYREG_SC0_SW0 );
2097   1              cyPmBackup.scctData[1u]   = CY_GET_REG8(CYREG_SC0_SW2 );
2098   1              cyPmBackup.scctData[2u]   = CY_GET_REG8(CYREG_SC0_SW3 );
2099   1              cyPmBackup.scctData[3u]   = CY_GET_REG8(CYREG_SC0_SW4 );
2100   1              cyPmBackup.scctData[4u]   = CY_GET_REG8(CYREG_SC0_SW6 );
2101   1              cyPmBackup.scctData[5u]   = CY_GET_REG8(CYREG_SC0_SW8 );
2102   1              cyPmBackup.scctData[6u]   = CY_GET_REG8(CYREG_SC0_SW10);
2103   1      
2104   1              cyPmBackup.scctData[7u]   = CY_GET_REG8(CYREG_SC1_SW0 );
2105   1              cyPmBackup.scctData[8u]   = CY_GET_REG8(CYREG_SC1_SW2 );
2106   1              cyPmBackup.scctData[9u]   = CY_GET_REG8(CYREG_SC1_SW3 );
2107   1              cyPmBackup.scctData[10u]  = CY_GET_REG8(CYREG_SC1_SW4 );
2108   1              cyPmBackup.scctData[11u]  = CY_GET_REG8(CYREG_SC1_SW6 );
2109   1              cyPmBackup.scctData[12u]  = CY_GET_REG8(CYREG_SC1_SW8 );
2110   1              cyPmBackup.scctData[13u]  = CY_GET_REG8(CYREG_SC1_SW10);
2111   1      
2112   1              cyPmBackup.scctData[14u]  = CY_GET_REG8(CYREG_SC2_SW0 );
2113   1              cyPmBackup.scctData[15u]  = CY_GET_REG8(CYREG_SC2_SW2 );
2114   1              cyPmBackup.scctData[16u]  = CY_GET_REG8(CYREG_SC2_SW3 );
2115   1              cyPmBackup.scctData[17u]  = CY_GET_REG8(CYREG_SC2_SW4 );
2116   1              cyPmBackup.scctData[18u]  = CY_GET_REG8(CYREG_SC2_SW6 );
2117   1              cyPmBackup.scctData[19u]  = CY_GET_REG8(CYREG_SC2_SW8 );
2118   1              cyPmBackup.scctData[20u]  = CY_GET_REG8(CYREG_SC2_SW10);
2119   1      
2120   1              cyPmBackup.scctData[21u]  = CY_GET_REG8(CYREG_SC3_SW0 );
2121   1              cyPmBackup.scctData[22u]  = CY_GET_REG8(CYREG_SC3_SW2 );
2122   1              cyPmBackup.scctData[23u]  = CY_GET_REG8(CYREG_SC3_SW3 );
2123   1              cyPmBackup.scctData[24u]  = CY_GET_REG8(CYREG_SC3_SW4 );
2124   1              cyPmBackup.scctData[25u]  = CY_GET_REG8(CYREG_SC3_SW6 );
2125   1              cyPmBackup.scctData[26u]  = CY_GET_REG8(CYREG_SC3_SW8 );
2126   1              cyPmBackup.scctData[27u]  = CY_GET_REG8(CYREG_SC3_SW10);
2127   1      
2128   1              CY_SET_REG8(CYREG_SC0_SW0 , 0u);
2129   1              CY_SET_REG8(CYREG_SC0_SW2 , 0u);
2130   1              CY_SET_REG8(CYREG_SC0_SW3 , 0u);
2131   1              CY_SET_REG8(CYREG_SC0_SW4 , 0u);
2132   1              CY_SET_REG8(CYREG_SC0_SW6 , 0u);
2133   1              CY_SET_REG8(CYREG_SC0_SW8 , 0u);
2134   1              CY_SET_REG8(CYREG_SC0_SW10, 0u);
2135   1      
2136   1              CY_SET_REG8(CYREG_SC1_SW0 , 0u);
2137   1              CY_SET_REG8(CYREG_SC1_SW2 , 0u);
2138   1              CY_SET_REG8(CYREG_SC1_SW3 , 0u);
2139   1              CY_SET_REG8(CYREG_SC1_SW4 , 0u);
2140   1              CY_SET_REG8(CYREG_SC1_SW6 , 0u);
2141   1              CY_SET_REG8(CYREG_SC1_SW8 , 0u);
2142   1              CY_SET_REG8(CYREG_SC1_SW10, 0u);
2143   1      
2144   1              CY_SET_REG8(CYREG_SC2_SW0 , 0u);
2145   1              CY_SET_REG8(CYREG_SC2_SW2 , 0u);
2146   1              CY_SET_REG8(CYREG_SC2_SW3 , 0u);
2147   1              CY_SET_REG8(CYREG_SC2_SW4 , 0u);
2148   1              CY_SET_REG8(CYREG_SC2_SW6 , 0u);
2149   1              CY_SET_REG8(CYREG_SC2_SW8 , 0u);
2150   1              CY_SET_REG8(CYREG_SC2_SW10, 0u);
2151   1      
2152   1              CY_SET_REG8(CYREG_SC3_SW0 , 0u);
2153   1              CY_SET_REG8(CYREG_SC3_SW2 , 0u);
2154   1              CY_SET_REG8(CYREG_SC3_SW3 , 0u);
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 36  

2155   1              CY_SET_REG8(CYREG_SC3_SW4 , 0u);
2156   1              CY_SET_REG8(CYREG_SC3_SW6 , 0u);
2157   1              CY_SET_REG8(CYREG_SC3_SW8 , 0u);
2158   1              CY_SET_REG8(CYREG_SC3_SW10, 0u);
2159   1      
2160   1          #endif  /* (CY_PSOC3 || CY_PSOC5A || CY_PSOC5LP) */
2161   1      
2162   1      
2163   1          #if(CY_PSOC3)
2164   1      
2165   1              /* Serial Wire Viewer (SWV) workaround */
2166   1      
2167   1              /* Disable SWV before entering low power mode */
2168   1              if(0u != (CY_PM_MLOGIC_DBG_REG & CY_PM_MLOGIC_DBG_SWV_CLK_EN))
2169   1              {
2170   2                  /* Save SWV clock enabled state */
2171   2                  cyPmBackup.swvClkEnabled = CY_PM_ENABLED;
2172   2      
2173   2                  /* Save current ports drive mode settings */
2174   2                  cyPmBackup.prt1Dm = CY_PM_PRT1_PC3_REG & ((uint8)(~CY_PM_PRT1_PC3_DM_MASK));
2175   2      
2176   2                  /* Set drive mode to strong output */
2177   2                  CY_PM_PRT1_PC3_REG = (CY_PM_PRT1_PC3_REG & CY_PM_PRT1_PC3_DM_MASK) |
2178   2                                      CY_PM_PRT1_PC3_DM_STRONG;
2179   2      
2180   2                  /* Disable SWV clocks */
2181   2                  CY_PM_MLOGIC_DBG_REG &= ((uint8)(~CY_PM_MLOGIC_DBG_SWV_CLK_EN));
2182   2              }
2183   1              else
2184   1              {
2185   2                  /* Save SWV clock disabled state */
2186   2                  cyPmBackup.swvClkEnabled = CY_PM_DISABLED;
2187   2              }
2188   1      
2189   1          #endif  /* (CY_PSOC3) */
2190   1      
2191   1      
2192   1          /***************************************************************************
2193   1          * Save boost reference and set it to boost's internal by clearing the bit.
2194   1          * External (chip bandgap) reference is not available in Sleep and Hibernate.
2195   1          ***************************************************************************/
2196   1          if(0u != (CY_PM_BOOST_CR2_REG & CY_PM_BOOST_CR2_EREFSEL_EXT))
2197   1          {
2198   2              cyPmBackup.boostRefExt = CY_PM_ENABLED;
2199   2              CY_PM_BOOST_CR2_REG &= ((uint8)(~CY_PM_BOOST_CR2_EREFSEL_EXT));
2200   2          }
2201   1          else
2202   1          {
2203   2              cyPmBackup.boostRefExt = CY_PM_DISABLED;
2204   2          }
2205   1      }
2206          
2207          
2208          /*******************************************************************************
2209          * Function Name: CyPmHibSlpRestore
2210          ********************************************************************************
2211          *
2212          * Summary:
2213          *  This API is used for restoring device configurations after wakeup from Sleep
2214          *  and Hibernate low power modes:
2215          *  - Restores COMP, VIDAC, DSM and SAR routing connections (PSoC 5)
2216          *  - Restores SC/CT routing connections (PSoC 3/5/5LP)
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 37  

2217          *  - Restores enable state of Serial Wire Viewer (SWV) (PSoC 3)
2218          *  - Restores initial buzz rate (PSoC 5)
2219          *  - Restore boost reference selection
2220          *
2221          * Parameters:
2222          *  None
2223          *
2224          * Return:
2225          *  None
2226          *
2227          *******************************************************************************/
2228          static void CyPmHibSlpRestore(void) 
2229          {
2230   1          #if(CY_PSOC5A)
              
                      /* Restore COMP routing registers */
                      CY_SET_REG8(CYREG_CMP0_SW0 , cyPmBackup.cmpData[0u] );
                      CY_SET_REG8(CYREG_CMP0_SW2 , cyPmBackup.cmpData[1u] );
                      CY_SET_REG8(CYREG_CMP0_SW3 , cyPmBackup.cmpData[2u] );
                      CY_SET_REG8(CYREG_CMP0_SW4 , cyPmBackup.cmpData[3u] );
                      CY_SET_REG8(CYREG_CMP0_SW6 , cyPmBackup.cmpData[4u] );
              
                      CY_SET_REG8(CYREG_CMP1_SW0 , cyPmBackup.cmpData[5u] );
                      CY_SET_REG8(CYREG_CMP1_SW2 , cyPmBackup.cmpData[6u] );
                      CY_SET_REG8(CYREG_CMP1_SW3 , cyPmBackup.cmpData[7u] );
                      CY_SET_REG8(CYREG_CMP1_SW4 , cyPmBackup.cmpData[8u] );
                      CY_SET_REG8(CYREG_CMP1_SW6 , cyPmBackup.cmpData[9u] );
              
                      CY_SET_REG8(CYREG_CMP2_SW0 , cyPmBackup.cmpData[10u]);
                      CY_SET_REG8(CYREG_CMP2_SW2 , cyPmBackup.cmpData[11u]);
                      CY_SET_REG8(CYREG_CMP2_SW3 , cyPmBackup.cmpData[12u]);
                      CY_SET_REG8(CYREG_CMP2_SW4 , cyPmBackup.cmpData[13u]);
                      CY_SET_REG8(CYREG_CMP2_SW6 , cyPmBackup.cmpData[14u]);
              
                      CY_SET_REG8(CYREG_CMP3_SW0 , cyPmBackup.cmpData[15u]);
                      CY_SET_REG8(CYREG_CMP3_SW2 , cyPmBackup.cmpData[16u]);
                      CY_SET_REG8(CYREG_CMP3_SW3 , cyPmBackup.cmpData[17u]);
                      CY_SET_REG8(CYREG_CMP3_SW4 , cyPmBackup.cmpData[18u]);
                      CY_SET_REG8(CYREG_CMP3_SW6 , cyPmBackup.cmpData[19u]);
              
                      /* Restore DAC routing registers */
                      CY_SET_REG8(CYREG_DAC0_SW0 , cyPmBackup.dacData[0u] );
                      CY_SET_REG8(CYREG_DAC0_SW2 , cyPmBackup.dacData[1u] );
                      CY_SET_REG8(CYREG_DAC0_SW3 , cyPmBackup.dacData[2u] );
                      CY_SET_REG8(CYREG_DAC0_SW4 , cyPmBackup.dacData[3u] );
              
                      CY_SET_REG8(CYREG_DAC1_SW0 , cyPmBackup.dacData[4u] );
                      CY_SET_REG8(CYREG_DAC1_SW2 , cyPmBackup.dacData[5u] );
                      CY_SET_REG8(CYREG_DAC1_SW3 , cyPmBackup.dacData[6u] );
                      CY_SET_REG8(CYREG_DAC1_SW4 , cyPmBackup.dacData[7u] );
              
                      CY_SET_REG8(CYREG_DAC2_SW0 , cyPmBackup.dacData[8u] );
                      CY_SET_REG8(CYREG_DAC2_SW2 , cyPmBackup.dacData[9u] );
                      CY_SET_REG8(CYREG_DAC2_SW3 , cyPmBackup.dacData[10u]);
                      CY_SET_REG8(CYREG_DAC2_SW4 , cyPmBackup.dacData[11u]);
              
                      CY_SET_REG8(CYREG_DAC3_SW0 , cyPmBackup.dacData[12u]);
                      CY_SET_REG8(CYREG_DAC3_SW2 , cyPmBackup.dacData[13u]);
                      CY_SET_REG8(CYREG_DAC3_SW3 , cyPmBackup.dacData[14u]);
                      CY_SET_REG8(CYREG_DAC3_SW4 , cyPmBackup.dacData[15u]);
              
              
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 38  

                      /* Restore DSM routing registers */
                      CY_SET_REG8(CYREG_DSM0_SW0 , cyPmBackup.dsmData[0u]);
                      CY_SET_REG8(CYREG_DSM0_SW2 , cyPmBackup.dsmData[1u]);
                      CY_SET_REG8(CYREG_DSM0_SW3 , cyPmBackup.dsmData[2u]);
                      CY_SET_REG8(CYREG_DSM0_SW4 , cyPmBackup.dsmData[3u]);
                      CY_SET_REG8(CYREG_DSM0_SW6 , cyPmBackup.dsmData[4u]);
              
              
                      /* Restore SAR routing registers */
                      CY_SET_REG8(CYREG_SAR0_SW0 , cyPmBackup.sarData[0u]);
                      CY_SET_REG8(CYREG_SAR0_SW2 , cyPmBackup.sarData[1u]);
                      CY_SET_REG8(CYREG_SAR0_SW3 , cyPmBackup.sarData[2u]);
                      CY_SET_REG8(CYREG_SAR0_SW4 , cyPmBackup.sarData[3u]);
                      CY_SET_REG8(CYREG_SAR0_SW6 , cyPmBackup.sarData[4u]);
              
                      CY_SET_REG8(CYREG_SAR1_SW0 , cyPmBackup.sarData[5u]);
                      CY_SET_REG8(CYREG_SAR1_SW2 , cyPmBackup.sarData[6u]);
                      CY_SET_REG8(CYREG_SAR1_SW3 , cyPmBackup.sarData[7u]);
                      CY_SET_REG8(CYREG_SAR1_SW4 , cyPmBackup.sarData[8u]);
                      CY_SET_REG8(CYREG_SAR1_SW6 , cyPmBackup.sarData[9u]);
              
                  #endif  /* (CY_PSOC5A) */
2301   1      
2302   1          #if(CY_PSOC3 || CY_PSOC5A || CY_PSOC5LP)
2303   1      
2304   1              /* Restore SC/CT routing registers */
2305   1              CY_SET_REG8(CYREG_SC0_SW0 , cyPmBackup.scctData[0u] );
2306   1              CY_SET_REG8(CYREG_SC0_SW2 , cyPmBackup.scctData[1u] );
2307   1              CY_SET_REG8(CYREG_SC0_SW3 , cyPmBackup.scctData[2u] );
2308   1              CY_SET_REG8(CYREG_SC0_SW4 , cyPmBackup.scctData[3u] );
2309   1              CY_SET_REG8(CYREG_SC0_SW6 , cyPmBackup.scctData[4u] );
2310   1              CY_SET_REG8(CYREG_SC0_SW8 , cyPmBackup.scctData[5u] );
2311   1              CY_SET_REG8(CYREG_SC0_SW10, cyPmBackup.scctData[6u] );
2312   1      
2313   1              CY_SET_REG8(CYREG_SC1_SW0 , cyPmBackup.scctData[7u] );
2314   1              CY_SET_REG8(CYREG_SC1_SW2 , cyPmBackup.scctData[8u] );
2315   1              CY_SET_REG8(CYREG_SC1_SW3 , cyPmBackup.scctData[9u] );
2316   1              CY_SET_REG8(CYREG_SC1_SW4 , cyPmBackup.scctData[10u]);
2317   1              CY_SET_REG8(CYREG_SC1_SW6 , cyPmBackup.scctData[11u]);
2318   1              CY_SET_REG8(CYREG_SC1_SW8 , cyPmBackup.scctData[12u]);
2319   1              CY_SET_REG8(CYREG_SC1_SW10, cyPmBackup.scctData[13u]);
2320   1      
2321   1              CY_SET_REG8(CYREG_SC2_SW0 , cyPmBackup.scctData[14u]);
2322   1              CY_SET_REG8(CYREG_SC2_SW2 , cyPmBackup.scctData[15u]);
2323   1              CY_SET_REG8(CYREG_SC2_SW3 , cyPmBackup.scctData[16u]);
2324   1              CY_SET_REG8(CYREG_SC2_SW4 , cyPmBackup.scctData[17u]);
2325   1              CY_SET_REG8(CYREG_SC2_SW6 , cyPmBackup.scctData[18u]);
2326   1              CY_SET_REG8(CYREG_SC2_SW8 , cyPmBackup.scctData[19u]);
2327   1              CY_SET_REG8(CYREG_SC2_SW10, cyPmBackup.scctData[20u]);
2328   1      
2329   1              CY_SET_REG8(CYREG_SC3_SW0 , cyPmBackup.scctData[21u]);
2330   1              CY_SET_REG8(CYREG_SC3_SW2 , cyPmBackup.scctData[22u]);
2331   1              CY_SET_REG8(CYREG_SC3_SW3 , cyPmBackup.scctData[23u]);
2332   1              CY_SET_REG8(CYREG_SC3_SW4 , cyPmBackup.scctData[24u]);
2333   1              CY_SET_REG8(CYREG_SC3_SW6 , cyPmBackup.scctData[25u]);
2334   1              CY_SET_REG8(CYREG_SC3_SW8 , cyPmBackup.scctData[26u]);
2335   1              CY_SET_REG8(CYREG_SC3_SW10, cyPmBackup.scctData[27u]);
2336   1      
2337   1          #endif  /* (CY_PSOC3 || CY_PSOC5A || CY_PSOC5LP) */
2338   1      
2339   1      
2340   1          #if(CY_PSOC3)
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 39  

2341   1      
2342   1              /* Serial Wire Viewer (SWV) workaround */
2343   1              if(CY_PM_ENABLED == cyPmBackup.swvClkEnabled)
2344   1              {
2345   2                  /* Restore ports drive mode */
2346   2                  CY_PM_PRT1_PC3_REG = (CY_PM_PRT1_PC3_REG & CY_PM_PRT1_PC3_DM_MASK) |
2347   2                                          cyPmBackup.prt1Dm;
2348   2      
2349   2                  /* Enable SWV clocks */
2350   2                  CY_PM_MLOGIC_DBG_REG |= CY_PM_MLOGIC_DBG_SWV_CLK_EN;
2351   2              }
2352   1      
2353   1          #endif /* (CY_PSOC3) */
2354   1      
2355   1      
2356   1          #if(CY_PSOC5A)
              
                      /* Restore buzz sleep trim value */
                      CY_PM_PWRSYS_BUZZ_TR_REG = cyPmBackup.buzzSleepTrim | \
                                                (CY_PM_PWRSYS_BUZZ_TR_REG & CY_PM_PWRSYS_BUZZ_TR_MASK);
              
                  #endif  /* (CY_PSOC5A) */
2363   1      
2364   1      
2365   1          /* Restore boost reference */
2366   1          if(CY_PM_ENABLED == cyPmBackup.boostRefExt)
2367   1          {
2368   2              CY_PM_BOOST_CR2_REG |= CY_PM_BOOST_CR2_EREFSEL_EXT;
2369   2          }
2370   1      }
2371          
2372          
2373          /*******************************************************************************
2374          * Function Name: CyPmHviLviSaveDisable
2375          ********************************************************************************
2376          *
2377          * Summary:
2378          *  Saves analog and digital LVI and HVI configuration and disables them.
2379          *
2380          * Parameters:
2381          *  None
2382          *
2383          * Return:
2384          *  None
2385          *
2386          * Reentrant:
2387          *  No
2388          *
2389          *******************************************************************************/
2390          static void CyPmHviLviSaveDisable(void) 
2391          {
2392   1          if(0u != (CY_VD_LVI_HVI_CONTROL_REG & CY_VD_LVID_EN))
2393   1          {
2394   2              cyPmBackup.lvidEn = CY_PM_ENABLED;
2395   2              cyPmBackup.lvidTrip = CY_VD_LVI_TRIP_REG & CY_VD_LVI_TRIP_LVID_MASK;
2396   2      
2397   2              /* Save state of reset device at a specified Vddd threshold */
2398   2              #if(CY_PSOC5A)
              
                          /* Not applicable PSoC 5 */
                          cyPmBackup.lvidRst = CY_PM_DISABLED;
              
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 40  

                      #else
2404   2      
2405   2                  cyPmBackup.lvidRst = (0u == (CY_VD_PRES_CONTROL_REG & CY_VD_PRESD_EN)) ? \
2406   2                                          CY_PM_DISABLED : CY_PM_ENABLED;
2407   2      
2408   2              #endif  /* (CY_PSOC5A) */
2409   2      
2410   2              CyVdLvDigitDisable();
2411   2          }
2412   1          else
2413   1          {
2414   2              cyPmBackup.lvidEn = CY_PM_DISABLED;
2415   2          }
2416   1      
2417   1          if(0u != (CY_VD_LVI_HVI_CONTROL_REG & CY_VD_LVIA_EN))
2418   1          {
2419   2              cyPmBackup.lviaEn = CY_PM_ENABLED;
2420   2              cyPmBackup.lviaTrip = CY_VD_LVI_TRIP_REG >> 4u;
2421   2      
2422   2              /* Save state of reset device at a specified Vdda threshold */
2423   2              #if(CY_PSOC5A)
              
                          /* Not applicable PSoC 5 */
                          cyPmBackup.lviaRst = CY_PM_DISABLED;
              
                      #else
2429   2      
2430   2                  cyPmBackup.lviaRst = (0u == (CY_VD_PRES_CONTROL_REG & CY_VD_PRESA_EN)) ? \
2431   2                                          CY_PM_DISABLED : CY_PM_ENABLED;
2432   2      
2433   2              #endif  /* (CY_PSOC5A) */
2434   2      
2435   2              CyVdLvAnalogDisable();
2436   2          }
2437   1          else
2438   1          {
2439   2              cyPmBackup.lviaEn = CY_PM_DISABLED;
2440   2          }
2441   1      
2442   1          if(0u != (CY_VD_LVI_HVI_CONTROL_REG & CY_VD_HVIA_EN))
2443   1          {
2444   2              cyPmBackup.hviaEn = CY_PM_ENABLED;
2445   2              CyVdHvAnalogDisable();
2446   2          }
2447   1          else
2448   1          {
2449   2              cyPmBackup.hviaEn = CY_PM_DISABLED;
2450   2          }
2451   1      }
2452          
2453          
2454          /*******************************************************************************
2455          * Function Name: CyPmHviLviRestore
2456          ********************************************************************************
2457          *
2458          * Summary:
2459          *  Restores analog and digital LVI and HVI configuration.
2460          *
2461          * Parameters:
2462          *  None
2463          *
2464          * Return:
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 41  

2465          *  None
2466          *
2467          * Reentrant:
2468          *  No
2469          *
2470          *******************************************************************************/
2471          static void CyPmHviLviRestore(void) 
2472          {
2473   1          /* Restore LVI/HVI configuration */
2474   1          if(CY_PM_ENABLED == cyPmBackup.lvidEn)
2475   1          {
2476   2              CyVdLvDigitEnable(cyPmBackup.lvidRst, cyPmBackup.lvidTrip);
2477   2          }
2478   1      
2479   1          if(CY_PM_ENABLED == cyPmBackup.lviaEn)
2480   1          {
2481   2              CyVdLvAnalogEnable(cyPmBackup.lviaRst, cyPmBackup.lviaTrip);
2482   2          }
2483   1      
2484   1          if(CY_PM_ENABLED == cyPmBackup.hviaEn)
2485   1          {
2486   2              CyVdHvAnalogEnable();
2487   2          }
2488   1      }
2489          
2490          
2491          /* [] END OF FILE */
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 42  

ASSEMBLY LISTING OF GENERATED OBJECT CODE


             ; FUNCTION CyPmSaveClocks (BEGIN)
                                           ; SOURCE LINE # 101
                                           ; SOURCE LINE # 102
                                           ; SOURCE LINE # 104
0000 9043A1            MOV     DPTR,#043A1H
0003 E0                MOVX    A,@DPTR
0004 FF                MOV     R7,A
0005 EF                MOV     A,R7
0006 540F              ANL     A,#0FH
0008 FF                MOV     R7,A
0009 900000      R     MOV     DPTR,#cyPmClockBackup
000C EF                MOV     A,R7
000D F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 105
000E 9043A2            MOV     DPTR,#043A2H
0011 E0                MOVX    A,@DPTR
0012 FF                MOV     R7,A
0013 900000      R     MOV     DPTR,#cyPmClockBackup+01H
0016 EF                MOV     A,R7
0017 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 106
0018 9043A1            MOV     DPTR,#043A1H
001B E0                MOVX    A,@DPTR
001C FF                MOV     R7,A
001D EF                MOV     A,R7
001E 54F0              ANL     A,#0F0H
0020 FF                MOV     R7,A
0021 EF                MOV     A,R7
0022 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 107
0023 9043A2            MOV     DPTR,#043A2H
0026 E0                MOVX    A,@DPTR
0027 FF                MOV     R7,A
0028 EF                MOV     A,R7
0029 5400              ANL     A,#00H
002B FF                MOV     R7,A
002C EF                MOV     A,R7
002D F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 110
002E 904800            MOV     DPTR,#04800H
0031 E0                MOVX    A,@DPTR
0032 FF                MOV     R7,A
0033 EF                MOV     A,R7
0034 54C0              ANL     A,#0C0H
0036 FF                MOV     R7,A
0037 900000      R     MOV     DPTR,#cyPmClockBackup+05H
003A EF                MOV     A,R7
003B F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 111
003C 7F2D              MOV     R7,#02DH
003E 120000      E     LCALL   _CyFlash_SetWaitCycles
                                           ; SOURCE LINE # 114
0041 904200            MOV     DPTR,#04200H
0044 E0                MOVX    A,@DPTR
0045 FF                MOV     R7,A
0046 EF                MOV     A,R7
0047 5407              ANL     A,#07H
0049 FF                MOV     R7,A
004A 900000      R     MOV     DPTR,#cyPmClockBackup+03H
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 43  

004D EF                MOV     A,R7
004E F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 115
004F 904200            MOV     DPTR,#04200H
0052 E0                MOVX    A,@DPTR
0053 FF                MOV     R7,A
0054 EF                MOV     A,R7
0055 5440              ANL     A,#040H
0057 FF                MOV     R7,A
0058 900000      R     MOV     DPTR,#cyPmClockBackup+04H
005B EF                MOV     A,R7
005C F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 118
005D 904200            MOV     DPTR,#04200H
0060 E0                MOVX    A,@DPTR
0061 FF                MOV     R7,A
0062 EF                MOV     A,R7
0063 5410              ANL     A,#010H
0065 FF                MOV     R7,A
0066 7E00              MOV     R6,#00H
0068 EF                MOV     A,R7
0069 4E                ORL     A,R6
006A 6008              JZ      ?C0001
                                           ; SOURCE LINE # 119
                                           ; SOURCE LINE # 121
006C 900000      R     MOV     DPTR,#cyPmClockBackup+09H
006F 7401              MOV     A,#01H
0071 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 122
0072 8005              SJMP    ?C0002
0074         ?C0001:
                                           ; SOURCE LINE # 124
                                           ; SOURCE LINE # 126
0074 900000      R     MOV     DPTR,#cyPmClockBackup+09H
0077 E4                CLR     A
0078 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 127
0079         ?C0002:
                                           ; SOURCE LINE # 130
0079 7F02              MOV     R7,#02H
007B 120000      E     LCALL   _CyIMO_SetFreq
                                           ; SOURCE LINE # 133
007E 9043A0            MOV     DPTR,#043A0H
0081 E0                MOVX    A,@DPTR
0082 FF                MOV     R7,A
0083 EF                MOV     A,R7
0084 5410              ANL     A,#010H
0086 FF                MOV     R7,A
0087 7E00              MOV     R6,#00H
0089 EF                MOV     A,R7
008A 4E                ORL     A,R6
008B 6008              JZ      ?C0003
                                           ; SOURCE LINE # 134
                                           ; SOURCE LINE # 136
008D 900000      R     MOV     DPTR,#cyPmClockBackup+06H
0090 7401              MOV     A,#01H
0092 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 137
0093 800A              SJMP    ?C0004
0095         ?C0003:
                                           ; SOURCE LINE # 139
                                           ; SOURCE LINE # 141
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 44  

0095 900000      R     MOV     DPTR,#cyPmClockBackup+06H
0098 E4                CLR     A
0099 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 144
009A 7F00              MOV     R7,#00H
009C 120000      E     LCALL   _CyIMO_Start
                                           ; SOURCE LINE # 145
009F         ?C0004:
                                           ; SOURCE LINE # 148
009F 904200            MOV     DPTR,#04200H
00A2 E0                MOVX    A,@DPTR
00A3 FF                MOV     R7,A
00A4 EF                MOV     A,R7
00A5 5420              ANL     A,#020H
00A7 FF                MOV     R7,A
00A8 7E00              MOV     R6,#00H
00AA EF                MOV     A,R7
00AB 4E                ORL     A,R6
00AC 6021              JZ      ?C0005
                                           ; SOURCE LINE # 149
                                           ; SOURCE LINE # 152
00AE 904000            MOV     DPTR,#04000H
00B1 E0                MOVX    A,@DPTR
00B2 FF                MOV     R7,A
00B3 EF                MOV     A,R7
00B4 5440              ANL     A,#040H
00B6 FF                MOV     R7,A
00B7 7E00              MOV     R6,#00H
00B9 EF                MOV     A,R7
00BA 4E                ORL     A,R6
00BB 7004              JNZ     ?C0006
00BD 7F02              MOV     R7,#02H
00BF 8002              SJMP    ?C0007
00C1         ?C0006:
00C1 7F01              MOV     R7,#01H
00C3         ?C0007:
00C3 900000      R     MOV     DPTR,#cyPmClockBackup+07H
00C6 EF                MOV     A,R7
00C7 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 155
00C8 7F00              MOV     R7,#00H
00CA 120000      E     LCALL   _CyIMO_SetSource
                                           ; SOURCE LINE # 156
00CD 8005              SJMP    ?C0008
00CF         ?C0005:
                                           ; SOURCE LINE # 158
                                           ; SOURCE LINE # 160
00CF 900000      R     MOV     DPTR,#cyPmClockBackup+07H
00D2 E4                CLR     A
00D3 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 161
00D4         ?C0008:
                                           ; SOURCE LINE # 164
00D4 904000            MOV     DPTR,#04000H
00D7 E0                MOVX    A,@DPTR
00D8 FF                MOV     R7,A
00D9 EF                MOV     A,R7
00DA 5430              ANL     A,#030H
00DC FF                MOV     R7,A
00DD 900000      R     MOV     DPTR,#cyPmClockBackup+08H
00E0 EF                MOV     A,R7
00E1 F0                MOVX    @DPTR,A
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 45  

                                           ; SOURCE LINE # 167
00E2 900000      R     MOV     DPTR,#cyPmClockBackup+08H
00E5 E0                MOVX    A,@DPTR
00E6 FF                MOV     R7,A
00E7 EF                MOV     A,R7
00E8 600B              JZ      ?C0009
                                           ; SOURCE LINE # 168
                                           ; SOURCE LINE # 170
00EA 904000            MOV     DPTR,#04000H
00ED E0                MOVX    A,@DPTR
00EE FF                MOV     R7,A
00EF EF                MOV     A,R7
00F0 54CF              ANL     A,#0CFH
00F2 FF                MOV     R7,A
00F3 EF                MOV     A,R7
00F4 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 172
00F5         ?C0009:
                                           ; SOURCE LINE # 175
00F5 904200            MOV     DPTR,#04200H
00F8 E0                MOVX    A,@DPTR
00F9 FF                MOV     R7,A
00FA EF                MOV     A,R7
00FB 5410              ANL     A,#010H
00FD FF                MOV     R7,A
00FE 7E00              MOV     R6,#00H
0100 EF                MOV     A,R7
0101 4E                ORL     A,R6
0102 6003              JZ      ?C0010
                                           ; SOURCE LINE # 176
                                           ; SOURCE LINE # 177
0104 120000      E     LCALL   CyIMO_DisableDoubler
                                           ; SOURCE LINE # 178
0107         ?C0010:
                                           ; SOURCE LINE # 181
0107 904004            MOV     DPTR,#04004H
010A E0                MOVX    A,@DPTR
010B FF                MOV     R7,A
010C 900000      R     MOV     DPTR,#cyPmClockBackup+0AH
010F EF                MOV     A,R7
0110 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 182
0111 900000      R     MOV     DPTR,#cyPmClockBackup+0AH
0114 E0                MOVX    A,@DPTR
0115 FF                MOV     R7,A
0116 EF                MOV     A,R7
0117 6005              JZ      ?C0011
                                           ; SOURCE LINE # 183
                                           ; SOURCE LINE # 184
0119 7F00              MOV     R7,#00H
011B 120000      E     LCALL   _CyMasterClk_SetDivider
                                           ; SOURCE LINE # 185
011E         ?C0011:
                                           ; SOURCE LINE # 188
011E 904005            MOV     DPTR,#04005H
0121 E0                MOVX    A,@DPTR
0122 FF                MOV     R7,A
0123 EF                MOV     A,R7
0124 5403              ANL     A,#03H
0126 FF                MOV     R7,A
0127 900000      R     MOV     DPTR,#cyPmClockBackup+02H
012A EF                MOV     A,R7
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 46  

012B F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 191
012C 900000      R     MOV     DPTR,#cyPmClockBackup+02H
012F E0                MOVX    A,@DPTR
0130 FF                MOV     R7,A
0131 EF                MOV     A,R7
0132 6005              JZ      ?C0012
                                           ; SOURCE LINE # 192
                                           ; SOURCE LINE # 193
0134 7F00              MOV     R7,#00H
0136 120000      E     LCALL   _CyMasterClk_SetSource
                                           ; SOURCE LINE # 194
0139         ?C0012:
                                           ; SOURCE LINE # 197
0139 904007            MOV     DPTR,#04007H
013C E0                MOVX    A,@DPTR
013D FF                MOV     R7,A
013E 7E00              MOV     R6,#00H
0140 EF                MOV     A,R7
0141 7F00              MOV     R7,#00H
0143 FE                MOV     R6,A
0144 904006            MOV     DPTR,#04006H
0147 E0                MOVX    A,@DPTR
0148 FD                MOV     R5,A
0149 7C00              MOV     R4,#00H
014B EE                MOV     A,R6
014C 4C                ORL     A,R4
014D FE                MOV     R6,A
014E EF                MOV     A,R7
014F 4D                ORL     A,R5
0150 FF                MOV     R7,A
0151 900000      R     MOV     DPTR,#cyPmClockBackup+0BH
0154 EE                MOV     A,R6
0155 F0                MOVX    @DPTR,A
0156 A3                INC     DPTR
0157 EF                MOV     A,R7
0158 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 198
0159 900000      R     MOV     DPTR,#cyPmClockBackup+0BH
015C E0                MOVX    A,@DPTR
015D FE                MOV     R6,A
015E A3                INC     DPTR
015F E0                MOVX    A,@DPTR
0160 FF                MOV     R7,A
0161 EF                MOV     A,R7
0162 4E                ORL     A,R6
0163 6007              JZ      ?C0013
                                           ; SOURCE LINE # 199
                                           ; SOURCE LINE # 200
0165 7F00              MOV     R7,#00H
0167 7E00              MOV     R6,#00H
0169 120000      E     LCALL   _CyBusClk_SetDivider
                                           ; SOURCE LINE # 201
016C         ?C0013:
                                           ; SOURCE LINE # 204
016C 904005            MOV     DPTR,#04005H
016F E0                MOVX    A,@DPTR
0170 FF                MOV     R7,A
0171 EF                MOV     A,R7
0172 54F0              ANL     A,#0F0H
0174 FF                MOV     R7,A
0175 7E00              MOV     R6,#00H
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 47  

0177 EE                MOV     A,R6
0178 C4                SWAP    A
0179 F8                MOV     R0,A
017A 54F0              ANL     A,#0F0H
017C C8                XCH     A,R0
017D 68                XRL     A,R0
017E FE                MOV     R6,A
017F EF                MOV     A,R7
0180 C4                SWAP    A
0181 540F              ANL     A,#0FH
0183 48                ORL     A,R0
0184 FF                MOV     R7,A
0185 EF                MOV     A,R7
0186 04                INC     A
0187 FF                MOV     R7,A
0188 AB07              MOV     R3,AR7
018A E4                CLR     A
018B FA                MOV     R2,A
018C F9                MOV     R1,A
018D F8                MOV     R0,A
018E 904200            MOV     DPTR,#04200H
0191 E0                MOVX    A,@DPTR
0192 FF                MOV     R7,A
0193 EF                MOV     A,R7
0194 5407              ANL     A,#07H
0196 FF                MOV     R7,A
0197 EF                MOV     A,R7
0198 900000      R     MOV     DPTR,#cyPmImoFreqReg2Mhz
019B 93                MOVC    A,@A+DPTR
019C FF                MOV     R7,A
019D E4                CLR     A
019E FC                MOV     R4,A
019F FD                MOV     R5,A
01A0 FE                MOV     R6,A
01A1 120000      E     LCALL   ?C?ULDIV
01A4 120000      E     LCALL   _CyFlash_SetWaitCycles
                                           ; SOURCE LINE # 207
01A7 904220            MOV     DPTR,#04220H
01AA E0                MOVX    A,@DPTR
01AB FF                MOV     R7,A
01AC EF                MOV     A,R7
01AD 5401              ANL     A,#01H
01AF FF                MOV     R7,A
01B0 7E00              MOV     R6,#00H
01B2 EF                MOV     A,R7
01B3 4E                ORL     A,R6
01B4 600B              JZ      ?C0014
                                           ; SOURCE LINE # 208
                                           ; SOURCE LINE # 210
01B6 900000      R     MOV     DPTR,#cyPmClockBackup+0DH
01B9 7401              MOV     A,#01H
01BB F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 211
01BC 120000      E     LCALL   CyPLL_OUT_Stop
                                           ; SOURCE LINE # 212
01BF 8005              SJMP    ?C0015
01C1         ?C0014:
                                           ; SOURCE LINE # 214
                                           ; SOURCE LINE # 216
01C1 900000      R     MOV     DPTR,#cyPmClockBackup+0DH
01C4 E4                CLR     A
01C5 F0                MOVX    @DPTR,A
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 48  

                                           ; SOURCE LINE # 217
01C6         ?C0015:
                                           ; SOURCE LINE # 220
01C6 904210            MOV     DPTR,#04210H
01C9 E0                MOVX    A,@DPTR
01CA FF                MOV     R7,A
01CB EF                MOV     A,R7
01CC 5401              ANL     A,#01H
01CE FF                MOV     R7,A
01CF 7E00              MOV     R6,#00H
01D1 EF                MOV     A,R7
01D2 4E                ORL     A,R6
01D3 600B              JZ      ?C0016
                                           ; SOURCE LINE # 221
                                           ; SOURCE LINE # 223
01D5 900000      R     MOV     DPTR,#cyPmClockBackup+0EH
01D8 7401              MOV     A,#01H
01DA F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 224
01DB 120000      E     LCALL   CyXTAL_Stop
                                           ; SOURCE LINE # 225
01DE 8005              SJMP    ?C0017
01E0         ?C0016:
                                           ; SOURCE LINE # 227
                                           ; SOURCE LINE # 229
01E0 900000      R     MOV     DPTR,#cyPmClockBackup+0EH
01E3 E4                CLR     A
01E4 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 230
01E5         ?C0017:
                                           ; SOURCE LINE # 238
01E5 90400B            MOV     DPTR,#0400BH
01E8 E0                MOVX    A,@DPTR
01E9 FF                MOV     R7,A
01EA EF                MOV     A,R7
01EB 5404              ANL     A,#04H
01ED FF                MOV     R7,A
01EE 7E00              MOV     R6,#00H
01F0 EF                MOV     A,R7
01F1 4E                ORL     A,R6
01F2 6007              JZ      ?C0018
                                           ; SOURCE LINE # 239
                                           ; SOURCE LINE # 240
01F4 900000      R     MOV     DPTR,#cyPmClockBackup+0FH
01F7 7401              MOV     A,#01H
01F9 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 241
01FA 22                RET     
01FB         ?C0018:
                                           ; SOURCE LINE # 243
                                           ; SOURCE LINE # 244
01FB 900000      R     MOV     DPTR,#cyPmClockBackup+0FH
01FE E4                CLR     A
01FF F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 245
                                           ; SOURCE LINE # 246
0200         ?C0020:
0200 22                RET     
             ; FUNCTION CyPmSaveClocks (END)

             ; FUNCTION CyPmRestoreClocks (BEGIN)
                                           ; SOURCE LINE # 276
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 49  

                                           ; SOURCE LINE # 277
                                           ; SOURCE LINE # 280
0000 900000      R     MOV     DPTR,#status
0003 7410              MOV     A,#010H
0005 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 292
0006 900000      R     MOV     DPTR,#cyPmClockBackup+0FH
0009 E0                MOVX    A,@DPTR
000A FF                MOV     R7,A
000B EF                MOV     A,R7
000C 6401              XRL     A,#01H
000E 7051              JNZ     ?C0021
                                           ; SOURCE LINE # 293
                                           ; SOURCE LINE # 296
0010 904005            MOV     DPTR,#04005H
0013 E0                MOVX    A,@DPTR
0014 FF                MOV     R7,A
0015 EF                MOV     A,R7
0016 54F0              ANL     A,#0F0H
0018 FF                MOV     R7,A
0019 7E00              MOV     R6,#00H
001B EE                MOV     A,R6
001C C4                SWAP    A
001D F8                MOV     R0,A
001E 54F0              ANL     A,#0F0H
0020 C8                XCH     A,R0
0021 68                XRL     A,R0
0022 FE                MOV     R6,A
0023 EF                MOV     A,R7
0024 C4                SWAP    A
0025 540F              ANL     A,#0FH
0027 48                ORL     A,R0
0028 FF                MOV     R7,A
0029 EF                MOV     A,R7
002A 04                INC     A
002B FF                MOV     R7,A
002C AB07              MOV     R3,AR7
002E E4                CLR     A
002F FA                MOV     R2,A
0030 F9                MOV     R1,A
0031 F8                MOV     R0,A
0032 904200            MOV     DPTR,#04200H
0035 E0                MOVX    A,@DPTR
0036 FF                MOV     R7,A
0037 EF                MOV     A,R7
0038 5407              ANL     A,#07H
003A FF                MOV     R7,A
003B EF                MOV     A,R7
003C 900000      R     MOV     DPTR,#cyPmImoFreqReg2Mhz
003F 93                MOVC    A,@A+DPTR
0040 FF                MOV     R7,A
0041 E4                CLR     A
0042 FC                MOV     R4,A
0043 FD                MOV     R5,A
0044 FE                MOV     R6,A
0045 120000      E     LCALL   ?C?ULDIV
0048 7B4B              MOV     R3,#04BH
004A 7A00              MOV     R2,#00H
004C 7900              MOV     R1,#00H
004E 7800              MOV     R0,#00H
0050 120000      E     LCALL   ?C?LMUL
0053 120000      E     LCALL   _CyDelayCycles
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 50  

                                           ; SOURCE LINE # 298
0056 90400B            MOV     DPTR,#0400BH
0059 E0                MOVX    A,@DPTR
005A FF                MOV     R7,A
005B EF                MOV     A,R7
005C 4404              ORL     A,#04H
005E FF                MOV     R7,A
005F EF                MOV     A,R7
0060 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 299
0061         ?C0021:
                                           ; SOURCE LINE # 302
0061 900000      R     MOV     DPTR,#cyPmClockBackup+0EH
0064 E0                MOVX    A,@DPTR
0065 FF                MOV     R7,A
0066 EF                MOV     A,R7
0067 6401              XRL     A,#01H
0069 6003              JZ      $ + 5H
006B 020000      R     LJMP    ?C0022
                                           ; SOURCE LINE # 303
                                           ; SOURCE LINE # 312
006E 7F00              MOV     R7,#00H
0070 120000      E     LCALL   _CyXTAL_Start
                                           ; SOURCE LINE # 322
0073 904210            MOV     DPTR,#04210H
0076 E0                MOVX    A,@DPTR
0077 FF                MOV     R7,A
                                           ; SOURCE LINE # 325
0078 900000      R     MOV     DPTR,#i
007B E4                CLR     A
007C F0                MOVX    @DPTR,A
007D A3                INC     DPTR
007E 7405              MOV     A,#05H
0080 F0                MOVX    @DPTR,A
0081         ?C0023:
0081 900000      R     MOV     DPTR,#i
0084 E0                MOVX    A,@DPTR
0085 FE                MOV     R6,A
0086 A3                INC     DPTR
0087 E0                MOVX    A,@DPTR
0088 FF                MOV     R7,A
0089 D3                SETB    C
008A EF                MOV     A,R7
008B 9400              SUBB    A,#00H
008D EE                MOV     A,R6
008E 9400              SUBB    A,#00H
0090 4069              JC      ?C0024
                                           ; SOURCE LINE # 326
                                           ; SOURCE LINE # 328
0092 904005            MOV     DPTR,#04005H
0095 E0                MOVX    A,@DPTR
0096 FF                MOV     R7,A
0097 EF                MOV     A,R7
0098 54F0              ANL     A,#0F0H
009A FF                MOV     R7,A
009B 7E00              MOV     R6,#00H
009D EE                MOV     A,R6
009E C4                SWAP    A
009F F8                MOV     R0,A
00A0 54F0              ANL     A,#0F0H
00A2 C8                XCH     A,R0
00A3 68                XRL     A,R0
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 51  

00A4 FE                MOV     R6,A
00A5 EF                MOV     A,R7
00A6 C4                SWAP    A
00A7 540F              ANL     A,#0FH
00A9 48                ORL     A,R0
00AA FF                MOV     R7,A
00AB EF                MOV     A,R7
00AC 04                INC     A
00AD FF                MOV     R7,A
00AE AB07              MOV     R3,AR7
00B0 E4                CLR     A
00B1 FA                MOV     R2,A
00B2 F9                MOV     R1,A
00B3 F8                MOV     R0,A
00B4 904200            MOV     DPTR,#04200H
00B7 E0                MOVX    A,@DPTR
00B8 FF                MOV     R7,A
00B9 EF                MOV     A,R7
00BA 5407              ANL     A,#07H
00BC FF                MOV     R7,A
00BD EF                MOV     A,R7
00BE 900000      R     MOV     DPTR,#cyPmImoFreqReg2Mhz
00C1 93                MOVC    A,@A+DPTR
00C2 FF                MOV     R7,A
00C3 E4                CLR     A
00C4 FC                MOV     R4,A
00C5 FD                MOV     R5,A
00C6 FE                MOV     R6,A
00C7 120000      E     LCALL   ?C?ULDIV
00CA 7BC8              MOV     R3,#0C8H
00CC 7A00              MOV     R2,#00H
00CE 7900              MOV     R1,#00H
00D0 7800              MOV     R0,#00H
00D2 120000      E     LCALL   ?C?LMUL
00D5 120000      E     LCALL   _CyDelayCycles
                                           ; SOURCE LINE # 331
00D8 904210            MOV     DPTR,#04210H
00DB E0                MOVX    A,@DPTR
00DC FF                MOV     R7,A
00DD EF                MOV     A,R7
00DE 5480              ANL     A,#080H
00E0 FF                MOV     R7,A
00E1 7E00              MOV     R6,#00H
00E3 EF                MOV     A,R7
00E4 4E                ORL     A,R6
00E5 7007              JNZ     ?C0025
                                           ; SOURCE LINE # 332
                                           ; SOURCE LINE # 333
00E7 900000      R     MOV     DPTR,#status
00EA E4                CLR     A
00EB F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 334
00EC 800D              SJMP    ?C0024
                                           ; SOURCE LINE # 335
                                           ; SOURCE LINE # 336
00EE         ?C0025:
00EE 900000      R     MOV     DPTR,#i
00F1 74FF              MOV     A,#0FFH
00F3 75F0FF            MOV     B,#0FFH
00F6 120000      E     LCALL   ?C?IILDX
00F9 8086              SJMP    ?C0023
00FB         ?C0024:
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 52  

                                           ; SOURCE LINE # 338
                                           ; SOURCE LINE # 339
                                           ; SOURCE LINE # 348
                                           ; SOURCE LINE # 352
00FB         ?C0022:
                                           ; SOURCE LINE # 356
00FB 7F2D              MOV     R7,#02DH
00FD 120000      E     LCALL   _CyFlash_SetWaitCycles
                                           ; SOURCE LINE # 359
0100 900000      R     MOV     DPTR,#cyPmClockBackup+02H
0103 E0                MOVX    A,@DPTR
0104 FF                MOV     R7,A
0105 EF                MOV     A,R7
0106 6402              XRL     A,#02H
0108 6009              JZ      ?C0029
010A 900000      R     MOV     DPTR,#cyPmClockBackup+02H
010D E0                MOVX    A,@DPTR
010E FF                MOV     R7,A
010F EF                MOV     A,R7
0110 B4031E            CJNE    A,#03H,?C0028
0113         ?C0029:
                                           ; SOURCE LINE # 361
                                           ; SOURCE LINE # 363
0113 900000      R     MOV     DPTR,#cyPmClockBackup+0AH
0116 E0                MOVX    A,@DPTR
0117 FF                MOV     R7,A
0118 904004            MOV     DPTR,#04004H
011B E0                MOVX    A,@DPTR
011C FE                MOV     R6,A
011D EE                MOV     A,R6
011E 6F                XRL     A,R7
011F 6008              JZ      ?C0030
                                           ; SOURCE LINE # 364
                                           ; SOURCE LINE # 366
0121 900000      R     MOV     DPTR,#cyPmClockBackup+0AH
0124 E0                MOVX    A,@DPTR
0125 FF                MOV     R7,A
0126 120000      E     LCALL   _CyMasterClk_SetDivider
                                           ; SOURCE LINE # 367
0129         ?C0030:
                                           ; SOURCE LINE # 370
0129 900000      R     MOV     DPTR,#cyPmClockBackup+02H
012C E0                MOVX    A,@DPTR
012D FF                MOV     R7,A
012E 120000      E     LCALL   _CyMasterClk_SetSource
                                           ; SOURCE LINE # 371
0131         ?C0028:
                                           ; SOURCE LINE # 374
0131 900000      R     MOV     DPTR,#cyPmClockBackup+04H
0134 E0                MOVX    A,@DPTR
0135 FF                MOV     R7,A
0136 EF                MOV     A,R7
0137 5440              ANL     A,#040H
0139 FF                MOV     R7,A
013A 7E00              MOV     R6,#00H
013C EF                MOV     A,R7
013D 4E                ORL     A,R6
013E 6016              JZ      ?C0031
0140 900000      R     MOV     DPTR,#cyPmClockBackup+03H
0143 E0                MOVX    A,@DPTR
0144 FF                MOV     R7,A
0145 EF                MOV     A,R7
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 53  

0146 900000      R     MOV     DPTR,#cyPmImoFreqMhz2Reg
0149 93                MOVC    A,@A+DPTR
014A FF                MOV     R7,A
014B EF                MOV     A,R7
014C B40307            CJNE    A,#03H,?C0031
                                           ; SOURCE LINE # 376
                                           ; SOURCE LINE # 378
014F 7F08              MOV     R7,#08H
0151 120000      E     LCALL   _CyIMO_SetFreq
                                           ; SOURCE LINE # 379
0154 8035              SJMP    ?C0032
0156         ?C0031:
                                           ; SOURCE LINE # 381
                                           ; SOURCE LINE # 383
0156 900000      R     MOV     DPTR,#cyPmClockBackup+03H
0159 E0                MOVX    A,@DPTR
015A FF                MOV     R7,A
015B EF                MOV     A,R7
015C 900000      R     MOV     DPTR,#cyPmImoFreqMhz2Reg
015F 93                MOVC    A,@A+DPTR
0160 FF                MOV     R7,A
0161 120000      E     LCALL   _CyIMO_SetFreq
                                           ; SOURCE LINE # 385
0164 900000      R     MOV     DPTR,#cyPmClockBackup+04H
0167 E0                MOVX    A,@DPTR
0168 FF                MOV     R7,A
0169 EF                MOV     A,R7
016A 5440              ANL     A,#040H
016C FF                MOV     R7,A
016D 7E00              MOV     R6,#00H
016F EF                MOV     A,R7
0170 4E                ORL     A,R6
0171 600D              JZ      ?C0033
                                           ; SOURCE LINE # 386
                                           ; SOURCE LINE # 387
0173 904200            MOV     DPTR,#04200H
0176 E0                MOVX    A,@DPTR
0177 FF                MOV     R7,A
0178 EF                MOV     A,R7
0179 4440              ORL     A,#040H
017B FF                MOV     R7,A
017C EF                MOV     A,R7
017D F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 388
017E 800B              SJMP    ?C0032
0180         ?C0033:
                                           ; SOURCE LINE # 390
                                           ; SOURCE LINE # 391
0180 904200            MOV     DPTR,#04200H
0183 E0                MOVX    A,@DPTR
0184 FF                MOV     R7,A
0185 EF                MOV     A,R7
0186 54BF              ANL     A,#0BFH
0188 FF                MOV     R7,A
0189 EF                MOV     A,R7
018A F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 392
                                           ; SOURCE LINE # 393
018B         ?C0032:
                                           ; SOURCE LINE # 397
018B 900000      R     MOV     DPTR,#cyPmClockBackup+06H
018E E0                MOVX    A,@DPTR
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 54  

018F FF                MOV     R7,A
0190 EF                MOV     A,R7
0191 B40114            CJNE    A,#01H,?C0035
0194 9043A0            MOV     DPTR,#043A0H
0197 E0                MOVX    A,@DPTR
0198 FF                MOV     R7,A
0199 EF                MOV     A,R7
019A 5410              ANL     A,#010H
019C FF                MOV     R7,A
019D 7E00              MOV     R6,#00H
019F EF                MOV     A,R7
01A0 4E                ORL     A,R6
01A1 7005              JNZ     ?C0035
                                           ; SOURCE LINE # 398
                                           ; SOURCE LINE # 400
01A3 7F00              MOV     R7,#00H
01A5 120000      E     LCALL   _CyIMO_Start
                                           ; SOURCE LINE # 401
01A8         ?C0035:
                                           ; SOURCE LINE # 405
01A8 900000      R     MOV     DPTR,#cyPmClockBackup+06H
01AB E0                MOVX    A,@DPTR
01AC FF                MOV     R7,A
01AD EF                MOV     A,R7
01AE 7012              JNZ     ?C0036
01B0 9043A0            MOV     DPTR,#043A0H
01B3 E0                MOVX    A,@DPTR
01B4 FF                MOV     R7,A
01B5 EF                MOV     A,R7
01B6 5410              ANL     A,#010H
01B8 FF                MOV     R7,A
01B9 7E00              MOV     R6,#00H
01BB EF                MOV     A,R7
01BC 4E                ORL     A,R6
01BD 6003              JZ      ?C0036
                                           ; SOURCE LINE # 406
                                           ; SOURCE LINE # 407
01BF 120000      E     LCALL   CyIMO_Stop
                                           ; SOURCE LINE # 408
01C2         ?C0036:
                                           ; SOURCE LINE # 411
01C2 900000      R     MOV     DPTR,#cyPmClockBackup+07H
01C5 E0                MOVX    A,@DPTR
01C6 FF                MOV     R7,A
01C7 120000      E     LCALL   _CyIMO_SetSource
                                           ; SOURCE LINE # 414
01CA 900000      R     MOV     DPTR,#cyPmClockBackup+09H
01CD E0                MOVX    A,@DPTR
01CE FF                MOV     R7,A
01CF EF                MOV     A,R7
01D0 B40103            CJNE    A,#01H,?C0037
                                           ; SOURCE LINE # 415
                                           ; SOURCE LINE # 416
01D3 120000      E     LCALL   CyIMO_EnableDoubler
                                           ; SOURCE LINE # 417
01D6         ?C0037:
                                           ; SOURCE LINE # 420
01D6 904000            MOV     DPTR,#04000H
01D9 E0                MOVX    A,@DPTR
01DA FF                MOV     R7,A
01DB EF                MOV     A,R7
01DC 5430              ANL     A,#030H
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 55  

01DE FF                MOV     R7,A
01DF 7E00              MOV     R6,#00H
01E1 900000      R     MOV     DPTR,#cyPmClockBackup+08H
01E4 E0                MOVX    A,@DPTR
01E5 FD                MOV     R5,A
01E6 7C00              MOV     R4,#00H
01E8 ED                MOV     A,R5
01E9 6F                XRL     A,R7
01EA 7002              JNZ     ?C0125
01EC EC                MOV     A,R4
01ED 6E                XRL     A,R6
01EE         ?C0125:
01EE 6016              JZ      ?C0038
                                           ; SOURCE LINE # 421
                                           ; SOURCE LINE # 422
01F0 904000            MOV     DPTR,#04000H
01F3 E0                MOVX    A,@DPTR
01F4 FF                MOV     R7,A
01F5 EF                MOV     A,R7
01F6 54CF              ANL     A,#0CFH
01F8 FF                MOV     R7,A
01F9 900000      R     MOV     DPTR,#cyPmClockBackup+08H
01FC E0                MOVX    A,@DPTR
01FD FE                MOV     R6,A
01FE EF                MOV     A,R7
01FF 4E                ORL     A,R6
0200 FF                MOV     R7,A
0201 904000            MOV     DPTR,#04000H
0204 EF                MOV     A,R7
0205 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 424
0206         ?C0038:
                                           ; SOURCE LINE # 427
0206 900000      R     MOV     DPTR,#cyPmClockBackup+0DH
0209 E0                MOVX    A,@DPTR
020A FF                MOV     R7,A
020B EF                MOV     A,R7
020C 6401              XRL     A,#01H
020E 704B              JNZ     ?C0039
                                           ; SOURCE LINE # 428
                                           ; SOURCE LINE # 437
0210 7F00              MOV     R7,#00H
0212 120000      E     LCALL   _CyPLL_OUT_Start
                                           ; SOURCE LINE # 440
0215 904005            MOV     DPTR,#04005H
0218 E0                MOVX    A,@DPTR
0219 FF                MOV     R7,A
021A EF                MOV     A,R7
021B 54F0              ANL     A,#0F0H
021D FF                MOV     R7,A
021E 7E00              MOV     R6,#00H
0220 EE                MOV     A,R6
0221 C4                SWAP    A
0222 F8                MOV     R0,A
0223 54F0              ANL     A,#0F0H
0225 C8                XCH     A,R0
0226 68                XRL     A,R0
0227 FE                MOV     R6,A
0228 EF                MOV     A,R7
0229 C4                SWAP    A
022A 540F              ANL     A,#0FH
022C 48                ORL     A,R0
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 56  

022D FF                MOV     R7,A
022E EF                MOV     A,R7
022F 04                INC     A
0230 FF                MOV     R7,A
0231 AB07              MOV     R3,AR7
0233 E4                CLR     A
0234 FA                MOV     R2,A
0235 F9                MOV     R1,A
0236 F8                MOV     R0,A
0237 904200            MOV     DPTR,#04200H
023A E0                MOVX    A,@DPTR
023B FF                MOV     R7,A
023C EF                MOV     A,R7
023D 5407              ANL     A,#07H
023F FF                MOV     R7,A
0240 EF                MOV     A,R7
0241 900000      R     MOV     DPTR,#cyPmImoFreqReg2Mhz
0244 93                MOVC    A,@A+DPTR
0245 FF                MOV     R7,A
0246 E4                CLR     A
0247 FC                MOV     R4,A
0248 FD                MOV     R5,A
0249 FE                MOV     R6,A
024A 120000      E     LCALL   ?C?ULDIV
024D 7BFA              MOV     R3,#0FAH
024F 7A00              MOV     R2,#00H
0251 7900              MOV     R1,#00H
0253 7800              MOV     R0,#00H
0255 120000      E     LCALL   ?C?LMUL
0258 120000      E     LCALL   _CyDelayCycles
                                           ; SOURCE LINE # 441
025B         ?C0039:
                                           ; SOURCE LINE # 445
025B 900000      R     MOV     DPTR,#cyPmClockBackup+02H
025E E0                MOVX    A,@DPTR
025F FF                MOV     R7,A
0260 EF                MOV     A,R7
0261 6009              JZ      ?C0041
0263 900000      R     MOV     DPTR,#cyPmClockBackup+02H
0266 E0                MOVX    A,@DPTR
0267 FF                MOV     R7,A
0268 EF                MOV     A,R7
0269 B4011E            CJNE    A,#01H,?C0040
026C         ?C0041:
                                           ; SOURCE LINE # 447
                                           ; SOURCE LINE # 449
026C 900000      R     MOV     DPTR,#cyPmClockBackup+0AH
026F E0                MOVX    A,@DPTR
0270 FF                MOV     R7,A
0271 904004            MOV     DPTR,#04004H
0274 E0                MOVX    A,@DPTR
0275 FE                MOV     R6,A
0276 EE                MOV     A,R6
0277 6F                XRL     A,R7
0278 6008              JZ      ?C0042
                                           ; SOURCE LINE # 450
                                           ; SOURCE LINE # 451
027A 900000      R     MOV     DPTR,#cyPmClockBackup+0AH
027D E0                MOVX    A,@DPTR
027E FF                MOV     R7,A
027F 120000      E     LCALL   _CyMasterClk_SetDivider
                                           ; SOURCE LINE # 452
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 57  

0282         ?C0042:
                                           ; SOURCE LINE # 455
0282 900000      R     MOV     DPTR,#cyPmClockBackup+02H
0285 E0                MOVX    A,@DPTR
0286 FF                MOV     R7,A
0287 120000      E     LCALL   _CyMasterClk_SetSource
                                           ; SOURCE LINE # 456
028A         ?C0040:
                                           ; SOURCE LINE # 459
028A 904007            MOV     DPTR,#04007H
028D E0                MOVX    A,@DPTR
028E FF                MOV     R7,A
028F 7E00              MOV     R6,#00H
0291 EF                MOV     A,R7
0292 7F00              MOV     R7,#00H
0294 FE                MOV     R6,A
0295 904006            MOV     DPTR,#04006H
0298 E0                MOVX    A,@DPTR
0299 FD                MOV     R5,A
029A 7C00              MOV     R4,#00H
029C EE                MOV     A,R6
029D 4C                ORL     A,R4
029E FE                MOV     R6,A
029F EF                MOV     A,R7
02A0 4D                ORL     A,R5
02A1 FF                MOV     R7,A
02A2 900000      R     MOV     DPTR,#cyPmClockBackup+0BH
02A5 E0                MOVX    A,@DPTR
02A6 FC                MOV     R4,A
02A7 A3                INC     DPTR
02A8 E0                MOVX    A,@DPTR
02A9 FD                MOV     R5,A
02AA EF                MOV     A,R7
02AB 6D                XRL     A,R5
02AC 7002              JNZ     ?C0126
02AE EE                MOV     A,R6
02AF 6C                XRL     A,R4
02B0         ?C0126:
02B0 600B              JZ      ?C0043
                                           ; SOURCE LINE # 460
                                           ; SOURCE LINE # 461
02B2 900000      R     MOV     DPTR,#cyPmClockBackup+0BH
02B5 E0                MOVX    A,@DPTR
02B6 FE                MOV     R6,A
02B7 A3                INC     DPTR
02B8 E0                MOVX    A,@DPTR
02B9 FF                MOV     R7,A
02BA 120000      E     LCALL   _CyBusClk_SetDivider
                                           ; SOURCE LINE # 462
02BD         ?C0043:
                                           ; SOURCE LINE # 465
02BD 904800            MOV     DPTR,#04800H
02C0 E0                MOVX    A,@DPTR
02C1 FF                MOV     R7,A
02C2 EF                MOV     A,R7
02C3 543F              ANL     A,#03FH
02C5 FF                MOV     R7,A
02C6 900000      R     MOV     DPTR,#cyPmClockBackup+05H
02C9 E0                MOVX    A,@DPTR
02CA FE                MOV     R6,A
02CB EF                MOV     A,R7
02CC 4E                ORL     A,R6
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 58  

02CD FF                MOV     R7,A
02CE 904800            MOV     DPTR,#04800H
02D1 EF                MOV     A,R7
02D2 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 469
02D3 900000      R     MOV     DPTR,#cyPmClockBackup
02D6 E0                MOVX    A,@DPTR
02D7 FF                MOV     R7,A
02D8 9043A1            MOV     DPTR,#043A1H
02DB EF                MOV     A,R7
02DC F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 470
02DD 900000      R     MOV     DPTR,#cyPmClockBackup+01H
02E0 E0                MOVX    A,@DPTR
02E1 FF                MOV     R7,A
02E2 9043A2            MOV     DPTR,#043A2H
02E5 EF                MOV     A,R7
02E6 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 471
02E7 22                RET     
             ; FUNCTION CyPmRestoreClocks (END)

             ; FUNCTION _CyPmAltAct (BEGIN)
                                           ; SOURCE LINE # 637
0000 900000      R     MOV     DPTR,#wakeupTime
0003 EE                MOV     A,R6
0004 F0                MOVX    @DPTR,A
0005 A3                INC     DPTR
0006 EF                MOV     A,R7
0007 F0                MOVX    @DPTR,A
0008 900000      R     MOV     DPTR,#wakeupSource
000B EC                MOV     A,R4
000C F0                MOVX    @DPTR,A
000D A3                INC     DPTR
000E ED                MOV     A,R5
000F F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 638
                                           ; SOURCE LINE # 667
0010 900000      R     MOV     DPTR,#wakeupTime
0013 E0                MOVX    A,@DPTR
0014 FE                MOV     R6,A
0015 A3                INC     DPTR
0016 E0                MOVX    A,@DPTR
0017 FF                MOV     R7,A
0018 C3                CLR     C
0019 EF                MOV     A,R7
001A 940F              SUBB    A,#0FH
001C EE                MOV     A,R6
001D 9400              SUBB    A,#00H
001F 4034              JC      ?C0045
0021 900000      R     MOV     DPTR,#wakeupTime
0024 E0                MOVX    A,@DPTR
0025 FE                MOV     R6,A
0026 A3                INC     DPTR
0027 E0                MOVX    A,@DPTR
0028 FF                MOV     R7,A
0029 D3                SETB    C
002A EF                MOV     A,R7
002B 940E              SUBB    A,#0EH
002D EE                MOV     A,R6
002E 9401              SUBB    A,#01H
0030 5023              JNC     ?C0045
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 59  

                                           ; SOURCE LINE # 668
                                           ; SOURCE LINE # 669
0032 900000      R     MOV     DPTR,#wakeupTime
0035 E0                MOVX    A,@DPTR
0036 FE                MOV     R6,A
0037 A3                INC     DPTR
0038 E0                MOVX    A,@DPTR
0039 FF                MOV     R7,A
003A EF                MOV     A,R7
003B 24F2              ADD     A,#0F2H
003D FF                MOV     R7,A
003E 120000      R     LCALL   _CyPmFtwSetInterval
                                           ; SOURCE LINE # 672
0041 900000      R     MOV     DPTR,#wakeupSource
0044 E0                MOVX    A,@DPTR
0045 FE                MOV     R6,A
0046 A3                INC     DPTR
0047 E0                MOVX    A,@DPTR
0048 FF                MOV     R7,A
0049 EE                MOV     A,R6
004A 4404              ORL     A,#04H
004C FE                MOV     R6,A
004D 900000      R     MOV     DPTR,#wakeupSource
0050 EE                MOV     A,R6
0051 F0                MOVX    @DPTR,A
0052 A3                INC     DPTR
0053 EF                MOV     A,R7
0054 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 673
0055         ?C0045:
                                           ; SOURCE LINE # 676
0055 900000      R     MOV     DPTR,#wakeupTime
0058 E0                MOVX    A,@DPTR
0059 FE                MOV     R6,A
005A A3                INC     DPTR
005B E0                MOVX    A,@DPTR
005C FF                MOV     R7,A
005D C3                CLR     C
005E EF                MOV     A,R7
005F 9402              SUBB    A,#02H
0061 EE                MOV     A,R6
0062 9400              SUBB    A,#00H
0064 4033              JC      ?C0046
0066 900000      R     MOV     DPTR,#wakeupTime
0069 E0                MOVX    A,@DPTR
006A FE                MOV     R6,A
006B A3                INC     DPTR
006C E0                MOVX    A,@DPTR
006D FF                MOV     R7,A
006E D3                SETB    C
006F EF                MOV     A,R7
0070 940D              SUBB    A,#0DH
0072 EE                MOV     A,R6
0073 9400              SUBB    A,#00H
0075 5022              JNC     ?C0046
                                           ; SOURCE LINE # 677
                                           ; SOURCE LINE # 679
0077 900000      R     MOV     DPTR,#wakeupTime
007A E0                MOVX    A,@DPTR
007B FE                MOV     R6,A
007C A3                INC     DPTR
007D E0                MOVX    A,@DPTR
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 60  

007E FF                MOV     R7,A
007F EF                MOV     A,R7
0080 14                DEC     A
0081 FF                MOV     R7,A
0082 120000      R     LCALL   _CyPmCtwSetInterval
                                           ; SOURCE LINE # 682
0085 900000      R     MOV     DPTR,#wakeupSource
0088 E0                MOVX    A,@DPTR
0089 FE                MOV     R6,A
008A A3                INC     DPTR
008B E0                MOVX    A,@DPTR
008C FF                MOV     R7,A
008D EE                MOV     A,R6
008E 4408              ORL     A,#08H
0090 FE                MOV     R6,A
0091 900000      R     MOV     DPTR,#wakeupSource
0094 EE                MOV     A,R6
0095 F0                MOVX    @DPTR,A
0096 A3                INC     DPTR
0097 EF                MOV     A,R7
0098 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 683
0099         ?C0046:
                                           ; SOURCE LINE # 686
0099 900000      R     MOV     DPTR,#wakeupTime
009C E0                MOVX    A,@DPTR
009D FE                MOV     R6,A
009E A3                INC     DPTR
009F E0                MOVX    A,@DPTR
00A0 FF                MOV     R7,A
00A1 EF                MOV     A,R7
00A2 6401              XRL     A,#01H
00A4 4E                ORL     A,R6
00A5 7017              JNZ     ?C0047
                                           ; SOURCE LINE # 687
                                           ; SOURCE LINE # 689
00A7 120000      R     LCALL   CyPmOppsSet
                                           ; SOURCE LINE # 692
00AA 900000      R     MOV     DPTR,#wakeupSource
00AD E0                MOVX    A,@DPTR
00AE FE                MOV     R6,A
00AF A3                INC     DPTR
00B0 E0                MOVX    A,@DPTR
00B1 FF                MOV     R7,A
00B2 EE                MOV     A,R6
00B3 4408              ORL     A,#08H
00B5 FE                MOV     R6,A
00B6 900000      R     MOV     DPTR,#wakeupSource
00B9 EE                MOV     A,R6
00BA F0                MOVX    @DPTR,A
00BB A3                INC     DPTR
00BC EF                MOV     A,R7
00BD F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 693
00BE         ?C0047:
                                           ; SOURCE LINE # 703
00BE 904398            MOV     DPTR,#04398H
00C1 E0                MOVX    A,@DPTR
00C2 FF                MOV     R7,A
00C3 900000      R     MOV     DPTR,#cyPmBackup+07H
00C6 EF                MOV     A,R7
00C7 F0                MOVX    @DPTR,A
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 61  

                                           ; SOURCE LINE # 704
00C8 900000      R     MOV     DPTR,#wakeupSource
00CB E0                MOVX    A,@DPTR
00CC FE                MOV     R6,A
00CD A3                INC     DPTR
00CE E0                MOVX    A,@DPTR
00CF FF                MOV     R7,A
00D0 EE                MOV     A,R6
00D1 C4                SWAP    A
00D2 F8                MOV     R0,A
00D3 54F0              ANL     A,#0F0H
00D5 C8                XCH     A,R0
00D6 68                XRL     A,R0
00D7 FE                MOV     R6,A
00D8 EF                MOV     A,R7
00D9 C4                SWAP    A
00DA 540F              ANL     A,#0FH
00DC 48                ORL     A,R0
00DD FF                MOV     R7,A
00DE 904398            MOV     DPTR,#04398H
00E1 EF                MOV     A,R7
00E2 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 707
00E3 904399            MOV     DPTR,#04399H
00E6 E0                MOVX    A,@DPTR
00E7 FF                MOV     R7,A
00E8 900000      R     MOV     DPTR,#cyPmBackup+08H
00EB EF                MOV     A,R7
00EC F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 708
00ED 900000      R     MOV     DPTR,#wakeupSource
00F0 E0                MOVX    A,@DPTR
00F1 FE                MOV     R6,A
00F2 A3                INC     DPTR
00F3 E0                MOVX    A,@DPTR
00F4 FF                MOV     R7,A
00F5 EF                MOV     A,R7
00F6 540F              ANL     A,#0FH
00F8 FF                MOV     R7,A
00F9 904399            MOV     DPTR,#04399H
00FC EF                MOV     A,R7
00FD F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 711
00FE 90439A            MOV     DPTR,#0439AH
0101 E0                MOVX    A,@DPTR
0102 FF                MOV     R7,A
0103 900000      R     MOV     DPTR,#cyPmBackup+09H
0106 EF                MOV     A,R7
0107 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 712
0108 900000      R     MOV     DPTR,#wakeupSource
010B E0                MOVX    A,@DPTR
010C FE                MOV     R6,A
010D A3                INC     DPTR
010E E0                MOVX    A,@DPTR
010F FF                MOV     R7,A
0110 EE                MOV     A,R6
0111 C4                SWAP    A
0112 540F              ANL     A,#0FH
0114 FF                MOV     R7,A
0115 7E00              MOV     R6,#00H
0117 EF                MOV     A,R7
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 62  

0118 5401              ANL     A,#01H
011A FF                MOV     R7,A
011B 90439A            MOV     DPTR,#0439AH
011E EF                MOV     A,R7
011F F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 718
0120 904393            MOV     DPTR,#04393H
0123 E0                MOVX    A,@DPTR
0124 FF                MOV     R7,A
0125 EF                MOV     A,R7
0126 54F8              ANL     A,#0F8H
0128 FF                MOV     R7,A
0129 EF                MOV     A,R7
012A 4401              ORL     A,#01H
012C FF                MOV     R7,A
012D 904393            MOV     DPTR,#04393H
0130 EF                MOV     A,R7
0131 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 721
0132 904393            MOV     DPTR,#04393H
0135 E0                MOVX    A,@DPTR
0136 FF                MOV     R7,A
                                           ; SOURCE LINE # 724
0137 00                NOP     
                                           ; SOURCE LINE # 725
0138 00                NOP     
                                           ; SOURCE LINE # 728
0139 00                NOP     
                                           ; SOURCE LINE # 735
013A 900000      R     MOV     DPTR,#cyPmBackup+07H
013D E0                MOVX    A,@DPTR
013E FF                MOV     R7,A
013F 904398            MOV     DPTR,#04398H
0142 EF                MOV     A,R7
0143 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 736
0144 900000      R     MOV     DPTR,#cyPmBackup+08H
0147 E0                MOVX    A,@DPTR
0148 FF                MOV     R7,A
0149 904399            MOV     DPTR,#04399H
014C EF                MOV     A,R7
014D F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 737
014E 900000      R     MOV     DPTR,#cyPmBackup+09H
0151 E0                MOVX    A,@DPTR
0152 FF                MOV     R7,A
0153 90439A            MOV     DPTR,#0439AH
0156 EF                MOV     A,R7
0157 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 740
0158 22                RET     
             ; FUNCTION _CyPmAltAct (END)

             ; FUNCTION _CyPmSleep (BEGIN)
                                           ; SOURCE LINE # 879
0000 900000      R     MOV     DPTR,#wakeupTime
0003 EF                MOV     A,R7
0004 F0                MOVX    @DPTR,A
0005 900000      R     MOV     DPTR,#wakeupSource
0008 EC                MOV     A,R4
0009 F0                MOVX    @DPTR,A
000A A3                INC     DPTR
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 63  

000B ED                MOV     A,R5
000C F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 880
                                           ; SOURCE LINE # 884
000D 120000      E     LCALL   CyEnterCriticalSection
0010 900000      R     MOV     DPTR,#interruptState
0013 EF                MOV     A,R7
0014 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 895
0015 904393            MOV     DPTR,#04393H
0018 E0                MOVX    A,@DPTR
0019 FF                MOV     R7,A
001A EF                MOV     A,R7
001B 5408              ANL     A,#08H
001D FF                MOV     R7,A
001E 7E00              MOV     R6,#00H
0020 EF                MOV     A,R7
0021 4E                ORL     A,R6
0022 700D              JNZ     ?C0049
                                           ; SOURCE LINE # 896
                                           ; SOURCE LINE # 898
0024 904683            MOV     DPTR,#04683H
0027 E0                MOVX    A,@DPTR
0028 FF                MOV     R7,A
0029 EF                MOV     A,R7
002A 541F              ANL     A,#01FH
002C FF                MOV     R7,A
002D EF                MOV     A,R7
002E F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 899
002F 8009              SJMP    ?C0050
0031         ?C0049:
                                           ; SOURCE LINE # 901
                                           ; SOURCE LINE # 905
0031 900000      R     MOV     DPTR,#interruptState
0034 E0                MOVX    A,@DPTR
0035 FF                MOV     R7,A
0036 120000      E     LCALL   _CyExitCriticalSection
0039 22                RET     
                                           ; SOURCE LINE # 908
003A         ?C0050:
                                           ; SOURCE LINE # 916
003A 9046EC            MOV     DPTR,#046ECH
003D E0                MOVX    A,@DPTR
003E FF                MOV     R7,A
003F EF                MOV     A,R7
0040 C3                CLR     C
0041 9405              SUBB    A,#05H
0043 501A              JNC     ?C0052
                                           ; SOURCE LINE # 917
                                           ; SOURCE LINE # 918
0045 904689            MOV     DPTR,#04689H
0048 E0                MOVX    A,@DPTR
0049 FF                MOV     R7,A
004A EF                MOV     A,R7
004B 5401              ANL     A,#01H
004D FF                MOV     R7,A
004E 7E00              MOV     R6,#00H
0050 EF                MOV     A,R7
0051 4E                ORL     A,R6
0052 7003              JNZ     ?C0054
0054 D3                SETB    C
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 64  

0055 8001              SJMP    ?C0055
0057         ?C0054:
0057 C3                CLR     C
0058         ?C0055:
0058 4005              JC      ?C0052
005A 7F00              MOV     R7,#00H
005C 120000      E     LCALL   _?CyHalt
                                           ; SOURCE LINE # 919
005F         ?C0052:
                                           ; SOURCE LINE # 957
005F 120000      R     LCALL   CyPmSlpSaveSet
                                           ; SOURCE LINE # 963
0062 900000      R     MOV     DPTR,#wakeupTime
0065 E0                MOVX    A,@DPTR
0066 FF                MOV     R7,A
0067 EF                MOV     A,R7
0068 C3                CLR     C
0069 9402              SUBB    A,#02H
006B 402A              JC      ?C0056
006D 900000      R     MOV     DPTR,#wakeupTime
0070 E0                MOVX    A,@DPTR
0071 FF                MOV     R7,A
0072 EF                MOV     A,R7
0073 D3                SETB    C
0074 940D              SUBB    A,#0DH
0076 501F              JNC     ?C0056
                                           ; SOURCE LINE # 964
                                           ; SOURCE LINE # 966
0078 900000      R     MOV     DPTR,#wakeupTime
007B E0                MOVX    A,@DPTR
007C FF                MOV     R7,A
007D EF                MOV     A,R7
007E 14                DEC     A
007F FF                MOV     R7,A
0080 120000      R     LCALL   _CyPmCtwSetInterval
                                           ; SOURCE LINE # 969
0083 900000      R     MOV     DPTR,#wakeupSource
0086 E0                MOVX    A,@DPTR
0087 FE                MOV     R6,A
0088 A3                INC     DPTR
0089 E0                MOVX    A,@DPTR
008A FF                MOV     R7,A
008B EE                MOV     A,R6
008C 4408              ORL     A,#08H
008E FE                MOV     R6,A
008F 900000      R     MOV     DPTR,#wakeupSource
0092 EE                MOV     A,R6
0093 F0                MOVX    @DPTR,A
0094 A3                INC     DPTR
0095 EF                MOV     A,R7
0096 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 970
0097         ?C0056:
                                           ; SOURCE LINE # 973
0097 900000      R     MOV     DPTR,#wakeupTime
009A E0                MOVX    A,@DPTR
009B FF                MOV     R7,A
009C EF                MOV     A,R7
009D B40117            CJNE    A,#01H,?C0057
                                           ; SOURCE LINE # 974
                                           ; SOURCE LINE # 976
00A0 120000      R     LCALL   CyPmOppsSet
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 65  

                                           ; SOURCE LINE # 979
00A3 900000      R     MOV     DPTR,#wakeupSource
00A6 E0                MOVX    A,@DPTR
00A7 FE                MOV     R6,A
00A8 A3                INC     DPTR
00A9 E0                MOVX    A,@DPTR
00AA FF                MOV     R7,A
00AB EE                MOV     A,R6
00AC 4408              ORL     A,#08H
00AE FE                MOV     R6,A
00AF 900000      R     MOV     DPTR,#wakeupSource
00B2 EE                MOV     A,R6
00B3 F0                MOVX    @DPTR,A
00B4 A3                INC     DPTR
00B5 EF                MOV     A,R7
00B6 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 980
00B7         ?C0057:
                                           ; SOURCE LINE # 990
00B7 904398            MOV     DPTR,#04398H
00BA E0                MOVX    A,@DPTR
00BB FF                MOV     R7,A
00BC 900000      R     MOV     DPTR,#cyPmBackup+07H
00BF EF                MOV     A,R7
00C0 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 991
00C1 900000      R     MOV     DPTR,#wakeupSource
00C4 E0                MOVX    A,@DPTR
00C5 FE                MOV     R6,A
00C6 A3                INC     DPTR
00C7 E0                MOVX    A,@DPTR
00C8 FF                MOV     R7,A
00C9 EE                MOV     A,R6
00CA C4                SWAP    A
00CB F8                MOV     R0,A
00CC 54F0              ANL     A,#0F0H
00CE C8                XCH     A,R0
00CF 68                XRL     A,R0
00D0 FE                MOV     R6,A
00D1 EF                MOV     A,R7
00D2 C4                SWAP    A
00D3 540F              ANL     A,#0FH
00D5 48                ORL     A,R0
00D6 FF                MOV     R7,A
00D7 904398            MOV     DPTR,#04398H
00DA EF                MOV     A,R7
00DB F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 994
00DC 904399            MOV     DPTR,#04399H
00DF E0                MOVX    A,@DPTR
00E0 FF                MOV     R7,A
00E1 900000      R     MOV     DPTR,#cyPmBackup+08H
00E4 EF                MOV     A,R7
00E5 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 995
00E6 900000      R     MOV     DPTR,#wakeupSource
00E9 E0                MOVX    A,@DPTR
00EA FE                MOV     R6,A
00EB A3                INC     DPTR
00EC E0                MOVX    A,@DPTR
00ED FF                MOV     R7,A
00EE EF                MOV     A,R7
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 66  

00EF 540F              ANL     A,#0FH
00F1 FF                MOV     R7,A
00F2 904399            MOV     DPTR,#04399H
00F5 EF                MOV     A,R7
00F6 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 998
00F7 90439A            MOV     DPTR,#0439AH
00FA E0                MOVX    A,@DPTR
00FB FF                MOV     R7,A
00FC 900000      R     MOV     DPTR,#cyPmBackup+09H
00FF EF                MOV     A,R7
0100 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 999
0101 900000      R     MOV     DPTR,#wakeupSource
0104 E0                MOVX    A,@DPTR
0105 FE                MOV     R6,A
0106 A3                INC     DPTR
0107 E0                MOVX    A,@DPTR
0108 FF                MOV     R7,A
0109 EE                MOV     A,R6
010A C4                SWAP    A
010B 540F              ANL     A,#0FH
010D FF                MOV     R7,A
010E 7E00              MOV     R6,#00H
0110 EF                MOV     A,R7
0111 5401              ANL     A,#01H
0113 FF                MOV     R7,A
0114 90439A            MOV     DPTR,#0439AH
0117 EF                MOV     A,R7
0118 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 1014
0119 904200            MOV     DPTR,#04200H
011C E0                MOVX    A,@DPTR
011D FF                MOV     R7,A
011E EF                MOV     A,R7
011F 5407              ANL     A,#07H
0121 FF                MOV     R7,A
0122 7E00              MOV     R6,#00H
0124 EF                MOV     A,R7
0125 4E                ORL     A,R6
0126 7008              JNZ     ?C0058
                                           ; SOURCE LINE # 1015
                                           ; SOURCE LINE # 1017
0128 900000      R     MOV     DPTR,#cyPmBackup+02EH
012B 7401              MOV     A,#01H
012D F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 1018
012E 801E              SJMP    ?C0059
0130         ?C0058:
                                           ; SOURCE LINE # 1020
                                           ; SOURCE LINE # 1022
0130 900000      R     MOV     DPTR,#cyPmBackup+02EH
0133 E4                CLR     A
0134 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 1025
0135 904200            MOV     DPTR,#04200H
0138 E0                MOVX    A,@DPTR
0139 FF                MOV     R7,A
013A EF                MOV     A,R7
013B 5407              ANL     A,#07H
013D FF                MOV     R7,A
013E 900000      R     MOV     DPTR,#cyPmBackup+02DH
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 67  

0141 EF                MOV     A,R7
0142 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 1028
0143 904200            MOV     DPTR,#04200H
0146 E0                MOVX    A,@DPTR
0147 FF                MOV     R7,A
0148 EF                MOV     A,R7
0149 54F8              ANL     A,#0F8H
014B FF                MOV     R7,A
014C EF                MOV     A,R7
014D F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 1029
014E         ?C0059:
                                           ; SOURCE LINE # 1032
014E 904393            MOV     DPTR,#04393H
0151 E0                MOVX    A,@DPTR
0152 FF                MOV     R7,A
0153 EF                MOV     A,R7
0154 54F8              ANL     A,#0F8H
0156 FF                MOV     R7,A
0157 EF                MOV     A,R7
0158 4403              ORL     A,#03H
015A FF                MOV     R7,A
015B 904393            MOV     DPTR,#04393H
015E EF                MOV     A,R7
015F F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 1035
0160 904393            MOV     DPTR,#04393H
0163 E0                MOVX    A,@DPTR
0164 FF                MOV     R7,A
                                           ; SOURCE LINE # 1038
0165 00                NOP     
                                           ; SOURCE LINE # 1039
0166 00                NOP     
                                           ; SOURCE LINE # 1042
0167 00                NOP     
                                           ; SOURCE LINE # 1047
0168 900000      R     MOV     DPTR,#cyPmBackup+02EH
016B E0                MOVX    A,@DPTR
016C FF                MOV     R7,A
016D EF                MOV     A,R7
016E 6401              XRL     A,#01H
0170 6016              JZ      ?C0060
                                           ; SOURCE LINE # 1048
                                           ; SOURCE LINE # 1049
0172 904200            MOV     DPTR,#04200H
0175 E0                MOVX    A,@DPTR
0176 FF                MOV     R7,A
0177 EF                MOV     A,R7
0178 54F8              ANL     A,#0F8H
017A FF                MOV     R7,A
017B 900000      R     MOV     DPTR,#cyPmBackup+02DH
017E E0                MOVX    A,@DPTR
017F FE                MOV     R6,A
0180 EF                MOV     A,R7
0181 4E                ORL     A,R6
0182 FF                MOV     R7,A
0183 904200            MOV     DPTR,#04200H
0186 EF                MOV     A,R7
0187 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 1051
0188         ?C0060:
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 68  

                                           ; SOURCE LINE # 1064
0188 120000      R     LCALL   CyPmSlpRestore
                                           ; SOURCE LINE # 1070
018B 900000      R     MOV     DPTR,#cyPmBackup+07H
018E E0                MOVX    A,@DPTR
018F FF                MOV     R7,A
0190 904398            MOV     DPTR,#04398H
0193 EF                MOV     A,R7
0194 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 1071
0195 900000      R     MOV     DPTR,#cyPmBackup+08H
0198 E0                MOVX    A,@DPTR
0199 FF                MOV     R7,A
019A 904399            MOV     DPTR,#04399H
019D EF                MOV     A,R7
019E F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 1072
019F 900000      R     MOV     DPTR,#cyPmBackup+09H
01A2 E0                MOVX    A,@DPTR
01A3 FF                MOV     R7,A
01A4 90439A            MOV     DPTR,#0439AH
01A7 EF                MOV     A,R7
01A8 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 1077
01A9 900000      R     MOV     DPTR,#interruptState
01AC E0                MOVX    A,@DPTR
01AD FF                MOV     R7,A
01AE 120000      E     LCALL   _CyExitCriticalSection
                                           ; SOURCE LINE # 1078
01B1         ?C0051:
01B1 22                RET     
             ; FUNCTION _CyPmSleep (END)

             ; FUNCTION CyPmHibernate (BEGIN)
                                           ; SOURCE LINE # 1130
                                           ; SOURCE LINE # 1131
                                           ; SOURCE LINE # 1135
0000 120000      E     LCALL   CyEnterCriticalSection
0003 900000      R     MOV     DPTR,#interruptState
0006 EF                MOV     A,R7
0007 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 1145
0008 904393            MOV     DPTR,#04393H
000B E0                MOVX    A,@DPTR
000C FF                MOV     R7,A
000D EF                MOV     A,R7
000E 5408              ANL     A,#08H
0010 FF                MOV     R7,A
0011 7E00              MOV     R6,#00H
0013 EF                MOV     A,R7
0014 4E                ORL     A,R6
0015 700D              JNZ     ?C0061
                                           ; SOURCE LINE # 1146
                                           ; SOURCE LINE # 1148
0017 904683            MOV     DPTR,#04683H
001A E0                MOVX    A,@DPTR
001B FF                MOV     R7,A
001C EF                MOV     A,R7
001D 541F              ANL     A,#01FH
001F FF                MOV     R7,A
0020 EF                MOV     A,R7
0021 F0                MOVX    @DPTR,A
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 69  

                                           ; SOURCE LINE # 1149
0022 8009              SJMP    ?C0062
0024         ?C0061:
                                           ; SOURCE LINE # 1151
                                           ; SOURCE LINE # 1155
0024 900000      R     MOV     DPTR,#interruptState
0027 E0                MOVX    A,@DPTR
0028 FF                MOV     R7,A
0029 120000      E     LCALL   _CyExitCriticalSection
002C 22                RET     
                                           ; SOURCE LINE # 1158
002D         ?C0062:
                                           ; SOURCE LINE # 1163
002D 120000      R     LCALL   CyPmHibSaveSet
                                           ; SOURCE LINE # 1169
0030 904398            MOV     DPTR,#04398H
0033 E0                MOVX    A,@DPTR
0034 FF                MOV     R7,A
0035 900000      R     MOV     DPTR,#cyPmBackup+07H
0038 EF                MOV     A,R7
0039 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 1170
003A 904398            MOV     DPTR,#04398H
003D 7404              MOV     A,#04H
003F F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 1172
0040 904399            MOV     DPTR,#04399H
0043 E0                MOVX    A,@DPTR
0044 FF                MOV     R7,A
0045 900000      R     MOV     DPTR,#cyPmBackup+08H
0048 EF                MOV     A,R7
0049 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 1173
004A 904399            MOV     DPTR,#04399H
004D E4                CLR     A
004E F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 1175
004F 90439A            MOV     DPTR,#0439AH
0052 E0                MOVX    A,@DPTR
0053 FF                MOV     R7,A
0054 900000      R     MOV     DPTR,#cyPmBackup+09H
0057 EF                MOV     A,R7
0058 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 1176
0059 90439A            MOV     DPTR,#0439AH
005C E4                CLR     A
005D F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 1182
005E 904200            MOV     DPTR,#04200H
0061 E0                MOVX    A,@DPTR
0062 FF                MOV     R7,A
0063 EF                MOV     A,R7
0064 5407              ANL     A,#07H
0066 FF                MOV     R7,A
0067 7E00              MOV     R6,#00H
0069 EF                MOV     A,R7
006A 4E                ORL     A,R6
006B 7008              JNZ     ?C0064
                                           ; SOURCE LINE # 1183
                                           ; SOURCE LINE # 1185
006D 900000      R     MOV     DPTR,#cyPmBackup+02EH
0070 7401              MOV     A,#01H
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 70  

0072 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 1186
0073 801E              SJMP    ?C0065
0075         ?C0064:
                                           ; SOURCE LINE # 1188
                                           ; SOURCE LINE # 1190
0075 900000      R     MOV     DPTR,#cyPmBackup+02EH
0078 E4                CLR     A
0079 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 1193
007A 904200            MOV     DPTR,#04200H
007D E0                MOVX    A,@DPTR
007E FF                MOV     R7,A
007F EF                MOV     A,R7
0080 5407              ANL     A,#07H
0082 FF                MOV     R7,A
0083 900000      R     MOV     DPTR,#cyPmBackup+02DH
0086 EF                MOV     A,R7
0087 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 1196
0088 904200            MOV     DPTR,#04200H
008B E0                MOVX    A,@DPTR
008C FF                MOV     R7,A
008D EF                MOV     A,R7
008E 54F8              ANL     A,#0F8H
0090 FF                MOV     R7,A
0091 EF                MOV     A,R7
0092 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 1197
0093         ?C0065:
                                           ; SOURCE LINE # 1201
0093 904393            MOV     DPTR,#04393H
0096 E0                MOVX    A,@DPTR
0097 FF                MOV     R7,A
0098 EF                MOV     A,R7
0099 54F8              ANL     A,#0F8H
009B FF                MOV     R7,A
009C EF                MOV     A,R7
009D 4404              ORL     A,#04H
009F FF                MOV     R7,A
00A0 904393            MOV     DPTR,#04393H
00A3 EF                MOV     A,R7
00A4 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 1204
00A5 904393            MOV     DPTR,#04393H
00A8 E0                MOVX    A,@DPTR
00A9 FF                MOV     R7,A
                                           ; SOURCE LINE # 1207
00AA 00                NOP     
                                           ; SOURCE LINE # 1208
00AB 00                NOP     
                                           ; SOURCE LINE # 1211
00AC 00                NOP     
                                           ; SOURCE LINE # 1217
00AD 900000      R     MOV     DPTR,#cyPmBackup+02EH
00B0 E0                MOVX    A,@DPTR
00B1 FF                MOV     R7,A
00B2 EF                MOV     A,R7
00B3 6401              XRL     A,#01H
00B5 6016              JZ      ?C0066
                                           ; SOURCE LINE # 1218
                                           ; SOURCE LINE # 1219
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 71  

00B7 904200            MOV     DPTR,#04200H
00BA E0                MOVX    A,@DPTR
00BB FF                MOV     R7,A
00BC EF                MOV     A,R7
00BD 54F8              ANL     A,#0F8H
00BF FF                MOV     R7,A
00C0 900000      R     MOV     DPTR,#cyPmBackup+02DH
00C3 E0                MOVX    A,@DPTR
00C4 FE                MOV     R6,A
00C5 EF                MOV     A,R7
00C6 4E                ORL     A,R6
00C7 FF                MOV     R7,A
00C8 904200            MOV     DPTR,#04200H
00CB EF                MOV     A,R7
00CC F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 1221
00CD         ?C0066:
                                           ; SOURCE LINE # 1225
00CD 120000      R     LCALL   CyPmHibRestore
                                           ; SOURCE LINE # 1231
00D0 900000      R     MOV     DPTR,#cyPmBackup+07H
00D3 E0                MOVX    A,@DPTR
00D4 FF                MOV     R7,A
00D5 904398            MOV     DPTR,#04398H
00D8 EF                MOV     A,R7
00D9 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 1232
00DA 900000      R     MOV     DPTR,#cyPmBackup+08H
00DD E0                MOVX    A,@DPTR
00DE FF                MOV     R7,A
00DF 904399            MOV     DPTR,#04399H
00E2 EF                MOV     A,R7
00E3 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 1233
00E4 900000      R     MOV     DPTR,#cyPmBackup+09H
00E7 E0                MOVX    A,@DPTR
00E8 FF                MOV     R7,A
00E9 90439A            MOV     DPTR,#0439AH
00EC EF                MOV     A,R7
00ED F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 1238
00EE 900000      R     MOV     DPTR,#interruptState
00F1 E0                MOVX    A,@DPTR
00F2 FF                MOV     R7,A
00F3 120000      E     LCALL   _CyExitCriticalSection
                                           ; SOURCE LINE # 1239
00F6         ?C0063:
00F6 22                RET     
             ; FUNCTION CyPmHibernate (END)

             ; FUNCTION _CyPmReadStatus (BEGIN)
                                           ; SOURCE LINE # 1271
0000 900000      R     MOV     DPTR,#mask
0003 EF                MOV     A,R7
0004 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 1272
                                           ; SOURCE LINE # 1278
0005 120000      E     LCALL   CyEnterCriticalSection
0008 900000      R     MOV     DPTR,#interruptState
000B EF                MOV     A,R7
000C F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 1281
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 72  

000D 900000      R     MOV     DPTR,#interruptStatus
0010 E0                MOVX    A,@DPTR
0011 FF                MOV     R7,A
0012 904390            MOV     DPTR,#04390H
0015 E0                MOVX    A,@DPTR
0016 FE                MOV     R6,A
0017 EF                MOV     A,R7
0018 4E                ORL     A,R6
0019 FF                MOV     R7,A
001A 900000      R     MOV     DPTR,#interruptStatus
001D EF                MOV     A,R7
001E F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 1282
001F 900000      R     MOV     DPTR,#interruptStatus
0022 E0                MOVX    A,@DPTR
0023 FF                MOV     R7,A
0024 900000      R     MOV     DPTR,#tmpStatus
0027 EF                MOV     A,R7
0028 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 1283
0029 900000      R     MOV     DPTR,#interruptStatus
002C E0                MOVX    A,@DPTR
002D FF                MOV     R7,A
002E 900000      R     MOV     DPTR,#mask
0031 E0                MOVX    A,@DPTR
0032 FE                MOV     R6,A
0033 EE                MOV     A,R6
0034 F4                CPL     A
0035 FE                MOV     R6,A
0036 EF                MOV     A,R7
0037 5E                ANL     A,R6
0038 FF                MOV     R7,A
0039 900000      R     MOV     DPTR,#interruptStatus
003C EF                MOV     A,R7
003D F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 1286
003E 900000      R     MOV     DPTR,#interruptState
0041 E0                MOVX    A,@DPTR
0042 FF                MOV     R7,A
0043 120000      E     LCALL   _CyExitCriticalSection
                                           ; SOURCE LINE # 1288
0046 900000      R     MOV     DPTR,#tmpStatus
0049 E0                MOVX    A,@DPTR
004A FF                MOV     R7,A
                                           ; SOURCE LINE # 1289
004B         ?C0067:
004B 22                RET     
             ; FUNCTION _CyPmReadStatus (END)

             ; FUNCTION CyPmHibSaveSet (BEGIN)
                                           ; SOURCE LINE # 1316
                                           ; SOURCE LINE # 1317
                                           ; SOURCE LINE # 1319
0000 904331            MOV     DPTR,#04331H
0003 E0                MOVX    A,@DPTR
0004 FF                MOV     R7,A
0005 EF                MOV     A,R7
0006 5404              ANL     A,#04H
0008 FF                MOV     R7,A
0009 7E00              MOV     R6,#00H
000B EF                MOV     A,R7
000C 4E                ORL     A,R6
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 73  

000D 600B              JZ      ?C0069
                                           ; SOURCE LINE # 1320
                                           ; SOURCE LINE # 1339
000F 904331            MOV     DPTR,#04331H
0012 E0                MOVX    A,@DPTR
0013 FF                MOV     R7,A
0014 EF                MOV     A,R7
0015 54FB              ANL     A,#0FBH
0017 FF                MOV     R7,A
0018 EF                MOV     A,R7
0019 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 1340
                                           ; SOURCE LINE # 1342
                                           ; SOURCE LINE # 1349
001A         ?C0069:
                                           ; SOURCE LINE # 1355
001A 7F01              MOV     R7,#01H
001C 120000      E     LCALL   _CyILO_SetPowerMode
001F 900000      R     MOV     DPTR,#cyPmBackup
0022 EF                MOV     A,R7
0023 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 1358
0024 904300            MOV     DPTR,#04300H
0027 E0                MOVX    A,@DPTR
0028 FF                MOV     R7,A
0029 EF                MOV     A,R7
002A 5402              ANL     A,#02H
002C FF                MOV     R7,A
002D 7E00              MOV     R6,#00H
002F EF                MOV     A,R7
0030 4E                ORL     A,R6
0031 7004              JNZ     ?C0070
0033 7F00              MOV     R7,#00H
0035 8002              SJMP    ?C0071
0037         ?C0070:
0037 7F01              MOV     R7,#01H
0039         ?C0071:
0039 900000      R     MOV     DPTR,#cyPmBackup+01H
003C EF                MOV     A,R7
003D F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 1362
003E 904300            MOV     DPTR,#04300H
0041 E0                MOVX    A,@DPTR
0042 FF                MOV     R7,A
0043 EF                MOV     A,R7
0044 5404              ANL     A,#04H
0046 FF                MOV     R7,A
0047 7E00              MOV     R6,#00H
0049 EF                MOV     A,R7
004A 4E                ORL     A,R6
004B 7004              JNZ     ?C0072
004D 7F00              MOV     R7,#00H
004F 8002              SJMP    ?C0073
0051         ?C0072:
0051 7F01              MOV     R7,#01H
0053         ?C0073:
0053 900000      R     MOV     DPTR,#cyPmBackup+02H
0056 EF                MOV     A,R7
0057 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 1367
0058 904683            MOV     DPTR,#04683H
005B E0                MOVX    A,@DPTR
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 74  

005C FF                MOV     R7,A
005D EF                MOV     A,R7
005E 5410              ANL     A,#010H
0060 FF                MOV     R7,A
0061 7E00              MOV     R6,#00H
0063 EF                MOV     A,R7
0064 4E                ORL     A,R6
0065 7012              JNZ     ?C0074
                                           ; SOURCE LINE # 1368
                                           ; SOURCE LINE # 1370
0067 900000      R     MOV     DPTR,#cyPmBackup+03H
006A E4                CLR     A
006B F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 1371
006C 904683            MOV     DPTR,#04683H
006F E0                MOVX    A,@DPTR
0070 FF                MOV     R7,A
0071 EF                MOV     A,R7
0072 4410              ORL     A,#010H
0074 FF                MOV     R7,A
0075 EF                MOV     A,R7
0076 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 1372
0077 8006              SJMP    ?C0075
0079         ?C0074:
                                           ; SOURCE LINE # 1374
                                           ; SOURCE LINE # 1375
0079 900000      R     MOV     DPTR,#cyPmBackup+03H
007C 7401              MOV     A,#01H
007E F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 1376
007F         ?C0075:
                                           ; SOURCE LINE # 1397
007F 120000      R     LCALL   CyPmHviLviSaveDisable
                                           ; SOURCE LINE # 1401
0082 120000      R     LCALL   CyPmHibSlpSaveSet
                                           ; SOURCE LINE # 1402
0085 22                RET     
             ; FUNCTION CyPmHibSaveSet (END)

             ; FUNCTION CyPmHibRestore (BEGIN)
                                           ; SOURCE LINE # 1425
                                           ; SOURCE LINE # 1426
                                           ; SOURCE LINE # 1428
0000 120000      R     LCALL   CyPmHviLviRestore
                                           ; SOURCE LINE # 1431
0003 120000      R     LCALL   CyPmHibSlpRestore
                                           ; SOURCE LINE # 1448
0006 900000      R     MOV     DPTR,#cyPmBackup+01H
0009 E0                MOVX    A,@DPTR
000A FF                MOV     R7,A
000B EF                MOV     A,R7
000C B40103            CJNE    A,#01H,?C0077
                                           ; SOURCE LINE # 1449
                                           ; SOURCE LINE # 1451
000F 120000      E     LCALL   CyILO_Start1K
                                           ; SOURCE LINE # 1452
0012         ?C0077:
                                           ; SOURCE LINE # 1455
0012 900000      R     MOV     DPTR,#cyPmBackup+02H
0015 E0                MOVX    A,@DPTR
0016 FF                MOV     R7,A
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 75  

0017 EF                MOV     A,R7
0018 B40103            CJNE    A,#01H,?C0078
                                           ; SOURCE LINE # 1456
                                           ; SOURCE LINE # 1458
001B 120000      E     LCALL   CyILO_Start100K
                                           ; SOURCE LINE # 1459
001E         ?C0078:
                                           ; SOURCE LINE # 1462
001E 900000      R     MOV     DPTR,#cyPmBackup
0021 E0                MOVX    A,@DPTR
0022 FF                MOV     R7,A
0023 120000      E     LCALL   _CyILO_SetPowerMode
                                           ; SOURCE LINE # 1465
0026 900000      R     MOV     DPTR,#cyPmBackup+03H
0029 E0                MOVX    A,@DPTR
002A FF                MOV     R7,A
002B EF                MOV     A,R7
002C 700B              JNZ     ?C0080
                                           ; SOURCE LINE # 1466
                                           ; SOURCE LINE # 1468
002E 904683            MOV     DPTR,#04683H
0031 E0                MOVX    A,@DPTR
0032 FF                MOV     R7,A
0033 EF                MOV     A,R7
0034 54EF              ANL     A,#0EFH
0036 FF                MOV     R7,A
0037 EF                MOV     A,R7
0038 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 1469
                                           ; SOURCE LINE # 1472
0039         ?C0080:
0039 22                RET     
             ; FUNCTION CyPmHibRestore (END)

             ; FUNCTION _CyPmCtwSetInterval (BEGIN)
                                           ; SOURCE LINE # 1495
0000 900000      R     MOV     DPTR,#ctwInterval
0003 EF                MOV     A,R7
0004 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 1496
                                           ; SOURCE LINE # 1498
0005 904382            MOV     DPTR,#04382H
0008 E0                MOVX    A,@DPTR
0009 FF                MOV     R7,A
000A EF                MOV     A,R7
000B 54F7              ANL     A,#0F7H
000D FF                MOV     R7,A
000E EF                MOV     A,R7
000F F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 1501
0010 120000      E     LCALL   CyILO_Start1K
                                           ; SOURCE LINE # 1504
0013 904382            MOV     DPTR,#04382H
0016 E0                MOVX    A,@DPTR
0017 FF                MOV     R7,A
0018 EF                MOV     A,R7
0019 5404              ANL     A,#04H
001B FF                MOV     R7,A
001C 7E00              MOV     R6,#00H
001E EF                MOV     A,R7
001F 4E                ORL     A,R6
0020 602F              JZ      ?C0081
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 76  

                                           ; SOURCE LINE # 1505
                                           ; SOURCE LINE # 1507
0022 900000      R     MOV     DPTR,#ctwInterval
0025 E0                MOVX    A,@DPTR
0026 FF                MOV     R7,A
0027 904381            MOV     DPTR,#04381H
002A E0                MOVX    A,@DPTR
002B FE                MOV     R6,A
002C EE                MOV     A,R6
002D 6F                XRL     A,R7
002E 6044              JZ      ?C0085
                                           ; SOURCE LINE # 1508
                                           ; SOURCE LINE # 1510
0030 904382            MOV     DPTR,#04382H
0033 E0                MOVX    A,@DPTR
0034 FF                MOV     R7,A
0035 EF                MOV     A,R7
0036 54FB              ANL     A,#0FBH
0038 FF                MOV     R7,A
0039 EF                MOV     A,R7
003A F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 1511
003B 900000      R     MOV     DPTR,#ctwInterval
003E E0                MOVX    A,@DPTR
003F FF                MOV     R7,A
0040 904381            MOV     DPTR,#04381H
0043 EF                MOV     A,R7
0044 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 1512
0045 904382            MOV     DPTR,#04382H
0048 E0                MOVX    A,@DPTR
0049 FF                MOV     R7,A
004A EF                MOV     A,R7
004B 4404              ORL     A,#04H
004D FF                MOV     R7,A
004E EF                MOV     A,R7
004F F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 1513
                                           ; SOURCE LINE # 1514
0050 22                RET     
0051         ?C0081:
                                           ; SOURCE LINE # 1516
                                           ; SOURCE LINE # 1518
0051 900000      R     MOV     DPTR,#ctwInterval
0054 E0                MOVX    A,@DPTR
0055 FF                MOV     R7,A
0056 904381            MOV     DPTR,#04381H
0059 E0                MOVX    A,@DPTR
005A FE                MOV     R6,A
005B EE                MOV     A,R6
005C 6F                XRL     A,R7
005D 600A              JZ      ?C0084
                                           ; SOURCE LINE # 1519
                                           ; SOURCE LINE # 1521
005F 900000      R     MOV     DPTR,#ctwInterval
0062 E0                MOVX    A,@DPTR
0063 FF                MOV     R7,A
0064 904381            MOV     DPTR,#04381H
0067 EF                MOV     A,R7
0068 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 1522
0069         ?C0084:
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 77  

                                           ; SOURCE LINE # 1525
0069 904382            MOV     DPTR,#04382H
006C E0                MOVX    A,@DPTR
006D FF                MOV     R7,A
006E EF                MOV     A,R7
006F 4404              ORL     A,#04H
0071 FF                MOV     R7,A
0072 EF                MOV     A,R7
0073 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 1526
                                           ; SOURCE LINE # 1527
0074         ?C0085:
0074 22                RET     
             ; FUNCTION _CyPmCtwSetInterval (END)

             ; FUNCTION CyPmOppsSet (BEGIN)
                                           ; SOURCE LINE # 1547
                                           ; SOURCE LINE # 1548
                                           ; SOURCE LINE # 1550
0000 904308            MOV     DPTR,#04308H
0003 E0                MOVX    A,@DPTR
0004 FF                MOV     R7,A
0005 EF                MOV     A,R7
0006 5401              ANL     A,#01H
0008 FF                MOV     R7,A
0009 7E00              MOV     R6,#00H
000B EF                MOV     A,R7
000C 4E                ORL     A,R6
000D 7003              JNZ     ?C0086
                                           ; SOURCE LINE # 1551
                                           ; SOURCE LINE # 1553
000F 120000      E     LCALL   CyXTAL_32KHZ_Start
                                           ; SOURCE LINE # 1554
0012         ?C0086:
                                           ; SOURCE LINE # 1557
0012 904382            MOV     DPTR,#04382H
0015 E0                MOVX    A,@DPTR
0016 FF                MOV     R7,A
0017 EF                MOV     A,R7
0018 54DF              ANL     A,#0DFH
001A FF                MOV     R7,A
001B EF                MOV     A,R7
001C F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 1560
001D 904382            MOV     DPTR,#04382H
0020 E0                MOVX    A,@DPTR
0021 FF                MOV     R7,A
0022 EF                MOV     A,R7
0023 4410              ORL     A,#010H
0025 FF                MOV     R7,A
0026 EF                MOV     A,R7
0027 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 1561
0028 22                RET     
             ; FUNCTION CyPmOppsSet (END)

             ; FUNCTION _CyPmFtwSetInterval (BEGIN)
                                           ; SOURCE LINE # 1584
0000 900000      R     MOV     DPTR,#ftwInterval
0003 EF                MOV     A,R7
0004 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 1585
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 78  

                                           ; SOURCE LINE # 1587
0005 904382            MOV     DPTR,#04382H
0008 E0                MOVX    A,@DPTR
0009 FF                MOV     R7,A
000A EF                MOV     A,R7
000B 54FD              ANL     A,#0FDH
000D FF                MOV     R7,A
000E EF                MOV     A,R7
000F F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 1590
0010 120000      E     LCALL   CyILO_Start100K
                                           ; SOURCE LINE # 1593
0013 904382            MOV     DPTR,#04382H
0016 E0                MOVX    A,@DPTR
0017 FF                MOV     R7,A
0018 EF                MOV     A,R7
0019 5401              ANL     A,#01H
001B FF                MOV     R7,A
001C 7E00              MOV     R6,#00H
001E EF                MOV     A,R7
001F 4E                ORL     A,R6
0020 602F              JZ      ?C0088
                                           ; SOURCE LINE # 1594
                                           ; SOURCE LINE # 1596
0022 900000      R     MOV     DPTR,#ftwInterval
0025 E0                MOVX    A,@DPTR
0026 FF                MOV     R7,A
0027 904380            MOV     DPTR,#04380H
002A E0                MOVX    A,@DPTR
002B FE                MOV     R6,A
002C EE                MOV     A,R6
002D 6F                XRL     A,R7
002E 6044              JZ      ?C0092
                                           ; SOURCE LINE # 1597
                                           ; SOURCE LINE # 1599
0030 904382            MOV     DPTR,#04382H
0033 E0                MOVX    A,@DPTR
0034 FF                MOV     R7,A
0035 EF                MOV     A,R7
0036 54FE              ANL     A,#0FEH
0038 FF                MOV     R7,A
0039 EF                MOV     A,R7
003A F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 1600
003B 900000      R     MOV     DPTR,#ftwInterval
003E E0                MOVX    A,@DPTR
003F FF                MOV     R7,A
0040 904380            MOV     DPTR,#04380H
0043 EF                MOV     A,R7
0044 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 1601
0045 904382            MOV     DPTR,#04382H
0048 E0                MOVX    A,@DPTR
0049 FF                MOV     R7,A
004A EF                MOV     A,R7
004B 4401              ORL     A,#01H
004D FF                MOV     R7,A
004E EF                MOV     A,R7
004F F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 1602
                                           ; SOURCE LINE # 1603
0050 22                RET     
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 79  

0051         ?C0088:
                                           ; SOURCE LINE # 1605
                                           ; SOURCE LINE # 1607
0051 900000      R     MOV     DPTR,#ftwInterval
0054 E0                MOVX    A,@DPTR
0055 FF                MOV     R7,A
0056 904380            MOV     DPTR,#04380H
0059 E0                MOVX    A,@DPTR
005A FE                MOV     R6,A
005B EE                MOV     A,R6
005C 6F                XRL     A,R7
005D 600A              JZ      ?C0091
                                           ; SOURCE LINE # 1608
                                           ; SOURCE LINE # 1610
005F 900000      R     MOV     DPTR,#ftwInterval
0062 E0                MOVX    A,@DPTR
0063 FF                MOV     R7,A
0064 904380            MOV     DPTR,#04380H
0067 EF                MOV     A,R7
0068 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 1611
0069         ?C0091:
                                           ; SOURCE LINE # 1614
0069 904382            MOV     DPTR,#04382H
006C E0                MOVX    A,@DPTR
006D FF                MOV     R7,A
006E EF                MOV     A,R7
006F 4401              ORL     A,#01H
0071 FF                MOV     R7,A
0072 EF                MOV     A,R7
0073 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 1615
                                           ; SOURCE LINE # 1616
0074         ?C0092:
0074 22                RET     
             ; FUNCTION _CyPmFtwSetInterval (END)

             ; FUNCTION CyPmSlpSaveSet (BEGIN)
                                           ; SOURCE LINE # 1744
                                           ; SOURCE LINE # 1745
                                           ; SOURCE LINE # 1810
0000 904689            MOV     DPTR,#04689H
0003 E0                MOVX    A,@DPTR
0004 FF                MOV     R7,A
0005 900000      R     MOV     DPTR,#cyPmBackup+04H
0008 EF                MOV     A,R7
0009 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 1813
000A 9046F5            MOV     DPTR,#046F5H
000D E0                MOVX    A,@DPTR
000E FF                MOV     R7,A
000F EF                MOV     A,R7
0010 5407              ANL     A,#07H
0012 FF                MOV     R7,A
0013 7E00              MOV     R6,#00H
0015 EF                MOV     A,R7
0016 4E                ORL     A,R6
0017 6031              JZ      ?C0093
                                           ; SOURCE LINE # 1815
                                           ; SOURCE LINE # 1817
0019 9046EC            MOV     DPTR,#046ECH
001C E0                MOVX    A,@DPTR
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 80  

001D FF                MOV     R7,A
001E EF                MOV     A,R7
001F C3                CLR     C
0020 9405              SUBB    A,#05H
0022 5019              JNC     ?C0094
                                           ; SOURCE LINE # 1818
                                           ; SOURCE LINE # 1820
0024 904689            MOV     DPTR,#04689H
0027 743B              MOV     A,#03BH
0029 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 1823
002A 904331            MOV     DPTR,#04331H
002D 7401              MOV     A,#01H
002F F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 1826
0030 904331            MOV     DPTR,#04331H
0033 E0                MOVX    A,@DPTR
0034 FF                MOV     R7,A
0035 EF                MOV     A,R7
0036 4402              ORL     A,#02H
0038 FF                MOV     R7,A
0039 EF                MOV     A,R7
003A F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 1827
003B 801E              SJMP    ?C0096
003D         ?C0094:
                                           ; SOURCE LINE # 1829
                                           ; SOURCE LINE # 1831
003D 904689            MOV     DPTR,#04689H
0040 E0                MOVX    A,@DPTR
0041 FF                MOV     R7,A
0042 EF                MOV     A,R7
0043 4401              ORL     A,#01H
0045 FF                MOV     R7,A
0046 EF                MOV     A,R7
0047 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 1832
                                           ; SOURCE LINE # 1833
0048 8011              SJMP    ?C0096
004A         ?C0093:
                                           ; SOURCE LINE # 1835
                                           ; SOURCE LINE # 1837
004A 9046EC            MOV     DPTR,#046ECH
004D E0                MOVX    A,@DPTR
004E FF                MOV     R7,A
004F EF                MOV     A,R7
0050 C3                CLR     C
0051 9405              SUBB    A,#05H
0053 5006              JNC     ?C0096
                                           ; SOURCE LINE # 1838
                                           ; SOURCE LINE # 1840
0055 904689            MOV     DPTR,#04689H
0058 743A              MOV     A,#03AH
005A F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 1841
                                           ; SOURCE LINE # 1842
005B         ?C0096:
                                           ; SOURCE LINE # 1847
005B 120000      R     LCALL   CyPmHibSlpSaveSet
                                           ; SOURCE LINE # 1848
005E 22                RET     
             ; FUNCTION CyPmSlpSaveSet (END)
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 81  


             ; FUNCTION CyPmSlpRestore (BEGIN)
                                           ; SOURCE LINE # 1871
                                           ; SOURCE LINE # 1872
                                           ; SOURCE LINE # 1902
0000 900000      R     MOV     DPTR,#cyPmBackup+04H
0003 E0                MOVX    A,@DPTR
0004 FF                MOV     R7,A
0005 904689            MOV     DPTR,#04689H
0008 EF                MOV     A,R7
0009 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 1905
000A 9046EC            MOV     DPTR,#046ECH
000D E0                MOVX    A,@DPTR
000E FF                MOV     R7,A
000F EF                MOV     A,R7
0010 C3                CLR     C
0011 9405              SUBB    A,#05H
0013 5025              JNC     ?C0099
                                           ; SOURCE LINE # 1906
                                           ; SOURCE LINE # 1908
0015 9046F5            MOV     DPTR,#046F5H
0018 E0                MOVX    A,@DPTR
0019 FF                MOV     R7,A
001A EF                MOV     A,R7
001B 5407              ANL     A,#07H
001D FF                MOV     R7,A
001E 7E00              MOV     R6,#00H
0020 EF                MOV     A,R7
0021 4E                ORL     A,R6
0022 6016              JZ      ?C0099
                                           ; SOURCE LINE # 1910
                                           ; SOURCE LINE # 1912
0024 904331            MOV     DPTR,#04331H
0027 E0                MOVX    A,@DPTR
0028 FF                MOV     R7,A
0029 EF                MOV     A,R7
002A 54FD              ANL     A,#0FDH
002C FF                MOV     R7,A
002D EF                MOV     A,R7
002E F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 1915
002F 904331            MOV     DPTR,#04331H
0032 E0                MOVX    A,@DPTR
0033 FF                MOV     R7,A
0034 EF                MOV     A,R7
0035 54FE              ANL     A,#0FEH
0037 FF                MOV     R7,A
0038 EF                MOV     A,R7
0039 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 1916
                                           ; SOURCE LINE # 1917
003A         ?C0099:
                                           ; SOURCE LINE # 1923
003A 120000      R     LCALL   CyPmHibSlpRestore
                                           ; SOURCE LINE # 1924
003D 22                RET     
             ; FUNCTION CyPmSlpRestore (END)

             ; FUNCTION CyPmHibSlpSaveSet (BEGIN)
                                           ; SOURCE LINE # 1949
                                           ; SOURCE LINE # 1950
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 82  

                                           ; SOURCE LINE # 2096
0000 905A00            MOV     DPTR,#05A00H
0003 E0                MOVX    A,@DPTR
0004 FF                MOV     R7,A
0005 900000      R     MOV     DPTR,#cyPmBackup+0AH
0008 EF                MOV     A,R7
0009 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2097
000A 905A02            MOV     DPTR,#05A02H
000D E0                MOVX    A,@DPTR
000E FF                MOV     R7,A
000F 900000      R     MOV     DPTR,#cyPmBackup+0BH
0012 EF                MOV     A,R7
0013 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2098
0014 905A03            MOV     DPTR,#05A03H
0017 E0                MOVX    A,@DPTR
0018 FF                MOV     R7,A
0019 900000      R     MOV     DPTR,#cyPmBackup+0CH
001C EF                MOV     A,R7
001D F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2099
001E 905A04            MOV     DPTR,#05A04H
0021 E0                MOVX    A,@DPTR
0022 FF                MOV     R7,A
0023 900000      R     MOV     DPTR,#cyPmBackup+0DH
0026 EF                MOV     A,R7
0027 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2100
0028 905A06            MOV     DPTR,#05A06H
002B E0                MOVX    A,@DPTR
002C FF                MOV     R7,A
002D 900000      R     MOV     DPTR,#cyPmBackup+0EH
0030 EF                MOV     A,R7
0031 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2101
0032 905A08            MOV     DPTR,#05A08H
0035 E0                MOVX    A,@DPTR
0036 FF                MOV     R7,A
0037 900000      R     MOV     DPTR,#cyPmBackup+0FH
003A EF                MOV     A,R7
003B F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2102
003C 905A0A            MOV     DPTR,#05A0AH
003F E0                MOVX    A,@DPTR
0040 FF                MOV     R7,A
0041 900000      R     MOV     DPTR,#cyPmBackup+010H
0044 EF                MOV     A,R7
0045 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2104
0046 905A10            MOV     DPTR,#05A10H
0049 E0                MOVX    A,@DPTR
004A FF                MOV     R7,A
004B 900000      R     MOV     DPTR,#cyPmBackup+011H
004E EF                MOV     A,R7
004F F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2105
0050 905A12            MOV     DPTR,#05A12H
0053 E0                MOVX    A,@DPTR
0054 FF                MOV     R7,A
0055 900000      R     MOV     DPTR,#cyPmBackup+012H
0058 EF                MOV     A,R7
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 83  

0059 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2106
005A 905A13            MOV     DPTR,#05A13H
005D E0                MOVX    A,@DPTR
005E FF                MOV     R7,A
005F 900000      R     MOV     DPTR,#cyPmBackup+013H
0062 EF                MOV     A,R7
0063 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2107
0064 905A14            MOV     DPTR,#05A14H
0067 E0                MOVX    A,@DPTR
0068 FF                MOV     R7,A
0069 900000      R     MOV     DPTR,#cyPmBackup+014H
006C EF                MOV     A,R7
006D F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2108
006E 905A16            MOV     DPTR,#05A16H
0071 E0                MOVX    A,@DPTR
0072 FF                MOV     R7,A
0073 900000      R     MOV     DPTR,#cyPmBackup+015H
0076 EF                MOV     A,R7
0077 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2109
0078 905A18            MOV     DPTR,#05A18H
007B E0                MOVX    A,@DPTR
007C FF                MOV     R7,A
007D 900000      R     MOV     DPTR,#cyPmBackup+016H
0080 EF                MOV     A,R7
0081 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2110
0082 905A1A            MOV     DPTR,#05A1AH
0085 E0                MOVX    A,@DPTR
0086 FF                MOV     R7,A
0087 900000      R     MOV     DPTR,#cyPmBackup+017H
008A EF                MOV     A,R7
008B F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2112
008C 905A20            MOV     DPTR,#05A20H
008F E0                MOVX    A,@DPTR
0090 FF                MOV     R7,A
0091 900000      R     MOV     DPTR,#cyPmBackup+018H
0094 EF                MOV     A,R7
0095 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2113
0096 905A22            MOV     DPTR,#05A22H
0099 E0                MOVX    A,@DPTR
009A FF                MOV     R7,A
009B 900000      R     MOV     DPTR,#cyPmBackup+019H
009E EF                MOV     A,R7
009F F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2114
00A0 905A23            MOV     DPTR,#05A23H
00A3 E0                MOVX    A,@DPTR
00A4 FF                MOV     R7,A
00A5 900000      R     MOV     DPTR,#cyPmBackup+01AH
00A8 EF                MOV     A,R7
00A9 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2115
00AA 905A24            MOV     DPTR,#05A24H
00AD E0                MOVX    A,@DPTR
00AE FF                MOV     R7,A
00AF 900000      R     MOV     DPTR,#cyPmBackup+01BH
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 84  

00B2 EF                MOV     A,R7
00B3 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2116
00B4 905A26            MOV     DPTR,#05A26H
00B7 E0                MOVX    A,@DPTR
00B8 FF                MOV     R7,A
00B9 900000      R     MOV     DPTR,#cyPmBackup+01CH
00BC EF                MOV     A,R7
00BD F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2117
00BE 905A28            MOV     DPTR,#05A28H
00C1 E0                MOVX    A,@DPTR
00C2 FF                MOV     R7,A
00C3 900000      R     MOV     DPTR,#cyPmBackup+01DH
00C6 EF                MOV     A,R7
00C7 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2118
00C8 905A2A            MOV     DPTR,#05A2AH
00CB E0                MOVX    A,@DPTR
00CC FF                MOV     R7,A
00CD 900000      R     MOV     DPTR,#cyPmBackup+01EH
00D0 EF                MOV     A,R7
00D1 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2120
00D2 905A30            MOV     DPTR,#05A30H
00D5 E0                MOVX    A,@DPTR
00D6 FF                MOV     R7,A
00D7 900000      R     MOV     DPTR,#cyPmBackup+01FH
00DA EF                MOV     A,R7
00DB F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2121
00DC 905A32            MOV     DPTR,#05A32H
00DF E0                MOVX    A,@DPTR
00E0 FF                MOV     R7,A
00E1 900000      R     MOV     DPTR,#cyPmBackup+020H
00E4 EF                MOV     A,R7
00E5 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2122
00E6 905A33            MOV     DPTR,#05A33H
00E9 E0                MOVX    A,@DPTR
00EA FF                MOV     R7,A
00EB 900000      R     MOV     DPTR,#cyPmBackup+021H
00EE EF                MOV     A,R7
00EF F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2123
00F0 905A34            MOV     DPTR,#05A34H
00F3 E0                MOVX    A,@DPTR
00F4 FF                MOV     R7,A
00F5 900000      R     MOV     DPTR,#cyPmBackup+022H
00F8 EF                MOV     A,R7
00F9 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2124
00FA 905A36            MOV     DPTR,#05A36H
00FD E0                MOVX    A,@DPTR
00FE FF                MOV     R7,A
00FF 900000      R     MOV     DPTR,#cyPmBackup+023H
0102 EF                MOV     A,R7
0103 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2125
0104 905A38            MOV     DPTR,#05A38H
0107 E0                MOVX    A,@DPTR
0108 FF                MOV     R7,A
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 85  

0109 900000      R     MOV     DPTR,#cyPmBackup+024H
010C EF                MOV     A,R7
010D F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2126
010E 905A3A            MOV     DPTR,#05A3AH
0111 E0                MOVX    A,@DPTR
0112 FF                MOV     R7,A
0113 900000      R     MOV     DPTR,#cyPmBackup+025H
0116 EF                MOV     A,R7
0117 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2128
0118 905A00            MOV     DPTR,#05A00H
011B E4                CLR     A
011C F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2129
011D 905A02            MOV     DPTR,#05A02H
0120 E4                CLR     A
0121 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2130
0122 905A03            MOV     DPTR,#05A03H
0125 E4                CLR     A
0126 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2131
0127 905A04            MOV     DPTR,#05A04H
012A E4                CLR     A
012B F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2132
012C 905A06            MOV     DPTR,#05A06H
012F E4                CLR     A
0130 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2133
0131 905A08            MOV     DPTR,#05A08H
0134 E4                CLR     A
0135 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2134
0136 905A0A            MOV     DPTR,#05A0AH
0139 E4                CLR     A
013A F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2136
013B 905A10            MOV     DPTR,#05A10H
013E E4                CLR     A
013F F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2137
0140 905A12            MOV     DPTR,#05A12H
0143 E4                CLR     A
0144 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2138
0145 905A13            MOV     DPTR,#05A13H
0148 E4                CLR     A
0149 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2139
014A 905A14            MOV     DPTR,#05A14H
014D E4                CLR     A
014E F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2140
014F 905A16            MOV     DPTR,#05A16H
0152 E4                CLR     A
0153 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2141
0154 905A18            MOV     DPTR,#05A18H
0157 E4                CLR     A
0158 F0                MOVX    @DPTR,A
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 86  

                                           ; SOURCE LINE # 2142
0159 905A1A            MOV     DPTR,#05A1AH
015C E4                CLR     A
015D F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2144
015E 905A20            MOV     DPTR,#05A20H
0161 E4                CLR     A
0162 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2145
0163 905A22            MOV     DPTR,#05A22H
0166 E4                CLR     A
0167 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2146
0168 905A23            MOV     DPTR,#05A23H
016B E4                CLR     A
016C F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2147
016D 905A24            MOV     DPTR,#05A24H
0170 E4                CLR     A
0171 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2148
0172 905A26            MOV     DPTR,#05A26H
0175 E4                CLR     A
0176 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2149
0177 905A28            MOV     DPTR,#05A28H
017A E4                CLR     A
017B F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2150
017C 905A2A            MOV     DPTR,#05A2AH
017F E4                CLR     A
0180 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2152
0181 905A30            MOV     DPTR,#05A30H
0184 E4                CLR     A
0185 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2153
0186 905A32            MOV     DPTR,#05A32H
0189 E4                CLR     A
018A F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2154
018B 905A33            MOV     DPTR,#05A33H
018E E4                CLR     A
018F F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2155
0190 905A34            MOV     DPTR,#05A34H
0193 E4                CLR     A
0194 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2156
0195 905A36            MOV     DPTR,#05A36H
0198 E4                CLR     A
0199 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2157
019A 905A38            MOV     DPTR,#05A38H
019D E4                CLR     A
019E F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2158
019F 905A3A            MOV     DPTR,#05A3AH
01A2 E4                CLR     A
01A3 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2168
01A4 9046E8            MOV     DPTR,#046E8H
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 87  

01A7 E0                MOVX    A,@DPTR
01A8 FF                MOV     R7,A
01A9 EF                MOV     A,R7
01AA 5404              ANL     A,#04H
01AC FF                MOV     R7,A
01AD 7E00              MOV     R6,#00H
01AF EF                MOV     A,R7
01B0 4E                ORL     A,R6
01B1 6033              JZ      ?C0102
                                           ; SOURCE LINE # 2169
                                           ; SOURCE LINE # 2171
01B3 900000      R     MOV     DPTR,#cyPmBackup+05H
01B6 7401              MOV     A,#01H
01B8 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2174
01B9 90500B            MOV     DPTR,#0500BH
01BC E0                MOVX    A,@DPTR
01BD FF                MOV     R7,A
01BE EF                MOV     A,R7
01BF 540E              ANL     A,#0EH
01C1 FF                MOV     R7,A
01C2 900000      R     MOV     DPTR,#cyPmBackup+06H
01C5 EF                MOV     A,R7
01C6 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2177
01C7 90500B            MOV     DPTR,#0500BH
01CA E0                MOVX    A,@DPTR
01CB FF                MOV     R7,A
01CC EF                MOV     A,R7
01CD 54F1              ANL     A,#0F1H
01CF FF                MOV     R7,A
01D0 EF                MOV     A,R7
01D1 440C              ORL     A,#0CH
01D3 FF                MOV     R7,A
01D4 90500B            MOV     DPTR,#0500BH
01D7 EF                MOV     A,R7
01D8 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2181
01D9 9046E8            MOV     DPTR,#046E8H
01DC E0                MOVX    A,@DPTR
01DD FF                MOV     R7,A
01DE EF                MOV     A,R7
01DF 54FB              ANL     A,#0FBH
01E1 FF                MOV     R7,A
01E2 EF                MOV     A,R7
01E3 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2182
01E4 8005              SJMP    ?C0103
01E6         ?C0102:
                                           ; SOURCE LINE # 2184
                                           ; SOURCE LINE # 2186
01E6 900000      R     MOV     DPTR,#cyPmBackup+05H
01E9 E4                CLR     A
01EA F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2187
01EB         ?C0103:
                                           ; SOURCE LINE # 2196
01EB 904322            MOV     DPTR,#04322H
01EE E0                MOVX    A,@DPTR
01EF FF                MOV     R7,A
01F0 EF                MOV     A,R7
01F1 5408              ANL     A,#08H
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 88  

01F3 FF                MOV     R7,A
01F4 7E00              MOV     R6,#00H
01F6 EF                MOV     A,R7
01F7 4E                ORL     A,R6
01F8 6012              JZ      ?C0104
                                           ; SOURCE LINE # 2197
                                           ; SOURCE LINE # 2198
01FA 900000      R     MOV     DPTR,#cyPmBackup+02FH
01FD 7401              MOV     A,#01H
01FF F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2199
0200 904322            MOV     DPTR,#04322H
0203 E0                MOVX    A,@DPTR
0204 FF                MOV     R7,A
0205 EF                MOV     A,R7
0206 54F7              ANL     A,#0F7H
0208 FF                MOV     R7,A
0209 EF                MOV     A,R7
020A F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2200
020B 22                RET     
020C         ?C0104:
                                           ; SOURCE LINE # 2202
                                           ; SOURCE LINE # 2203
020C 900000      R     MOV     DPTR,#cyPmBackup+02FH
020F E4                CLR     A
0210 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2204
                                           ; SOURCE LINE # 2205
0211         ?C0106:
0211 22                RET     
             ; FUNCTION CyPmHibSlpSaveSet (END)

             ; FUNCTION CyPmHibSlpRestore (BEGIN)
                                           ; SOURCE LINE # 2228
                                           ; SOURCE LINE # 2229
                                           ; SOURCE LINE # 2305
0000 900000      R     MOV     DPTR,#cyPmBackup+0AH
0003 E0                MOVX    A,@DPTR
0004 FF                MOV     R7,A
0005 905A00            MOV     DPTR,#05A00H
0008 EF                MOV     A,R7
0009 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2306
000A 900000      R     MOV     DPTR,#cyPmBackup+0BH
000D E0                MOVX    A,@DPTR
000E FF                MOV     R7,A
000F 905A02            MOV     DPTR,#05A02H
0012 EF                MOV     A,R7
0013 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2307
0014 900000      R     MOV     DPTR,#cyPmBackup+0CH
0017 E0                MOVX    A,@DPTR
0018 FF                MOV     R7,A
0019 905A03            MOV     DPTR,#05A03H
001C EF                MOV     A,R7
001D F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2308
001E 900000      R     MOV     DPTR,#cyPmBackup+0DH
0021 E0                MOVX    A,@DPTR
0022 FF                MOV     R7,A
0023 905A04            MOV     DPTR,#05A04H
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 89  

0026 EF                MOV     A,R7
0027 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2309
0028 900000      R     MOV     DPTR,#cyPmBackup+0EH
002B E0                MOVX    A,@DPTR
002C FF                MOV     R7,A
002D 905A06            MOV     DPTR,#05A06H
0030 EF                MOV     A,R7
0031 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2310
0032 900000      R     MOV     DPTR,#cyPmBackup+0FH
0035 E0                MOVX    A,@DPTR
0036 FF                MOV     R7,A
0037 905A08            MOV     DPTR,#05A08H
003A EF                MOV     A,R7
003B F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2311
003C 900000      R     MOV     DPTR,#cyPmBackup+010H
003F E0                MOVX    A,@DPTR
0040 FF                MOV     R7,A
0041 905A0A            MOV     DPTR,#05A0AH
0044 EF                MOV     A,R7
0045 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2313
0046 900000      R     MOV     DPTR,#cyPmBackup+011H
0049 E0                MOVX    A,@DPTR
004A FF                MOV     R7,A
004B 905A10            MOV     DPTR,#05A10H
004E EF                MOV     A,R7
004F F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2314
0050 900000      R     MOV     DPTR,#cyPmBackup+012H
0053 E0                MOVX    A,@DPTR
0054 FF                MOV     R7,A
0055 905A12            MOV     DPTR,#05A12H
0058 EF                MOV     A,R7
0059 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2315
005A 900000      R     MOV     DPTR,#cyPmBackup+013H
005D E0                MOVX    A,@DPTR
005E FF                MOV     R7,A
005F 905A13            MOV     DPTR,#05A13H
0062 EF                MOV     A,R7
0063 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2316
0064 900000      R     MOV     DPTR,#cyPmBackup+014H
0067 E0                MOVX    A,@DPTR
0068 FF                MOV     R7,A
0069 905A14            MOV     DPTR,#05A14H
006C EF                MOV     A,R7
006D F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2317
006E 900000      R     MOV     DPTR,#cyPmBackup+015H
0071 E0                MOVX    A,@DPTR
0072 FF                MOV     R7,A
0073 905A16            MOV     DPTR,#05A16H
0076 EF                MOV     A,R7
0077 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2318
0078 900000      R     MOV     DPTR,#cyPmBackup+016H
007B E0                MOVX    A,@DPTR
007C FF                MOV     R7,A
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 90  

007D 905A18            MOV     DPTR,#05A18H
0080 EF                MOV     A,R7
0081 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2319
0082 900000      R     MOV     DPTR,#cyPmBackup+017H
0085 E0                MOVX    A,@DPTR
0086 FF                MOV     R7,A
0087 905A1A            MOV     DPTR,#05A1AH
008A EF                MOV     A,R7
008B F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2321
008C 900000      R     MOV     DPTR,#cyPmBackup+018H
008F E0                MOVX    A,@DPTR
0090 FF                MOV     R7,A
0091 905A20            MOV     DPTR,#05A20H
0094 EF                MOV     A,R7
0095 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2322
0096 900000      R     MOV     DPTR,#cyPmBackup+019H
0099 E0                MOVX    A,@DPTR
009A FF                MOV     R7,A
009B 905A22            MOV     DPTR,#05A22H
009E EF                MOV     A,R7
009F F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2323
00A0 900000      R     MOV     DPTR,#cyPmBackup+01AH
00A3 E0                MOVX    A,@DPTR
00A4 FF                MOV     R7,A
00A5 905A23            MOV     DPTR,#05A23H
00A8 EF                MOV     A,R7
00A9 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2324
00AA 900000      R     MOV     DPTR,#cyPmBackup+01BH
00AD E0                MOVX    A,@DPTR
00AE FF                MOV     R7,A
00AF 905A24            MOV     DPTR,#05A24H
00B2 EF                MOV     A,R7
00B3 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2325
00B4 900000      R     MOV     DPTR,#cyPmBackup+01CH
00B7 E0                MOVX    A,@DPTR
00B8 FF                MOV     R7,A
00B9 905A26            MOV     DPTR,#05A26H
00BC EF                MOV     A,R7
00BD F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2326
00BE 900000      R     MOV     DPTR,#cyPmBackup+01DH
00C1 E0                MOVX    A,@DPTR
00C2 FF                MOV     R7,A
00C3 905A28            MOV     DPTR,#05A28H
00C6 EF                MOV     A,R7
00C7 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2327
00C8 900000      R     MOV     DPTR,#cyPmBackup+01EH
00CB E0                MOVX    A,@DPTR
00CC FF                MOV     R7,A
00CD 905A2A            MOV     DPTR,#05A2AH
00D0 EF                MOV     A,R7
00D1 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2329
00D2 900000      R     MOV     DPTR,#cyPmBackup+01FH
00D5 E0                MOVX    A,@DPTR
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 91  

00D6 FF                MOV     R7,A
00D7 905A30            MOV     DPTR,#05A30H
00DA EF                MOV     A,R7
00DB F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2330
00DC 900000      R     MOV     DPTR,#cyPmBackup+020H
00DF E0                MOVX    A,@DPTR
00E0 FF                MOV     R7,A
00E1 905A32            MOV     DPTR,#05A32H
00E4 EF                MOV     A,R7
00E5 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2331
00E6 900000      R     MOV     DPTR,#cyPmBackup+021H
00E9 E0                MOVX    A,@DPTR
00EA FF                MOV     R7,A
00EB 905A33            MOV     DPTR,#05A33H
00EE EF                MOV     A,R7
00EF F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2332
00F0 900000      R     MOV     DPTR,#cyPmBackup+022H
00F3 E0                MOVX    A,@DPTR
00F4 FF                MOV     R7,A
00F5 905A34            MOV     DPTR,#05A34H
00F8 EF                MOV     A,R7
00F9 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2333
00FA 900000      R     MOV     DPTR,#cyPmBackup+023H
00FD E0                MOVX    A,@DPTR
00FE FF                MOV     R7,A
00FF 905A36            MOV     DPTR,#05A36H
0102 EF                MOV     A,R7
0103 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2334
0104 900000      R     MOV     DPTR,#cyPmBackup+024H
0107 E0                MOVX    A,@DPTR
0108 FF                MOV     R7,A
0109 905A38            MOV     DPTR,#05A38H
010C EF                MOV     A,R7
010D F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2335
010E 900000      R     MOV     DPTR,#cyPmBackup+025H
0111 E0                MOVX    A,@DPTR
0112 FF                MOV     R7,A
0113 905A3A            MOV     DPTR,#05A3AH
0116 EF                MOV     A,R7
0117 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2343
0118 900000      R     MOV     DPTR,#cyPmBackup+05H
011B E0                MOVX    A,@DPTR
011C FF                MOV     R7,A
011D EF                MOV     A,R7
011E B40121            CJNE    A,#01H,?C0107
                                           ; SOURCE LINE # 2344
                                           ; SOURCE LINE # 2346
0121 90500B            MOV     DPTR,#0500BH
0124 E0                MOVX    A,@DPTR
0125 FF                MOV     R7,A
0126 EF                MOV     A,R7
0127 54F1              ANL     A,#0F1H
0129 FF                MOV     R7,A
012A 900000      R     MOV     DPTR,#cyPmBackup+06H
012D E0                MOVX    A,@DPTR
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 92  

012E FE                MOV     R6,A
012F EF                MOV     A,R7
0130 4E                ORL     A,R6
0131 FF                MOV     R7,A
0132 90500B            MOV     DPTR,#0500BH
0135 EF                MOV     A,R7
0136 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2350
0137 9046E8            MOV     DPTR,#046E8H
013A E0                MOVX    A,@DPTR
013B FF                MOV     R7,A
013C EF                MOV     A,R7
013D 4404              ORL     A,#04H
013F FF                MOV     R7,A
0140 EF                MOV     A,R7
0141 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2351
0142         ?C0107:
                                           ; SOURCE LINE # 2366
0142 900000      R     MOV     DPTR,#cyPmBackup+02FH
0145 E0                MOVX    A,@DPTR
0146 FF                MOV     R7,A
0147 EF                MOV     A,R7
0148 B4010B            CJNE    A,#01H,?C0109
                                           ; SOURCE LINE # 2367
                                           ; SOURCE LINE # 2368
014B 904322            MOV     DPTR,#04322H
014E E0                MOVX    A,@DPTR
014F FF                MOV     R7,A
0150 EF                MOV     A,R7
0151 4408              ORL     A,#08H
0153 FF                MOV     R7,A
0154 EF                MOV     A,R7
0155 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2369
                                           ; SOURCE LINE # 2370
0156         ?C0109:
0156 22                RET     
             ; FUNCTION CyPmHibSlpRestore (END)

             ; FUNCTION CyPmHviLviSaveDisable (BEGIN)
                                           ; SOURCE LINE # 2390
                                           ; SOURCE LINE # 2391
                                           ; SOURCE LINE # 2392
0000 9046F5            MOV     DPTR,#046F5H
0003 E0                MOVX    A,@DPTR
0004 FF                MOV     R7,A
0005 EF                MOV     A,R7
0006 5401              ANL     A,#01H
0008 FF                MOV     R7,A
0009 7E00              MOV     R6,#00H
000B EF                MOV     A,R7
000C 4E                ORL     A,R6
000D 6033              JZ      ?C0110
                                           ; SOURCE LINE # 2393
                                           ; SOURCE LINE # 2394
000F 900000      R     MOV     DPTR,#cyPmBackup+026H
0012 7401              MOV     A,#01H
0014 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2395
0015 9046F4            MOV     DPTR,#046F4H
0018 E0                MOVX    A,@DPTR
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 93  

0019 FF                MOV     R7,A
001A EF                MOV     A,R7
001B 540F              ANL     A,#0FH
001D FF                MOV     R7,A
001E 900000      R     MOV     DPTR,#cyPmBackup+027H
0021 EF                MOV     A,R7
0022 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2405
0023 9046F7            MOV     DPTR,#046F7H
0026 E0                MOVX    A,@DPTR
0027 FF                MOV     R7,A
0028 EF                MOV     A,R7
0029 5440              ANL     A,#040H
002B FF                MOV     R7,A
002C 7E00              MOV     R6,#00H
002E EF                MOV     A,R7
002F 4E                ORL     A,R6
0030 7004              JNZ     ?C0111
0032 7F00              MOV     R7,#00H
0034 8002              SJMP    ?C0112
0036         ?C0111:
0036 7F01              MOV     R7,#01H
0038         ?C0112:
0038 900000      R     MOV     DPTR,#cyPmBackup+02BH
003B EF                MOV     A,R7
003C F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2410
003D 120000      E     LCALL   CyVdLvDigitDisable
                                           ; SOURCE LINE # 2411
0040 8005              SJMP    ?C0113
0042         ?C0110:
                                           ; SOURCE LINE # 2413
                                           ; SOURCE LINE # 2414
0042 900000      R     MOV     DPTR,#cyPmBackup+026H
0045 E4                CLR     A
0046 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2415
0047         ?C0113:
                                           ; SOURCE LINE # 2417
0047 9046F5            MOV     DPTR,#046F5H
004A E0                MOVX    A,@DPTR
004B FF                MOV     R7,A
004C EF                MOV     A,R7
004D 5402              ANL     A,#02H
004F FF                MOV     R7,A
0050 7E00              MOV     R6,#00H
0052 EF                MOV     A,R7
0053 4E                ORL     A,R6
0054 6034              JZ      ?C0114
                                           ; SOURCE LINE # 2418
                                           ; SOURCE LINE # 2419
0056 900000      R     MOV     DPTR,#cyPmBackup+028H
0059 7401              MOV     A,#01H
005B F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2420
005C 9046F4            MOV     DPTR,#046F4H
005F E0                MOVX    A,@DPTR
0060 FF                MOV     R7,A
0061 EF                MOV     A,R7
0062 C4                SWAP    A
0063 540F              ANL     A,#0FH
0065 FF                MOV     R7,A
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 94  

0066 900000      R     MOV     DPTR,#cyPmBackup+029H
0069 EF                MOV     A,R7
006A F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2430
006B 9046F7            MOV     DPTR,#046F7H
006E E0                MOVX    A,@DPTR
006F FF                MOV     R7,A
0070 EF                MOV     A,R7
0071 5480              ANL     A,#080H
0073 FF                MOV     R7,A
0074 7E00              MOV     R6,#00H
0076 EF                MOV     A,R7
0077 4E                ORL     A,R6
0078 7004              JNZ     ?C0115
007A 7F00              MOV     R7,#00H
007C 8002              SJMP    ?C0116
007E         ?C0115:
007E 7F01              MOV     R7,#01H
0080         ?C0116:
0080 900000      R     MOV     DPTR,#cyPmBackup+02CH
0083 EF                MOV     A,R7
0084 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2435
0085 120000      E     LCALL   CyVdLvAnalogDisable
                                           ; SOURCE LINE # 2436
0088 8005              SJMP    ?C0117
008A         ?C0114:
                                           ; SOURCE LINE # 2438
                                           ; SOURCE LINE # 2439
008A 900000      R     MOV     DPTR,#cyPmBackup+028H
008D E4                CLR     A
008E F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2440
008F         ?C0117:
                                           ; SOURCE LINE # 2442
008F 9046F5            MOV     DPTR,#046F5H
0092 E0                MOVX    A,@DPTR
0093 FF                MOV     R7,A
0094 EF                MOV     A,R7
0095 5404              ANL     A,#04H
0097 FF                MOV     R7,A
0098 7E00              MOV     R6,#00H
009A EF                MOV     A,R7
009B 4E                ORL     A,R6
009C 600A              JZ      ?C0118
                                           ; SOURCE LINE # 2443
                                           ; SOURCE LINE # 2444
009E 900000      R     MOV     DPTR,#cyPmBackup+02AH
00A1 7401              MOV     A,#01H
00A3 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2445
00A4 120000      E     LCALL   CyVdHvAnalogDisable
                                           ; SOURCE LINE # 2446
00A7 22                RET     
00A8         ?C0118:
                                           ; SOURCE LINE # 2448
                                           ; SOURCE LINE # 2449
00A8 900000      R     MOV     DPTR,#cyPmBackup+02AH
00AB E4                CLR     A
00AC F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 2450
                                           ; SOURCE LINE # 2451
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 95  

00AD         ?C0120:
00AD 22                RET     
             ; FUNCTION CyPmHviLviSaveDisable (END)

             ; FUNCTION CyPmHviLviRestore (BEGIN)
                                           ; SOURCE LINE # 2471
                                           ; SOURCE LINE # 2472
                                           ; SOURCE LINE # 2474
0000 900000      R     MOV     DPTR,#cyPmBackup+026H
0003 E0                MOVX    A,@DPTR
0004 FF                MOV     R7,A
0005 EF                MOV     A,R7
0006 B4010D            CJNE    A,#01H,?C0121
                                           ; SOURCE LINE # 2475
                                           ; SOURCE LINE # 2476
0009 900000      R     MOV     DPTR,#cyPmBackup+02BH
000C E0                MOVX    A,@DPTR
000D FF                MOV     R7,A
000E 900000      R     MOV     DPTR,#cyPmBackup+027H
0011 E0                MOVX    A,@DPTR
0012 FD                MOV     R5,A
0013 120000      E     LCALL   _CyVdLvDigitEnable
                                           ; SOURCE LINE # 2477
0016         ?C0121:
                                           ; SOURCE LINE # 2479
0016 900000      R     MOV     DPTR,#cyPmBackup+028H
0019 E0                MOVX    A,@DPTR
001A FF                MOV     R7,A
001B EF                MOV     A,R7
001C B4010D            CJNE    A,#01H,?C0122
                                           ; SOURCE LINE # 2480
                                           ; SOURCE LINE # 2481
001F 900000      R     MOV     DPTR,#cyPmBackup+02CH
0022 E0                MOVX    A,@DPTR
0023 FF                MOV     R7,A
0024 900000      R     MOV     DPTR,#cyPmBackup+029H
0027 E0                MOVX    A,@DPTR
0028 FD                MOV     R5,A
0029 120000      E     LCALL   _CyVdLvAnalogEnable
                                           ; SOURCE LINE # 2482
002C         ?C0122:
                                           ; SOURCE LINE # 2484
002C 900000      R     MOV     DPTR,#cyPmBackup+02AH
002F E0                MOVX    A,@DPTR
0030 FF                MOV     R7,A
0031 EF                MOV     A,R7
0032 B40103            CJNE    A,#01H,?C0124
                                           ; SOURCE LINE # 2485
                                           ; SOURCE LINE # 2486
0035 120000      E     LCALL   CyVdHvAnalogEnable
                                           ; SOURCE LINE # 2487
                                           ; SOURCE LINE # 2488
0038         ?C0124:
0038 22                RET     
             ; FUNCTION CyPmHviLviRestore (END)



MODULE INFORMATION:   STATIC OVERLAYABLE
   CODE SIZE        =   4087    ----
   CONSTANT SIZE    =     14    ----
   XDATA SIZE       =     65      17
C51 COMPILER V9.03   CYPM                                                                  03/20/2013 20:48:46 PAGE 96  

   PDATA SIZE       =   ----    ----
   DATA SIZE        =   ----    ----
   IDATA SIZE       =   ----    ----
   BIT SIZE         =   ----    ----
   EDATA SIZE       =   ----    ----
   HDATA SIZE       =   ----    ----
   XDATA CONST SIZE =   ----    ----
   FAR CONST SIZE   =   ----    ----
END OF MODULE INFORMATION.


C51 COMPILATION COMPLETE.  0 WARNING(S),  0 ERROR(S)
