===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.7020 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2683 ( 12.3%)    0.2683 ( 15.8%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.2181 ( 10.0%)    0.2181 ( 12.8%)    Parse modules
    0.0454 (  2.1%)    0.0454 (  2.7%)    Verify circuit
    1.5216 ( 69.6%)    1.0387 ( 61.0%)  'firrtl.circuit' Pipeline
    0.1725 (  7.9%)    0.1014 (  6.0%)    'firrtl.module' Pipeline
    0.1611 (  7.4%)    0.0952 (  5.6%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0112 (  0.5%)    0.0061 (  0.4%)      LowerCHIRRTLPass
    0.0212 (  1.0%)    0.0212 (  1.2%)    InferWidths
    0.0775 (  3.5%)    0.0775 (  4.6%)    InferResets
    0.0093 (  0.4%)    0.0093 (  0.5%)      (A) circt::firrtl::InstanceGraph
    0.0140 (  0.6%)    0.0140 (  0.8%)    WireDFT
    0.0147 (  0.7%)    0.0147 (  0.9%)    PrefixModules
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0722 (  3.3%)    0.0722 (  4.2%)    LowerFIRRTLTypes
    0.8639 ( 39.5%)    0.4520 ( 26.6%)    'firrtl.module' Pipeline
    0.0909 (  4.2%)    0.0500 (  2.9%)      ExpandWhens
    0.0017 (  0.1%)    0.0009 (  0.1%)      RemoveInvalid
    0.7283 ( 33.3%)    0.3790 ( 22.3%)      Canonicalizer
    0.0429 (  2.0%)    0.0223 (  1.3%)      InferReadWrite
    0.0343 (  1.6%)    0.0343 (  2.0%)    Inliner
    0.0311 (  1.4%)    0.0311 (  1.8%)    IMConstProp
    0.0011 (  0.1%)    0.0011 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0011 (  0.0%)    0.0011 (  0.1%)    BlackBoxReader
    0.0010 (  0.0%)    0.0010 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.1799 (  8.2%)    0.1799 ( 10.6%)    'firrtl.module' Pipeline
    0.1799 (  8.2%)    0.1799 ( 10.6%)      Canonicalizer
    0.0123 (  0.6%)    0.0123 (  0.7%)    RemoveUnusedPorts
    0.0011 (  0.0%)    0.0011 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0115 (  0.5%)    0.0115 (  0.7%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.1323 (  6.1%)    0.1323 (  7.8%)  LowerFIRRTLToHW
    0.0011 (  0.0%)    0.0011 (  0.1%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.1267 (  5.8%)    0.1267 (  7.4%)  'hw.module' Pipeline
    0.0323 (  1.5%)    0.0323 (  1.9%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0815 (  3.7%)    0.0815 (  4.8%)    Canonicalizer
    0.0128 (  0.6%)    0.0128 (  0.8%)    HWCleanup
    0.0178 (  0.8%)    0.0178 (  1.0%)  'hw.module' Pipeline
    0.0008 (  0.0%)    0.0008 (  0.0%)    HWLegalizeModules
    0.0170 (  0.8%)    0.0170 (  1.0%)    PrettifyVerilog
    0.1130 (  5.2%)    0.1130 (  6.6%)  ExportVerilog
    0.0012 (  0.1%)    0.0012 (  0.1%)  Rest
    2.1849 (100.0%)    1.7020 (100.0%)  Total

{
  totalTime: 1.712,
  maxMemory: 73101312
}
