

================================================================
== Vitis HLS Report for 'paralleltostreamwithburst'
================================================================
* Date:           Thu Dec 14 14:20:40 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        userdma_upsb_1204_refine
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_99_1  |        ?|        ?|     3 ~ ?|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 22 2 
2 --> 3 4 
3 --> 22 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%in_m2s_len_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_m2s_len"   --->   Operation 23 'read' 'in_m2s_len_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%in_Img_width_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_Img_width"   --->   Operation 24 'read' 'in_Img_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%in_en_clrsts_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %in_en_clrsts"   --->   Operation 25 'read' 'in_en_clrsts_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%in_memory_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %in_memory"   --->   Operation 26 'read' 'in_memory_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%dec_phi_loc = alloca i64 1"   --->   Operation 27 'alloca' 'dec_phi_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %m2s_enb_clrsts_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i1P0A, i1 %m2s_enb_clrsts_c, i1 %in_en_clrsts_read"   --->   Operation 29 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %outcount48, void @empty_14, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i40 %outbuf, void @empty_14, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_16, i32 0, i32 0, void @empty_17, i32 10, i32 1024, void @empty_20, void @empty_19, void @empty_17, i32 16, i32 16, i32 16, i32 64, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %in_en_clrsts_read, void %if.then, void %if.end29" [userdma.cpp:94]   --->   Operation 33 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%first_load = load i1 %first" [userdma.cpp:95]   --->   Operation 34 'load' 'first_load' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %first_load, void %VITIS_LOOP_99_1, void %if.then1" [userdma.cpp:95]   --->   Operation 35 'br' 'br_ln95' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%store_ln96 = store i32 %in_m2s_len_read, i32 %m2s_len" [userdma.cpp:96]   --->   Operation 36 'store' 'store_ln96' <Predicate = (!in_en_clrsts_read & first_load)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln97 = store i1 0, i1 %first" [userdma.cpp:97]   --->   Operation 37 'store' 'store_ln97' <Predicate = (!in_en_clrsts_read & first_load)> <Delay = 1.58>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln98 = br void %VITIS_LOOP_99_1" [userdma.cpp:98]   --->   Operation 38 'br' 'br_ln98' <Predicate = (!in_en_clrsts_read & first_load)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 39 'alloca' 'idx' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%count = alloca i32 1"   --->   Operation 40 'alloca' 'count' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%m2s_len_load = load i32 %m2s_len" [userdma.cpp:100]   --->   Operation 41 'load' 'm2s_len_load' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%in_Img_width_cast = zext i32 %in_Img_width_read"   --->   Operation 42 'zext' 'in_Img_width_cast' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (2.55ns)   --->   "%sub_i_i = add i33 %in_Img_width_cast, i33 8589934591"   --->   Operation 43 'add' 'sub_i_i' <Predicate = (!in_en_clrsts_read)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln99 = store i32 %m2s_len_load, i32 %count" [userdma.cpp:99]   --->   Operation 44 'store' 'store_ln99' <Predicate = (!in_en_clrsts_read)> <Delay = 1.58>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln99 = store i64 0, i64 %idx" [userdma.cpp:99]   --->   Operation 45 'store' 'store_ln99' <Predicate = (!in_en_clrsts_read)> <Delay = 1.58>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln99 = br void %do.body" [userdma.cpp:99]   --->   Operation 46 'br' 'br_ln99' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.58>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%count_2 = load i32 %count"   --->   Operation 47 'load' 'count_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specloopname_ln100 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [userdma.cpp:100]   --->   Operation 48 'specloopname' 'specloopname_ln100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (2.47ns)   --->   "%icmp_ln100 = icmp_sgt  i32 %count_2, i32 16" [userdma.cpp:100]   --->   Operation 49 'icmp' 'icmp_ln100' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (1.58ns)   --->   "%br_ln100 = br i1 %icmp_ln100, void %if.else, void %VITIS_LOOP_107_2" [userdma.cpp:100]   --->   Operation 50 'br' 'br_ln100' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln104 = store i1 1, i1 %first" [userdma.cpp:104]   --->   Operation 51 'store' 'store_ln104' <Predicate = (!icmp_ln100)> <Delay = 1.58>
ST_2 : Operation 52 [1/1] (1.58ns)   --->   "%br_ln0 = br void %VITIS_LOOP_107_2"   --->   Operation 52 'br' 'br_ln0' <Predicate = (!icmp_ln100)> <Delay = 1.58>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%count_1 = phi i32 %count_2, void %if.else, i32 16, void %do.body"   --->   Operation 53 'phi' 'count_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln87 = trunc i32 %count_1" [userdma.cpp:87]   --->   Operation 54 'trunc' 'trunc_ln87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (2.52ns)   --->   "%sub = add i31 %trunc_ln87, i31 2147483647" [userdma.cpp:87]   --->   Operation 55 'add' 'sub' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (2.47ns)   --->   "%icmp_ln107 = icmp_sgt  i32 %count_1, i32 0" [userdma.cpp:107]   --->   Operation 56 'icmp' 'icmp_ln107' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %icmp_ln107, void %do.condthread-pre-split, void %for.body.lr.ph" [userdma.cpp:107]   --->   Operation 57 'br' 'br_ln107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%idx_load = load i64 %idx" [userdma.cpp:107]   --->   Operation 58 'load' 'idx_load' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node add_ln107)   --->   "%shl_ln107 = shl i64 %idx_load, i64 2" [userdma.cpp:107]   --->   Operation 59 'shl' 'shl_ln107' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln107 = add i64 %shl_ln107, i64 %in_memory_read" [userdma.cpp:107]   --->   Operation 60 'add' 'add_ln107' <Predicate = (icmp_ln107)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln107, i32 2, i32 63" [userdma.cpp:107]   --->   Operation 61 'partselect' 'trunc_ln1' <Predicate = (icmp_ln107)> <Delay = 0.00>

State 3 <SV = 19> <Delay = 1.58>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%m2s_len_load_1 = load i32 %m2s_len" [userdma.cpp:134]   --->   Operation 62 'load' 'm2s_len_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (1.58ns)   --->   "%br_ln174 = br void %do.cond" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 63 'br' 'br_ln174' <Predicate = true> <Delay = 1.58>

State 4 <SV = 2> <Delay = 7.30>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln107 = sext i62 %trunc_ln1" [userdma.cpp:107]   --->   Operation 64 'sext' 'sext_ln107' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i32 %gmem1, i64 %sext_ln107" [userdma.cpp:107]   --->   Operation 65 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [16/16] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %count_1" [userdma.cpp:107]   --->   Operation 66 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 3> <Delay = 7.30>
ST_5 : Operation 67 [15/16] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %count_1" [userdma.cpp:107]   --->   Operation 67 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 4> <Delay = 7.30>
ST_6 : Operation 68 [14/16] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %count_1" [userdma.cpp:107]   --->   Operation 68 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 5> <Delay = 7.30>
ST_7 : Operation 69 [13/16] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %count_1" [userdma.cpp:107]   --->   Operation 69 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 6> <Delay = 7.30>
ST_8 : Operation 70 [12/16] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %count_1" [userdma.cpp:107]   --->   Operation 70 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 7> <Delay = 7.30>
ST_9 : Operation 71 [11/16] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %count_1" [userdma.cpp:107]   --->   Operation 71 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 8> <Delay = 7.30>
ST_10 : Operation 72 [10/16] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %count_1" [userdma.cpp:107]   --->   Operation 72 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 9> <Delay = 7.30>
ST_11 : Operation 73 [9/16] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %count_1" [userdma.cpp:107]   --->   Operation 73 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 10> <Delay = 7.30>
ST_12 : Operation 74 [8/16] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %count_1" [userdma.cpp:107]   --->   Operation 74 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 11> <Delay = 7.30>
ST_13 : Operation 75 [7/16] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %count_1" [userdma.cpp:107]   --->   Operation 75 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 12> <Delay = 7.30>
ST_14 : Operation 76 [6/16] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %count_1" [userdma.cpp:107]   --->   Operation 76 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 13> <Delay = 7.30>
ST_15 : Operation 77 [5/16] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %count_1" [userdma.cpp:107]   --->   Operation 77 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 14> <Delay = 7.30>
ST_16 : Operation 78 [4/16] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %count_1" [userdma.cpp:107]   --->   Operation 78 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 15> <Delay = 7.30>
ST_17 : Operation 79 [3/16] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %count_1" [userdma.cpp:107]   --->   Operation 79 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 16> <Delay = 7.30>
ST_18 : Operation 80 [2/16] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %count_1" [userdma.cpp:107]   --->   Operation 80 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 17> <Delay = 7.30>
ST_19 : Operation 81 [1/16] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %count_1" [userdma.cpp:107]   --->   Operation 81 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 18> <Delay = 4.05>
ST_20 : Operation 82 [1/1] (0.00ns)   --->   "%empty_56 = wait i32 @_ssdm_op_Wait"   --->   Operation 82 'wait' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 83 [2/2] (4.05ns)   --->   "%call_ln107 = call void @paralleltostreamwithburst_Pipeline_VITIS_LOOP_107_2, i32 %gmem1, i62 %trunc_ln1, i31 %trunc_ln87, i31 %sub, i32 %in_m2s_len_read, i33 %sub_i_i, i40 %outbuf, i32 %dec_phi_loc, i32 %m2s_len, i32 %Img_width_count" [userdma.cpp:107]   --->   Operation 83 'call' 'call_ln107' <Predicate = true> <Delay = 4.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 19> <Delay = 0.00>
ST_21 : Operation 84 [1/2] (0.00ns)   --->   "%call_ln107 = call void @paralleltostreamwithburst_Pipeline_VITIS_LOOP_107_2, i32 %gmem1, i62 %trunc_ln1, i31 %trunc_ln87, i31 %sub, i32 %in_m2s_len_read, i33 %sub_i_i, i40 %outbuf, i32 %dec_phi_loc, i32 %m2s_len, i32 %Img_width_count" [userdma.cpp:107]   --->   Operation 84 'call' 'call_ln107' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 20> <Delay = 5.64>
ST_22 : Operation 85 [1/1] (0.00ns)   --->   "%dec_phi_loc_load = load i32 %dec_phi_loc"   --->   Operation 85 'load' 'dec_phi_loc_load' <Predicate = (!in_en_clrsts_read & icmp_ln107)> <Delay = 0.00>
ST_22 : Operation 86 [1/1] (0.00ns)   --->   "%empty_57 = wait i32 @_ssdm_op_Wait"   --->   Operation 86 'wait' 'empty_57' <Predicate = (!in_en_clrsts_read & icmp_ln107)> <Delay = 0.00>
ST_22 : Operation 87 [1/1] (1.58ns)   --->   "%br_ln0 = br void %do.cond"   --->   Operation 87 'br' 'br_ln0' <Predicate = (!in_en_clrsts_read & icmp_ln107)> <Delay = 1.58>
ST_22 : Operation 88 [1/1] (0.00ns)   --->   "%empty_58 = phi i32 %m2s_len_load_1, void %do.condthread-pre-split, i32 %dec_phi_loc_load, void %for.body.lr.ph" [userdma.cpp:134]   --->   Operation 88 'phi' 'empty_58' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_22 : Operation 89 [1/1] (0.00ns)   --->   "%idx_load_2 = load i64 %idx" [userdma.cpp:132]   --->   Operation 89 'load' 'idx_load_2' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_22 : Operation 90 [1/1] (3.54ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %outcount48, i32 %count_1" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 90 'write' 'write_ln174' <Predicate = (!in_en_clrsts_read)> <Delay = 3.54> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_22 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln132 = sext i32 %count_1" [userdma.cpp:132]   --->   Operation 91 'sext' 'sext_ln132' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_22 : Operation 92 [1/1] (3.52ns)   --->   "%add_ln132 = add i64 %sext_ln132, i64 %idx_load_2" [userdma.cpp:132]   --->   Operation 92 'add' 'add_ln132' <Predicate = (!in_en_clrsts_read)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 93 [1/1] (2.47ns)   --->   "%icmp_ln134 = icmp_eq  i32 %empty_58, i32 0" [userdma.cpp:134]   --->   Operation 93 'icmp' 'icmp_ln134' <Predicate = (!in_en_clrsts_read)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln134 = br i1 %icmp_ln134, void %do.cond.do.body_crit_edge, void %if.end29.loopexit" [userdma.cpp:134]   --->   Operation 94 'br' 'br_ln134' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_22 : Operation 95 [1/1] (1.58ns)   --->   "%store_ln134 = store i32 %empty_58, i32 %count" [userdma.cpp:134]   --->   Operation 95 'store' 'store_ln134' <Predicate = (!in_en_clrsts_read & !icmp_ln134)> <Delay = 1.58>
ST_22 : Operation 96 [1/1] (1.58ns)   --->   "%store_ln134 = store i64 %add_ln132, i64 %idx" [userdma.cpp:134]   --->   Operation 96 'store' 'store_ln134' <Predicate = (!in_en_clrsts_read & !icmp_ln134)> <Delay = 1.58>
ST_22 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln134 = br void %do.body" [userdma.cpp:134]   --->   Operation 97 'br' 'br_ln134' <Predicate = (!in_en_clrsts_read & !icmp_ln134)> <Delay = 0.00>
ST_22 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end29"   --->   Operation 98 'br' 'br_ln0' <Predicate = (!in_en_clrsts_read & icmp_ln134)> <Delay = 0.00>
ST_22 : Operation 99 [1/1] (0.00ns)   --->   "%ret_ln136 = ret" [userdma.cpp:136]   --->   Operation 99 'ret' 'ret_ln136' <Predicate = (icmp_ln134) | (in_en_clrsts_read)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.63ns
The critical path consists of the following:
	wire read operation ('in_en_clrsts_read') on port 'in_en_clrsts' [14]  (0 ns)
	fifo write operation ('write_ln0') on port 'm2s_enb_clrsts_c' [18]  (3.63 ns)

 <State 2>: 6.58ns
The critical path consists of the following:
	'load' operation ('count') on local variable 'count' [40]  (0 ns)
	'icmp' operation ('icmp_ln100', userdma.cpp:100) [42]  (2.47 ns)
	multiplexor before 'phi' operation ('count') with incoming values : ('count') [48]  (1.59 ns)
	'phi' operation ('count') with incoming values : ('count') [48]  (0 ns)
	'add' operation ('sub', userdma.cpp:87) [50]  (2.52 ns)

 <State 3>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('empty_58', userdma.cpp:134) with incoming values : ('m2s_len_load_1', userdma.cpp:134) ('dec_phi_loc_load') [70]  (1.59 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem1_addr', userdma.cpp:107) [62]  (0 ns)
	bus request operation ('empty', userdma.cpp:107) on port 'gmem1' (userdma.cpp:107) [63]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', userdma.cpp:107) on port 'gmem1' (userdma.cpp:107) [63]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', userdma.cpp:107) on port 'gmem1' (userdma.cpp:107) [63]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', userdma.cpp:107) on port 'gmem1' (userdma.cpp:107) [63]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', userdma.cpp:107) on port 'gmem1' (userdma.cpp:107) [63]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', userdma.cpp:107) on port 'gmem1' (userdma.cpp:107) [63]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', userdma.cpp:107) on port 'gmem1' (userdma.cpp:107) [63]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', userdma.cpp:107) on port 'gmem1' (userdma.cpp:107) [63]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', userdma.cpp:107) on port 'gmem1' (userdma.cpp:107) [63]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', userdma.cpp:107) on port 'gmem1' (userdma.cpp:107) [63]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', userdma.cpp:107) on port 'gmem1' (userdma.cpp:107) [63]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', userdma.cpp:107) on port 'gmem1' (userdma.cpp:107) [63]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', userdma.cpp:107) on port 'gmem1' (userdma.cpp:107) [63]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', userdma.cpp:107) on port 'gmem1' (userdma.cpp:107) [63]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', userdma.cpp:107) on port 'gmem1' (userdma.cpp:107) [63]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', userdma.cpp:107) on port 'gmem1' (userdma.cpp:107) [63]  (7.3 ns)

 <State 20>: 4.06ns
The critical path consists of the following:
	'call' operation ('call_ln107', userdma.cpp:107) to 'paralleltostreamwithburst_Pipeline_VITIS_LOOP_107_2' [65]  (4.06 ns)

 <State 21>: 0ns
The critical path consists of the following:

 <State 22>: 5.65ns
The critical path consists of the following:
	'load' operation ('idx_load_2', userdma.cpp:132) on local variable 'idx' [71]  (0 ns)
	'add' operation ('add_ln132', userdma.cpp:132) [74]  (3.52 ns)
	'store' operation ('store_ln134', userdma.cpp:134) of variable 'add_ln132', userdma.cpp:132 on local variable 'idx' [79]  (1.59 ns)
	blocking operation 0.541 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
