{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 20 09:12:27 2011 " "Info: Processing started: Thu Oct 20 09:12:27 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off UNIT_FINAL -c UNIT_FINAL " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off UNIT_FINAL -c UNIT_FINAL" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "clk register pwm_down:pwm_down\|rcvr:rcvr\|tsr\[16\] register pwm_down:pwm_down\|down_deal:down_deal\|rsr1\[17\] 5.64 ns " "Info: Slack time is 5.64 ns for clock \"clk\" between source register \"pwm_down:pwm_down\|rcvr:rcvr\|tsr\[16\]\" and destination register \"pwm_down:pwm_down\|down_deal:down_deal\|rsr1\[17\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "51.65 MHz 19.36 ns " "Info: Fmax is 51.65 MHz (period= 19.36 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "24.291 ns + Largest register register " "Info: + Largest register to register requirement is 24.291 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "25.000 ns + " "Info: + Setup relationship between source and destination is 25.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 25.000 ns " "Info: + Latch edge is 25.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk 25.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clk\" is 25.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clk 25.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clk\" is 25.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.819 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_20 512 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 512; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "UNIT_FINAL.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/UNIT_FINAL.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns pwm_down:pwm_down\|down_deal:down_deal\|rsr1\[17\] 2 REG LC_X8_Y5_N5 1 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X8_Y5_N5; Fanout = 1; REG Node = 'pwm_down:pwm_down\|down_deal:down_deal\|rsr1\[17\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk pwm_down:pwm_down|down_deal:down_deal|rsr1[17] } "NODE_NAME" } } { "down_deal.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/down_deal.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk pwm_down:pwm_down|down_deal:down_deal|rsr1[17] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} pwm_down:pwm_down|down_deal:down_deal|rsr1[17] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.819 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_20 512 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 512; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "UNIT_FINAL.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/UNIT_FINAL.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns pwm_down:pwm_down\|rcvr:rcvr\|tsr\[16\] 2 REG LC_X5_Y7_N8 9 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X5_Y7_N8; Fanout = 9; REG Node = 'pwm_down:pwm_down\|rcvr:rcvr\|tsr\[16\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk pwm_down:pwm_down|rcvr:rcvr|tsr[16] } "NODE_NAME" } } { "rcvr.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/rcvr.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk pwm_down:pwm_down|rcvr:rcvr|tsr[16] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} pwm_down:pwm_down|rcvr:rcvr|tsr[16] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk pwm_down:pwm_down|down_deal:down_deal|rsr1[17] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} pwm_down:pwm_down|down_deal:down_deal|rsr1[17] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk pwm_down:pwm_down|rcvr:rcvr|tsr[16] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} pwm_down:pwm_down|rcvr:rcvr|tsr[16] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "rcvr.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/rcvr.v" 94 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns - " "Info: - Micro setup delay of destination is 0.333 ns" {  } { { "down_deal.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/down_deal.v" 100 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk pwm_down:pwm_down|down_deal:down_deal|rsr1[17] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} pwm_down:pwm_down|down_deal:down_deal|rsr1[17] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk pwm_down:pwm_down|rcvr:rcvr|tsr[16] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} pwm_down:pwm_down|rcvr:rcvr|tsr[16] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.651 ns - Longest register register " "Info: - Longest register to register delay is 18.651 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pwm_down:pwm_down\|rcvr:rcvr\|tsr\[16\] 1 REG LC_X5_Y7_N8 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y7_N8; Fanout = 9; REG Node = 'pwm_down:pwm_down\|rcvr:rcvr\|tsr\[16\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pwm_down:pwm_down|rcvr:rcvr|tsr[16] } "NODE_NAME" } } { "rcvr.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/rcvr.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.788 ns) + CELL(0.740 ns) 3.528 ns pwm_down:pwm_down\|down_deal:down_deal\|Equal5~2 2 COMB LC_X9_Y6_N3 1 " "Info: 2: + IC(2.788 ns) + CELL(0.740 ns) = 3.528 ns; Loc. = LC_X9_Y6_N3; Fanout = 1; COMB Node = 'pwm_down:pwm_down\|down_deal:down_deal\|Equal5~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.528 ns" { pwm_down:pwm_down|rcvr:rcvr|tsr[16] pwm_down:pwm_down|down_deal:down_deal|Equal5~2 } "NODE_NAME" } } { "down_deal.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/down_deal.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.709 ns) + CELL(0.914 ns) 5.151 ns pwm_down:pwm_down\|down_deal:down_deal\|Equal5~4 3 COMB LC_X9_Y6_N4 1 " "Info: 3: + IC(0.709 ns) + CELL(0.914 ns) = 5.151 ns; Loc. = LC_X9_Y6_N4; Fanout = 1; COMB Node = 'pwm_down:pwm_down\|down_deal:down_deal\|Equal5~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { pwm_down:pwm_down|down_deal:down_deal|Equal5~2 pwm_down:pwm_down|down_deal:down_deal|Equal5~4 } "NODE_NAME" } } { "down_deal.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/down_deal.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.524 ns) + CELL(0.740 ns) 8.415 ns pwm_down:pwm_down\|down_deal:down_deal\|Equal5~12 4 COMB LC_X5_Y7_N0 3 " "Info: 4: + IC(2.524 ns) + CELL(0.740 ns) = 8.415 ns; Loc. = LC_X5_Y7_N0; Fanout = 3; COMB Node = 'pwm_down:pwm_down\|down_deal:down_deal\|Equal5~12'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.264 ns" { pwm_down:pwm_down|down_deal:down_deal|Equal5~4 pwm_down:pwm_down|down_deal:down_deal|Equal5~12 } "NODE_NAME" } } { "down_deal.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/down_deal.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.787 ns) + CELL(0.511 ns) 9.713 ns pwm_down:pwm_down\|down_deal:down_deal\|always2~1 5 COMB LC_X5_Y7_N4 3 " "Info: 5: + IC(0.787 ns) + CELL(0.511 ns) = 9.713 ns; Loc. = LC_X5_Y7_N4; Fanout = 3; COMB Node = 'pwm_down:pwm_down\|down_deal:down_deal\|always2~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { pwm_down:pwm_down|down_deal:down_deal|Equal5~12 pwm_down:pwm_down|down_deal:down_deal|always2~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.011 ns) + CELL(0.914 ns) 13.638 ns pwm_down:pwm_down\|down_deal:down_deal\|rsr1\[2\]~122 6 COMB LC_X8_Y8_N7 20 " "Info: 6: + IC(3.011 ns) + CELL(0.914 ns) = 13.638 ns; Loc. = LC_X8_Y8_N7; Fanout = 20; COMB Node = 'pwm_down:pwm_down\|down_deal:down_deal\|rsr1\[2\]~122'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.925 ns" { pwm_down:pwm_down|down_deal:down_deal|always2~1 pwm_down:pwm_down|down_deal:down_deal|rsr1[2]~122 } "NODE_NAME" } } { "down_deal.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/down_deal.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.770 ns) + CELL(1.243 ns) 18.651 ns pwm_down:pwm_down\|down_deal:down_deal\|rsr1\[17\] 7 REG LC_X8_Y5_N5 1 " "Info: 7: + IC(3.770 ns) + CELL(1.243 ns) = 18.651 ns; Loc. = LC_X8_Y5_N5; Fanout = 1; REG Node = 'pwm_down:pwm_down\|down_deal:down_deal\|rsr1\[17\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.013 ns" { pwm_down:pwm_down|down_deal:down_deal|rsr1[2]~122 pwm_down:pwm_down|down_deal:down_deal|rsr1[17] } "NODE_NAME" } } { "down_deal.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/down_deal.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.062 ns ( 27.14 % ) " "Info: Total cell delay = 5.062 ns ( 27.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.589 ns ( 72.86 % ) " "Info: Total interconnect delay = 13.589 ns ( 72.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "18.651 ns" { pwm_down:pwm_down|rcvr:rcvr|tsr[16] pwm_down:pwm_down|down_deal:down_deal|Equal5~2 pwm_down:pwm_down|down_deal:down_deal|Equal5~4 pwm_down:pwm_down|down_deal:down_deal|Equal5~12 pwm_down:pwm_down|down_deal:down_deal|always2~1 pwm_down:pwm_down|down_deal:down_deal|rsr1[2]~122 pwm_down:pwm_down|down_deal:down_deal|rsr1[17] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "18.651 ns" { pwm_down:pwm_down|rcvr:rcvr|tsr[16] {} pwm_down:pwm_down|down_deal:down_deal|Equal5~2 {} pwm_down:pwm_down|down_deal:down_deal|Equal5~4 {} pwm_down:pwm_down|down_deal:down_deal|Equal5~12 {} pwm_down:pwm_down|down_deal:down_deal|always2~1 {} pwm_down:pwm_down|down_deal:down_deal|rsr1[2]~122 {} pwm_down:pwm_down|down_deal:down_deal|rsr1[17] {} } { 0.000ns 2.788ns 0.709ns 2.524ns 0.787ns 3.011ns 3.770ns } { 0.000ns 0.740ns 0.914ns 0.740ns 0.511ns 0.914ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk pwm_down:pwm_down|down_deal:down_deal|rsr1[17] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} pwm_down:pwm_down|down_deal:down_deal|rsr1[17] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk pwm_down:pwm_down|rcvr:rcvr|tsr[16] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} pwm_down:pwm_down|rcvr:rcvr|tsr[16] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "18.651 ns" { pwm_down:pwm_down|rcvr:rcvr|tsr[16] pwm_down:pwm_down|down_deal:down_deal|Equal5~2 pwm_down:pwm_down|down_deal:down_deal|Equal5~4 pwm_down:pwm_down|down_deal:down_deal|Equal5~12 pwm_down:pwm_down|down_deal:down_deal|always2~1 pwm_down:pwm_down|down_deal:down_deal|rsr1[2]~122 pwm_down:pwm_down|down_deal:down_deal|rsr1[17] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "18.651 ns" { pwm_down:pwm_down|rcvr:rcvr|tsr[16] {} pwm_down:pwm_down|down_deal:down_deal|Equal5~2 {} pwm_down:pwm_down|down_deal:down_deal|Equal5~4 {} pwm_down:pwm_down|down_deal:down_deal|Equal5~12 {} pwm_down:pwm_down|down_deal:down_deal|always2~1 {} pwm_down:pwm_down|down_deal:down_deal|rsr1[2]~122 {} pwm_down:pwm_down|down_deal:down_deal|rsr1[17] {} } { 0.000ns 2.788ns 0.709ns 2.524ns 0.787ns 3.011ns 3.770ns } { 0.000ns 0.740ns 0.914ns 0.740ns 0.511ns 0.914ns 1.243ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "clk register pwm_down:pwm_down\|rcvr:rcvr\|tsr\[8\] register pwm_down:pwm_down\|rcvr:rcvr\|tsr\[9\] 1.38 ns " "Info: Minimum slack time is 1.38 ns for clock \"clk\" between source register \"pwm_down:pwm_down\|rcvr:rcvr\|tsr\[8\]\" and destination register \"pwm_down:pwm_down\|rcvr:rcvr\|tsr\[9\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.225 ns + Shortest register register " "Info: + Shortest register to register delay is 1.225 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pwm_down:pwm_down\|rcvr:rcvr\|tsr\[8\] 1 REG LC_X9_Y8_N6 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y8_N6; Fanout = 7; REG Node = 'pwm_down:pwm_down\|rcvr:rcvr\|tsr\[8\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pwm_down:pwm_down|rcvr:rcvr|tsr[8] } "NODE_NAME" } } { "rcvr.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/rcvr.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.945 ns) + CELL(0.280 ns) 1.225 ns pwm_down:pwm_down\|rcvr:rcvr\|tsr\[9\] 2 REG LC_X9_Y8_N2 7 " "Info: 2: + IC(0.945 ns) + CELL(0.280 ns) = 1.225 ns; Loc. = LC_X9_Y8_N2; Fanout = 7; REG Node = 'pwm_down:pwm_down\|rcvr:rcvr\|tsr\[9\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.225 ns" { pwm_down:pwm_down|rcvr:rcvr|tsr[8] pwm_down:pwm_down|rcvr:rcvr|tsr[9] } "NODE_NAME" } } { "rcvr.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/rcvr.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.280 ns ( 22.86 % ) " "Info: Total cell delay = 0.280 ns ( 22.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.945 ns ( 77.14 % ) " "Info: Total interconnect delay = 0.945 ns ( 77.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.225 ns" { pwm_down:pwm_down|rcvr:rcvr|tsr[8] pwm_down:pwm_down|rcvr:rcvr|tsr[9] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.225 ns" { pwm_down:pwm_down|rcvr:rcvr|tsr[8] {} pwm_down:pwm_down|rcvr:rcvr|tsr[9] {} } { 0.000ns 0.945ns } { 0.000ns 0.280ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.155 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.155 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk 25.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clk\" is 25.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clk 25.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clk\" is 25.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.819 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_20 512 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 512; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "UNIT_FINAL.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/UNIT_FINAL.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns pwm_down:pwm_down\|rcvr:rcvr\|tsr\[9\] 2 REG LC_X9_Y8_N2 7 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X9_Y8_N2; Fanout = 7; REG Node = 'pwm_down:pwm_down\|rcvr:rcvr\|tsr\[9\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk pwm_down:pwm_down|rcvr:rcvr|tsr[9] } "NODE_NAME" } } { "rcvr.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/rcvr.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk pwm_down:pwm_down|rcvr:rcvr|tsr[9] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} pwm_down:pwm_down|rcvr:rcvr|tsr[9] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_20 512 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 512; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "UNIT_FINAL.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/UNIT_FINAL.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns pwm_down:pwm_down\|rcvr:rcvr\|tsr\[8\] 2 REG LC_X9_Y8_N6 7 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X9_Y8_N6; Fanout = 7; REG Node = 'pwm_down:pwm_down\|rcvr:rcvr\|tsr\[8\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk pwm_down:pwm_down|rcvr:rcvr|tsr[8] } "NODE_NAME" } } { "rcvr.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/rcvr.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk pwm_down:pwm_down|rcvr:rcvr|tsr[8] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} pwm_down:pwm_down|rcvr:rcvr|tsr[8] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk pwm_down:pwm_down|rcvr:rcvr|tsr[9] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} pwm_down:pwm_down|rcvr:rcvr|tsr[9] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk pwm_down:pwm_down|rcvr:rcvr|tsr[8] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} pwm_down:pwm_down|rcvr:rcvr|tsr[8] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "rcvr.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/rcvr.v" 94 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "rcvr.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/rcvr.v" 94 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk pwm_down:pwm_down|rcvr:rcvr|tsr[9] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} pwm_down:pwm_down|rcvr:rcvr|tsr[9] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk pwm_down:pwm_down|rcvr:rcvr|tsr[8] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} pwm_down:pwm_down|rcvr:rcvr|tsr[8] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.225 ns" { pwm_down:pwm_down|rcvr:rcvr|tsr[8] pwm_down:pwm_down|rcvr:rcvr|tsr[9] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.225 ns" { pwm_down:pwm_down|rcvr:rcvr|tsr[8] {} pwm_down:pwm_down|rcvr:rcvr|tsr[9] {} } { 0.000ns 0.945ns } { 0.000ns 0.280ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk pwm_down:pwm_down|rcvr:rcvr|tsr[9] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} pwm_down:pwm_down|rcvr:rcvr|tsr[9] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk pwm_down:pwm_down|rcvr:rcvr|tsr[8] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} pwm_down:pwm_down|rcvr:rcvr|tsr[8] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "pwm_down:pwm_down\|PWM:PWM\|K_4 col3 clk 9.976 ns register " "Info: tsu for register \"pwm_down:pwm_down\|PWM:PWM\|K_4\" (data pin = \"col3\", clock pin = \"clk\") is 9.976 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.462 ns + Longest pin register " "Info: + Longest pin to register delay is 13.462 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns col3 1 PIN PIN_132 6 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_132; Fanout = 6; PIN Node = 'col3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { col3 } "NODE_NAME" } } { "UNIT_FINAL.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/UNIT_FINAL.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.064 ns) + CELL(0.200 ns) 7.396 ns pwm_down:pwm_down\|PWM:PWM\|always7~15 2 COMB LC_X3_Y4_N9 1 " "Info: 2: + IC(6.064 ns) + CELL(0.200 ns) = 7.396 ns; Loc. = LC_X3_Y4_N9; Fanout = 1; COMB Node = 'pwm_down:pwm_down\|PWM:PWM\|always7~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.264 ns" { col3 pwm_down:pwm_down|PWM:PWM|always7~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.738 ns) + CELL(0.740 ns) 8.874 ns pwm_down:pwm_down\|PWM:PWM\|always7~19 3 COMB LC_X3_Y4_N3 1 " "Info: 3: + IC(0.738 ns) + CELL(0.740 ns) = 8.874 ns; Loc. = LC_X3_Y4_N3; Fanout = 1; COMB Node = 'pwm_down:pwm_down\|PWM:PWM\|always7~19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { pwm_down:pwm_down|PWM:PWM|always7~15 pwm_down:pwm_down|PWM:PWM|always7~19 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.527 ns) + CELL(1.061 ns) 13.462 ns pwm_down:pwm_down\|PWM:PWM\|K_4 4 REG LC_X13_Y7_N4 1 " "Info: 4: + IC(3.527 ns) + CELL(1.061 ns) = 13.462 ns; Loc. = LC_X13_Y7_N4; Fanout = 1; REG Node = 'pwm_down:pwm_down\|PWM:PWM\|K_4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.588 ns" { pwm_down:pwm_down|PWM:PWM|always7~19 pwm_down:pwm_down|PWM:PWM|K_4 } "NODE_NAME" } } { "PWM.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/PWM.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.133 ns ( 23.27 % ) " "Info: Total cell delay = 3.133 ns ( 23.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.329 ns ( 76.73 % ) " "Info: Total interconnect delay = 10.329 ns ( 76.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.462 ns" { col3 pwm_down:pwm_down|PWM:PWM|always7~15 pwm_down:pwm_down|PWM:PWM|always7~19 pwm_down:pwm_down|PWM:PWM|K_4 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.462 ns" { col3 {} col3~combout {} pwm_down:pwm_down|PWM:PWM|always7~15 {} pwm_down:pwm_down|PWM:PWM|always7~19 {} pwm_down:pwm_down|PWM:PWM|K_4 {} } { 0.000ns 0.000ns 6.064ns 0.738ns 3.527ns } { 0.000ns 1.132ns 0.200ns 0.740ns 1.061ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "PWM.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/PWM.v" 22 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_20 512 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 512; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "UNIT_FINAL.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/UNIT_FINAL.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns pwm_down:pwm_down\|PWM:PWM\|K_4 2 REG LC_X13_Y7_N4 1 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X13_Y7_N4; Fanout = 1; REG Node = 'pwm_down:pwm_down\|PWM:PWM\|K_4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk pwm_down:pwm_down|PWM:PWM|K_4 } "NODE_NAME" } } { "PWM.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/PWM.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk pwm_down:pwm_down|PWM:PWM|K_4 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} pwm_down:pwm_down|PWM:PWM|K_4 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.462 ns" { col3 pwm_down:pwm_down|PWM:PWM|always7~15 pwm_down:pwm_down|PWM:PWM|always7~19 pwm_down:pwm_down|PWM:PWM|K_4 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.462 ns" { col3 {} col3~combout {} pwm_down:pwm_down|PWM:PWM|always7~15 {} pwm_down:pwm_down|PWM:PWM|always7~19 {} pwm_down:pwm_down|PWM:PWM|K_4 {} } { 0.000ns 0.000ns 6.064ns 0.738ns 3.527ns } { 0.000ns 1.132ns 0.200ns 0.740ns 1.061ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk pwm_down:pwm_down|PWM:PWM|K_4 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} pwm_down:pwm_down|PWM:PWM|K_4 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk sent pwm_up:pwm_up\|send:send\|sent 10.207 ns register " "Info: tco from clock \"clk\" to destination pin \"sent\" through register \"pwm_up:pwm_up\|send:send\|sent\" is 10.207 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.819 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_20 512 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 512; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "UNIT_FINAL.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/UNIT_FINAL.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns pwm_up:pwm_up\|send:send\|sent 2 REG LC_X14_Y3_N2 2 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X14_Y3_N2; Fanout = 2; REG Node = 'pwm_up:pwm_up\|send:send\|sent'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk pwm_up:pwm_up|send:send|sent } "NODE_NAME" } } { "send.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/send.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk pwm_up:pwm_up|send:send|sent } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} pwm_up:pwm_up|send:send|sent {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "send.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/send.v" 15 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.012 ns + Longest register pin " "Info: + Longest register to pin delay is 6.012 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pwm_up:pwm_up\|send:send\|sent 1 REG LC_X14_Y3_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X14_Y3_N2; Fanout = 2; REG Node = 'pwm_up:pwm_up\|send:send\|sent'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pwm_up:pwm_up|send:send|sent } "NODE_NAME" } } { "send.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/send.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.690 ns) + CELL(2.322 ns) 6.012 ns sent 2 PIN PIN_53 0 " "Info: 2: + IC(3.690 ns) + CELL(2.322 ns) = 6.012 ns; Loc. = PIN_53; Fanout = 0; PIN Node = 'sent'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.012 ns" { pwm_up:pwm_up|send:send|sent sent } "NODE_NAME" } } { "UNIT_FINAL.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/UNIT_FINAL.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 38.62 % ) " "Info: Total cell delay = 2.322 ns ( 38.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.690 ns ( 61.38 % ) " "Info: Total interconnect delay = 3.690 ns ( 61.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.012 ns" { pwm_up:pwm_up|send:send|sent sent } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.012 ns" { pwm_up:pwm_up|send:send|sent {} sent {} } { 0.000ns 3.690ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk pwm_up:pwm_up|send:send|sent } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} pwm_up:pwm_up|send:send|sent {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.012 ns" { pwm_up:pwm_up|send:send|sent sent } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.012 ns" { pwm_up:pwm_up|send:send|sent {} sent {} } { 0.000ns 3.690ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "pwm_down:pwm_down\|rcvr:rcvr\|parity rcvd clk -1.786 ns register " "Info: th for register \"pwm_down:pwm_down\|rcvr:rcvr\|parity\" (data pin = \"rcvd\", clock pin = \"clk\") is -1.786 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.819 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_20 512 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 512; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "UNIT_FINAL.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/UNIT_FINAL.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns pwm_down:pwm_down\|rcvr:rcvr\|parity 2 REG LC_X7_Y5_N4 2 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X7_Y5_N4; Fanout = 2; REG Node = 'pwm_down:pwm_down\|rcvr:rcvr\|parity'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk pwm_down:pwm_down|rcvr:rcvr|parity } "NODE_NAME" } } { "rcvr.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/rcvr.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk pwm_down:pwm_down|rcvr:rcvr|parity } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} pwm_down:pwm_down|rcvr:rcvr|parity {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "rcvr.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/rcvr.v" 26 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.826 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.826 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns rcvd 1 PIN PIN_50 15 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_50; Fanout = 15; PIN Node = 'rcvd'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rcvd } "NODE_NAME" } } { "UNIT_FINAL.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/UNIT_FINAL.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.103 ns) + CELL(0.591 ns) 5.826 ns pwm_down:pwm_down\|rcvr:rcvr\|parity 2 REG LC_X7_Y5_N4 2 " "Info: 2: + IC(4.103 ns) + CELL(0.591 ns) = 5.826 ns; Loc. = LC_X7_Y5_N4; Fanout = 2; REG Node = 'pwm_down:pwm_down\|rcvr:rcvr\|parity'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.694 ns" { rcvd pwm_down:pwm_down|rcvr:rcvr|parity } "NODE_NAME" } } { "rcvr.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/rcvr.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.723 ns ( 29.57 % ) " "Info: Total cell delay = 1.723 ns ( 29.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.103 ns ( 70.43 % ) " "Info: Total interconnect delay = 4.103 ns ( 70.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.826 ns" { rcvd pwm_down:pwm_down|rcvr:rcvr|parity } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.826 ns" { rcvd {} rcvd~combout {} pwm_down:pwm_down|rcvr:rcvr|parity {} } { 0.000ns 0.000ns 4.103ns } { 0.000ns 1.132ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk pwm_down:pwm_down|rcvr:rcvr|parity } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} pwm_down:pwm_down|rcvr:rcvr|parity {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.826 ns" { rcvd pwm_down:pwm_down|rcvr:rcvr|parity } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.826 ns" { rcvd {} rcvd~combout {} pwm_down:pwm_down|rcvr:rcvr|parity {} } { 0.000ns 0.000ns 4.103ns } { 0.000ns 1.132ns 0.591ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "136 " "Info: Peak virtual memory: 136 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 20 09:12:29 2011 " "Info: Processing ended: Thu Oct 20 09:12:29 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
