circuit structdetect : @[:@2.0]
  module structdetect : @[:@3.2]
    input clock : Clock @[:@4.4]
    input reset : UInt<1> @[:@5.4]
    input io_rs1_sel : UInt<5> @[:@6.4]
    input io_rs2_sel : UInt<5> @[:@6.4]
    input io_mem_wb_regwrite : UInt<1> @[:@6.4]
    input io_mem_wb_rd_sel : UInt<5> @[:@6.4]
    output io_fwd_rs1 : UInt<1> @[:@6.4]
    output io_fwd_rs2 : UInt<1> @[:@6.4]
  
    node _T_18 = eq(io_mem_wb_regwrite, UInt<1>("h1")) @[structdetect.scala 16:27:@8.4]
    node _T_19 = eq(io_mem_wb_rd_sel, io_rs1_sel) @[structdetect.scala 16:56:@9.4]
    node _T_20 = and(_T_18, _T_19) @[structdetect.scala 16:35:@10.4]
    node _GEN_0 = mux(_T_20, UInt<1>("h1"), UInt<1>("h0")) @[structdetect.scala 16:72:@11.4]
    node _T_24 = eq(io_mem_wb_regwrite, UInt<1>("h1")) @[structdetect.scala 22:27:@17.4]
    node _T_25 = eq(io_mem_wb_rd_sel, io_rs2_sel) @[structdetect.scala 22:55:@18.4]
    node _T_26 = and(_T_24, _T_25) @[structdetect.scala 22:35:@19.4]
    node _GEN_1 = mux(_T_26, UInt<1>("h1"), UInt<1>("h0")) @[structdetect.scala 22:71:@20.4]
    io_fwd_rs1 <= _GEN_0 @[structdetect.scala 17:16:@12.6 structdetect.scala 19:16:@15.6]
    io_fwd_rs2 <= _GEN_1 @[structdetect.scala 23:16:@21.6 structdetect.scala 25:16:@24.6]
