============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.19-s055_1
  Generated on:           Jan 02 2025  02:41:59 am
  Module:                 BRISC_top_no_io
  Operating conditions:   PVT_1P8V_25C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-14260 ps) Setup Check with Pin U4/result_bus_reg[31]/CK->D
          Group: CLK
     Startpoint: (R) U4/U0_rs2_data_internal_reg[2]/CK
          Clock: (R) CLK
       Endpoint: (R) U4/result_bus_reg[31]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    7000            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    7200          200     
                                              
             Setup:-    1294                  
       Uncertainty:-     300                  
     Required Time:=    5606                  
      Launch Clock:-     200                  
         Data Path:-   19666                  
             Slack:=  -14260                  

#-----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  U4/U0_rs2_data_internal_reg[2]/CK -       -     R     (arrival)   1466     -     0     0     200    (-,-) 
  U4/U0_rs2_data_internal_reg[2]/Q  -       CK->Q F     DFFX1          1  34.7   564  2611    2811    (-,-) 
  U4/g447005/Y                      -       A->Y  F     BUFX3          2 149.4   183  1120    3931    (-,-) 
  U4/g447004/Y                      -       A->Y  R     INVX3          3 208.9   260   518    4449    (-,-) 
  U4/fopt446098/Y                   -       A->Y  F     INVX3          2 109.0   124   280    4729    (-,-) 
  U4/g459314/Y                      -       A->Y  R     NAND2X2        2  92.7   219   416    5145    (-,-) 
  U4/g459313/Y                      -       B->Y  F     NOR2X2         2 109.0   215   377    5522    (-,-) 
  U4/fopt437288/Y                   -       A->Y  F     BUFX4          2 160.4   148   768    6290    (-,-) 
  U4/g441780/Y                      -       B->Y  R     NAND2X3        2 153.4   255   469    6759    (-,-) 
  U4/fopt443241/Y                   -       A->Y  F     INVX3          4 238.2   216   416    7175    (-,-) 
  U4/fopt443240/Y                   -       A->Y  R     INVX3          3 144.9   190   456    7632    (-,-) 
  U4/g460633/Y                      -       B->Y  F     OAI21X1        1  55.8   384   505    8136    (-,-) 
  U4/g460631/Y                      -       B->Y  R     NOR2X2         1  36.3   217   524    8660    (-,-) 
  U4/g459330/Y                      -       D->Y  F     NAND4X1        1  54.7   707   861    9522    (-,-) 
  U4/g461198/Y                      -       A->Y  R     NOR2X2         1  81.7   397   907   10429    (-,-) 
  U4/g459572/Y                      -       A->Y  F     NAND2X3        2 149.4   283   489   10918    (-,-) 
  U4/fopt464221/Y                   -       A->Y  R     INVX3          3 193.8   250   565   11482    (-,-) 
  U4/g464224/Y                      -       B->Y  F     NAND2X3        3 122.3   264   420   11903    (-,-) 
  U4/g464223/Y                      -       B->Y  R     NAND2X2        1  80.6   211   478   12380    (-,-) 
  U4/g460567/Y                      -       B->Y  F     NOR2X3         2 110.2   189   320   12700    (-,-) 
  U4/g460565/Y                      -       B->Y  R     NAND2X2        1  56.9   162   385   13085    (-,-) 
  U4/g460564/Y                      -       B->Y  F     NAND2X2        2  91.4   300   410   13495    (-,-) 
  U4/g460255/Y                      -       B->Y  R     NAND2X2        2  69.6   181   476   13971    (-,-) 
  U4/g300/Y                         -       B->Y  F     AOI21X1        1  79.6   441   642   14613    (-,-) 
  U4/g444037/Y                      -       A->Y  R     NOR2X3         2  90.1   295   747   15360    (-,-) 
  U4/g298/Y                         -       B->Y  F     NOR2X2         1  79.6   167   348   15708    (-,-) 
  U4/g459299/Y                      -       A->Y  R     NOR2X3         2 109.7   322   682   16389    (-,-) 
  U4/g459298/Y                      -       A->Y  F     INVX3          3 171.6   181   371   16760    (-,-) 
  U4/g459297/Y                      -       B->Y  R     NAND2X2        1  82.2   216   430   17190    (-,-) 
  U4/g449182/Y                      -       B->Y  F     NAND2X3        2 135.6   260   432   17622    (-,-) 
  U4/g468483/Y                      -       B->Y  R     NAND2X3        3 151.4   259   538   18161    (-,-) 
  U4/g468486/Y                      -       A->Y  F     NAND2X3        1  54.5   140   303   18463    (-,-) 
  U4/g468485/Y                      -       A->Y  R     NAND2X2        2 119.0   268   478   18941    (-,-) 
  U4/g459513/Y                      -       B->Y  F     NAND2X3        2  66.8   172   329   19270    (-,-) 
  U4/g445488/Y                      -       B->Y  R     OAI21X1        1  33.0   366   596   19866    (-,-) 
  U4/result_bus_reg[31]/D           <<<     -     R     DFFX1          1     -     -     0   19866    (-,-) 
#-----------------------------------------------------------------------------------------------------------

