============================================================
   Tang Dynasty, V5.6.69102
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = C:/Anlogic/TD5.6.6910.2/bin/td.exe
   Built at =   20:14:16 Feb 16 2023
   Run by =     shaka
   Run Date =   Fri Mar 10 17:58:49 2023

   Run on =     BR007
============================================================
RUN-1002 : start command "open_project adc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../Core/fifo.v
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(78)
HDL-1007 : analyze verilog file ../../../Src/top.v
HDL-1007 : undeclared symbol 'clk', assumed default net type 'wire' in ../../../Src/top.v(58)
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../../../Src/top.v(70)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../../../Src/top.v(81)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../../../Src/top.v(91)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../../../Src/top.v(98)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../../../Src/top.v(115)
HDL-1007 : undeclared symbol 'key', assumed default net type 'wire' in ../../../Src/top.v(125)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../../../Src/top.v(129)
HDL-1007 : analyze verilog file ../../../Src/uart_rx.v
HDL-1007 : analyze verilog file ../../../Src/uart_tx.v
HDL-1007 : analyze verilog file ../../../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../../../Src/type_choice.v
HDL-1007 : analyze verilog file ../../../Src/fifo_ctrl.v
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(177)
HDL-1007 : analyze verilog file ../../../Src/anjian.v
RUN-1001 : Project manager successfully analyzed 9 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/adc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.69102.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.69102 , DB_VERSION=46146
RUN-1002 : start command "config_chipwatcher ../../../Debug/adc.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 3 view nodes, 3 trigger nets, 3 data nets.
KIT-1004 : Chipwatcher code = 0011101000111110
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.6910.2/cw/ -file adc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\trigger.sv
HDL-1007 : analyze verilog file adc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in adc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=3,BUS_DIN_NUM=3,BUS_CTRL_NUM=18,BUS_WIDTH='{32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100}) in C:/Anlogic/TD5.6.6910.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=40) in C:/Anlogic/TD5.6.6910.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=40) in C:/Anlogic/TD5.6.6910.2/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.6910.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=3,BUS_DIN_NUM=3,BUS_CTRL_NUM=18,BUS_WIDTH='{32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100}) in C:/Anlogic/TD5.6.6910.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=3,BUS_DIN_NUM=3,BUS_CTRL_NUM=18,BUS_WIDTH='{32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100}) in C:/Anlogic/TD5.6.6910.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in C:/Anlogic/TD5.6.6910.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.6910.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=3,BUS_DIN_NUM=3,BUS_CTRL_NUM=18,BUS_WIDTH='{32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=40)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=40)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=3,BUS_DIN_NUM=3,BUS_CTRL_NUM=18,BUS_WIDTH='{32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=3,BUS_DIN_NUM=3,BUS_CTRL_NUM=18,BUS_WIDTH='{32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model top
SYN-1032 : 1687/11 useful/useless nets, 987/9 useful/useless insts
SYN-1016 : Merged 20 instances.
SYN-1032 : 1536/22 useful/useless nets, 1211/18 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1020 : Optimized 1 distributor mux.
SYN-1015 : Optimize round 1, 179 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 18 IOs to PADs
RUN-1002 : start command "update_pll_param -module top"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 2 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 8 instances.
SYN-1032 : 1715/2 useful/useless nets, 1392/1 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 138 (3.96), #lev = 3 (2.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 138 (3.96), #lev = 3 (2.00)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 308 instances into 138 LUTs, name keeping = 71%.
SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 178 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 86 adder to BLE ...
SYN-4008 : Packed 86 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-4036 : The kept net data_in[7]_dup_3 is useless
SYN-4036 : The kept net data_in[6]_dup_3 is useless
SYN-4036 : The kept net data_in[5]_dup_3 is useless
SYN-4036 : The kept net data_in[4]_dup_3 is useless
SYN-4036 : The kept net data_in[3]_dup_3 is useless
SYN-4036 : The kept net data_in[2]_dup_3 is useless
SYN-4036 : The kept net data_in[1]_dup_3 is useless
SYN-4036 : The kept net data_in[0]_dup_3 is useless
SYN-5055 WARNING: The kept net type/reset_n will be merged to another kept net type_reset_n
SYN-5055 WARNING: The kept net fifo_list/fifo_list/re will be merged to another kept net fifo_list/re
SYN-5055 WARNING: The kept net fifo_list/fifo_list/we will be merged to another kept net fifo_list/we
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[13] will be merged to another kept net fifo_list/wrusedw[13]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[12] will be merged to another kept net fifo_list/wrusedw[12]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[11] will be merged to another kept net fifo_list/wrusedw[11]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[10] will be merged to another kept net fifo_list/wrusedw[10]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[9] will be merged to another kept net fifo_list/wrusedw[9]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[8] will be merged to another kept net fifo_list/wrusedw[8]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[7] will be merged to another kept net fifo_list/wrusedw[7]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net pll_list/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (98 clock/control pins, 0 other pins).
SYN-4027 : Net fifo_list/fifo_list/ram_inst/clkb is clkc2 of pll pll_list/pll_inst.
SYN-4019 : Net clk_in_dup_3 is refclk of pll pll_list/pll_inst.
SYN-4020 : Net clk_in_dup_3 is fbclk of pll pll_list/pll_inst.
SYN-4024 : Net "adc/clk_adc" drives clk pins.
SYN-4025 : Tag rtl::Net adc/clk_adc as clock net
SYN-4025 : Tag rtl::Net clk_in_dup_3 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net fifo_list/fifo_list/ram_inst/clkb as clock net
SYN-4025 : Tag rtl::Net pll_list/clk0_out as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net adc/clk_adc to drive 9 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 988 instances
RUN-0007 : 403 luts, 406 seqs, 96 mslices, 51 lslices, 18 pads, 7 brams, 0 dsps
RUN-1001 : There are total 1321 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 815 nets have 2 pins
RUN-1001 : 387 nets have [3 - 5] pins
RUN-1001 : 71 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 13 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      7      
RUN-1001 :   No   |  No   |  Yes  |     252     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     147     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    4    |   7   |     7      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 15
PHY-3001 : Initial placement ...
PHY-3001 : design contains 986 instances, 403 luts, 406 seqs, 147 slices, 21 macros(147 instances: 96 mslices 51 lslices)
PHY-0007 : Cell area utilization is 3%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 268439
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 986.
PHY-3001 : End clustering;  0.000020s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 167034, overlap = 24.75
PHY-3002 : Step(2): len = 111453, overlap = 22.5
PHY-3002 : Step(3): len = 81466, overlap = 22.5
PHY-3002 : Step(4): len = 72110.5, overlap = 22.5
PHY-3002 : Step(5): len = 54007.8, overlap = 20.25
PHY-3002 : Step(6): len = 51214.7, overlap = 20.25
PHY-3002 : Step(7): len = 45265.7, overlap = 20.25
PHY-3002 : Step(8): len = 43437.7, overlap = 22.5
PHY-3002 : Step(9): len = 38857, overlap = 20.25
PHY-3002 : Step(10): len = 37565.6, overlap = 20.25
PHY-3002 : Step(11): len = 34236.3, overlap = 20.25
PHY-3002 : Step(12): len = 33382.6, overlap = 20.4375
PHY-3002 : Step(13): len = 31771.8, overlap = 20.3125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.34465e-05
PHY-3002 : Step(14): len = 36225.9, overlap = 20.3125
PHY-3002 : Step(15): len = 36678.9, overlap = 20.25
PHY-3002 : Step(16): len = 37329.5, overlap = 20.25
PHY-3002 : Step(17): len = 37440.4, overlap = 20.25
PHY-3002 : Step(18): len = 35279, overlap = 20.25
PHY-3002 : Step(19): len = 35037.3, overlap = 20.25
PHY-3002 : Step(20): len = 35152.8, overlap = 20.25
PHY-3002 : Step(21): len = 35635.4, overlap = 20.25
PHY-3002 : Step(22): len = 35599.3, overlap = 20.25
PHY-3002 : Step(23): len = 33885.8, overlap = 22
PHY-3002 : Step(24): len = 33863.3, overlap = 17.5
PHY-3002 : Step(25): len = 34244.8, overlap = 17
PHY-3002 : Step(26): len = 34368.1, overlap = 17
PHY-3002 : Step(27): len = 34284, overlap = 16.25
PHY-3002 : Step(28): len = 32233.8, overlap = 20.5
PHY-3002 : Step(29): len = 31671.2, overlap = 20.5
PHY-3002 : Step(30): len = 31826, overlap = 20.25
PHY-3002 : Step(31): len = 31819.5, overlap = 20.25
PHY-3002 : Step(32): len = 29672.6, overlap = 20.25
PHY-3002 : Step(33): len = 29835.2, overlap = 20.25
PHY-3002 : Step(34): len = 29870.6, overlap = 20.25
PHY-3002 : Step(35): len = 29762.9, overlap = 20.25
PHY-3002 : Step(36): len = 29403.1, overlap = 20.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.6893e-05
PHY-3002 : Step(37): len = 30203.3, overlap = 24.75
PHY-3002 : Step(38): len = 30248.8, overlap = 24.75
PHY-3002 : Step(39): len = 30291.4, overlap = 24.75
PHY-3002 : Step(40): len = 30265.4, overlap = 18
PHY-3002 : Step(41): len = 30286.2, overlap = 18
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.37861e-05
PHY-3002 : Step(42): len = 30826.7, overlap = 18
PHY-3002 : Step(43): len = 30962.6, overlap = 18
PHY-3002 : Step(44): len = 31646.4, overlap = 11.25
PHY-3002 : Step(45): len = 32263.7, overlap = 11.25
PHY-3002 : Step(46): len = 31722.4, overlap = 11.25
PHY-3002 : Step(47): len = 31657.5, overlap = 11.25
PHY-3002 : Step(48): len = 31633.3, overlap = 11.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000107572
PHY-3002 : Step(49): len = 31764.8, overlap = 11.25
PHY-3002 : Step(50): len = 31778.8, overlap = 11.25
PHY-3002 : Step(51): len = 31824.7, overlap = 11.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000215144
PHY-3002 : Step(52): len = 31906.9, overlap = 11.25
PHY-3002 : Step(53): len = 31937.6, overlap = 11.25
PHY-3002 : Step(54): len = 32300, overlap = 11.25
PHY-3002 : Step(55): len = 32290.8, overlap = 11.25
PHY-3002 : Step(56): len = 32279.1, overlap = 11.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016828s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(57): len = 32564.8, overlap = 4.9375
PHY-3002 : Step(58): len = 32596.2, overlap = 5.03125
PHY-3002 : Step(59): len = 31596.4, overlap = 7.15625
PHY-3002 : Step(60): len = 31530.8, overlap = 8.375
PHY-3002 : Step(61): len = 30855.1, overlap = 17.4375
PHY-3002 : Step(62): len = 31309.4, overlap = 21.75
PHY-3002 : Step(63): len = 29661.5, overlap = 20.4688
PHY-3002 : Step(64): len = 28690.2, overlap = 18.0625
PHY-3002 : Step(65): len = 28812.6, overlap = 16.8438
PHY-3002 : Step(66): len = 28328.3, overlap = 17.1562
PHY-3002 : Step(67): len = 28460.1, overlap = 15.875
PHY-3002 : Step(68): len = 27869.4, overlap = 15.125
PHY-3002 : Step(69): len = 28151.4, overlap = 15.375
PHY-3002 : Step(70): len = 27949.9, overlap = 15.625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000819496
PHY-3002 : Step(71): len = 27568.3, overlap = 15.375
PHY-3002 : Step(72): len = 27676.8, overlap = 15.5
PHY-3002 : Step(73): len = 27453.4, overlap = 16.0625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00163899
PHY-3002 : Step(74): len = 27062.1, overlap = 15.3125
PHY-3002 : Step(75): len = 27062.1, overlap = 15.3125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.26645e-05
PHY-3002 : Step(76): len = 28871.9, overlap = 43.4688
PHY-3002 : Step(77): len = 29118.2, overlap = 41.0938
PHY-3002 : Step(78): len = 29366.6, overlap = 27.625
PHY-3002 : Step(79): len = 29526.5, overlap = 26.4375
PHY-3002 : Step(80): len = 29061.1, overlap = 26.0625
PHY-3002 : Step(81): len = 29193.1, overlap = 25.9062
PHY-3002 : Step(82): len = 29210.8, overlap = 29.4062
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.5329e-05
PHY-3002 : Step(83): len = 28661.1, overlap = 31.1875
PHY-3002 : Step(84): len = 28791.4, overlap = 28.2812
PHY-3002 : Step(85): len = 28951.4, overlap = 28.2188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.0658e-05
PHY-3002 : Step(86): len = 28931.3, overlap = 27.5938
PHY-3002 : Step(87): len = 29034.4, overlap = 27.4062
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000101316
PHY-3002 : Step(88): len = 29421, overlap = 28.9375
PHY-3002 : Step(89): len = 29421, overlap = 28.9375
PHY-3002 : Step(90): len = 29117, overlap = 26.9062
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000202632
PHY-3002 : Step(91): len = 29574.4, overlap = 27.5
PHY-3002 : Step(92): len = 29574.4, overlap = 27.5
PHY-3002 : Step(93): len = 29225.1, overlap = 24.375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000405264
PHY-3002 : Step(94): len = 29626.7, overlap = 25.125
PHY-3002 : Step(95): len = 29626.7, overlap = 25.125
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000810528
PHY-3002 : Step(96): len = 29742.5, overlap = 25.0938
PHY-3002 : Step(97): len = 29758.9, overlap = 24.875
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00162106
PHY-3002 : Step(98): len = 29688.8, overlap = 25.125
PHY-3002 : Step(99): len = 29688.8, overlap = 25.125
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00324211
PHY-3002 : Step(100): len = 29662, overlap = 25.125
PHY-3002 : Step(101): len = 29639.6, overlap = 23.375
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00648422
PHY-3002 : Step(102): len = 29656.8, overlap = 23.375
PHY-3002 : Step(103): len = 29632.8, overlap = 23.375
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.0112417
PHY-3002 : Step(104): len = 29653.7, overlap = 23.375
PHY-3002 : Step(105): len = 29703, overlap = 24.375
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.0224833
PHY-3002 : Step(106): len = 29694.8, overlap = 24.375
PHY-3002 : Step(107): len = 29694.8, overlap = 24.375
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 58.62 peak overflow 3.75
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1321.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 32592, over cnt = 101(0%), over = 412, worst = 17
PHY-1001 : End global iterations;  0.080964s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (19.3%)

PHY-1001 : Congestion index: top1 = 30.84, top5 = 14.69, top10 = 9.14, top15 = 6.58.
PHY-1001 : End incremental global routing;  0.146066s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (32.1%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 4934, tnet num: 1319, tinst num: 986, tnode num: 6436, tedge num: 8223.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.163775s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (95.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.329627s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (66.4%)

OPT-1001 : Current memory(MB): used = 195, reserve = 160, peak = 195.
OPT-1001 : End physical optimization;  0.343633s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (68.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 403 LUT to BLE ...
SYN-4008 : Packed 403 LUT and 222 SEQ to BLE.
SYN-4003 : Packing 184 remaining SEQ's ...
SYN-4005 : Packed 99 SEQ with LUT/SLICE
SYN-4006 : 99 single LUT's are left
SYN-4006 : 85 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 488/809 primitive instances ...
PHY-3001 : End packing;  0.038787s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (80.6%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 458 instances
RUN-1001 : 213 mslices, 213 lslices, 18 pads, 7 brams, 0 dsps
RUN-1001 : There are total 1105 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 590 nets have 2 pins
RUN-1001 : 393 nets have [3 - 5] pins
RUN-1001 : 75 nets have [6 - 10] pins
RUN-1001 : 23 nets have [11 - 20] pins
RUN-1001 : 13 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 456 instances, 426 slices, 21 macros(147 instances: 96 mslices 51 lslices)
PHY-3001 : Cell area utilization is 5%
PHY-3001 : After packing: Len = 29996.8, Over = 31
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.83479e-05
PHY-3002 : Step(108): len = 29517.3, overlap = 30.75
PHY-3002 : Step(109): len = 29678.9, overlap = 31.75
PHY-3002 : Step(110): len = 29515.9, overlap = 31.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.66957e-05
PHY-3002 : Step(111): len = 29299.6, overlap = 31.75
PHY-3002 : Step(112): len = 29338.3, overlap = 30.75
PHY-3002 : Step(113): len = 29413.6, overlap = 28.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000113391
PHY-3002 : Step(114): len = 29745.3, overlap = 25.75
PHY-3002 : Step(115): len = 29745.3, overlap = 25.75
PHY-3002 : Step(116): len = 29608, overlap = 25.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.197795s wall, 0.031250s user + 0.046875s system = 0.078125s CPU (39.5%)

PHY-3001 : Trial Legalized: Len = 39530.2
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00339336
PHY-3002 : Step(117): len = 37994.1, overlap = 2
PHY-3002 : Step(118): len = 35632.1, overlap = 5.75
PHY-3002 : Step(119): len = 35280.4, overlap = 6.5
PHY-3002 : Step(120): len = 33491.3, overlap = 8
PHY-3002 : Step(121): len = 33149.8, overlap = 9
PHY-3002 : Step(122): len = 33063.9, overlap = 9
PHY-3002 : Step(123): len = 32928.4, overlap = 9.25
PHY-3002 : Step(124): len = 32850.7, overlap = 9.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00678671
PHY-3002 : Step(125): len = 32837.5, overlap = 9.25
PHY-3002 : Step(126): len = 32666, overlap = 9.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0135734
PHY-3002 : Step(127): len = 32653.8, overlap = 9.75
PHY-3002 : Step(128): len = 32597.7, overlap = 9.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005198s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 36384.1, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.004703s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 1 instances has been re-located, deltaX = 0, deltaY = 1, maxDist = 1.
PHY-3001 : Final: Len = 36412.1, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 38/1105.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 41944, over cnt = 106(0%), over = 173, worst = 5
PHY-1002 : len = 43152, over cnt = 36(0%), over = 37, worst = 2
PHY-1002 : len = 43616, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 43680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.136248s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (68.8%)

PHY-1001 : Congestion index: top1 = 27.44, top5 = 17.78, top10 = 12.00, top15 = 8.77.
PHY-1001 : End incremental global routing;  0.201115s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (69.9%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 4188, tnet num: 1103, tinst num: 456, tnode num: 5310, tedge num: 7345.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.200434s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (78.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.421050s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (74.2%)

OPT-1001 : Current memory(MB): used = 199, reserve = 163, peak = 199.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.001554s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 930/1105.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 43680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.008161s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (191.5%)

PHY-1001 : Congestion index: top1 = 27.44, top5 = 17.78, top10 = 12.00, top15 = 8.77.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.001912s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 26.965517
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.503315s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (77.6%)

RUN-1003 : finish command "place" in  6.104540s wall, 1.546875s user + 0.765625s system = 2.312500s CPU (37.9%)

RUN-1004 : used memory is 180 MB, reserved memory is 146 MB, peak memory is 200 MB
RUN-1002 : start command "export_db adc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 458 instances
RUN-1001 : 213 mslices, 213 lslices, 18 pads, 7 brams, 0 dsps
RUN-1001 : There are total 1105 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 590 nets have 2 pins
RUN-1001 : 393 nets have [3 - 5] pins
RUN-1001 : 75 nets have [6 - 10] pins
RUN-1001 : 23 nets have [11 - 20] pins
RUN-1001 : 13 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 4188, tnet num: 1103, tinst num: 456, tnode num: 5310, tedge num: 7345.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 213 mslices, 213 lslices, 18 pads, 7 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1103 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 568 clock pins, and constraint 1121 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 41584, over cnt = 106(0%), over = 174, worst = 5
PHY-1002 : len = 42864, over cnt = 32(0%), over = 34, worst = 2
PHY-1002 : len = 43320, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 43336, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.142966s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (43.7%)

PHY-1001 : Congestion index: top1 = 27.48, top5 = 17.76, top10 = 11.99, top15 = 8.74.
PHY-1001 : End global routing;  0.204183s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (53.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 227, reserve = 192, peak = 241.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_in_dup_3 will be routed on clock mesh
PHY-5010 WARNING: Net data_in[7]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[6]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[5]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[4]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[3]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[2]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[1]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[0]_dup_3 is skipped due to 0 input or output
PHY-1001 : clock net adc/clk_adc_syn_4 will be merged with clock adc/clk_adc
PHY-1001 : net fifo_list/fifo_list/ram_inst/clkb will be routed on clock mesh
PHY-1001 : clock net pll_list/clk0_out will be merged with clock pll_list/clk0_buf
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net data_in[7]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[6]_dup_3 is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Current memory(MB): used = 494, reserve = 464, peak = 494.
PHY-1001 : End build detailed router design. 4.046478s wall, 3.390625s user + 0.031250s system = 3.421875s CPU (84.6%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 18600, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.729735s wall, 1.406250s user + 0.000000s system = 1.406250s CPU (81.3%)

PHY-1001 : Current memory(MB): used = 526, reserve = 497, peak = 526.
PHY-1001 : End phase 1; 1.741837s wall, 1.421875s user + 0.000000s system = 1.421875s CPU (81.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 85% nets.
PHY-1022 : len = 128680, over cnt = 25(0%), over = 25, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 526, reserve = 497, peak = 527.
PHY-1001 : End initial routed; 2.532147s wall, 1.562500s user + 0.015625s system = 1.578125s CPU (62.3%)

PHY-1001 : Current memory(MB): used = 526, reserve = 497, peak = 527.
PHY-1001 : End phase 2; 2.532206s wall, 1.562500s user + 0.015625s system = 1.578125s CPU (62.3%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 128472, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.030013s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (52.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 128504, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.024253s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (64.4%)

PHY-1001 : Commit to database.....
PHY-1001 : 5 feed throughs used by 5 nets
PHY-1001 : End commit to database; 0.139903s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (33.5%)

PHY-1001 : Current memory(MB): used = 538, reserve = 509, peak = 538.
PHY-1001 : End phase 3; 0.327844s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (62.0%)

PHY-1003 : Routed, final wirelength = 128504
PHY-1001 : Current memory(MB): used = 539, reserve = 509, peak = 539.
PHY-1001 : End export database. 0.015450s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (202.3%)

PHY-1001 : End detail routing;  8.920649s wall, 6.812500s user + 0.078125s system = 6.890625s CPU (77.2%)

RUN-1003 : finish command "route" in  9.427115s wall, 7.171875s user + 0.093750s system = 7.265625s CPU (77.1%)

RUN-1004 : used memory is 472 MB, reserved memory is 443 MB, peak memory is 539 MB
RUN-1002 : start command "report_area -io_info -file adc_phy.area"
RUN-1001 : standard
***Report Model: top Device: EG4S20NG88***

IO Statistics
#IO                        18
  #input                   13
  #output                   5
  #inout                    0

Utilization Statistics
#lut                      715   out of  19600    3.65%
#reg                      422   out of  19600    2.15%
#le                       800
  #lut only               378   out of    800   47.25%
  #reg only                85   out of    800   10.62%
  #lut&reg                337   out of    800   42.12%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   3
  #fifo9k                   0
#bram32k                    4   out of     16   25.00%
#pad                       18   out of     66   27.27%
  #ireg                    10
  #oreg                     5
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet                             Type               DriverType         Driver                      Fanout
#1        fifo_list/fifo_list/ram_inst/clkb    GCLK               pll                pll_list/pll_inst.clkc2     202
#2        config_inst_syn_9                    GCLK               config             config_inst.jtck            58
#3        clk_in_dup_3                         GCLK               io                 clk_in_syn_4.di             17
#4        adc/clk_adc                          GCLK               lslice             adc/clk_adc_reg_syn_8.q0    8
#5        pll_list/clk0_buf                    GCLK               pll                pll_list/pll_inst.clkc0     0


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
    clk_in        INPUT        P34        LVCMOS25          N/A          PULLUP       NONE     
  data_in[7]      INPUT         P2        LVCMOS25          N/A          PULLUP       IREG     
  data_in[6]      INPUT         P3        LVCMOS25          N/A          PULLUP       IREG     
  data_in[5]      INPUT         P4        LVCMOS25          N/A          PULLUP       IREG     
  data_in[4]      INPUT         P5        LVCMOS25          N/A          PULLUP       IREG     
  data_in[3]      INPUT        P10        LVCMOS25          N/A          PULLUP       IREG     
  data_in[2]      INPUT        P11        LVCMOS25          N/A          PULLUP       IREG     
  data_in[1]      INPUT        P12        LVCMOS25          N/A          PULLUP       IREG     
  data_in[0]      INPUT        P13        LVCMOS25          N/A          PULLUP       IREG     
     eoc          INPUT        P60        LVCMOS25          N/A          PULLUP       NONE     
    key_in        INPUT        P50        LVCMOS25          N/A          PULLUP       IREG     
   reset_n        INPUT        P19        LVCMOS25          N/A           N/A         NONE     
   uart_rxd       INPUT        P54        LVCMOS25          N/A          PULLUP       IREG     
   adc_clk       OUTPUT        P57        LVCMOS25           8            NONE        OREG     
     ale         OUTPUT        P23        LVCMOS25           8            N/A         OREG     
      oe         OUTPUT        P86        LVCMOS25           8            NONE        OREG     
    start        OUTPUT        P59        LVCMOS25           8            NONE        OREG     
   uart_txd      OUTPUT        P52        LVCMOS25           8            NONE      OREG;TREG  

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------+
|Instance                            |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------+
|top                                 |top            |800    |568     |147     |438     |7       |0       |
|  adc                               |adc_ctrl       |32     |26      |6       |16      |0       |0       |
|  anjian_list                       |anjian         |42     |34      |6       |23      |0       |0       |
|  fifo_list                         |fifo_ctrl      |148    |92      |44      |69      |4       |0       |
|    fifo_list                       |fifo           |115    |67      |36      |55      |4       |0       |
|      ram_inst                      |ram_infer_fifo |12     |12      |0       |11      |4       |0       |
|  pll_list                          |pll            |0      |0       |0       |0       |0       |0       |
|  rx                                |uart_rx        |50     |43      |6       |35      |0       |0       |
|  tx                                |uart_tx        |62     |49      |8       |37      |0       |0       |
|  type                              |type_choice    |116    |108     |8       |63      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER |347    |213     |69      |177     |0       |0       |
|    wrapper_cwc_top                 |cwc_top        |347    |213     |69      |177     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int    |101    |47      |0       |95      |0       |0       |
|        reg_inst                    |register       |99     |45      |0       |93      |0       |0       |
|        tap_inst                    |tap            |2      |2       |0       |2       |0       |0       |
|      trigger_inst                  |trigger        |246    |166     |69      |82      |0       |0       |
|        bus_inst                    |bus_top        |3      |2       |0       |3       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det        |1      |0       |0       |1       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det        |2      |2       |0       |2       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl       |162    |125     |37      |53      |0       |0       |
+---------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       571   
    #2         2       267   
    #3         3        79   
    #4         4        47   
    #5        5-10      77   
    #6       11-50      29   
    #7       51-100     2    
  Average     2.58           

RUN-1002 : start command "export_db adc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_bid adc_inst.bid"
PRG-1000 : <!-- HMAC is: 9b2a282326b151186b68da378f913c944ac3945fe24325c34f34b5078a2dc8d8 -->
RUN-1002 : start command "bitgen -bit adc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 456
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1105, pip num: 9707
BIT-1002 : Init feedthrough completely, num: 5
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1200 valid insts, and 27403 bits set as '1'.
BIT-1004 : the usercode register value: 00000000100000000011101000111110
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file adc.bit.
RUN-1003 : finish command "bitgen -bit adc.bit" in  2.361747s wall, 11.656250s user + 0.171875s system = 11.828125s CPU (500.8%)

RUN-1004 : used memory is 473 MB, reserved memory is 441 MB, peak memory is 674 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230310_175849.log"
