#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Mon Jul  2 14:40:58 2018
# Process ID: 10260
# Current directory: C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10640 C:\Users\Kharitonov_AY\WORKSPACE\dac\ad9142\ad9142\ad9142.xpr
# Log file: C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/vivado.log
# Journal file: C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Kharitonov_AY/WORKSPACE/dac/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Kharitonov_AY/WORKSPACE/adc/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Kharitonov_AY/WORKSPACE/tsos/ip_repo/tribuffer_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 887.320 ; gain = 174.281
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/dac_design.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- rs.local:user:DifferentialOutBuffer:1.0 - DifferentialOutBuffer_0
Adding cell -- rs.local:user:DifferentialOutBuffer:1.0 - DifferentialOutBuffer_1
Adding cell -- xilinx.com:ip:ila:6.2 - ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- rs.local:user:DifferentialOutBuffer:1.0 - DifferentialOutBuffer_2
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding cell -- rs.local:user:handmadedds:1.0 - handmadedds_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- rs.local:user:tribuffer:1.0 - tribuffer_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /DAC_CLKP(clk) and /DifferentialOutBuffer_0/outp(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /DAC_CLKM(clk) and /DifferentialOutBuffer_0/outm(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /DAC_DCIP(clk) and /DifferentialOutBuffer_1/outp(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /DAC_DCIM(clk) and /DifferentialOutBuffer_1/outm(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out2(clk) and /DifferentialOutBuffer_0/ins(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out2(clk) and /DifferentialOutBuffer_1/ins(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out2(clk) and /ila_0/probe2(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /SPI_CLK(clk) and /processing_system7_0/SPI0_SCLK_O(undef)
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <dac_design> from BD file <C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/dac_design.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1004.227 ; gain = 96.355
launch_runs impl_1 -jobs 2
[Mon Jul  2 14:42:54 2018] Launched impl_1...
Run output will be captured here: C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Jul  2 14:45:31 2018] Launched impl_1...
Run output will be captured here: C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.runs/impl_1/runme.log
regenerate_bd_layout
save_bd_design
Wrote  : <C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ui/bd_dc19b177.ui> 
file copy -force C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.runs/impl_1/dac_design_wrapper.sysdef C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf

WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} CONFIG.PCW_UART0_PERIPHERAL_ENABLE {0} CONFIG.PCW_UART1_PERIPHERAL_ENABLE {1}] [get_bd_cells processing_system7_0]
endgroup
save_bd_design
Wrote  : <C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/dac_design.bd> 
Wrote  : <C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ui/bd_dc19b177.ui> 
reset_run synth_1
reset_run dac_design_processing_system7_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
Wrote  : <C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/dac_design.bd> 
VHDL Output written to : C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/synth/dac_design.vhd
VHDL Output written to : C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/sim/dac_design.vhd
VHDL Output written to : C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/hdl/dac_design_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block handmadedds_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DifferentialOutBuffer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DifferentialOutBuffer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DifferentialOutBuffer_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tribuffer_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ip/dac_design_auto_pc_0/dac_design_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/hw_handoff/dac_design.hwh
Generated Block Design Tcl file C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/hw_handoff/dac_design_bd.tcl
Generated Hardware Definition File C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/synth/dac_design.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP dac_design_auto_pc_0, cache-ID = 6cea5816ef956c05; cache size = 25.602 MB.
[Mon Jul  2 15:16:04 2018] Launched dac_design_processing_system7_0_0_synth_1, synth_1...
Run output will be captured here:
dac_design_processing_system7_0_0_synth_1: C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.runs/dac_design_processing_system7_0_0_synth_1/runme.log
synth_1: C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.runs/synth_1/runme.log
[Mon Jul  2 15:16:04 2018] Launched impl_1...
Run output will be captured here: C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1221.500 ; gain = 129.555
file copy -force C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.runs/impl_1/dac_design_wrapper.sysdef C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf

startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_quad_spi:3.2 axi_quad_spi_0
endgroup
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
set_property -dict [list CONFIG.C_USE_STARTUP {0} CONFIG.C_USE_STARTUP_INT {0}] [get_bd_cells axi_quad_spi_0]
regenerate_bd_layout
regenerate_bd_layout
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins processing_system7_0/SPI0_SCLK_I]
WARNING: [BD 41-1306] The connection to interface pin /processing_system7_0/SPI0_SCLK_I is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
connect_bd_net [get_bd_pins processing_system7_0/SPI0_MOSI_I] [get_bd_pins xlconstant_0/dout]
WARNING: [BD 41-1306] The connection to interface pin /processing_system7_0/SPI0_MOSI_I is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
save_bd_design
Wrote  : <C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/dac_design.bd> 
Wrote  : <C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ui/bd_dc19b177.ui> 
regenerate_bd_layout
delete_bd_objs [get_bd_cells axi_quad_spi_0]
save_bd_design
Wrote  : <C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/dac_design.bd> 
Wrote  : <C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ui/bd_dc19b177.ui> 
regenerate_bd_layout
save_bd_design
Wrote  : <C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ui/bd_dc19b177.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
Wrote  : <C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/dac_design.bd> 
VHDL Output written to : C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/synth/dac_design.vhd
VHDL Output written to : C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/sim/dac_design.vhd
VHDL Output written to : C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/hdl/dac_design_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block handmadedds_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DifferentialOutBuffer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DifferentialOutBuffer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DifferentialOutBuffer_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tribuffer_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ip/dac_design_auto_pc_0/dac_design_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/hw_handoff/dac_design.hwh
Generated Block Design Tcl file C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/hw_handoff/dac_design_bd.tcl
Generated Hardware Definition File C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/synth/dac_design.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP dac_design_auto_pc_0, cache-ID = 6cea5816ef956c05; cache size = 26.342 MB.
[Mon Jul  2 16:25:26 2018] Launched synth_1...
Run output will be captured here: C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.runs/synth_1/runme.log
[Mon Jul  2 16:25:26 2018] Launched impl_1...
Run output will be captured here: C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1440.488 ; gain = 43.094
file copy -force C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.runs/impl_1/dac_design_wrapper.sysdef C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf

launch_sdk -workspace C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.sdk -hwspec C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.sdk -hwspec C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
regenerate_bd_layout
delete_bd_objs [get_bd_nets xlconstant_1_dout]
connect_bd_net [get_bd_ports DAC_TXEN] [get_bd_pins xlconstant_1/dout]
connect_bd_net [get_bd_pins DifferentialOutBuffer_2/ins] [get_bd_pins xlconstant_1/dout]
connect_bd_net [get_bd_ports DAC_RESET] [get_bd_pins xlconstant_0/dout]
save_bd_design
Wrote  : <C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/dac_design.bd> 
Wrote  : <C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ui/bd_dc19b177.ui> 
save_bd_design: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1445.949 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
Wrote  : <C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/dac_design.bd> 
VHDL Output written to : C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/synth/dac_design.vhd
VHDL Output written to : C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/sim/dac_design.vhd
VHDL Output written to : C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/hdl/dac_design_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block handmadedds_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DifferentialOutBuffer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DifferentialOutBuffer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DifferentialOutBuffer_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tribuffer_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ip/dac_design_auto_pc_0/dac_design_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/hw_handoff/dac_design.hwh
Generated Block Design Tcl file C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/hw_handoff/dac_design_bd.tcl
Generated Hardware Definition File C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/synth/dac_design.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP dac_design_auto_pc_0, cache-ID = 6cea5816ef956c05; cache size = 26.342 MB.
[Tue Jul  3 15:04:37 2018] Launched synth_1...
Run output will be captured here: C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.runs/synth_1/runme.log
[Tue Jul  3 15:04:38 2018] Launched impl_1...
Run output will be captured here: C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:46 . Memory (MB): peak = 1485.375 ; gain = 39.426
file copy -force C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.runs/impl_1/dac_design_wrapper.sysdef C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf

delete_bd_objs [get_bd_nets xlconstant_0_dout]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets xlconstant_0_dout]'
disconnect_bd_net /xlconstant_0_dout [get_bd_ports DAC_RESET]
undo
INFO: [Common 17-17] undo 'disconnect_bd_net /xlconstant_0_dout [get_bd_ports DAC_RESET]'
regenerate_bd_layout
undo
INFO: [Common 17-17] undo 'regenerate_bd_layout'
disconnect_bd_net /xlconstant_0_dout [get_bd_ports DAC_RESET]
connect_bd_net [get_bd_ports DAC_RESET] [get_bd_pins xlconstant_1/dout]
save_bd_design
Wrote  : <C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/dac_design.bd> 
Wrote  : <C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ui/bd_dc19b177.ui> 
regenerate_bd_layout
save_bd_design
Wrote  : <C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ui/bd_dc19b177.ui> 
regenerate_bd_layout
save_bd_design
Wrote  : <C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ui/bd_dc19b177.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
Wrote  : <C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/dac_design.bd> 
VHDL Output written to : C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/synth/dac_design.vhd
VHDL Output written to : C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/sim/dac_design.vhd
VHDL Output written to : C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/hdl/dac_design_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block handmadedds_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DifferentialOutBuffer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DifferentialOutBuffer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DifferentialOutBuffer_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tribuffer_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ip/dac_design_auto_pc_0/dac_design_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/hw_handoff/dac_design.hwh
Generated Block Design Tcl file C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/hw_handoff/dac_design_bd.tcl
Generated Hardware Definition File C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/synth/dac_design.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP dac_design_auto_pc_0, cache-ID = 6cea5816ef956c05; cache size = 26.342 MB.
[Tue Jul  3 15:16:54 2018] Launched synth_1...
Run output will be captured here: C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.runs/synth_1/runme.log
[Tue Jul  3 15:16:54 2018] Launched impl_1...
Run output will be captured here: C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1524.957 ; gain = 37.656
file copy -force C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.runs/impl_1/dac_design_wrapper.sysdef C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf

startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {400.000} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {400.000} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {12} CONFIG.MMCM_CLKOUT0_DIVIDE_F {3} CONFIG.MMCM_CLKOUT1_DIVIDE {3} CONFIG.MMCM_CLKOUT2_DIVIDE {12} CONFIG.CLKOUT1_JITTER {90.074} CONFIG.CLKOUT1_PHASE_ERROR {87.180} CONFIG.CLKOUT2_JITTER {90.074} CONFIG.CLKOUT2_PHASE_ERROR {87.180} CONFIG.CLKOUT3_JITTER {115.831} CONFIG.CLKOUT3_PHASE_ERROR {87.180}] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
Wrote  : <C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/dac_design.bd> 
Wrote  : <C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ui/bd_dc19b177.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
Wrote  : <C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/dac_design.bd> 
VHDL Output written to : C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/synth/dac_design.vhd
VHDL Output written to : C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/sim/dac_design.vhd
VHDL Output written to : C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/hdl/dac_design_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block handmadedds_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DifferentialOutBuffer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DifferentialOutBuffer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DifferentialOutBuffer_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tribuffer_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ip/dac_design_auto_pc_0/dac_design_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/hw_handoff/dac_design.hwh
Generated Block Design Tcl file C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/hw_handoff/dac_design_bd.tcl
Generated Hardware Definition File C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/synth/dac_design.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP dac_design_clk_wiz_0_0, cache-ID = b594824f587d5d9d; cache size = 26.342 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP dac_design_handmadedds_0_0, cache-ID = 395607fc91307bdd; cache size = 26.342 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP dac_design_auto_pc_0, cache-ID = 6cea5816ef956c05; cache size = 26.342 MB.
[Tue Jul  3 16:10:56 2018] Launched synth_1...
Run output will be captured here: C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.runs/synth_1/runme.log
[Tue Jul  3 16:10:56 2018] Launched impl_1...
Run output will be captured here: C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1717.691 ; gain = 43.602
file copy -force C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.runs/impl_1/dac_design_wrapper.sysdef C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf

launch_sdk -workspace C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.sdk -hwspec C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.sdk -hwspec C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50.000} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {200.000} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {10} CONFIG.MMCM_CLKOUT0_DIVIDE_F {20} CONFIG.MMCM_CLKOUT1_DIVIDE {5} CONFIG.MMCM_CLKOUT2_DIVIDE {10} CONFIG.CLKOUT1_JITTER {151.636} CONFIG.CLKOUT1_PHASE_ERROR {98.575} CONFIG.CLKOUT2_JITTER {114.829} CONFIG.CLKOUT2_PHASE_ERROR {98.575} CONFIG.CLKOUT3_JITTER {130.958} CONFIG.CLKOUT3_PHASE_ERROR {98.575}] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
Wrote  : <C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/dac_design.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
Wrote  : <C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/dac_design.bd> 
VHDL Output written to : C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/synth/dac_design.vhd
VHDL Output written to : C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/sim/dac_design.vhd
VHDL Output written to : C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/hdl/dac_design_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block handmadedds_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DifferentialOutBuffer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DifferentialOutBuffer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DifferentialOutBuffer_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tribuffer_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ip/dac_design_auto_pc_0/dac_design_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/hw_handoff/dac_design.hwh
Generated Block Design Tcl file C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/hw_handoff/dac_design_bd.tcl
Generated Hardware Definition File C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/synth/dac_design.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP dac_design_handmadedds_0_0, cache-ID = 8945056f0ca207df; cache size = 26.342 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP dac_design_auto_pc_0, cache-ID = 6cea5816ef956c05; cache size = 26.342 MB.
[Tue Jul  3 16:36:26 2018] Launched dac_design_clk_wiz_0_0_synth_1, synth_1...
Run output will be captured here:
dac_design_clk_wiz_0_0_synth_1: C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.runs/dac_design_clk_wiz_0_0_synth_1/runme.log
synth_1: C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.runs/synth_1/runme.log
[Tue Jul  3 16:36:26 2018] Launched impl_1...
Run output will be captured here: C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1763.270 ; gain = 39.801
file copy -force C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.runs/impl_1/dac_design_wrapper.sysdef C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf

startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {200.000} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {50.000} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT0_DIVIDE_F {5} CONFIG.MMCM_CLKOUT1_DIVIDE {20} CONFIG.CLKOUT1_JITTER {114.829} CONFIG.CLKOUT2_JITTER {151.636}] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
Wrote  : <C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/dac_design.bd> 
reset_run synth_1
reset_run dac_design_clk_wiz_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
Wrote  : <C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/dac_design.bd> 
VHDL Output written to : C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/synth/dac_design.vhd
VHDL Output written to : C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/sim/dac_design.vhd
VHDL Output written to : C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/hdl/dac_design_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block handmadedds_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DifferentialOutBuffer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DifferentialOutBuffer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DifferentialOutBuffer_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tribuffer_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ip/dac_design_auto_pc_0/dac_design_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/hw_handoff/dac_design.hwh
Generated Block Design Tcl file C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/hw_handoff/dac_design_bd.tcl
Generated Hardware Definition File C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/synth/dac_design.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP dac_design_auto_pc_0, cache-ID = 6cea5816ef956c05; cache size = 26.419 MB.
[Tue Jul  3 16:45:35 2018] Launched dac_design_clk_wiz_0_0_synth_1, dac_design_handmadedds_0_0_synth_1, synth_1...
Run output will be captured here:
dac_design_clk_wiz_0_0_synth_1: C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.runs/dac_design_clk_wiz_0_0_synth_1/runme.log
dac_design_handmadedds_0_0_synth_1: C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.runs/dac_design_handmadedds_0_0_synth_1/runme.log
synth_1: C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.runs/synth_1/runme.log
[Tue Jul  3 16:45:35 2018] Launched impl_1...
Run output will be captured here: C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1814.285 ; gain = 47.766
file copy -force C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.runs/impl_1/dac_design_wrapper.sysdef C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf

startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50.000} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {9} CONFIG.MMCM_CLKOUT0_DIVIDE_F {18} CONFIG.MMCM_CLKOUT1_DIVIDE {18} CONFIG.MMCM_CLKOUT2_DIVIDE {9} CONFIG.CLKOUT1_JITTER {159.475} CONFIG.CLKOUT1_PHASE_ERROR {105.461} CONFIG.CLKOUT2_JITTER {159.475} CONFIG.CLKOUT2_PHASE_ERROR {105.461} CONFIG.CLKOUT3_JITTER {137.681} CONFIG.CLKOUT3_PHASE_ERROR {105.461}] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
Wrote  : <C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/dac_design.bd> 
reset_run synth_1
reset_run dac_design_clk_wiz_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
Wrote  : <C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/dac_design.bd> 
VHDL Output written to : C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/synth/dac_design.vhd
VHDL Output written to : C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/sim/dac_design.vhd
VHDL Output written to : C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/hdl/dac_design_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block handmadedds_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DifferentialOutBuffer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DifferentialOutBuffer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DifferentialOutBuffer_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tribuffer_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ip/dac_design_auto_pc_0/dac_design_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/hw_handoff/dac_design.hwh
Generated Block Design Tcl file C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/hw_handoff/dac_design_bd.tcl
Generated Hardware Definition File C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/synth/dac_design.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP dac_design_clk_wiz_0_0, cache-ID = 4ef34ae798f697b7; cache size = 27.068 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP dac_design_handmadedds_0_0, cache-ID = 8945056f0ca207df; cache size = 27.068 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP dac_design_auto_pc_0, cache-ID = 6cea5816ef956c05; cache size = 27.068 MB.
[Tue Jul  3 16:57:35 2018] Launched synth_1...
Run output will be captured here: C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.runs/synth_1/runme.log
[Tue Jul  3 16:57:35 2018] Launched impl_1...
Run output will be captured here: C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2024.023 ; gain = 43.105
file copy -force C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.runs/impl_1/dac_design_wrapper.sysdef C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf

ipx::edit_ip_in_project -upgrade true -name handmadedds_v1_0_project -directory C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.tmp/handmadedds_v1_0_project c:/Users/Kharitonov_AY/WORKSPACE/dac/ip_repo/handmadedds_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/kharitonov_ay/workspace/dac/ad9142/ad9142/ad9142.tmp/handmadedds_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.1/data/ip'.
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:28 . Memory (MB): peak = 2035.863 ; gain = 2.012
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Kharitonov_AY/WORKSPACE/dac/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Kharitonov_AY/WORKSPACE/adc/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Kharitonov_AY/WORKSPACE/tsos/ip_repo/tribuffer_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:33 . Memory (MB): peak = 2038.512 ; gain = 4.660
update_compile_order -fileset sources_1
close_project
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Kharitonov_AY/WORKSPACE/dac/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Kharitonov_AY/WORKSPACE/adc/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Kharitonov_AY/WORKSPACE/tsos/ip_repo/tribuffer_1.0'.
report_ip_status -name ip_status
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.1
  **** Build date : Apr  4 2018-19:32:53
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248450719
open_hw_target: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2669.051 ; gain = 595.531
set_property PROGRAM.FILE {C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.runs/impl_1/dac_design_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.runs/impl_1/dac_design_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.runs/impl_1/dac_design_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"dac_design_i/ila_0"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"dac_design_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Jul-03 17:14:59
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"dac_design_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"dac_design_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Jul-03 17:14:59
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142/ad9142.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248450719
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jul  4 08:11:23 2018...
