// Seed: 4090540629
module module_0 (
    output logic id_0,
    input id_1,
    output logic id_2,
    input id_3,
    output logic id_4,
    input logic id_5,
    input id_6,
    input id_7,
    input logic id_8,
    output id_9,
    input logic id_10,
    output logic id_11,
    input id_12
    , id_20,
    input id_13,
    input id_14,
    input id_15,
    input id_16,
    input logic id_17,
    input id_18,
    inout id_19
);
  type_30(
      1, id_18
  );
  logic id_21;
  assign id_19 = 1 * id_3 - 1 ? 1 : 1'd0;
endmodule
