0.7
2020.1
May 27 2020
19:59:15
/home/sumin/workspace/FPGA/test/reuse_test/solution1/sim/verilog/AESL_deadlock_detection_unit.v,1658333721,systemVerilog,,,,AESL_deadlock_detect_unit,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sumin/workspace/FPGA/test/reuse_test/solution1/sim/verilog/AESL_deadlock_detector.v,1658333721,systemVerilog,,,,AESL_deadlock_detector,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sumin/workspace/FPGA/test/reuse_test/solution1/sim/verilog/AESL_deadlock_report_unit.v,1658333721,systemVerilog,,,,AESL_deadlock_report_unit,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sumin/workspace/FPGA/test/reuse_test/solution1/sim/verilog/csv_file_dump.sv,1658333721,systemVerilog,,,/home/sumin/workspace/FPGA/test/reuse_test/solution1/sim/verilog/dump_file_agent.sv,$unit_csv_file_dump_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sumin/workspace/FPGA/test/reuse_test/solution1/sim/verilog/dataflow_monitor.sv,1658333721,systemVerilog,,,/home/sumin/workspace/FPGA/test/reuse_test/solution1/sim/verilog/sample_manager.sv;/home/sumin/workspace/FPGA/test/reuse_test/solution1/sim/verilog/csv_file_dump.sv;/home/sumin/workspace/FPGA/test/reuse_test/solution1/sim/verilog/df_fifo_monitor.sv;/home/sumin/workspace/FPGA/test/reuse_test/solution1/sim/verilog/df_process_monitor.sv;/home/sumin/workspace/FPGA/test/reuse_test/solution1/sim/verilog/nodf_module_monitor.sv,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sumin/workspace/FPGA/test/reuse_test/solution1/sim/verilog/df_fifo_interface.sv,1658333721,systemVerilog,,,,df_fifo_intf,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sumin/workspace/FPGA/test/reuse_test/solution1/sim/verilog/df_fifo_monitor.sv,1658333721,systemVerilog,,,/home/sumin/workspace/FPGA/test/reuse_test/solution1/sim/verilog/sample_agent.sv;/home/sumin/workspace/FPGA/test/reuse_test/solution1/sim/verilog/dump_file_agent.sv;/home/sumin/workspace/FPGA/test/reuse_test/solution1/sim/verilog/df_fifo_interface.sv,$unit_df_fifo_monitor_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sumin/workspace/FPGA/test/reuse_test/solution1/sim/verilog/df_process_interface.sv,1658333721,systemVerilog,,,,df_process_intf,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sumin/workspace/FPGA/test/reuse_test/solution1/sim/verilog/df_process_monitor.sv,1658333721,systemVerilog,,,/home/sumin/workspace/FPGA/test/reuse_test/solution1/sim/verilog/sample_agent.sv;/home/sumin/workspace/FPGA/test/reuse_test/solution1/sim/verilog/dump_file_agent.sv;/home/sumin/workspace/FPGA/test/reuse_test/solution1/sim/verilog/df_process_interface.sv,$unit_df_process_monitor_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sumin/workspace/FPGA/test/reuse_test/solution1/sim/verilog/dump_file_agent.sv,1658333721,systemVerilog,,,,$unit_dump_file_agent_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sumin/workspace/FPGA/test/reuse_test/solution1/sim/verilog/nodf_module_interface.sv,1658333721,systemVerilog,,,,nodf_module_intf,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sumin/workspace/FPGA/test/reuse_test/solution1/sim/verilog/nodf_module_monitor.sv,1658333721,systemVerilog,/home/sumin/workspace/FPGA/test/reuse_test/solution1/sim/verilog/nodf_module_interface.sv,,/home/sumin/workspace/FPGA/test/reuse_test/solution1/sim/verilog/sample_agent.sv;/home/sumin/workspace/FPGA/test/reuse_test/solution1/sim/verilog/dump_file_agent.sv;/home/sumin/workspace/FPGA/test/reuse_test/solution1/sim/verilog/nodf_module_interface.sv,$unit_nodf_module_monitor_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sumin/workspace/FPGA/test/reuse_test/solution1/sim/verilog/region.autotb.v,1658333721,systemVerilog,,,,apatb_region_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sumin/workspace/FPGA/test/reuse_test/solution1/sim/verilog/region.v,1658333655,systemVerilog,,,,region,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sumin/workspace/FPGA/test/reuse_test/solution1/sim/verilog/region_conv.v,1658333653,systemVerilog,,,,region_conv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sumin/workspace/FPGA/test/reuse_test/solution1/sim/verilog/region_conv_b_buf_data.v,1658333657,systemVerilog,,,,region_conv_b_buf_data;region_conv_b_buf_data_ram,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sumin/workspace/FPGA/test/reuse_test/solution1/sim/verilog/region_conv_local_c.v,1658333657,systemVerilog,,,,region_conv_local_c;region_conv_local_c_ram,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sumin/workspace/FPGA/test/reuse_test/solution1/sim/verilog/region_fifo_w3200_d1_S.v,1658333657,systemVerilog,,,,region_fifo_w3200_d1_S;region_fifo_w3200_d1_S_shiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sumin/workspace/FPGA/test/reuse_test/solution1/sim/verilog/region_fifo_w32_d2_S.v,1658333657,systemVerilog,,,,region_fifo_w32_d2_S;region_fifo_w32_d2_S_shiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sumin/workspace/FPGA/test/reuse_test/solution1/sim/verilog/region_fifo_w32_d3_S.v,1658333657,systemVerilog,,,,region_fifo_w32_d3_S;region_fifo_w32_d3_S_shiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sumin/workspace/FPGA/test/reuse_test/solution1/sim/verilog/region_load_a.v,1658333651,systemVerilog,,,,region_load_a,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sumin/workspace/FPGA/test/reuse_test/solution1/sim/verilog/region_load_a_a_buf_data_1.v,1658333657,systemVerilog,,,,region_load_a_a_buf_data_1;region_load_a_a_buf_data_1_ram,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sumin/workspace/FPGA/test/reuse_test/solution1/sim/verilog/region_load_b.v,1658333652,systemVerilog,,,,region_load_b,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sumin/workspace/FPGA/test/reuse_test/solution1/sim/verilog/region_mac_muladd_7s_7s_7ns_7_4_1.v,1658333657,systemVerilog,,,,region_mac_muladd_7s_7s_7ns_7_4_1;region_mac_muladd_7s_7s_7ns_7_4_1_DSP48_0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sumin/workspace/FPGA/test/reuse_test/solution1/sim/verilog/region_mac_muladd_7s_7s_7s_7_4_1.v,1658333657,systemVerilog,,,,region_mac_muladd_7s_7s_7s_7_4_1;region_mac_muladd_7s_7s_7s_7_4_1_DSP48_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sumin/workspace/FPGA/test/reuse_test/solution1/sim/verilog/region_mul_32ns_32ns_64_1_1.v,1658333657,systemVerilog,,,,region_mul_32ns_32ns_64_1_1;region_mul_32ns_32ns_64_1_1_Multiplier_0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sumin/workspace/FPGA/test/reuse_test/solution1/sim/verilog/region_mul_32s_32s_32_1_1.v,1658333657,systemVerilog,,,,region_mul_32s_32s_32_1_1;region_mul_32s_32s_32_1_1_Multiplier_3,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sumin/workspace/FPGA/test/reuse_test/solution1/sim/verilog/region_mul_64ns_32ns_96_1_1.v,1658333657,systemVerilog,,,,region_mul_64ns_32ns_96_1_1;region_mul_64ns_32ns_96_1_1_Multiplier_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sumin/workspace/FPGA/test/reuse_test/solution1/sim/verilog/region_mul_7s_7s_7_1_1.v,1658333657,systemVerilog,,,,region_mul_7s_7s_7_1_1;region_mul_7s_7s_7_1_1_Multiplier_2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sumin/workspace/FPGA/test/reuse_test/solution1/sim/verilog/region_region_entry64.v,1658333651,systemVerilog,,,,region_region_entry64,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sumin/workspace/FPGA/test/reuse_test/solution1/sim/verilog/region_start_for_conv_U0.v,1658333657,systemVerilog,,,,region_start_for_conv_U0;region_start_for_conv_U0_shiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sumin/workspace/FPGA/test/reuse_test/solution1/sim/verilog/region_start_for_load_a_U0.v,1658333657,systemVerilog,,,,region_start_for_load_a_U0;region_start_for_load_a_U0_shiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sumin/workspace/FPGA/test/reuse_test/solution1/sim/verilog/region_start_for_load_b_U0.v,1658333657,systemVerilog,,,,region_start_for_load_b_U0;region_start_for_load_b_U0_shiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sumin/workspace/FPGA/test/reuse_test/solution1/sim/verilog/region_start_for_store_c_U0.v,1658333657,systemVerilog,,,,region_start_for_store_c_U0;region_start_for_store_c_U0_shiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sumin/workspace/FPGA/test/reuse_test/solution1/sim/verilog/region_store_c.v,1658333655,systemVerilog,,,,region_store_c,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sumin/workspace/FPGA/test/reuse_test/solution1/sim/verilog/region_store_c_tmp_data.v,1658333657,systemVerilog,,,,region_store_c_tmp_data;region_store_c_tmp_data_ram,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sumin/workspace/FPGA/test/reuse_test/solution1/sim/verilog/sample_agent.sv,1658333721,systemVerilog,,,/home/sumin/workspace/FPGA/test/reuse_test/solution1/sim/verilog/dump_file_agent.sv,$unit_sample_agent_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sumin/workspace/FPGA/test/reuse_test/solution1/sim/verilog/sample_manager.sv,1658333721,systemVerilog,,,/home/sumin/workspace/FPGA/test/reuse_test/solution1/sim/verilog/sample_agent.sv,$unit_sample_manager_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
