#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "C:\Users\Marcelo\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\Users\Marcelo\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\Users\Marcelo\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\Users\Marcelo\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\Users\Marcelo\iverilog\lib\ivl\va_math.vpi";
S_00000195d81af980 .scope module, "floating_point_tb" "floating_point_tb" 2 3;
 .timescale -8 -10;
v00000195d8229b70_0 .var "A_tb", 31 0;
v00000195d8229a30_0 .var "B_tb", 31 0;
v00000195d8228270_0 .var "clk_tb", 0 0;
v00000195d8228310_0 .net "done_tb", 0 0, v00000195d8226120_0;  1 drivers
v00000195d8229ad0_0 .var "op_tb", 1 0;
v00000195d8229df0_0 .var "reset_tb", 0 0;
v00000195d8228630_0 .net "result_tb", 31 0, L_00000195d8286c30;  1 drivers
v00000195d8228770_0 .var "start_tb", 0 0;
S_00000195d81afb10 .scope module, "floating_point_tb" "fpu" 2 13, 3 1 0, S_00000195d81af980;
 .timescale -8 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 2 "op";
    .port_info 4 /INPUT 32 "A";
    .port_info 5 /INPUT 32 "B";
    .port_info 6 /OUTPUT 32 "R";
    .port_info 7 /OUTPUT 1 "done";
v00000195d82270c0_0 .net "A", 31 0, v00000195d8229b70_0;  1 drivers
v00000195d82283b0_0 .net "B", 31 0, v00000195d8229a30_0;  1 drivers
v00000195d8228a90_0 .net "R", 31 0, L_00000195d8286c30;  alias, 1 drivers
v00000195d8228b30_0 .net "ULA_START", 0 0, v00000195d82264e0_0;  1 drivers
v00000195d8228590_0 .net "big_ULA_out", 28 0, L_00000195d81aa5a0;  1 drivers
v00000195d82298f0_0 .net "clk", 0 0, v00000195d8228270_0;  1 drivers
v00000195d82295d0_0 .net "continue_selector", 0 0, v00000195d82266c0_0;  1 drivers
v00000195d8229210_0 .net "done", 0 0, v00000195d8226120_0;  alias, 1 drivers
v00000195d8229cb0_0 .net "done_ULA", 0 0, v00000195d81c86f0_0;  1 drivers
v00000195d8229530_0 .net "exp_difference", 7 0, L_00000195d81a9d50;  1 drivers
v00000195d8228bd0_0 .net "exp_fract_selector", 0 0, v00000195d8226b20_0;  1 drivers
v00000195d8228c70_0 .net "fract_UC", 28 0, L_00000195d81aa140;  1 drivers
v00000195d8229170_0 .net "inicializa", 0 0, v00000195d8227840_0;  1 drivers
v00000195d8228f90_0 .net "normalize_selector", 1 0, v00000195d8226800_0;  1 drivers
v00000195d8229670_0 .net "normalized", 0 0, v00000195d8226940_0;  1 drivers
v00000195d8229d50_0 .net "op", 1 0, v00000195d8229ad0_0;  1 drivers
v00000195d8228450_0 .net "reset", 0 0, v00000195d8229df0_0;  1 drivers
v00000195d82284f0_0 .net "shift_A", 7 0, v00000195d82261c0_0;  1 drivers
v00000195d8229990_0 .net "start", 0 0, v00000195d8228770_0;  1 drivers
v00000195d82281d0_0 .net "sum_mult_selector", 0 0, v00000195d8226f80_0;  1 drivers
S_00000195d8158bb0 .scope module, "FD" "FD" 3 46, 3 74 0, S_00000195d81afb10;
 .timescale -8 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "op";
    .port_info 3 /INPUT 1 "exp_fract_selector";
    .port_info 4 /INPUT 2 "normalize_selector";
    .port_info 5 /INPUT 1 "ULA_START";
    .port_info 6 /INPUT 8 "shift_A";
    .port_info 7 /INPUT 32 "A_in";
    .port_info 8 /INPUT 32 "B_in";
    .port_info 9 /INPUT 1 "inicializa";
    .port_info 10 /INPUT 1 "normalized";
    .port_info 11 /INPUT 1 "continue_selector";
    .port_info 12 /OUTPUT 8 "exp_difference";
    .port_info 13 /OUTPUT 29 "ula_out";
    .port_info 14 /OUTPUT 32 "result";
    .port_info 15 /OUTPUT 1 "done_ULA";
    .port_info 16 /OUTPUT 29 "fract_UC";
L_00000195d81a9d50 .functor BUFZ 8, L_00000195d8229f30, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000195d81a9b20 .functor NOT 1, v00000195d8226b20_0, C4<0>, C4<0>, C4<0>;
L_00000195d81aa0d0 .functor NOT 8, v00000195d82261c0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000195d81aa5a0 .functor BUFZ 29, L_00000195d8283ec0, C4<00000000000000000000000000000>, C4<00000000000000000000000000000>, C4<00000000000000000000000000000>;
L_00000195d81aa3e0 .functor NOT 1, v00000195d8226b20_0, C4<0>, C4<0>, C4<0>;
L_00000195d81aa610 .functor BUFZ 1, v00000195d81cb240_0, C4<0>, C4<0>, C4<0>;
L_00000195d81aa140 .functor BUFZ 29, v00000195d81c85b0_0, C4<00000000000000000000000000000>, C4<00000000000000000000000000000>, C4<00000000000000000000000000000>;
v00000195d8224070_0 .net "A", 31 0, v00000195d8225e70_0;  1 drivers
v00000195d8225330_0 .net "A_in", 31 0, v00000195d8229b70_0;  alias, 1 drivers
v00000195d8224610_0 .net "B", 31 0, v00000195d8225ab0_0;  1 drivers
v00000195d82251f0_0 .net "B_in", 31 0, v00000195d8229a30_0;  alias, 1 drivers
v00000195d82247f0_0 .net "ULA_START", 0 0, v00000195d82264e0_0;  alias, 1 drivers
v00000195d82253d0_0 .net "ULA_fract_OUT", 28 0, L_00000195d8283ec0;  1 drivers
v00000195d8224110_0 .net *"_ivl_13", 7 0, L_00000195d8228db0;  1 drivers
L_00000195d822a0a0 .functor BUFT 1, C4<01111111>, C4<0>, C4<0>, C4<0>;
v00000195d82241b0_0 .net/2u *"_ivl_14", 7 0, L_00000195d822a0a0;  1 drivers
v00000195d82246b0_0 .net *"_ivl_25", 0 0, L_00000195d82289f0;  1 drivers
v00000195d82242f0_0 .net *"_ivl_26", 7 0, L_00000195d81aa0d0;  1 drivers
L_00000195d822a298 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v00000195d8224250_0 .net/2u *"_ivl_28", 7 0, L_00000195d822a298;  1 drivers
v00000195d8224390_0 .net *"_ivl_3", 7 0, L_00000195d8228d10;  1 drivers
v00000195d8224750_0 .net *"_ivl_30", 7 0, L_00000195d82290d0;  1 drivers
L_00000195d822a370 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v00000195d8224890_0 .net/2u *"_ivl_34", 2 0, L_00000195d822a370;  1 drivers
L_00000195d822a3b8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000195d8224930_0 .net/2u *"_ivl_36", 2 0, L_00000195d822a3b8;  1 drivers
L_00000195d822a058 .functor BUFT 1, C4<01111111>, C4<0>, C4<0>, C4<0>;
v00000195d82249d0_0 .net/2u *"_ivl_4", 7 0, L_00000195d822a058;  1 drivers
L_00000195d822a400 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v00000195d8224bb0_0 .net/2u *"_ivl_40", 2 0, L_00000195d822a400;  1 drivers
L_00000195d822a448 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000195d8224c50_0 .net/2u *"_ivl_42", 2 0, L_00000195d822a448;  1 drivers
v00000195d8224cf0_0 .net *"_ivl_55", 0 0, L_00000195d81aa610;  1 drivers
v00000195d82256f0_0 .net *"_ivl_59", 22 0, L_00000195d8286910;  1 drivers
L_00000195d822aac0 .functor BUFT 1, C4<01111111>, C4<0>, C4<0>, C4<0>;
v00000195d8225010_0 .net/2u *"_ivl_63", 7 0, L_00000195d822aac0;  1 drivers
v00000195d8224d90_0 .net *"_ivl_65", 7 0, L_00000195d8288530;  1 drivers
v00000195d8224ed0_0 .net "clk", 0 0, v00000195d8228270_0;  alias, 1 drivers
v00000195d8224f70_0 .net "continue_selector", 0 0, v00000195d82266c0_0;  alias, 1 drivers
v00000195d8225290_0 .net "done_ULA", 0 0, v00000195d81c86f0_0;  alias, 1 drivers
v00000195d8225790_0 .net "exp", 7 0, L_00000195d8282480;  1 drivers
v00000195d82258d0_0 .net "expA", 7 0, L_00000195d8229c10;  1 drivers
v00000195d8227200_0 .net "expB", 7 0, L_00000195d8229e90;  1 drivers
v00000195d8227160_0 .net "exp_adjusted", 7 0, L_00000195d8282b60;  1 drivers
v00000195d8226620_0 .net "exp_difference", 7 0, L_00000195d81a9d50;  alias, 1 drivers
v00000195d82268a0_0 .net "exp_fract_selector", 0 0, v00000195d8226b20_0;  alias, 1 drivers
v00000195d82272a0_0 .net "exp_higher", 7 0, L_00000195d82820c0;  1 drivers
v00000195d8227b60_0 .net "exp_in_mux_increment_decrement", 7 0, L_00000195d8283f60;  1 drivers
v00000195d8226ee0_0 .net "exp_result", 7 0, v00000195d81c9b90_0;  1 drivers
v00000195d82273e0_0 .net "fractA", 22 0, L_00000195d8229490;  1 drivers
v00000195d8226a80_0 .net "fractB", 22 0, L_00000195d82297b0;  1 drivers
v00000195d8227980_0 .net "fract_UC", 28 0, L_00000195d81aa140;  alias, 1 drivers
v00000195d8226260_0 .net "fract_result", 28 0, v00000195d81c85b0_0;  1 drivers
v00000195d8227020_0 .net "fract_shifted", 28 0, L_00000195d8283600;  1 drivers
v00000195d8227c00_0 .net "higher_ULAIN", 28 0, L_00000195d8283420;  1 drivers
v00000195d8227ca0_0 .net "higher_fract", 22 0, L_00000195d8228090;  1 drivers
v00000195d8227a20_0 .net "inicializa", 0 0, v00000195d8227840_0;  alias, 1 drivers
v00000195d8227d40_0 .net "left_right_in", 28 0, L_00000195d8282a20;  1 drivers
v00000195d8227480_0 .net "lower_ULAIN", 28 0, L_00000195d8283e20;  1 drivers
v00000195d8227340_0 .net "lower_fract", 22 0, L_00000195d8229030;  1 drivers
v00000195d8226300_0 .net "normalize_selector", 1 0, v00000195d8226800_0;  alias, 1 drivers
v00000195d8226580_0 .net "normalized", 0 0, v00000195d8226940_0;  alias, 1 drivers
v00000195d8226bc0_0 .net "op", 0 0, v00000195d8226f80_0;  alias, 1 drivers
v00000195d82277a0_0 .net "reset", 0 0, v00000195d8229df0_0;  alias, 1 drivers
v00000195d8227520_0 .net "result", 31 0, L_00000195d8286c30;  alias, 1 drivers
v00000195d8227de0_0 .net "sA", 0 0, L_00000195d8228130;  1 drivers
v00000195d8227e80_0 .net "sB", 0 0, L_00000195d8229710;  1 drivers
v00000195d8227f20_0 .net "shift_A", 7 0, v00000195d82261c0_0;  alias, 1 drivers
v00000195d82263a0_0 .net "shift_A_modulo", 7 0, L_00000195d8229350;  1 drivers
v00000195d82275c0_0 .net "sign_c", 0 0, v00000195d81cb240_0;  1 drivers
v00000195d8226440_0 .net "small_ula_out", 7 0, L_00000195d8229f30;  1 drivers
v00000195d82278e0_0 .net "sum_mult_selector", 0 0, v00000195d8225650_0;  1 drivers
v00000195d8226d00_0 .net "ula_out", 28 0, L_00000195d81aa5a0;  alias, 1 drivers
L_00000195d8228130 .part v00000195d8225e70_0, 31, 1;
L_00000195d8228d10 .part v00000195d8225e70_0, 23, 8;
L_00000195d8229c10 .arith/sub 8, L_00000195d8228d10, L_00000195d822a058;
L_00000195d8229490 .part v00000195d8225e70_0, 0, 23;
L_00000195d8229710 .part v00000195d8225ab0_0, 31, 1;
L_00000195d8228db0 .part v00000195d8225ab0_0, 23, 8;
L_00000195d8229e90 .arith/sub 8, L_00000195d8228db0, L_00000195d822a0a0;
L_00000195d82297b0 .part v00000195d8225ab0_0, 0, 23;
L_00000195d82289f0 .part v00000195d82261c0_0, 7, 1;
L_00000195d82290d0 .arith/sum 8, L_00000195d81aa0d0, L_00000195d822a298;
L_00000195d8229350 .functor MUXZ 8, v00000195d82261c0_0, L_00000195d82290d0, L_00000195d82289f0, C4<>;
L_00000195d8282980 .concat [ 3 23 3 0], L_00000195d822a3b8, L_00000195d8229030, L_00000195d822a370;
L_00000195d8283420 .concat [ 3 23 3 0], L_00000195d822a448, L_00000195d8228090, L_00000195d822a400;
L_00000195d8283f60 .functor MUXZ 8, L_00000195d82820c0, L_00000195d8229f30, v00000195d8225650_0, C4<>;
L_00000195d8286910 .part v00000195d81c85b0_0, 3, 23;
L_00000195d8286c30 .concat8 [ 23 8 1 0], L_00000195d8286910, L_00000195d8288530, L_00000195d81aa610;
L_00000195d8288530 .arith/sum 8, v00000195d81c9b90_0, L_00000195d822aac0;
S_00000195d8158d40 .scope module, "MUX_EXP_HIGHER" "MUX2_8bits" 3 192, 3 483 0, S_00000195d8158bb0;
 .timescale -8 -10;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 8 "result";
v00000195d81a5f30_0 .net *"_ivl_0", 31 0, L_00000195d8282340;  1 drivers
L_00000195d822a5b0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000195d81a66b0_0 .net *"_ivl_3", 30 0, L_00000195d822a5b0;  1 drivers
L_00000195d822a5f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000195d81a6c50_0 .net/2u *"_ivl_4", 31 0, L_00000195d822a5f8;  1 drivers
v00000195d81a7150_0 .net *"_ivl_6", 0 0, L_00000195d82827a0;  1 drivers
v00000195d81a58f0_0 .net "a", 7 0, L_00000195d8229c10;  alias, 1 drivers
v00000195d81a5530_0 .net "b", 7 0, L_00000195d8229e90;  alias, 1 drivers
v00000195d81a5fd0_0 .net "result", 7 0, L_00000195d82820c0;  alias, 1 drivers
v00000195d81a6bb0_0 .net "select", 0 0, L_00000195d81aa3e0;  1 drivers
L_00000195d8282340 .concat [ 1 31 0 0], L_00000195d81aa3e0, L_00000195d822a5b0;
L_00000195d82827a0 .cmp/eq 32, L_00000195d8282340, L_00000195d822a5f8;
L_00000195d82820c0 .functor MUXZ 8, L_00000195d8229c10, L_00000195d8229e90, L_00000195d82827a0, C4<>;
S_00000195d8158ed0 .scope module, "MUX_INCREMENT_DECREMENT" "MUX2_8bits" 3 202, 3 483 0, S_00000195d8158bb0;
 .timescale -8 -10;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 8 "result";
v00000195d81a7290_0 .net *"_ivl_0", 31 0, L_00000195d8282160;  1 drivers
L_00000195d822a640 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000195d81a5990_0 .net *"_ivl_3", 30 0, L_00000195d822a640;  1 drivers
L_00000195d822a688 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000195d81a6890_0 .net/2u *"_ivl_4", 31 0, L_00000195d822a688;  1 drivers
v00000195d81a6d90_0 .net *"_ivl_6", 0 0, L_00000195d8282200;  1 drivers
v00000195d81a69d0_0 .net "a", 7 0, L_00000195d8283f60;  alias, 1 drivers
v00000195d81a6070_0 .net "b", 7 0, v00000195d81c9b90_0;  alias, 1 drivers
v00000195d81a7330_0 .net "result", 7 0, L_00000195d8282480;  alias, 1 drivers
v00000195d81a5a30_0 .net "select", 0 0, v00000195d82266c0_0;  alias, 1 drivers
L_00000195d8282160 .concat [ 1 31 0 0], v00000195d82266c0_0, L_00000195d822a640;
L_00000195d8282200 .cmp/eq 32, L_00000195d8282160, L_00000195d822a688;
L_00000195d8282480 .functor MUXZ 8, L_00000195d8283f60, v00000195d81c9b90_0, L_00000195d8282200, C4<>;
S_00000195d81195c0 .scope module, "MUX_LEFT_RIGHT" "MUX2_29bits" 3 220, 3 504 0, S_00000195d8158bb0;
 .timescale -8 -10;
    .port_info 0 /INPUT 29 "a";
    .port_info 1 /INPUT 29 "b";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 29 "result";
v00000195d81a6ed0_0 .net *"_ivl_0", 31 0, L_00000195d8282660;  1 drivers
L_00000195d822a880 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000195d81a73d0_0 .net *"_ivl_3", 30 0, L_00000195d822a880;  1 drivers
L_00000195d822a8c8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000195d81a57b0_0 .net/2u *"_ivl_4", 31 0, L_00000195d822a8c8;  1 drivers
v00000195d81a6a70_0 .net *"_ivl_6", 0 0, L_00000195d8282700;  1 drivers
v00000195d81a6110_0 .net "a", 28 0, L_00000195d8283ec0;  alias, 1 drivers
v00000195d81a5b70_0 .net "b", 28 0, v00000195d81c85b0_0;  alias, 1 drivers
v00000195d81a6250_0 .net "result", 28 0, L_00000195d8282a20;  alias, 1 drivers
v00000195d81a6cf0_0 .net "select", 0 0, v00000195d82266c0_0;  alias, 1 drivers
L_00000195d8282660 .concat [ 1 31 0 0], v00000195d82266c0_0, L_00000195d822a880;
L_00000195d8282700 .cmp/eq 32, L_00000195d8282660, L_00000195d822a8c8;
L_00000195d8282a20 .functor MUXZ 29, L_00000195d8283ec0, v00000195d81c85b0_0, L_00000195d8282700, C4<>;
S_00000195d8119750 .scope module, "MUX_ULAIN_HIGHER" "MUX2_23bits" 3 148, 3 493 0, S_00000195d8158bb0;
 .timescale -8 -10;
    .port_info 0 /INPUT 23 "a";
    .port_info 1 /INPUT 23 "b";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 23 "result";
v00000195d81a6e30_0 .net *"_ivl_0", 31 0, L_00000195d8228ef0;  1 drivers
L_00000195d822a208 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000195d81a5c10_0 .net *"_ivl_3", 30 0, L_00000195d822a208;  1 drivers
L_00000195d822a250 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000195d81a5cb0_0 .net/2u *"_ivl_4", 31 0, L_00000195d822a250;  1 drivers
v00000195d81a6390_0 .net *"_ivl_6", 0 0, L_00000195d8229850;  1 drivers
v00000195d818b470_0 .net "a", 22 0, L_00000195d8229490;  alias, 1 drivers
v00000195d818ab10_0 .net "b", 22 0, L_00000195d82297b0;  alias, 1 drivers
v00000195d8155b70_0 .net "result", 22 0, L_00000195d8228090;  alias, 1 drivers
v00000195d81c8650_0 .net "select", 0 0, v00000195d8226b20_0;  alias, 1 drivers
L_00000195d8228ef0 .concat [ 1 31 0 0], v00000195d8226b20_0, L_00000195d822a208;
L_00000195d8229850 .cmp/eq 32, L_00000195d8228ef0, L_00000195d822a250;
L_00000195d8228090 .functor MUXZ 23, L_00000195d8229490, L_00000195d82297b0, L_00000195d8229850, C4<>;
S_00000195d81198e0 .scope module, "MUX_ULAIN_LOWER" "MUX2_23bits" 3 141, 3 493 0, S_00000195d8158bb0;
 .timescale -8 -10;
    .port_info 0 /INPUT 23 "a";
    .port_info 1 /INPUT 23 "b";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 23 "result";
v00000195d81c9a50_0 .net *"_ivl_0", 31 0, L_00000195d82288b0;  1 drivers
L_00000195d822a178 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000195d81c9e10_0 .net *"_ivl_3", 30 0, L_00000195d822a178;  1 drivers
L_00000195d822a1c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000195d81c9eb0_0 .net/2u *"_ivl_4", 31 0, L_00000195d822a1c0;  1 drivers
v00000195d81c8970_0 .net *"_ivl_6", 0 0, L_00000195d8228950;  1 drivers
v00000195d81c95f0_0 .net "a", 22 0, L_00000195d8229490;  alias, 1 drivers
v00000195d81c8b50_0 .net "b", 22 0, L_00000195d82297b0;  alias, 1 drivers
v00000195d81c8d30_0 .net "result", 22 0, L_00000195d8229030;  alias, 1 drivers
v00000195d81c8ab0_0 .net "select", 0 0, L_00000195d81a9b20;  1 drivers
L_00000195d82288b0 .concat [ 1 31 0 0], L_00000195d81a9b20, L_00000195d822a178;
L_00000195d8228950 .cmp/eq 32, L_00000195d82288b0, L_00000195d822a1c0;
L_00000195d8229030 .functor MUXZ 23, L_00000195d8229490, L_00000195d82297b0, L_00000195d8228950, C4<>;
S_00000195d81348c0 .scope module, "arredonda" "arredonda" 3 235, 3 538 0, S_00000195d8158bb0;
 .timescale -8 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "normalized";
    .port_info 2 /INPUT 8 "exp_in";
    .port_info 3 /OUTPUT 8 "exp_out";
    .port_info 4 /INPUT 29 "fract_in";
    .port_info 5 /OUTPUT 29 "fract_out";
v00000195d81c9d70_0 .net "clk", 0 0, v00000195d8228270_0;  alias, 1 drivers
v00000195d81c90f0_0 .net "exp_in", 7 0, L_00000195d8282b60;  alias, 1 drivers
v00000195d81c9b90_0 .var "exp_out", 7 0;
v00000195d81c8dd0_0 .net "fract_in", 28 0, L_00000195d8283600;  alias, 1 drivers
v00000195d81c85b0_0 .var "fract_out", 28 0;
v00000195d81c9730_0 .net "normalized", 0 0, v00000195d8226940_0;  alias, 1 drivers
v00000195d81c8bf0_0 .net "seguranca", 2 0, L_00000195d82836a0;  1 drivers
E_00000195d819c7b0 .event posedge, v00000195d81c9d70_0;
L_00000195d82836a0 .part L_00000195d8283600, 0, 3;
S_00000195d8134a50 .scope module, "exp_ULA" "small_ULA" 3 127, 3 527 0, S_00000195d8158bb0;
 .timescale -8 -10;
    .port_info 0 /INPUT 1 "sum_mult_selector";
    .port_info 1 /INPUT 8 "a";
    .port_info 2 /INPUT 8 "b";
    .port_info 3 /OUTPUT 8 "exp_difference";
v00000195d81c99b0_0 .net *"_ivl_0", 31 0, L_00000195d82286d0;  1 drivers
v00000195d81c8a10_0 .net *"_ivl_10", 7 0, L_00000195d8228810;  1 drivers
L_00000195d822a0e8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000195d81c9af0_0 .net *"_ivl_3", 30 0, L_00000195d822a0e8;  1 drivers
L_00000195d822a130 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000195d81c88d0_0 .net/2u *"_ivl_4", 31 0, L_00000195d822a130;  1 drivers
v00000195d81c8e70_0 .net *"_ivl_6", 0 0, L_00000195d82292b0;  1 drivers
v00000195d81c92d0_0 .net *"_ivl_8", 7 0, L_00000195d8228e50;  1 drivers
v00000195d81ca1d0_0 .net "a", 7 0, L_00000195d8229c10;  alias, 1 drivers
v00000195d81c8c90_0 .net "b", 7 0, L_00000195d8229e90;  alias, 1 drivers
v00000195d81c8830_0 .net "exp_difference", 7 0, L_00000195d8229f30;  alias, 1 drivers
v00000195d81c9910_0 .net "sum_mult_selector", 0 0, v00000195d8225650_0;  alias, 1 drivers
L_00000195d82286d0 .concat [ 1 31 0 0], v00000195d8225650_0, L_00000195d822a0e8;
L_00000195d82292b0 .cmp/eq 32, L_00000195d82286d0, L_00000195d822a130;
L_00000195d8228e50 .arith/sub 8, L_00000195d8229c10, L_00000195d8229e90;
L_00000195d8228810 .arith/sum 8, L_00000195d8229c10, L_00000195d8229e90;
L_00000195d8229f30 .functor MUXZ 8, L_00000195d8228810, L_00000195d8228e50, L_00000195d82292b0, C4<>;
S_00000195d8134be0 .scope module, "fract_ULA" "ULA" 3 173, 3 587 0, S_00000195d8158bb0;
 .timescale -8 -10;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 29 "a";
    .port_info 3 /INPUT 29 "b";
    .port_info 4 /INPUT 23 "fractA";
    .port_info 5 /INPUT 23 "fractB";
    .port_info 6 /INPUT 1 "sign_a";
    .port_info 7 /INPUT 1 "sign_b";
    .port_info 8 /INPUT 1 "start";
    .port_info 9 /INPUT 1 "op";
    .port_info 10 /OUTPUT 29 "c";
    .port_info 11 /OUTPUT 1 "done";
    .port_info 12 /OUTPUT 1 "sign_c";
P_00000195d814b980 .param/l "DONE" 0 3 601, +C4<00000000000000000000000000000100>;
P_00000195d814b9b8 .param/l "IDLE" 0 3 601, +C4<00000000000000000000000000000000>;
P_00000195d814b9f0 .param/l "MULT" 0 3 601, +C4<00000000000000000000000000000011>;
P_00000195d814ba28 .param/l "SOMA" 0 3 601, +C4<00000000000000000000000000000010>;
P_00000195d814ba60 .param/l "START" 0 3 601, +C4<00000000000000000000000000000001>;
P_00000195d814ba98 .param/l "TRATAR_MULT" 0 3 601, +C4<00000000000000000000000000000110>;
v00000195d81c9c30_0 .net *"_ivl_0", 0 0, L_00000195d8282ac0;  1 drivers
v00000195d81c9f50_0 .net *"_ivl_11", 23 0, L_00000195d8283560;  1 drivers
v00000195d81c8f10_0 .net *"_ivl_12", 47 0, L_00000195d8282c00;  1 drivers
v00000195d81c9550_0 .net *"_ivl_16", 0 0, L_00000195d82823e0;  1 drivers
v00000195d81c9690_0 .net *"_ivl_19", 23 0, L_00000195d82839c0;  1 drivers
L_00000195d822a490 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000195d81c8790_0 .net/2u *"_ivl_2", 23 0, L_00000195d822a490;  1 drivers
v00000195d81c9cd0_0 .net *"_ivl_20", 23 0, L_00000195d82822a0;  1 drivers
v00000195d81c9370_0 .net *"_ivl_23", 23 0, L_00000195d8283880;  1 drivers
v00000195d81c8fb0_0 .net *"_ivl_24", 23 0, L_00000195d8283ce0;  1 drivers
v00000195d81ca130_0 .net *"_ivl_29", 0 0, L_00000195d8283b00;  1 drivers
L_00000195d822a520 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000195d81c9410_0 .net/2u *"_ivl_30", 0 0, L_00000195d822a520;  1 drivers
v00000195d81c8330_0 .net *"_ivl_33", 26 0, L_00000195d8283d80;  1 drivers
L_00000195d822a568 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000195d81c9050_0 .net/2u *"_ivl_34", 0 0, L_00000195d822a568;  1 drivers
v00000195d81c97d0_0 .net *"_ivl_36", 28 0, L_00000195d8283920;  1 drivers
v00000195d81c83d0_0 .net *"_ivl_5", 23 0, L_00000195d82825c0;  1 drivers
v00000195d81c8470_0 .net *"_ivl_6", 47 0, L_00000195d82837e0;  1 drivers
L_00000195d822a4d8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000195d81c9870_0 .net/2u *"_ivl_8", 23 0, L_00000195d822a4d8;  1 drivers
v00000195d81c94b0_0 .net "a", 28 0, L_00000195d8283e20;  alias, 1 drivers
v00000195d81c9ff0_0 .net "b", 28 0, L_00000195d8283420;  alias, 1 drivers
v00000195d81ca090_0 .net "c", 28 0, L_00000195d8283ec0;  alias, 1 drivers
v00000195d81c9190_0 .net "clk", 0 0, v00000195d8228270_0;  alias, 1 drivers
v00000195d81c8510_0 .var "counter", 4 0;
v00000195d81c86f0_0 .var "done", 0 0;
v00000195d81c9230_0 .net "fractA", 22 0, L_00000195d8229490;  alias, 1 drivers
v00000195d81ca5c0_0 .net "fractB", 22 0, L_00000195d82297b0;  alias, 1 drivers
v00000195d81cb380_0 .var "mult_result", 47 0;
v00000195d81cae80_0 .net "multiplicador", 23 0, L_00000195d8283c40;  1 drivers
v00000195d81cbe20_0 .net "multiplicando", 47 0, L_00000195d8283ba0;  1 drivers
v00000195d81ca700_0 .net "op", 0 0, v00000195d8225650_0;  alias, 1 drivers
v00000195d81cba60_0 .net "reset", 0 0, v00000195d8229df0_0;  alias, 1 drivers
v00000195d81cb6a0_0 .net "sign_a", 0 0, L_00000195d8228130;  alias, 1 drivers
v00000195d81cbec0_0 .net "sign_b", 0 0, L_00000195d8229710;  alias, 1 drivers
v00000195d81cb240_0 .var "sign_c", 0 0;
v00000195d81ca340_0 .var "soma_result", 28 0;
v00000195d81caf20_0 .net "start", 0 0, v00000195d82264e0_0;  alias, 1 drivers
v00000195d81cb600_0 .var "states", 2 0;
E_00000195d819cdb0 .event anyedge, v00000195d81cba60_0;
L_00000195d8282ac0 .cmp/gt 29, L_00000195d8283e20, L_00000195d8283420;
L_00000195d82825c0 .part L_00000195d8283e20, 3, 24;
L_00000195d82837e0 .concat [ 24 24 0 0], L_00000195d82825c0, L_00000195d822a490;
L_00000195d8283560 .part L_00000195d8283420, 3, 24;
L_00000195d8282c00 .concat [ 24 24 0 0], L_00000195d8283560, L_00000195d822a4d8;
L_00000195d8283ba0 .functor MUXZ 48, L_00000195d8282c00, L_00000195d82837e0, L_00000195d8282ac0, C4<>;
L_00000195d82823e0 .cmp/gt 29, L_00000195d8283420, L_00000195d8283e20;
L_00000195d82839c0 .part L_00000195d8283e20, 3, 24;
L_00000195d82822a0 .concat [ 24 0 0 0], L_00000195d82839c0;
L_00000195d8283880 .part L_00000195d8283420, 3, 24;
L_00000195d8283ce0 .concat [ 24 0 0 0], L_00000195d8283880;
L_00000195d8283c40 .functor MUXZ 24, L_00000195d8283ce0, L_00000195d82822a0, L_00000195d82823e0, C4<>;
L_00000195d8283b00 .reduce/nor v00000195d8225650_0;
L_00000195d8283d80 .part v00000195d81cb380_0, 21, 27;
L_00000195d8283920 .concat [ 1 27 1 0], L_00000195d822a568, L_00000195d8283d80, L_00000195d822a520;
L_00000195d8283ec0 .functor MUXZ 29, L_00000195d8283920, v00000195d81ca340_0, L_00000195d8283b00, C4<>;
S_00000195d814f700 .scope module, "incremento_decremento" "incremento_decremento" 3 210, 3 715 0, S_00000195d8158bb0;
 .timescale -8 -10;
    .port_info 0 /INPUT 2 "normalize_selector";
    .port_info 1 /INPUT 8 "exp_in";
    .port_info 2 /OUTPUT 8 "exp_out";
v00000195d81cbf60_0 .net *"_ivl_0", 31 0, L_00000195d8282fc0;  1 drivers
v00000195d81cb740_0 .net *"_ivl_10", 7 0, L_00000195d8282840;  1 drivers
v00000195d81ca840_0 .net *"_ivl_12", 31 0, L_00000195d82828e0;  1 drivers
L_00000195d822a7a8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000195d81cb420_0 .net *"_ivl_15", 29 0, L_00000195d822a7a8;  1 drivers
L_00000195d822a7f0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v00000195d81caac0_0 .net/2u *"_ivl_16", 31 0, L_00000195d822a7f0;  1 drivers
v00000195d81ca7a0_0 .net *"_ivl_18", 0 0, L_00000195d8282e80;  1 drivers
L_00000195d822a838 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v00000195d81cc1e0_0 .net/2u *"_ivl_20", 7 0, L_00000195d822a838;  1 drivers
v00000195d81cc000_0 .net *"_ivl_22", 7 0, L_00000195d8283a60;  1 drivers
v00000195d81ca660_0 .net *"_ivl_24", 7 0, L_00000195d8282520;  1 drivers
L_00000195d822a6d0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000195d81ca480_0 .net *"_ivl_3", 29 0, L_00000195d822a6d0;  1 drivers
L_00000195d822a718 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000195d81cc0a0_0 .net/2u *"_ivl_4", 31 0, L_00000195d822a718;  1 drivers
v00000195d81cbce0_0 .net *"_ivl_6", 0 0, L_00000195d82832e0;  1 drivers
L_00000195d822a760 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v00000195d81ca8e0_0 .net/2u *"_ivl_8", 7 0, L_00000195d822a760;  1 drivers
v00000195d81cac00_0 .net "exp_in", 7 0, L_00000195d8282480;  alias, 1 drivers
v00000195d81cb2e0_0 .net "exp_out", 7 0, L_00000195d8282b60;  alias, 1 drivers
v00000195d81cb920_0 .net "normalize_selector", 1 0, v00000195d8226800_0;  alias, 1 drivers
L_00000195d8282fc0 .concat [ 2 30 0 0], v00000195d8226800_0, L_00000195d822a6d0;
L_00000195d82832e0 .cmp/eq 32, L_00000195d8282fc0, L_00000195d822a718;
L_00000195d8282840 .arith/sum 8, L_00000195d8282480, L_00000195d822a760;
L_00000195d82828e0 .concat [ 2 30 0 0], v00000195d8226800_0, L_00000195d822a7a8;
L_00000195d8282e80 .cmp/eq 32, L_00000195d82828e0, L_00000195d822a7f0;
L_00000195d8283a60 .arith/sub 8, L_00000195d8282480, L_00000195d822a838;
L_00000195d8282520 .functor MUXZ 8, L_00000195d8282480, L_00000195d8283a60, L_00000195d8282e80, C4<>;
L_00000195d8282b60 .functor MUXZ 8, L_00000195d8282520, L_00000195d8282840, L_00000195d82832e0, C4<>;
S_00000195d814f890 .scope module, "left_right" "left_right" 3 229, 3 728 0, S_00000195d8158bb0;
 .timescale -8 -10;
    .port_info 0 /INPUT 29 "A";
    .port_info 1 /INPUT 2 "normalize_selector";
    .port_info 2 /OUTPUT 29 "A_shifted";
v00000195d81caca0_0 .net "A", 28 0, L_00000195d8282a20;  alias, 1 drivers
v00000195d81cad40_0 .net "A_shifted", 28 0, L_00000195d8283600;  alias, 1 drivers
v00000195d81cb100_0 .net *"_ivl_0", 31 0, L_00000195d8283740;  1 drivers
v00000195d81ca980_0 .net *"_ivl_10", 27 0, L_00000195d8283240;  1 drivers
L_00000195d822a9a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000195d81cc140_0 .net *"_ivl_12", 0 0, L_00000195d822a9a0;  1 drivers
v00000195d81caa20_0 .net *"_ivl_14", 31 0, L_00000195d8282de0;  1 drivers
L_00000195d822a9e8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000195d81cbc40_0 .net *"_ivl_17", 29 0, L_00000195d822a9e8;  1 drivers
L_00000195d822aa30 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v00000195d81ca3e0_0 .net/2u *"_ivl_18", 31 0, L_00000195d822aa30;  1 drivers
v00000195d81ca520_0 .net *"_ivl_20", 0 0, L_00000195d8283100;  1 drivers
v00000195d81cb1a0_0 .net *"_ivl_22", 28 0, L_00000195d8283380;  1 drivers
v00000195d81cb4c0_0 .net *"_ivl_24", 27 0, L_00000195d82831a0;  1 drivers
L_00000195d822aa78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000195d81cbb00_0 .net *"_ivl_26", 0 0, L_00000195d822aa78;  1 drivers
v00000195d81cab60_0 .net *"_ivl_28", 28 0, L_00000195d82834c0;  1 drivers
L_00000195d822a910 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000195d81cafc0_0 .net *"_ivl_3", 29 0, L_00000195d822a910;  1 drivers
L_00000195d822a958 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000195d81cb560_0 .net/2u *"_ivl_4", 31 0, L_00000195d822a958;  1 drivers
v00000195d81cb7e0_0 .net *"_ivl_6", 0 0, L_00000195d8282ca0;  1 drivers
v00000195d81cb880_0 .net *"_ivl_8", 28 0, L_00000195d8282d40;  1 drivers
v00000195d81cade0_0 .net "normalize_selector", 1 0, v00000195d8226800_0;  alias, 1 drivers
L_00000195d8283740 .concat [ 2 30 0 0], v00000195d8226800_0, L_00000195d822a910;
L_00000195d8282ca0 .cmp/eq 32, L_00000195d8283740, L_00000195d822a958;
L_00000195d8283240 .part L_00000195d8282a20, 1, 28;
L_00000195d8282d40 .concat [ 28 1 0 0], L_00000195d8283240, L_00000195d822a9a0;
L_00000195d8282de0 .concat [ 2 30 0 0], v00000195d8226800_0, L_00000195d822a9e8;
L_00000195d8283100 .cmp/eq 32, L_00000195d8282de0, L_00000195d822aa30;
L_00000195d82831a0 .part L_00000195d8282a20, 0, 28;
L_00000195d8283380 .concat [ 1 28 0 0], L_00000195d822aa78, L_00000195d82831a0;
L_00000195d82834c0 .functor MUXZ 29, L_00000195d8282a20, L_00000195d8283380, L_00000195d8283100, C4<>;
L_00000195d8283600 .functor MUXZ 29, L_00000195d82834c0, L_00000195d8282d40, L_00000195d8282ca0, C4<>;
S_00000195d814fa20 .scope module, "regA" "Reg32" 3 96, 3 433 0, S_00000195d8158bb0;
 .timescale -8 -10;
    .port_info 0 /INPUT 32 "x";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /OUTPUT 32 "x_out";
    .port_info 4 /INPUT 1 "reset";
P_00000195d819daf0 .param/l "N" 0 3 438, +C4<00000000000000000000000000100000>;
L_00000195d81a9ce0 .functor OR 1, v00000195d8228270_0, v00000195d8229df0_0, C4<0>, C4<0>;
v00000195d81cb060_0 .net *"_ivl_1", 0 0, L_00000195d81a9ce0;  1 drivers
v00000195d81cb9c0_0 .net "clk", 0 0, v00000195d8228270_0;  alias, 1 drivers
v00000195d81cbba0_0 .net "load", 0 0, v00000195d8227840_0;  alias, 1 drivers
v00000195d81cbd80_0 .net "reset", 0 0, v00000195d8229df0_0;  alias, 1 drivers
v00000195d8225dd0_0 .net "x", 31 0, v00000195d8229b70_0;  alias, 1 drivers
v00000195d8225e70_0 .var "x_out", 31 0;
E_00000195d819ceb0 .event posedge, L_00000195d81a9ce0;
S_00000195d814fc50 .scope module, "regB" "Reg32" 3 101, 3 433 0, S_00000195d8158bb0;
 .timescale -8 -10;
    .port_info 0 /INPUT 32 "x";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /OUTPUT 32 "x_out";
    .port_info 4 /INPUT 1 "reset";
P_00000195d819d770 .param/l "N" 0 3 438, +C4<00000000000000000000000000100000>;
L_00000195d81aa370 .functor OR 1, v00000195d8228270_0, v00000195d8229df0_0, C4<0>, C4<0>;
v00000195d8225470_0 .net *"_ivl_1", 0 0, L_00000195d81aa370;  1 drivers
v00000195d8225510_0 .net "clk", 0 0, v00000195d8228270_0;  alias, 1 drivers
v00000195d8224e30_0 .net "load", 0 0, v00000195d8227840_0;  alias, 1 drivers
v00000195d8225150_0 .net "reset", 0 0, v00000195d8229df0_0;  alias, 1 drivers
v00000195d8224b10_0 .net "x", 31 0, v00000195d8229a30_0;  alias, 1 drivers
v00000195d8225ab0_0 .var "x_out", 31 0;
E_00000195d819d1b0 .event posedge, L_00000195d81aa370;
S_00000195d814fde0 .scope module, "regOP" "Reg1" 3 106, 3 458 0, S_00000195d8158bb0;
 .timescale -8 -10;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /OUTPUT 1 "x_out";
    .port_info 4 /INPUT 1 "reset";
P_00000195d819cfb0 .param/l "N" 0 3 463, +C4<00000000000000000000000000000001>;
L_00000195d81aa1b0 .functor OR 1, v00000195d8228270_0, v00000195d8229df0_0, C4<0>, C4<0>;
v00000195d8224a70_0 .net *"_ivl_1", 0 0, L_00000195d81aa1b0;  1 drivers
v00000195d8225830_0 .net "clk", 0 0, v00000195d8228270_0;  alias, 1 drivers
v00000195d8225d30_0 .net "load", 0 0, v00000195d8227840_0;  alias, 1 drivers
v00000195d8225bf0_0 .net "reset", 0 0, v00000195d8229df0_0;  alias, 1 drivers
v00000195d8224570_0 .net "x", 0 0, v00000195d8226f80_0;  alias, 1 drivers
v00000195d8225650_0 .var "x_out", 0 0;
E_00000195d819d1f0 .event negedge, L_00000195d81aa1b0;
S_00000195d814ff70 .scope module, "shift_right" "shift_right" 3 160, 3 516 0, S_00000195d8158bb0;
 .timescale -8 -10;
    .port_info 0 /INPUT 29 "A";
    .port_info 1 /INPUT 8 "shift_num";
    .port_info 2 /OUTPUT 29 "A_shifted";
    .port_info 3 /INPUT 1 "sum_mult_selector";
v00000195d82250b0_0 .net "A", 28 0, L_00000195d8282980;  1 drivers
v00000195d82255b0_0 .net "A_shifted", 28 0, L_00000195d8283e20;  alias, 1 drivers
v00000195d8224430_0 .net *"_ivl_0", 31 0, L_00000195d82293f0;  1 drivers
L_00000195d822a2e0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000195d8225970_0 .net *"_ivl_3", 30 0, L_00000195d822a2e0;  1 drivers
L_00000195d822a328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000195d8225b50_0 .net/2u *"_ivl_4", 31 0, L_00000195d822a328;  1 drivers
v00000195d8225a10_0 .net *"_ivl_6", 0 0, L_00000195d8283060;  1 drivers
v00000195d82244d0_0 .net *"_ivl_8", 28 0, L_00000195d8282f20;  1 drivers
v00000195d8225c90_0 .net "shift_num", 7 0, L_00000195d8229350;  alias, 1 drivers
v00000195d8225f10_0 .net "sum_mult_selector", 0 0, v00000195d8225650_0;  alias, 1 drivers
L_00000195d82293f0 .concat [ 1 31 0 0], v00000195d8225650_0, L_00000195d822a2e0;
L_00000195d8283060 .cmp/eq 32, L_00000195d82293f0, L_00000195d822a328;
L_00000195d8282f20 .shift/r 29, L_00000195d8282980, L_00000195d8229350;
L_00000195d8283e20 .functor MUXZ 29, L_00000195d8282980, L_00000195d8282f20, L_00000195d8283060, C4<>;
S_00000195d81cde50 .scope module, "UC" "UC" 3 26, 3 251 0, S_00000195d81afb10;
 .timescale -8 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 8 "exp_difference";
    .port_info 4 /INPUT 29 "big_ULA_out";
    .port_info 5 /INPUT 29 "fract_UC";
    .port_info 6 /INPUT 1 "done_ULA";
    .port_info 7 /INPUT 2 "op";
    .port_info 8 /OUTPUT 1 "inicializa";
    .port_info 9 /OUTPUT 1 "ULA_START";
    .port_info 10 /OUTPUT 1 "continue_selector";
    .port_info 11 /OUTPUT 1 "sum_mult_selector";
    .port_info 12 /OUTPUT 2 "normalize_selector";
    .port_info 13 /OUTPUT 1 "exp_fract_selector";
    .port_info 14 /OUTPUT 8 "shift_A";
    .port_info 15 /OUTPUT 1 "normalized";
    .port_info 16 /OUTPUT 1 "done";
P_00000195d81568e0 .param/l "DONE" 0 3 281, +C4<00000000000000000000000000001000>;
P_00000195d8156918 .param/l "IDLE" 0 3 283, +C4<00000000000000000000000000001010>;
P_00000195d8156950 .param/l "arredonda" 0 3 280, +C4<00000000000000000000000000000111>;
P_00000195d8156988 .param/l "bigULA" 0 3 277, +C4<00000000000000000000000000000100>;
P_00000195d81569c0 .param/l "init" 0 3 273, +C4<00000000000000000000000000000000>;
P_00000195d81569f8 .param/l "normalizado" 0 3 282, +C4<00000000000000000000000000001001>;
P_00000195d8156a30 .param/l "normalizing" 0 3 279, +C4<00000000000000000000000000000110>;
P_00000195d8156a68 .param/l "selectRepeatedMux" 0 3 278, +C4<00000000000000000000000000000101>;
P_00000195d8156aa0 .param/l "selectULAIN" 0 3 275, +C4<00000000000000000000000000000010>;
P_00000195d8156ad8 .param/l "shiftaULAIN" 0 3 276, +C4<00000000000000000000000000000011>;
P_00000195d8156b10 .param/l "smallULA" 0 3 274, +C4<00000000000000000000000000000001>;
v00000195d82264e0_0 .var "ULA_START", 0 0;
v00000195d82269e0_0 .net "big_ULA_out", 28 0, L_00000195d81aa5a0;  alias, 1 drivers
v00000195d8226080_0 .net "clk", 0 0, v00000195d8228270_0;  alias, 1 drivers
v00000195d82266c0_0 .var "continue_selector", 0 0;
v00000195d8226120_0 .var "done", 0 0;
v00000195d8227660_0 .net "done_ULA", 0 0, v00000195d81c86f0_0;  alias, 1 drivers
v00000195d8227700_0 .net "exp_difference", 7 0, L_00000195d81a9d50;  alias, 1 drivers
v00000195d8226b20_0 .var "exp_fract_selector", 0 0;
v00000195d8226760_0 .net "fract_UC", 28 0, L_00000195d81aa140;  alias, 1 drivers
v00000195d8227840_0 .var "inicializa", 0 0;
v00000195d8226800_0 .var "normalize_selector", 1 0;
v00000195d8226940_0 .var "normalized", 0 0;
v00000195d8226c60_0 .net "op", 1 0, v00000195d8229ad0_0;  alias, 1 drivers
v00000195d8227ac0_0 .net "reset", 0 0, v00000195d8229df0_0;  alias, 1 drivers
v00000195d82261c0_0 .var "shift_A", 7 0;
v00000195d8226da0_0 .net "start", 0 0, v00000195d8228770_0;  alias, 1 drivers
v00000195d8226e40_0 .var "state", 3 0;
v00000195d8226f80_0 .var "sum_mult_selector", 0 0;
E_00000195d819d270/0 .event anyedge, v00000195d81cba60_0;
E_00000195d819d270/1 .event posedge, v00000195d81c9d70_0;
E_00000195d819d270 .event/or E_00000195d819d270/0, E_00000195d819d270/1;
    .scope S_00000195d81cde50;
T_0 ;
    %wait E_00000195d819d270;
    %load/vec4 v00000195d8227ac0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v00000195d8226e40_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000195d8226e40_0;
    %pad/u 32;
    %dup/vec4;
    %pushi/vec4 10, 0, 32;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 32;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %load/vec4 v00000195d8226120_0;
    %pad/u 32;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %jmp T_0.13;
T_0.2 ;
    %load/vec4 v00000195d8226da0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.14, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000195d8226e40_0, 0;
    %jmp T_0.15;
T_0.14 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v00000195d8226e40_0, 0;
T_0.15 ;
    %jmp T_0.13;
T_0.3 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000195d8226e40_0, 0;
    %jmp T_0.13;
T_0.4 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000195d8226e40_0, 0;
    %jmp T_0.13;
T_0.5 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000195d8226e40_0, 0;
    %jmp T_0.13;
T_0.6 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000195d8226e40_0, 0;
    %jmp T_0.13;
T_0.7 ;
    %load/vec4 v00000195d8227660_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.16, 4;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000195d8226e40_0, 0;
    %jmp T_0.17;
T_0.16 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000195d8226e40_0, 0;
T_0.17 ;
    %jmp T_0.13;
T_0.8 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000195d8226e40_0, 0;
    %jmp T_0.13;
T_0.9 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000195d8226e40_0, 0;
    %jmp T_0.13;
T_0.10 ;
    %load/vec4 v00000195d8226760_0;
    %parti/s 3, 26, 6;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000195d8226760_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.18, 8;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000195d8226e40_0, 0;
    %jmp T_0.19;
T_0.18 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000195d8226e40_0, 0;
T_0.19 ;
    %jmp T_0.13;
T_0.11 ;
    %load/vec4 v00000195d8226120_0;
    %pad/u 4;
    %assign/vec4 v00000195d8226e40_0, 0;
    %jmp T_0.13;
T_0.12 ;
    %load/vec4 v00000195d8226da0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.20, 4;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v00000195d8226e40_0, 0;
    %jmp T_0.21;
T_0.20 ;
    %load/vec4 v00000195d8226120_0;
    %pad/u 4;
    %assign/vec4 v00000195d8226e40_0, 0;
T_0.21 ;
    %jmp T_0.13;
T_0.13 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000195d81cde50;
T_1 ;
    %wait E_00000195d819c7b0;
    %load/vec4 v00000195d8226e40_0;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %jmp T_1.11;
T_1.0 ;
    %load/vec4 v00000195d8227ac0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.12, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000195d8227840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000195d82264e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000195d82266c0_0, 0;
    %load/vec4 v00000195d8226c60_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v00000195d8226f80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000195d8226800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000195d8226b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000195d8226940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000195d8226120_0, 0;
T_1.12 ;
    %jmp T_1.11;
T_1.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000195d8227840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000195d82264e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000195d82266c0_0, 0;
    %load/vec4 v00000195d8226c60_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v00000195d8226f80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000195d8226800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000195d8226b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000195d8226940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000195d8226120_0, 0;
    %jmp T_1.11;
T_1.2 ;
    %load/vec4 v00000195d8226c60_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v00000195d8226f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000195d8227840_0, 0;
    %jmp T_1.11;
T_1.3 ;
    %load/vec4 v00000195d8227700_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.14, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000195d8226b20_0, 0;
    %jmp T_1.15;
T_1.14 ;
    %load/vec4 v00000195d8227700_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.16, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000195d8226b20_0, 0;
T_1.16 ;
T_1.15 ;
    %jmp T_1.11;
T_1.4 ;
    %load/vec4 v00000195d8226c60_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_1.18, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000195d82261c0_0, 0;
    %jmp T_1.19;
T_1.18 ;
    %load/vec4 v00000195d8227700_0;
    %assign/vec4 v00000195d82261c0_0, 0;
T_1.19 ;
    %jmp T_1.11;
T_1.5 ;
    %load/vec4 v00000195d8226c60_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v00000195d8226f80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000195d82264e0_0, 0;
    %jmp T_1.11;
T_1.6 ;
    %load/vec4 v00000195d82269e0_0;
    %parti/s 2, 27, 6;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_1.20, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000195d8226800_0, 0;
    %jmp T_1.21;
T_1.20 ;
    %load/vec4 v00000195d82269e0_0;
    %parti/s 1, 26, 6;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.22, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000195d8226800_0, 0;
    %jmp T_1.23;
T_1.22 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000195d8226800_0, 0;
T_1.23 ;
T_1.21 ;
    %jmp T_1.11;
T_1.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000195d8226800_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000195d82266c0_0, 0;
    %jmp T_1.11;
T_1.8 ;
    %jmp T_1.11;
T_1.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000195d8226940_0, 0;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000195d8226120_0, 0;
    %jmp T_1.11;
T_1.11 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1;
    .scope S_00000195d814fa20;
T_2 ;
    %wait E_00000195d819ceb0;
    %load/vec4 v00000195d81cbd80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000195d8225e70_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000195d81cbba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v00000195d8225dd0_0;
    %assign/vec4 v00000195d8225e70_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000195d814fc50;
T_3 ;
    %wait E_00000195d819d1b0;
    %load/vec4 v00000195d8225150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000195d8225ab0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000195d8224e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v00000195d8224b10_0;
    %assign/vec4 v00000195d8225ab0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000195d814fde0;
T_4 ;
    %wait E_00000195d819d1f0;
    %load/vec4 v00000195d8225bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000195d8225650_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000195d8225d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v00000195d8224570_0;
    %assign/vec4 v00000195d8225650_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000195d8134be0;
T_5 ;
    %wait E_00000195d819cdb0;
    %load/vec4 v00000195d81cba60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000195d81cb600_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000195d8134be0;
T_6 ;
    %wait E_00000195d819c7b0;
    %load/vec4 v00000195d81cb600_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %jmp T_6.5;
T_6.0 ;
    %load/vec4 v00000195d81caf20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000195d81cb600_0, 0;
    %jmp T_6.7;
T_6.6 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000195d81cb600_0, 0;
T_6.7 ;
    %jmp T_6.5;
T_6.1 ;
    %load/vec4 v00000195d81ca700_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.8, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000195d81cb600_0, 0;
    %jmp T_6.9;
T_6.8 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000195d81cb600_0, 0;
T_6.9 ;
    %jmp T_6.5;
T_6.2 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v00000195d81cb600_0, 0;
    %jmp T_6.5;
T_6.3 ;
    %load/vec4 v00000195d81c8510_0;
    %pad/u 32;
    %cmpi/e 24, 0, 32;
    %jmp/0xz  T_6.10, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v00000195d81cb600_0, 0;
    %jmp T_6.11;
T_6.10 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000195d81cb600_0, 0;
T_6.11 ;
    %jmp T_6.5;
T_6.4 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v00000195d81cb600_0, 0;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6;
    .scope S_00000195d8134be0;
T_7 ;
    %wait E_00000195d819c7b0;
    %load/vec4 v00000195d81cba60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000195d81cb600_0, 0;
T_7.0 ;
    %load/vec4 v00000195d81cb600_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %jmp T_7.7;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000195d81c86f0_0, 0;
    %jmp T_7.7;
T_7.3 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000195d81c8510_0, 0;
    %pushi/vec4 0, 0, 48;
    %assign/vec4 v00000195d81cb380_0, 0;
    %jmp T_7.7;
T_7.4 ;
    %load/vec4 v00000195d81cb6a0_0;
    %load/vec4 v00000195d81cbec0_0;
    %cmp/e;
    %jmp/0xz  T_7.8, 4;
    %load/vec4 v00000195d81c94b0_0;
    %load/vec4 v00000195d81c9ff0_0;
    %add;
    %assign/vec4 v00000195d81ca340_0, 0;
    %load/vec4 v00000195d81cb6a0_0;
    %assign/vec4 v00000195d81cb240_0, 0;
    %jmp T_7.9;
T_7.8 ;
    %load/vec4 v00000195d81cb6a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %load/vec4 v00000195d81ca5c0_0;
    %load/vec4 v00000195d81c9230_0;
    %cmp/u;
    %jmp/0xz  T_7.12, 5;
    %load/vec4 v00000195d81c9ff0_0;
    %load/vec4 v00000195d81c94b0_0;
    %sub;
    %assign/vec4 v00000195d81ca340_0, 0;
    %load/vec4 v00000195d81cb6a0_0;
    %assign/vec4 v00000195d81cb240_0, 0;
    %jmp T_7.13;
T_7.12 ;
    %load/vec4 v00000195d81c9ff0_0;
    %load/vec4 v00000195d81c94b0_0;
    %sub;
    %assign/vec4 v00000195d81ca340_0, 0;
    %load/vec4 v00000195d81cbec0_0;
    %assign/vec4 v00000195d81cb240_0, 0;
T_7.13 ;
    %jmp T_7.11;
T_7.10 ;
    %load/vec4 v00000195d81ca5c0_0;
    %load/vec4 v00000195d81c9230_0;
    %cmp/u;
    %jmp/0xz  T_7.14, 5;
    %load/vec4 v00000195d81c9ff0_0;
    %load/vec4 v00000195d81c94b0_0;
    %sub;
    %assign/vec4 v00000195d81ca340_0, 0;
    %load/vec4 v00000195d81cb6a0_0;
    %assign/vec4 v00000195d81cb240_0, 0;
    %jmp T_7.15;
T_7.14 ;
    %load/vec4 v00000195d81c9ff0_0;
    %load/vec4 v00000195d81c94b0_0;
    %sub;
    %assign/vec4 v00000195d81ca340_0, 0;
    %load/vec4 v00000195d81cbec0_0;
    %assign/vec4 v00000195d81cb240_0, 0;
T_7.15 ;
T_7.11 ;
T_7.9 ;
    %jmp T_7.7;
T_7.5 ;
    %load/vec4 v00000195d81cb6a0_0;
    %load/vec4 v00000195d81cbec0_0;
    %xor;
    %assign/vec4 v00000195d81cb240_0, 0;
    %load/vec4 v00000195d81cae80_0;
    %load/vec4 v00000195d81c8510_0;
    %part/u 1;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.16, 4;
    %load/vec4 v00000195d81cb380_0;
    %load/vec4 v00000195d81cbe20_0;
    %ix/getv 4, v00000195d81c8510_0;
    %shiftl 4;
    %add;
    %assign/vec4 v00000195d81cb380_0, 0;
T_7.16 ;
    %load/vec4 v00000195d81c8510_0;
    %addi 1, 0, 5;
    %assign/vec4 v00000195d81c8510_0, 0;
    %jmp T_7.7;
T_7.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000195d81c86f0_0, 0;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7;
    .scope S_00000195d81348c0;
T_8 ;
    %wait E_00000195d819c7b0;
    %load/vec4 v00000195d81c90f0_0;
    %assign/vec4 v00000195d81c9b90_0, 0;
    %load/vec4 v00000195d81c9730_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v00000195d81c8dd0_0;
    %assign/vec4 v00000195d81c85b0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000195d81c8bf0_0;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_8.2, 5;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000195d81c85b0_0, 4, 5;
    %load/vec4 v00000195d81c8dd0_0;
    %parti/s 26, 3, 3;
    %addi 1, 0, 26;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000195d81c85b0_0, 4, 5;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v00000195d81c8bf0_0;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %jmp/0xz  T_8.4, 5;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000195d81c85b0_0, 4, 5;
    %load/vec4 v00000195d81c8dd0_0;
    %parti/s 26, 3, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000195d81c85b0_0, 4, 5;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v00000195d81c8dd0_0;
    %parti/s 1, 3, 3;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_8.6, 4;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000195d81c85b0_0, 4, 5;
    %load/vec4 v00000195d81c8dd0_0;
    %parti/s 26, 3, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000195d81c85b0_0, 4, 5;
    %jmp T_8.7;
T_8.6 ;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000195d81c85b0_0, 4, 5;
    %load/vec4 v00000195d81c8dd0_0;
    %parti/s 26, 3, 3;
    %addi 1, 0, 26;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000195d81c85b0_0, 4, 5;
T_8.7 ;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000195d81af980;
T_9 ;
    %vpi_call 2 25 "$dumpfile", "_testbenches/vvp/floating_point.vcd" {0 0 0};
    %vpi_call 2 26 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000195d81afb10 {0 0 0};
    %pushi/vec4 3221225487, 0, 32;
    %store/vec4 v00000195d8229b70_0, 0, 32;
    %pushi/vec4 3246391303, 0, 32;
    %store/vec4 v00000195d8229a30_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000195d8229ad0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195d8229df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195d8228270_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000195d8229df0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000195d8228770_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195d8229df0_0, 0, 1;
    %delay 28000, 0;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000195d8229df0_0, 0, 1;
    %pushi/vec4 1073741839, 0, 32;
    %store/vec4 v00000195d8229b70_0, 0, 32;
    %pushi/vec4 3246391303, 0, 32;
    %store/vec4 v00000195d8229a30_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000195d8229ad0_0, 0, 2;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195d8229df0_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 1073741839, 0, 32;
    %store/vec4 v00000195d8229b70_0, 0, 32;
    %pushi/vec4 3221225479, 0, 32;
    %store/vec4 v00000195d8229a30_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000195d8229ad0_0, 0, 2;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195d8229df0_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000195d8229df0_0, 0, 1;
    %pushi/vec4 1073741839, 0, 32;
    %store/vec4 v00000195d8229b70_0, 0, 32;
    %pushi/vec4 3246391303, 0, 32;
    %store/vec4 v00000195d8229a30_0, 0, 32;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000195d8229ad0_0, 0, 2;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195d8229df0_0, 0, 1;
    %delay 200000, 0;
    %vpi_call 2 72 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_00000195d81af980;
T_10 ;
    %delay 1000, 0;
    %load/vec4 v00000195d8228270_0;
    %inv;
    %store/vec4 v00000195d8228270_0, 0, 1;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\floating_point_tb.v";
    ".\floating_point.v";
