// Seed: 3571118835
module module_0 (
    output uwire id_0,
    output wor id_1,
    input wor id_2,
    input uwire id_3,
    input uwire id_4,
    output supply0 id_5,
    input tri id_6,
    input tri id_7,
    input uwire id_8,
    input uwire id_9,
    output tri id_10
);
  wire id_12;
  assign id_1 = 1;
endmodule
module module_1 (
    input wor id_0,
    output supply0 id_1,
    output wand id_2,
    input tri1 id_3,
    output uwire id_4,
    output wand id_5,
    output tri1 id_6,
    input wor id_7,
    input supply1 id_8
    , id_43,
    input wor id_9,
    input tri id_10
    , id_44, id_45,
    input uwire id_11,
    input supply0 id_12,
    input supply0 id_13,
    input supply1 id_14,
    input supply0 id_15,
    input tri1 id_16,
    input wand id_17,
    input uwire id_18,
    output supply1 id_19,
    input tri id_20,
    input wor id_21,
    output tri0 id_22,
    output supply1 id_23,
    output wor id_24,
    output wor id_25,
    output supply1 id_26,
    output wire id_27,
    output tri1 id_28,
    input uwire id_29,
    input supply1 id_30,
    input wor id_31,
    input tri id_32,
    output tri0 id_33,
    input uwire id_34,
    output wor id_35,
    output uwire id_36,
    input wire id_37,
    output tri id_38,
    input wand id_39,
    input supply1 id_40,
    input tri1 id_41
    , id_46
);
  uwire id_47, id_48 = id_29.id_34;
  module_0(
      id_4, id_36, id_48, id_12, id_21, id_2, id_9, id_40, id_31, id_20, id_28
  );
endmodule
