

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               a89ae6a2f6217ce426980a959c61b9bf  /home/pli11/Desktop/re_test/megakv/search/run
Extracting PTX file and ptxas options    1: run.1.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Desktop/re_test/megakv/search/run
self exe links to: /home/pli11/Desktop/re_test/megakv/search/run
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Desktop/re_test/megakv/search/run
Running md5sum using "md5sum /home/pli11/Desktop/re_test/megakv/search/run "
self exe links to: /home/pli11/Desktop/re_test/megakv/search/run
Extracting specific PTX file named run.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z11hash_searchP7selem_sPjP8bucket_sii : hostFun 0x0x40277b, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing run.1.sm_70.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z16hash_search_nvmbP7selem_sPjP8bucket_sii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16hash_search_nvmoP7selem_sPjP8bucket_sii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16hash_search_nvmuP7selem_sPjP8bucket_sii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z11kernel_l2wbv'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z15kernel_l2wb_pctv'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z11hash_searchP7selem_sPjP8bucket_sii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file run.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from run.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z11hash_searchP7selem_sPjP8bucket_sii' : regs=12, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z15kernel_l2wb_pctv' : regs=8, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z11kernel_l2wbv' : regs=8, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z16hash_search_nvmuP7selem_sPjP8bucket_sii' : regs=12, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z16hash_search_nvmoP7selem_sPjP8bucket_sii' : regs=12, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z16hash_search_nvmbP7selem_sPjP8bucket_sii' : regs=16, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: __cudaRegisterFunction _Z15kernel_l2wb_pctv : hostFun 0x0x402611, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z11kernel_l2wbv : hostFun 0x0x402517, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16hash_search_nvmuP7selem_sPjP8bucket_sii : hostFun 0x0x4023ee, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16hash_search_nvmoP7selem_sPjP8bucket_sii : hostFun 0x0x402255, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16hash_search_nvmbP7selem_sPjP8bucket_sii : hostFun 0x0x4020bc, fat_cubin_handle = 1
GPGPU-Sim PTX: cudaStreamCreate
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 2 operations
GPGPU-Sim API:       0 :  stream operation memcpy host-to-device
GPGPU-Sim API:       1 :  stream operation memcpy device-to-host
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation memcpy host-to-device
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff63fec278..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff63fec270..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff63fec268..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff63fec264..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff63fec260..

GPGPU-Sim PTX: cudaLaunch for 0x0x402255 (mode=performance simulation) on stream 1
GPGPU-Sim PTX: finding reconvergence points for '_Z16hash_search_nvmoP7selem_sPjP8bucket_sii'...
GPGPU-Sim PTX: Finding dominators for '_Z16hash_search_nvmoP7selem_sPjP8bucket_sii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16hash_search_nvmoP7selem_sPjP8bucket_sii'...
GPGPU-Sim PTX: Finding postdominators for '_Z16hash_search_nvmoP7selem_sPjP8bucket_sii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16hash_search_nvmoP7selem_sPjP8bucket_sii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16hash_search_nvmoP7selem_sPjP8bucket_sii'...
GPGPU-Sim PTX: reconvergence points for _Z16hash_search_nvmoP7selem_sPjP8bucket_sii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x258 (run.1.sm_70.ptx:138) @%p1 bra BB1_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x438 (run.1.sm_70.ptx:217) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2e0 (run.1.sm_70.ptx:158) @%p2 bra BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x348 (run.1.sm_70.ptx:178) setp.eq.s32%p3, %r47, %r46;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x3b8 (run.1.sm_70.ptx:192) @%p5 bra BB1_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x420 (run.1.sm_70.ptx:212) add.s32 %r45, %r45, %r44;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x430 (run.1.sm_70.ptx:214) @%p6 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x438 (run.1.sm_70.ptx:217) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z16hash_search_nvmoP7selem_sPjP8bucket_sii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16hash_search_nvmoP7selem_sPjP8bucket_sii'.
GPGPU-Sim PTX: pushing kernel '_Z16hash_search_nvmoP7selem_sPjP8bucket_sii' to stream 1, gridDim= (8,1,1) blockDim = (1024,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z16hash_search_nvmoP7selem_sPjP8bucket_sii'
GPGPU-Sim uArch: CTA/core = 2, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z16hash_search_nvmoP7selem_sPjP8bucket_sii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z16hash_search_nvmoP7selem_sPjP8bucket_sii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z16hash_search_nvmoP7selem_sPjP8bucket_sii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z16hash_search_nvmoP7selem_sPjP8bucket_sii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z16hash_search_nvmoP7selem_sPjP8bucket_sii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z16hash_search_nvmoP7selem_sPjP8bucket_sii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z16hash_search_nvmoP7selem_sPjP8bucket_sii'
Destroy streams for kernel 1: size 0
kernel_name = _Z16hash_search_nvmoP7selem_sPjP8bucket_sii 
kernel_launch_uid = 1 
gpu_sim_cycle = 277221
gpu_sim_insn = 18849792
gpu_ipc =      67.9955
gpu_tot_sim_cycle = 277221
gpu_tot_sim_insn = 18849792
gpu_tot_ipc =      67.9955
gpu_tot_issued_cta = 8
gpu_occupancy = 49.0983% 
gpu_tot_occupancy = 49.0983% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.5858
partiton_level_parallism_total  =       1.5858
partiton_level_parallism_util =       2.1349
partiton_level_parallism_util_total  =       2.1349
L2_BW  =      57.4427 GB/Sec
L2_BW_total  =      57.4427 GB/Sec
gpu_total_sim_rate=25928

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 55296, Miss = 51659, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 55296, Miss = 51640, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 55296, Miss = 51630, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 55296, Miss = 51675, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 55296, Miss = 51549, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 55296, Miss = 51505, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 55296, Miss = 51658, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 55296, Miss = 51639, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 442368
	L1D_total_cache_misses = 412955
	L1D_total_cache_miss_rate = 0.9335
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.173
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 29413
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 301081
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 79106
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 409600
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32768

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
3663, 3663, 3663, 3663, 3663, 3663, 3663, 3663, 3663, 3663, 3663, 3663, 3663, 3663, 3663, 3663, 3663, 3663, 3663, 3663, 3663, 3663, 3663, 3663, 3663, 3663, 3663, 3663, 3663, 3663, 3663, 3663, 
gpgpu_n_tot_thrd_icount = 30007296
gpgpu_n_tot_w_icount = 937728
gpgpu_n_stall_shd_mem = 245760
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 374071
gpgpu_n_mem_write_global = 65536
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 3407872
gpgpu_n_store_insn = 262144
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 40960
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 245760
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5140	W0_Idle:58604	W0_Scoreboard:7655044	W1:0	W2:0	W3:0	W4:393216	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:544512
single_issue_nums: WS0:234432	WS1:234432	WS2:234432	WS3:234432	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2992568 {8:374071,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1572864 {8:32768,40:32768,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 14962840 {40:374071,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 524288 {8:65536,}
maxmflatency = 1147 
max_icnt2mem_latency = 26 
maxmrqlatency = 373 
max_icnt2sh_latency = 23 
averagemflatency = 426 
avg_icnt2mem_latency = 21 
avg_mrq_latency = 11 
avg_icnt2sh_latency = 2 
mrq_lat_table:178099 	47107 	3278 	5034 	14543 	27528 	12388 	2695 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	167742 	136893 	134969 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	32585 	183 	0 	406839 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	411769 	26371 	1429 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	15 	443 	86 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         4         8         4         8         5         6         4         8         8         8         6         4         5         5         5 
dram[1]:         4         4         8         5         6         6         8         8         8         8         8         7         6         8         6         5 
dram[2]:         4         4         8         5         8         7         7         6         8        11         7         7         6         4         7         8 
dram[3]:         3         4         7         4         5         8         6         7         8         8         9         6         7         4         5         8 
dram[4]:         3         4         4         5         4         7         8         8         8         8         6         4         6         6         7         6 
dram[5]:         4         4         4         4         5         7         7         6         8         8         8         7         4         5         7         7 
dram[6]:         4         4         5         4         7         8         6         7         8         8         6         5         8         6         6         5 
dram[7]:         4         4         4         5         5         7         7         7         8         8         5         8         7         7         5         7 
dram[8]:         4         4         8         8         8         8         5         5         8         8         8         8         6         6         4         5 
dram[9]:         4         4        10         4         4         7         4         5         8         8         8         8         8         5         4         4 
dram[10]:         4         4         4         4         7         6         5         6         8         8         6         4         6         8         6         4 
dram[11]:         4         4         4         5         7         4         4         4         8         8         8         6         6         7         8         4 
dram[12]:         4         4         6         4         8         5         4         7         8         8         4         5         6         6         4         6 
dram[13]:         4         4         4         8         7         6         7         4         8         8         6         6         7         6         5         7 
dram[14]:         4         4         7         7         8         7         4         5         8         8         7         7         7         5         6         7 
dram[15]:         4         3         4         4         5         4         4         5         8         8         7         4         4         4         4         4 
dram[16]:         4         4         3         4         4         5         6         8         8         8         5         6         4         4         7         7 
dram[17]:         4         4         7         5         6         6         8         5         8         9         7         8         5         6         5         6 
dram[18]:         4         4         5         3         6         4         4         4         8         8         5         6         7         4         8         5 
dram[19]:         4         6         4         5         5         5         5         5         8         8         8         5         8         5         6         6 
dram[20]:         4         4         4         8         5        10         4         7         8         8         8         5         5         7         5         8 
dram[21]:         4         4         8         7         5         7         7         7         8         8         4         4         7         8         7         6 
dram[22]:         4         4         5         8         4         7         5         6         8         8         8         8         5         5         4         8 
dram[23]:         4         4         4         8         4         4         4         4         8         8         6         5         5         8         6         4 
dram[24]:         4         4         4         6         6         6         6         4         8         8        10         8         5         7         6         4 
dram[25]:         4         4         5         7         6         6         5         5         8         8         9         4         6         4         7         5 
dram[26]:         4         4         7         4         5         7         6         7         9         8         7         7         7         8         7         7 
dram[27]:         3         3         4         4         4         4         8         6         8         8         8         4         4         5         8        10 
dram[28]:         3         4         6         4         8         5         8         8         8         8         8         8         4         5         6         6 
dram[29]:         4         4         6         4         6         4         5         6         8         8         5         4         6         6         7         6 
dram[30]:         4         3         5         6         5         5         7         7         8         8         5         5         4         7         4         4 
dram[31]:         4         4         8         5         8         5         8         4         8         8         7         8         8         7         6         8 
maximum service time to same row:
dram[0]:      6016      6108      7758      5920     11248      5882      7648      8879      5856      6116      8897      8544      5890      7009      8889      5942 
dram[1]:      5879      8971      5935      8020      9281      6382      6697      5883      6101      7928      8967      6486      6451      5916      7756      7398 
dram[2]:      7292      7014      6958      5930      8828      7361      6544      5912      8195      7540      5839      5896      8875     10411      8981      7351 
dram[3]:      7881      9651      9095     10005      7406      6496      6282      7437      5871     12745     10004      5844      7288      5912      5900      8106 
dram[4]:      5859      7118      8919      5886      5847      7442      7292      7382      8915      9421      7413      5863      9278      5882      7621      8298 
dram[5]:      6406      7695      5957      6733      5874      8697      5888      6198      9766      5851      5871      7210      6571      6619     11325      7064 
dram[6]:      5960      7929      6095      6004      5843      7489      8631      6776      6584      5967      5943      6464      6710      5957      6748      5950 
dram[7]:      5855      6740      8862      7474      5859      5957      5836     11271      5976      6740      6474      7444     10570      6383      5839      8445 
dram[8]:      8258      6789      6761      5875      7398      8885      5874      5923      5908      8148      6141      7482      5919      5839      9581      6707 
dram[9]:      8839      5889      9897      6694      5912      7686      8508      7560      6784     10839      6764      6942      7322      6017      7229      5860 
dram[10]:      5960      7742      6435      6202      8150      6869      8965      7425      7803      6590      5844      6222      7550      8591      7481      5897 
dram[11]:      6004      6083      8910      5871      7485     12266     13900      6658      9079      6270     11890      6679      8087      6187      7585      6299 
dram[12]:      6392      8120      8965      8953      8122      6088      7422      7932      5928     11843      7457      9460     10774      6715      6026      5874 
dram[13]:      5914      7752     12579      8546      7913      5904      6844      6435      7414      7097      5850      6430      9355      6015     10823      5960 
dram[14]:      7474      5927      5993      7401      6235      6838     10209      5936      8514      7545      6252      6649      5953      5903      5892      6076 
dram[15]:      6358     10668      9031      8175      6745      5936      5843      5896      9019      8810      7489      6664      5963      6848      5878      5899 
dram[16]:      6212      9227      5879      7220     10644      9108      6615     10203      5934      8355      5863      6749      6531      6186      7402      7331 
dram[17]:      7217      7437      5916      5922     10370      7728      5864      6109      5895      5899      7501      5926      5852      5985      5944      7318 
dram[18]:      6566      7381      5926      9577      6817      6726     10634     16119      5886      5919      6287      9220      5884      5949      9039      7748 
dram[19]:     12853      6511      8603      9026      5840      7210      8669      7032      8795      7919      6375      5896      9336      5900     10600      6602 
dram[20]:      8979      7154      5944      7381      7456      9090      7135      7576      5968      5968      9286      7289      7393      5965      7217      7104 
dram[21]:      5864     11994      6428      5847      5851      7712      5931      8921      5892      7424      7442      5878      5902      8373      6949      5839 
dram[22]:      8991      7206      7302     10104      5843      6964      5839      7808      7493      7478     10589      5836      5862      5977      5860      7604 
dram[23]:      9116      9115      5844      6698      6593     10078      7709      6551      6892      8216     12882      7060      5890      6425      7350      5852 
dram[24]:      5933      7374      6438      7158      5860      7276      7144      6584      7648      5888     13022      8799      6382      6860      8978      5899 
dram[25]:      7510      7892      7584      6903      7783      5931      6685      9817      8675      5887      7618      6284      5847      8724      6155      5922 
dram[26]:      8080      8404      9119     10881      9354      7374      9075      8714      6941      5886      5922      7265      9272      9393      6800      6214 
dram[27]:      7446      9257      5860      8470      7612      7273      8078      8690      6880      5927      8674      5928      5881     14626      6990      9213 
dram[28]:      7521      6389      7446      7028     11116      7176      6747      6772      9875      7498      5848      5878      5866      7068      8515      6002 
dram[29]:      5862      5969      7731      7671      8571      8145      8483      5988     11757      5875      6574      8702      5949      5945      9903      6214 
dram[30]:      5980     10015      6454     13034     11321      5919      5899      5866      6061      5915      5886      6822      5843      7365      7541      6741 
dram[31]:      7391      9746      6095      8327      5875      5894      5879      7497      5897      7104      9079      5864      5920      5939      7186      8986 
average row accesses per activate:
dram[0]:  1.130802  1.197995  1.214286  1.192547  1.315000  1.204724  1.192623  1.178357  1.254167  1.288684  1.195402  1.220000  1.161580  1.204499  1.161702  1.154135 
dram[1]:  1.174004  1.192575  1.278515  1.206349  1.212724  1.218391  1.280576  1.218684  1.264271  1.287982  1.246120  1.228216  1.166976  1.238307  1.217204  1.198364 
dram[2]:  1.192308  1.208333  1.219731  1.216450  1.190965  1.174168  1.151402  1.205534  1.241228  1.254005  1.190570  1.213115  1.229581  1.203125  1.188000  1.187500 
dram[3]:  1.170616  1.203085  1.169492  1.207289  1.166052  1.250620  1.219207  1.162978  1.307018  1.308756  1.232877  1.173832  1.182390  1.205817  1.192547  1.160243 
dram[4]:  1.207547  1.154013  1.156989  1.199105  1.191398  1.184426  1.226453  1.222472  1.262693  1.231733  1.195312  1.174775  1.180294  1.182163  1.193798  1.191837 
dram[5]:  1.171492  1.156177  1.174168  1.196388  1.223427  1.166038  1.220339  1.278689  1.267857  1.239437  1.214000  1.143824  1.190171  1.157795  1.192843  1.176938 
dram[6]:  1.175115  1.187817  1.199052  1.173653  1.202206  1.309278  1.188349  1.202586  1.310345  1.264271  1.226908  1.166667  1.314286  1.211462  1.205240  1.170093 
dram[7]:  1.207921  1.181818  1.153257  1.168932  1.186441  1.225933  1.205882  1.269521  1.314010  1.280000  1.174905  1.225941  1.275434  1.214022  1.230435  1.221739 
dram[8]:  1.192893  1.186147  1.252475  1.166008  1.195358  1.252427  1.198413  1.320099  1.261411  1.236364  1.206287  1.260771  1.197452  1.210204  1.201663  1.250575 
dram[9]:  1.187935  1.162393  1.257895  1.144424  1.137746  1.167702  1.226415  1.270531  1.278161  1.207392  1.226908  1.207317  1.212054  1.178138  1.181996  1.117547 
dram[10]:  1.145558  1.170163  1.179856  1.151163  1.211454  1.223176  1.189516  1.230444  1.245283  1.322034  1.184382  1.160920  1.229885  1.210870  1.202559  1.200864 
dram[11]:  1.125000  1.125000  1.256831  1.168317  1.203320  1.181628  1.185654  1.213043  1.319149  1.258278  1.219828  1.160542  1.197872  1.211499  1.161870  1.200855 
dram[12]:  1.218009  1.218997  1.203704  1.184100  1.197425  1.155470  1.175758  1.151874  1.216891  1.230143  1.161654  1.241706  1.219457  1.217295  1.220418  1.202586 
dram[13]:  1.189320  1.141649  1.197150  1.208431  1.160396  1.188755  1.179283  1.162978  1.224576  1.294392  1.172932  1.186508  1.291553  1.190083  1.204762  1.226782 
dram[14]:  1.164384  1.156576  1.228972  1.232506  1.200000  1.225532  1.144852  1.222904  1.284672  1.263830  1.239669  1.213710  1.173358  1.196356  1.169173  1.170018 
dram[15]:  1.156118  1.161446  1.168182  1.187905  1.165049  1.172962  1.160813  1.149013  1.265306  1.268623  1.148936  1.213333  1.117550  1.146903  1.159363  1.123333 
dram[16]:  1.191489  1.206107  1.181609  1.147475  1.183432  1.176724  1.262136  1.234450  1.218254  1.221095  1.132463  1.224771  1.177515  1.224490  1.222222  1.223022 
dram[17]:  1.166667  1.175644  1.219638  1.203390  1.179916  1.218962  1.210744  1.186722  1.213861  1.201550  1.170370  1.214751  1.212982  1.208092  1.167939  1.202734 
dram[18]:  1.195294  1.156733  1.236364  1.268156  1.154676  1.194215  1.177966  1.151631  1.209648  1.186813  1.176238  1.196078  1.157996  1.184322  1.193059  1.182573 
dram[19]:  1.181586  1.175732  1.142292  1.194915  1.182156  1.237251  1.186235  1.223176  1.226000  1.240404  1.189293  1.164510  1.202429  1.179816  1.198198  1.230126 
dram[20]:  1.123232  1.258856  1.180266  1.201835  1.206897  1.201663  1.184584  1.197452  1.243129  1.226306  1.227557  1.210425  1.189899  1.221258  1.195876  1.147059 
dram[21]:  1.154684  1.227882  1.161290  1.180467  1.258581  1.224000  1.237903  1.220126  1.235644  1.202312  1.191147  1.183908  1.261792  1.163462  1.200772  1.201681 
dram[22]:  1.185714  1.170068  1.208791  1.304582  1.160714  1.190283  1.171206  1.188525  1.316708  1.271845  1.272277  1.200000  1.203523  1.193227  1.179167  1.182979 
dram[23]:  1.181373  1.209877  1.181818  1.247619  1.151291  1.213531  1.192913  1.196347  1.246050  1.238710  1.274752  1.196464  1.174721  1.217778  1.206731  1.223214 
dram[24]:  1.204244  1.228070  1.184874  1.222494  1.165154  1.150943  1.231461  1.193833  1.331695  1.220532  1.207792  1.213483  1.177866  1.212121  1.241706  1.154676 
dram[25]:  1.241758  1.132780  1.185185  1.236641  1.165085  1.248322  1.276808  1.198257  1.267894  1.200772  1.259259  1.181070  1.144366  1.225119  1.220779  1.163569 
dram[26]:  1.170960  1.185366  1.201754  1.198178  1.218143  1.214128  1.215962  1.275362  1.182836  1.216535  1.290323  1.260970  1.216401  1.220339  1.204396  1.159213 
dram[27]:  1.179487  1.150115  1.153082  1.164502  1.141717  1.142857  1.232227  1.241206  1.221557  1.225806  1.230769  1.150870  1.158082  1.124481  1.179916  1.205882 
dram[28]:  1.155925  1.144796  1.228723  1.224490  1.202586  1.185031  1.236607  1.203285  1.240618  1.291566  1.146384  1.178782  1.176113  1.172414  1.182342  1.217391 
dram[29]:  1.160440  1.137405  1.197183  1.157258  1.195266  1.156187  1.198330  1.168582  1.252212  1.261745  1.139394  1.139579  1.161100  1.193750  1.211864  1.190019 
dram[30]:  1.194245  1.211957  1.139623  1.180527  1.146474  1.189723  1.148551  1.181070  1.313580  1.228000  1.167286  1.167315  1.198135  1.202869  1.201735  1.215962 
dram[31]:  1.183575  1.231707  1.216783  1.162264  1.189723  1.173913  1.183594  1.193059  1.286344  1.239766  1.203922  1.191919  1.160164  1.210000  1.218487  1.258312 
average row locality = 290716/242158 = 1.200522
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       536       478       544       576       526       612       582       588       522       478       544       470       576       518       482       550 
dram[1]:       560       514       482       532       610       636       534       574       518       488       482       512       558       486       502       522 
dram[2]:       496       464       544       562       580       600       616       610       486       468       526       512       486       472       530       506 
dram[3]:       494       468       552       530       632       504       584       578       516       488       460       548       492       470       512       508 
dram[4]:       512       532       538       536       554       578       612       544       492       510       532       572       490       552       552       520 
dram[5]:       526       496       600       530       564       618       576       468       488       536       528       596       486       538       536       528 
dram[6]:       510       468       506       588       654       508       612       558       452       518       530       522       434       542       488       562 
dram[7]:       488       494       602       602       630       624       574       504       464       464       538       506       444       586       502       498 
dram[8]:       470       548       506       590       618       516       604       532       528       532       534       476       490       522       514       480 
dram[9]:       512       544       478       626       636       564       520       526       476       508       532       514       470       510       540       592 
dram[10]:       606       502       492       594       550       570       590       582       514       466       466       526       464       486       500       492 
dram[11]:       558       576       460       590       580       566       562       558       478       490       486       520       492       520       582       498 
dram[12]:       514       462       520       566       558       602       582       584       554       524       538       444       468       482       462       494 
dram[13]:       490       540       504       516       586       592       592       578       498       474       544       518       402       508       442       504 
dram[14]:       510       554       526       546       594       576       656       598       448       514       520       522       572       524       556       576 
dram[15]:       548       482       514       550       600       590       628       640       478       482       568       466       604       580       518       610 
dram[16]:       504       474       514       568       600       546       520       516       534       522       528       454       524       470       530       446 
dram[17]:       518       502       472       568       564       540       586       572       532       540       552       480       528       554       548       464 
dram[18]:       508       524       544       454       642       578       556       600       572       568       514       530       530       490       486       506 
dram[19]:       462       562       578       564       636       558       586       570       532       534       542       550       524       572       468       524 
dram[20]:       556       462       622       524       560       578       584       564       508       554       508       548       516       492       516       560 
dram[21]:       530       458       540       556       550       612       614       582       544       544       512       538       460       534       558       508 
dram[22]:       498       516       550       484       650       588       602       580       448       444       434       520       544       528       502       492 
dram[23]:       482       490       572       524       624       574       606       524       472       496       436       530       560       478       438       484 
dram[24]:       454       490       564       500       642       610       548       542       462       562       478       460       526       490       460       578 
dram[25]:       452       546       576       486       614       558       512       550       540       542       464       494       582       446       500       562 
dram[26]:       500       486       548       526       564       550       518       528       554       538       480       466       462       434       484       584 
dram[27]:       506       498       580       538       572       576       520       494       532       528       432       516       582       472       500       510 
dram[28]:       556       506       462       540       558       570       554       586       482       456       570       520       512       540       552       496 
dram[29]:       528       596       510       574       606       570       574       610       486       484       484       516       520       504       508       556 
dram[30]:       498       446       604       582       634       602       634       574       452       534       548       520       444       518       490       454 
dram[31]:       490       404       522       616       602       594       606       550       504       556       534       510       494       536       516       428 
total dram reads = 271860
bank skew: 656/402 = 1.63
chip skew: 8858/8222 = 1.08
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0       312       310       277       293       233       224       172       182 
dram[1]:         0         0         0         0         0         0         0         0       312       296       267       259       209       214       202       193 
dram[2]:         0         0         0         0         0         0         0         0       304       287       285       292       238       216       196       189 
dram[3]:         0         0         0         0         0         0         0         0       310       301       288       283       229       212       168       162 
dram[4]:         0         0         0         0         0         0         0         0       298       287       273       260       233       221       205       209 
dram[5]:         0         0         0         0         0         0         0         0       301       301       233       260       219       224       211       209 
dram[6]:         0         0         0         0         0         0         0         0       295       289       252       277       249       258       210       202 
dram[7]:         0         0         0         0         0         0         0         0       301       304       273       264       225       241       175       174 
dram[8]:         0         0         0         0         0         0         0         0       308       306       279       288       265       255       204       211 
dram[9]:         0         0         0         0         0         0         0         0       306       303       262       263       227       219       194       189 
dram[10]:         0         0         0         0         0         0         0         0       289       302       268       276       239       241       204       200 
dram[11]:         0         0         0         0         0         0         0         0       294       305       251       272       242       235       230       243 
dram[12]:         0         0         0         0         0         0         0         0       308       299       260       259       210       198       178       178 
dram[13]:         0         0         0         0         0         0         0         0       302       302       267       254       224       208       187       196 
dram[14]:         0         0         0         0         0         0         0         0       318       304       259       284       235       204       199       204 
dram[15]:         0         0         0         0         0         0         0         0       287       297       246       238       201       194       169       167 
dram[16]:         0         0         0         0         0         0         0         0       306       291       258       253       249       245       221       214 
dram[17]:         0         0         0         0         0         0         0         0       313       297       281       275       210       217       191       172 
dram[18]:         0         0         0         0         0         0         0         0       313       300       262       280       210       213       188       189 
dram[19]:         0         0         0         0         0         0         0         0       303       295       260       265       235       242       191       195 
dram[20]:         0         0         0         0         0         0         0         0       304       299       296       287       256       254       203       195 
dram[21]:         0         0         0         0         0         0         0         0       309       294       259       259       249       240       242       234 
dram[22]:         0         0         0         0         0         0         0         0       293       296       259       246       198       202       178       169 
dram[23]:         0         0         0         0         0         0         0         0       301       297       263       265       211       197       176       171 
dram[24]:         0         0         0         0         0         0         0         0       309       310       284       280       225       219       192       187 
dram[25]:         0         0         0         0         0         0         0         0       307       306       276       277       223       217       188       199 
dram[26]:         0         0         0         0         0         0         0         0       304       297       295       280       252       234       184       203 
dram[27]:         0         0         0         0         0         0         0         0       297       304       270       266       220       213       182       176 
dram[28]:         0         0         0         0         0         0         0         0       309       306       271       256       236       240       203       210 
dram[29]:         0         0         0         0         0         0         0         0       307       304       252       251       213       213       193       195 
dram[30]:         0         0         0         0         0         0         0         0       292       306       260       251       207       201       171       187 
dram[31]:         0         0         0         0         0         0         0         0       300       304       295       289       233       226       220       215 
total dram writes = 63382
min_bank_accesses = 0!
chip skew: 2116/1799 = 1.18
average mf latency per bank:
dram[0]:        675       691       677       672       656       653       669       669       442       431       460       438       497       492       536       528
dram[1]:        661       675       679       666       656       648       651       645       434       429       453       467       496       480       488       505
dram[2]:        682       690       651       666       656       652       669       665       440       448       464       446       480       506       510       512
dram[3]:        690       684       685       672       662       679       663       671       449       441       440       468       496       501       546       538
dram[4]:        695       695       688       676       676       670       689       675       450       470       467       491       489       507       523       510
dram[5]:        679       668       666       678       665       663       678       676       444       445       507       483       490       503       518       511
dram[6]:        686       690       684       666       658       660       663       671       433       449       478       461       453       475       495       515
dram[7]:        671       675       681       669       649       656       662       656       433       429       463       465       470       484       519       533
dram[8]:        682       668       657       666       663       677       650       653       437       442       461       436       455       461       505       485
dram[9]:        702       676       689       660       670       658       664       675       435       441       472       475       482       501       512       538
dram[10]:        667       694       674       677       673       677       660       677       453       433       457       467       476       476       511       512
dram[11]:        684       670       678       669       667       671       671       666       439       445       471       471       475       489       503       478
dram[12]:        688       691       678       673       665       659       669       669       462       460       472       459       497       508       518       526
dram[13]:        688       682       686       663       662       678       669       665       445       432       467       468       458       497       508       512
dram[14]:        677       670       665       672       652       649       663       666       416       441       464       453       488       503       511       500
dram[15]:        700       686       685       674       672       673       669       666       444       443       493       477       533       528       543       558
dram[16]:        697       705       700       679       671       693       669       683       450       462       476       468       482       479       507       475
dram[17]:        652       677       665       662       660       652       659       663       433       452       456       443       484       492       508       518
dram[18]:        683       667       671       682       657       651       673       672       455       466       465       463       513       498       519       521
dram[19]:        666       665       659       661       653       653       648       657       444       451       470       468       480       485       502       493
dram[20]:        693       689       688       681       677       671       683       661       450       458       453       464       480       473       512       515
dram[21]:        666       677       665       668       680       670       657       663       450       451       483       487       464       486       490       487
dram[22]:        672       676       667       660       670       668       663       662       427       431       449       473       509       508       533       530
dram[23]:        702       693       676       670       652       672       666       672       440       444       446       473       509       511       516       528
dram[24]:        668       678       675       670       660       655       658       664       425       452       450       438       487       492       507       527
dram[25]:        698       673       668       665       666       669       661       658       444       446       442       454       495       482       509       526
dram[26]:        679       692       689       675       660       674       664       673       457       455       441       444       464       469       518       510
dram[27]:        678       692       691       679       668       675       673       684       451       451       458       476       504       505       525       542
dram[28]:        675       689       678       671       664       680       657       665       433       428       473       477       486       485       509       502
dram[29]:        677       673       672       679       660       672       653       669       433       443       469       479       513       518       520       528
dram[30]:        688       691       661       683       679       663       672       660       439       450       480       475       498       514       534       519
dram[31]:        696       680       684       678       668       658       663       669       447       457       456       455       483       499       499       477
maximum mf latency per bank:
dram[0]:        863       867       883       917       881       893       921       994       869       896       919       924       891       978       906       900
dram[1]:        911       942       892       872       878       892       886       914       896       893       909       941       911       896       938       912
dram[2]:        889       905       882       904       892       874       940       888       908       935      1003       938       923       948       936       911
dram[3]:        905       893       894       895       932       885       889       868       895       905       990       905       939       905       975       939
dram[4]:        917       901       924       915       907       868       872       871       950       938       914       955       952       894       908      1003
dram[5]:        889       877       887       905       921       921       887       897       895       993      1147       942       978       913       904      1009
dram[6]:        883       882       892       924       877       886       884       882       869       995       932       943       905       914       965       922
dram[7]:        888       869       880       873       892       907       890       924       902       887       893       948       913       934       905      1003
dram[8]:        900       872       867       945       892       878       870       899       883       953       976       909      1000       889       904       934
dram[9]:        930       948       877       899       879       911       878       864       901       896       927       924       922       980       989       891
dram[10]:        860       897       871       882       895       886       876       890       930       918       930       904       899       901       907       894
dram[11]:        914       891       917       903       914       893       893       869       966       909       958       973       917       923       900       950
dram[12]:        905       943       925       860       949       882       887       893       964       881       961       961       927       895       907       893
dram[13]:        893       885       934       885       882       883       880       920       896       895       957       940       875       952       981       886
dram[14]:        914       888       865       928       882       894       900       884       895       903       959      1004       951       942       902       920
dram[15]:        876       859       905       893       871       893       904       947      1089       918       939       937       940       903       906       944
dram[16]:        873       865       931       880       913       928       926       887       889       956       895       914       902       890       953       970
dram[17]:        871       911       891       956       884       861       885       956       888       921       884       930       910       988       924       921
dram[18]:        864       870       921       883       919       866       902       917       862       977       947       918       934       986       896       952
dram[19]:        862       888       924       921       882       917       878       867       895       945       984       939       904       887       926       894
dram[20]:        885       868       897       943       874       948       903       871       924       888       908       952       893       891       946       945
dram[21]:        900       892       906       868       921       878       900       860       901       905       947       989       913       939       939       915
dram[22]:        860       891       902       862       916       891       885       871       916       896       935       904       889       911       878       939
dram[23]:        919       870       863       879       916       876       889       919       915       897       890       901       933       963      1023       889
dram[24]:        914       920       896       872       880       886       882       907       931       881       906       925       893       977       889       937
dram[25]:        853       906       903       868       879       910       902       895       942       949       985       943       931       916       873       920
dram[26]:        874       923       924       921       892       888       891       867       943       898       905       875       900       995       893       880
dram[27]:        893       900       905       880       866       895       898       929       912       881       894       978       893       893       893       947
dram[28]:        866       890       889       885       885       902       891       866       949       894       901       968       986       987       894       891
dram[29]:        874       896       893       892       893       896       889       911       885       972       972       925       942       940       928       891
dram[30]:        874       855       875       912       922       923       875       878       914       947       939       891       946       933       912       897
dram[31]:        865       883       883       880       890       874       869       868       910       984       922       969       890       916       891       904
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=208160 n_nop=184296 n_act=7632 n_pre=7616 n_ref_event=0 n_req=9171 n_rd=8582 n_rd_L2_A=0 n_write=0 n_wr_bk=2003 bw_util=0.05085
n_activity=114156 dram_eff=0.09272
bk0: 536a 193798i bk1: 478a 196215i bk2: 544a 194599i bk3: 576a 193214i bk4: 526a 195862i bk5: 612a 192716i bk6: 582a 193001i bk7: 588a 192761i bk8: 522a 193131i bk9: 478a 194287i bk10: 544a 191945i bk11: 470a 194120i bk12: 576a 190994i bk13: 518a 192548i bk14: 482a 193157i bk15: 550a 191793i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.167812
Row_Buffer_Locality_read = 0.146469
Row_Buffer_Locality_write = 0.478778
Bank_Level_Parallism = 2.816012
Bank_Level_Parallism_Col = 1.775872
Bank_Level_Parallism_Ready = 1.073122
write_to_read_ratio_blp_rw_average = 0.082000
GrpLevelPara = 1.531983 

BW Util details:
bwutil = 0.050850 
total_CMD = 208160 
util_bw = 10585 
Wasted_Col = 49437 
Wasted_Row = 27190 
Idle = 120948 

BW Util Bottlenecks: 
RCDc_limit = 74922 
RCDWRc_limit = 2671 
WTRc_limit = 8463 
RTWc_limit = 2867 
CCDLc_limit = 4474 
rwq = 0 
CCDLc_limit_alone = 3648 
WTRc_limit_alone = 7726 
RTWc_limit_alone = 2778 

Commands details: 
total_CMD = 208160 
n_nop = 184296 
Read = 8582 
Write = 0 
L2_Alloc = 0 
L2_WB = 2003 
n_act = 7632 
n_pre = 7616 
n_ref = 0 
n_req = 9171 
total_req = 10585 

Dual Bus Interface Util: 
issued_total_row = 15248 
issued_total_col = 10585 
Row_Bus_Util =  0.073251 
CoL_Bus_Util = 0.050850 
Either_Row_CoL_Bus_Util = 0.114643 
Issued_on_Two_Bus_Simul_Util = 0.009459 
issued_two_Eff = 0.082509 
queue_avg = 0.330904 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.330904
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=208160 n_nop=184626 n_act=7428 n_pre=7412 n_ref_event=0 n_req=9099 n_rd=8510 n_rd_L2_A=0 n_write=0 n_wr_bk=1952 bw_util=0.05026
n_activity=118327 dram_eff=0.08842
bk0: 560a 193921i bk1: 514a 195209i bk2: 482a 196640i bk3: 532a 195168i bk4: 610a 192872i bk5: 636a 192448i bk6: 534a 195664i bk7: 574a 193922i bk8: 518a 193365i bk9: 488a 194361i bk10: 482a 193959i bk11: 512a 192865i bk12: 558a 191634i bk13: 486a 194255i bk14: 502a 193900i bk15: 522a 193278i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.183647
Row_Buffer_Locality_read = 0.160987
Row_Buffer_Locality_write = 0.511036
Bank_Level_Parallism = 2.643100
Bank_Level_Parallism_Col = 1.713608
Bank_Level_Parallism_Ready = 1.069490
write_to_read_ratio_blp_rw_average = 0.080639
GrpLevelPara = 1.495224 

BW Util details:
bwutil = 0.050259 
total_CMD = 208160 
util_bw = 10462 
Wasted_Col = 50462 
Wasted_Row = 28440 
Idle = 118796 

BW Util Bottlenecks: 
RCDc_limit = 73846 
RCDWRc_limit = 2508 
WTRc_limit = 7996 
RTWc_limit = 2900 
CCDLc_limit = 4227 
rwq = 0 
CCDLc_limit_alone = 3492 
WTRc_limit_alone = 7350 
RTWc_limit_alone = 2811 

Commands details: 
total_CMD = 208160 
n_nop = 184626 
Read = 8510 
Write = 0 
L2_Alloc = 0 
L2_WB = 1952 
n_act = 7428 
n_pre = 7412 
n_ref = 0 
n_req = 9099 
total_req = 10462 

Dual Bus Interface Util: 
issued_total_row = 14840 
issued_total_col = 10462 
Row_Bus_Util =  0.071291 
CoL_Bus_Util = 0.050259 
Either_Row_CoL_Bus_Util = 0.113057 
Issued_on_Two_Bus_Simul_Util = 0.008493 
issued_two_Eff = 0.075125 
queue_avg = 0.313494 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.313494
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=208160 n_nop=184480 n_act=7518 n_pre=7502 n_ref_event=0 n_req=9044 n_rd=8458 n_rd_L2_A=0 n_write=0 n_wr_bk=2007 bw_util=0.05027
n_activity=113190 dram_eff=0.09246
bk0: 496a 195404i bk1: 464a 196312i bk2: 544a 194812i bk3: 562a 193848i bk4: 580a 193220i bk5: 600a 192781i bk6: 616a 191717i bk7: 610a 192578i bk8: 486a 193692i bk9: 468a 194229i bk10: 526a 191891i bk11: 512a 192789i bk12: 486a 193997i bk13: 472a 193813i bk14: 530a 193007i bk15: 506a 193202i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.168731
Row_Buffer_Locality_read = 0.147907
Row_Buffer_Locality_write = 0.469283
Bank_Level_Parallism = 2.789299
Bank_Level_Parallism_Col = 1.770788
Bank_Level_Parallism_Ready = 1.071381
write_to_read_ratio_blp_rw_average = 0.085552
GrpLevelPara = 1.531426 

BW Util details:
bwutil = 0.050274 
total_CMD = 208160 
util_bw = 10465 
Wasted_Col = 48952 
Wasted_Row = 27455 
Idle = 121288 

BW Util Bottlenecks: 
RCDc_limit = 73888 
RCDWRc_limit = 2685 
WTRc_limit = 8724 
RTWc_limit = 3205 
CCDLc_limit = 4315 
rwq = 0 
CCDLc_limit_alone = 3548 
WTRc_limit_alone = 8040 
RTWc_limit_alone = 3122 

Commands details: 
total_CMD = 208160 
n_nop = 184480 
Read = 8458 
Write = 0 
L2_Alloc = 0 
L2_WB = 2007 
n_act = 7518 
n_pre = 7502 
n_ref = 0 
n_req = 9044 
total_req = 10465 

Dual Bus Interface Util: 
issued_total_row = 15020 
issued_total_col = 10465 
Row_Bus_Util =  0.072156 
CoL_Bus_Util = 0.050274 
Either_Row_CoL_Bus_Util = 0.113759 
Issued_on_Two_Bus_Simul_Util = 0.008671 
issued_two_Eff = 0.076225 
queue_avg = 0.330957 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.330957
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=208160 n_nop=184922 n_act=7406 n_pre=7390 n_ref_event=0 n_req=8925 n_rd=8336 n_rd_L2_A=0 n_write=0 n_wr_bk=1953 bw_util=0.04943
n_activity=110927 dram_eff=0.09275
bk0: 494a 195475i bk1: 468a 196291i bk2: 552a 193765i bk3: 530a 194705i bk4: 632a 191307i bk5: 504a 195896i bk6: 584a 193374i bk7: 578a 192643i bk8: 516a 193823i bk9: 488a 194389i bk10: 460a 194309i bk11: 548a 191538i bk12: 492a 193019i bk13: 470a 194234i bk14: 512a 193025i bk15: 508a 192923i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.170196
Row_Buffer_Locality_read = 0.149352
Row_Buffer_Locality_write = 0.465195
Bank_Level_Parallism = 2.823296
Bank_Level_Parallism_Col = 1.778409
Bank_Level_Parallism_Ready = 1.066284
write_to_read_ratio_blp_rw_average = 0.082529
GrpLevelPara = 1.537258 

BW Util details:
bwutil = 0.049428 
total_CMD = 208160 
util_bw = 10289 
Wasted_Col = 47502 
Wasted_Row = 26780 
Idle = 123589 

BW Util Bottlenecks: 
RCDc_limit = 72346 
RCDWRc_limit = 2741 
WTRc_limit = 8555 
RTWc_limit = 2737 
CCDLc_limit = 4243 
rwq = 0 
CCDLc_limit_alone = 3476 
WTRc_limit_alone = 7839 
RTWc_limit_alone = 2686 

Commands details: 
total_CMD = 208160 
n_nop = 184922 
Read = 8336 
Write = 0 
L2_Alloc = 0 
L2_WB = 1953 
n_act = 7406 
n_pre = 7390 
n_ref = 0 
n_req = 8925 
total_req = 10289 

Dual Bus Interface Util: 
issued_total_row = 14796 
issued_total_col = 10289 
Row_Bus_Util =  0.071080 
CoL_Bus_Util = 0.049428 
Either_Row_CoL_Bus_Util = 0.111635 
Issued_on_Two_Bus_Simul_Util = 0.008873 
issued_two_Eff = 0.079482 
queue_avg = 0.323458 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.323458
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=208160 n_nop=184153 n_act=7703 n_pre=7687 n_ref_event=0 n_req=9218 n_rd=8626 n_rd_L2_A=0 n_write=0 n_wr_bk=1986 bw_util=0.05098
n_activity=110845 dram_eff=0.09574
bk0: 512a 195271i bk1: 532a 193863i bk2: 538a 193846i bk3: 536a 194649i bk4: 554a 193895i bk5: 578a 192857i bk6: 612a 192384i bk7: 544a 194591i bk8: 492a 193770i bk9: 510a 192704i bk10: 532a 191787i bk11: 572a 190511i bk12: 490a 193263i bk13: 552a 191537i bk14: 552a 191842i bk15: 520a 192388i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.164352
Row_Buffer_Locality_read = 0.144795
Row_Buffer_Locality_write = 0.449324
Bank_Level_Parallism = 2.952708
Bank_Level_Parallism_Col = 1.824277
Bank_Level_Parallism_Ready = 1.077271
write_to_read_ratio_blp_rw_average = 0.083706
GrpLevelPara = 1.562622 

BW Util details:
bwutil = 0.050980 
total_CMD = 208160 
util_bw = 10612 
Wasted_Col = 48375 
Wasted_Row = 25891 
Idle = 123282 

BW Util Bottlenecks: 
RCDc_limit = 74821 
RCDWRc_limit = 2839 
WTRc_limit = 9495 
RTWc_limit = 3079 
CCDLc_limit = 4535 
rwq = 0 
CCDLc_limit_alone = 3677 
WTRc_limit_alone = 8717 
RTWc_limit_alone = 2999 

Commands details: 
total_CMD = 208160 
n_nop = 184153 
Read = 8626 
Write = 0 
L2_Alloc = 0 
L2_WB = 1986 
n_act = 7703 
n_pre = 7687 
n_ref = 0 
n_req = 9218 
total_req = 10612 

Dual Bus Interface Util: 
issued_total_row = 15390 
issued_total_col = 10612 
Row_Bus_Util =  0.073934 
CoL_Bus_Util = 0.050980 
Either_Row_CoL_Bus_Util = 0.115330 
Issued_on_Two_Bus_Simul_Util = 0.009584 
issued_two_Eff = 0.083101 
queue_avg = 0.371229 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.371229
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=208160 n_nop=184138 n_act=7697 n_pre=7681 n_ref_event=0 n_req=9203 n_rd=8614 n_rd_L2_A=0 n_write=0 n_wr_bk=1958 bw_util=0.05079
n_activity=113460 dram_eff=0.09318
bk0: 526a 194568i bk1: 496a 195267i bk2: 600a 192362i bk3: 530a 194796i bk4: 564a 193950i bk5: 618a 191966i bk6: 576a 193358i bk7: 468a 196751i bk8: 488a 193941i bk9: 536a 192611i bk10: 528a 192233i bk11: 596a 189741i bk12: 486a 193469i bk13: 538a 191612i bk14: 536a 192443i bk15: 528a 192484i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.163642
Row_Buffer_Locality_read = 0.142559
Row_Buffer_Locality_write = 0.471986
Bank_Level_Parallism = 2.845086
Bank_Level_Parallism_Col = 1.787298
Bank_Level_Parallism_Ready = 1.070280
write_to_read_ratio_blp_rw_average = 0.078814
GrpLevelPara = 1.537403 

BW Util details:
bwutil = 0.050788 
total_CMD = 208160 
util_bw = 10572 
Wasted_Col = 49274 
Wasted_Row = 27396 
Idle = 120918 

BW Util Bottlenecks: 
RCDc_limit = 75251 
RCDWRc_limit = 2669 
WTRc_limit = 9010 
RTWc_limit = 2782 
CCDLc_limit = 4412 
rwq = 0 
CCDLc_limit_alone = 3571 
WTRc_limit_alone = 8251 
RTWc_limit_alone = 2700 

Commands details: 
total_CMD = 208160 
n_nop = 184138 
Read = 8614 
Write = 0 
L2_Alloc = 0 
L2_WB = 1958 
n_act = 7697 
n_pre = 7681 
n_ref = 0 
n_req = 9203 
total_req = 10572 

Dual Bus Interface Util: 
issued_total_row = 15378 
issued_total_col = 10572 
Row_Bus_Util =  0.073876 
CoL_Bus_Util = 0.050788 
Either_Row_CoL_Bus_Util = 0.115402 
Issued_on_Two_Bus_Simul_Util = 0.009262 
issued_two_Eff = 0.080260 
queue_avg = 0.353147 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.353147
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=208160 n_nop=184700 n_act=7439 n_pre=7423 n_ref_event=0 n_req=9044 n_rd=8452 n_rd_L2_A=0 n_write=0 n_wr_bk=2032 bw_util=0.05037
n_activity=113530 dram_eff=0.09235
bk0: 510a 194768i bk1: 468a 196267i bk2: 506a 195230i bk3: 588a 192471i bk4: 654a 191415i bk5: 508a 196366i bk6: 612a 192061i bk7: 558a 194025i bk8: 452a 195492i bk9: 518a 193129i bk10: 530a 192485i bk11: 522a 192296i bk12: 434a 196160i bk13: 542a 192212i bk14: 488a 193586i bk15: 562a 191530i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.177466
Row_Buffer_Locality_read = 0.153573
Row_Buffer_Locality_write = 0.518581
Bank_Level_Parallism = 2.786577
Bank_Level_Parallism_Col = 1.769058
Bank_Level_Parallism_Ready = 1.076021
write_to_read_ratio_blp_rw_average = 0.083608
GrpLevelPara = 1.530546 

BW Util details:
bwutil = 0.050365 
total_CMD = 208160 
util_bw = 10484 
Wasted_Col = 48750 
Wasted_Row = 26933 
Idle = 121993 

BW Util Bottlenecks: 
RCDc_limit = 73337 
RCDWRc_limit = 2458 
WTRc_limit = 8347 
RTWc_limit = 2920 
CCDLc_limit = 4380 
rwq = 0 
CCDLc_limit_alone = 3588 
WTRc_limit_alone = 7634 
RTWc_limit_alone = 2841 

Commands details: 
total_CMD = 208160 
n_nop = 184700 
Read = 8452 
Write = 0 
L2_Alloc = 0 
L2_WB = 2032 
n_act = 7439 
n_pre = 7423 
n_ref = 0 
n_req = 9044 
total_req = 10484 

Dual Bus Interface Util: 
issued_total_row = 14862 
issued_total_col = 10484 
Row_Bus_Util =  0.071397 
CoL_Bus_Util = 0.050365 
Either_Row_CoL_Bus_Util = 0.112702 
Issued_on_Two_Bus_Simul_Util = 0.009060 
issued_two_Eff = 0.080392 
queue_avg = 0.321551 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.321551
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=208160 n_nop=184537 n_act=7480 n_pre=7464 n_ref_event=0 n_req=9110 n_rd=8520 n_rd_L2_A=0 n_write=0 n_wr_bk=1957 bw_util=0.05033
n_activity=115182 dram_eff=0.09096
bk0: 488a 196207i bk1: 494a 195696i bk2: 602a 192037i bk3: 602a 192406i bk4: 630a 192069i bk5: 624a 192609i bk6: 574a 193697i bk7: 504a 196340i bk8: 464a 195155i bk9: 464a 194683i bk10: 538a 191740i bk11: 506a 193098i bk12: 444a 195403i bk13: 586a 191422i bk14: 502a 194023i bk15: 498a 193662i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.178924
Row_Buffer_Locality_read = 0.155164
Row_Buffer_Locality_write = 0.522034
Bank_Level_Parallism = 2.729463
Bank_Level_Parallism_Col = 1.739987
Bank_Level_Parallism_Ready = 1.067195
write_to_read_ratio_blp_rw_average = 0.081835
GrpLevelPara = 1.517628 

BW Util details:
bwutil = 0.050331 
total_CMD = 208160 
util_bw = 10477 
Wasted_Col = 49681 
Wasted_Row = 27560 
Idle = 120442 

BW Util Bottlenecks: 
RCDc_limit = 74136 
RCDWRc_limit = 2448 
WTRc_limit = 7952 
RTWc_limit = 2944 
CCDLc_limit = 4122 
rwq = 0 
CCDLc_limit_alone = 3418 
WTRc_limit_alone = 7334 
RTWc_limit_alone = 2858 

Commands details: 
total_CMD = 208160 
n_nop = 184537 
Read = 8520 
Write = 0 
L2_Alloc = 0 
L2_WB = 1957 
n_act = 7480 
n_pre = 7464 
n_ref = 0 
n_req = 9110 
total_req = 10477 

Dual Bus Interface Util: 
issued_total_row = 14944 
issued_total_col = 10477 
Row_Bus_Util =  0.071791 
CoL_Bus_Util = 0.050331 
Either_Row_CoL_Bus_Util = 0.113485 
Issued_on_Two_Bus_Simul_Util = 0.008638 
issued_two_Eff = 0.076112 
queue_avg = 0.327205 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.327205
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=208160 n_nop=184558 n_act=7406 n_pre=7390 n_ref_event=0 n_req=9053 n_rd=8460 n_rd_L2_A=0 n_write=0 n_wr_bk=2116 bw_util=0.05081
n_activity=114716 dram_eff=0.09219
bk0: 470a 196267i bk1: 548a 194409i bk2: 506a 195892i bk3: 590a 192830i bk4: 618a 192171i bk5: 516a 195658i bk6: 604a 193051i bk7: 532a 196079i bk8: 528a 193005i bk9: 532a 192681i bk10: 534a 192032i bk11: 476a 194337i bk12: 490a 193338i bk13: 522a 192796i bk14: 514a 192979i bk15: 480a 194832i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.181929
Row_Buffer_Locality_read = 0.157683
Row_Buffer_Locality_write = 0.527825
Bank_Level_Parallism = 2.741101
Bank_Level_Parallism_Col = 1.751720
Bank_Level_Parallism_Ready = 1.081411
write_to_read_ratio_blp_rw_average = 0.082872
GrpLevelPara = 1.519119 

BW Util details:
bwutil = 0.050807 
total_CMD = 208160 
util_bw = 10576 
Wasted_Col = 49304 
Wasted_Row = 26675 
Idle = 121605 

BW Util Bottlenecks: 
RCDc_limit = 73116 
RCDWRc_limit = 2438 
WTRc_limit = 8972 
RTWc_limit = 2703 
CCDLc_limit = 4526 
rwq = 0 
CCDLc_limit_alone = 3634 
WTRc_limit_alone = 8150 
RTWc_limit_alone = 2633 

Commands details: 
total_CMD = 208160 
n_nop = 184558 
Read = 8460 
Write = 0 
L2_Alloc = 0 
L2_WB = 2116 
n_act = 7406 
n_pre = 7390 
n_ref = 0 
n_req = 9053 
total_req = 10576 

Dual Bus Interface Util: 
issued_total_row = 14796 
issued_total_col = 10576 
Row_Bus_Util =  0.071080 
CoL_Bus_Util = 0.050807 
Either_Row_CoL_Bus_Util = 0.113384 
Issued_on_Two_Bus_Simul_Util = 0.008503 
issued_two_Eff = 0.074994 
queue_avg = 0.297790 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.29779
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=208160 n_nop=184330 n_act=7658 n_pre=7642 n_ref_event=0 n_req=9140 n_rd=8548 n_rd_L2_A=0 n_write=0 n_wr_bk=1963 bw_util=0.05049
n_activity=110037 dram_eff=0.09552
bk0: 512a 194906i bk1: 544a 193925i bk2: 478a 196436i bk3: 626a 190894i bk4: 636a 190790i bk5: 564a 193197i bk6: 520a 194986i bk7: 526a 195197i bk8: 476a 194458i bk9: 508a 192632i bk10: 532a 192285i bk11: 514a 192794i bk12: 470a 194376i bk13: 510a 192704i bk14: 540a 191963i bk15: 592a 189716i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.162144
Row_Buffer_Locality_read = 0.142489
Row_Buffer_Locality_write = 0.445946
Bank_Level_Parallism = 2.927830
Bank_Level_Parallism_Col = 1.803449
Bank_Level_Parallism_Ready = 1.069927
write_to_read_ratio_blp_rw_average = 0.083778
GrpLevelPara = 1.556701 

BW Util details:
bwutil = 0.050495 
total_CMD = 208160 
util_bw = 10511 
Wasted_Col = 48328 
Wasted_Row = 26016 
Idle = 123305 

BW Util Bottlenecks: 
RCDc_limit = 74539 
RCDWRc_limit = 2840 
WTRc_limit = 8818 
RTWc_limit = 2859 
CCDLc_limit = 4346 
rwq = 0 
CCDLc_limit_alone = 3572 
WTRc_limit_alone = 8129 
RTWc_limit_alone = 2774 

Commands details: 
total_CMD = 208160 
n_nop = 184330 
Read = 8548 
Write = 0 
L2_Alloc = 0 
L2_WB = 1963 
n_act = 7658 
n_pre = 7642 
n_ref = 0 
n_req = 9140 
total_req = 10511 

Dual Bus Interface Util: 
issued_total_row = 15300 
issued_total_col = 10511 
Row_Bus_Util =  0.073501 
CoL_Bus_Util = 0.050495 
Either_Row_CoL_Bus_Util = 0.114479 
Issued_on_Two_Bus_Simul_Util = 0.009517 
issued_two_Eff = 0.083131 
queue_avg = 0.364638 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.364638
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=208160 n_nop=184628 n_act=7480 n_pre=7464 n_ref_event=0 n_req=8990 n_rd=8400 n_rd_L2_A=0 n_write=0 n_wr_bk=2019 bw_util=0.05005
n_activity=112343 dram_eff=0.09274
bk0: 606a 192079i bk1: 502a 194912i bk2: 492a 195618i bk3: 594a 192521i bk4: 550a 193940i bk5: 570a 193707i bk6: 590a 192872i bk7: 582a 193249i bk8: 514a 192910i bk9: 466a 195326i bk10: 466a 193524i bk11: 526a 191799i bk12: 464a 194902i bk13: 486a 193881i bk14: 500a 193515i bk15: 492a 193883i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.167964
Row_Buffer_Locality_read = 0.148214
Row_Buffer_Locality_write = 0.449153
Bank_Level_Parallism = 2.815708
Bank_Level_Parallism_Col = 1.777234
Bank_Level_Parallism_Ready = 1.077071
write_to_read_ratio_blp_rw_average = 0.081623
GrpLevelPara = 1.539745 

BW Util details:
bwutil = 0.050053 
total_CMD = 208160 
util_bw = 10419 
Wasted_Col = 48320 
Wasted_Row = 26821 
Idle = 122600 

BW Util Bottlenecks: 
RCDc_limit = 73062 
RCDWRc_limit = 2807 
WTRc_limit = 9177 
RTWc_limit = 2796 
CCDLc_limit = 4259 
rwq = 0 
CCDLc_limit_alone = 3423 
WTRc_limit_alone = 8412 
RTWc_limit_alone = 2725 

Commands details: 
total_CMD = 208160 
n_nop = 184628 
Read = 8400 
Write = 0 
L2_Alloc = 0 
L2_WB = 2019 
n_act = 7480 
n_pre = 7464 
n_ref = 0 
n_req = 8990 
total_req = 10419 

Dual Bus Interface Util: 
issued_total_row = 14944 
issued_total_col = 10419 
Row_Bus_Util =  0.071791 
CoL_Bus_Util = 0.050053 
Either_Row_CoL_Bus_Util = 0.113048 
Issued_on_Two_Bus_Simul_Util = 0.008796 
issued_two_Eff = 0.077809 
queue_avg = 0.333277 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.333277
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=208160 n_nop=184250 n_act=7612 n_pre=7596 n_ref_event=0 n_req=9105 n_rd=8516 n_rd_L2_A=0 n_write=0 n_wr_bk=2072 bw_util=0.05086
n_activity=113769 dram_eff=0.09307
bk0: 558a 193192i bk1: 576a 192600i bk2: 460a 196908i bk3: 590a 192778i bk4: 580a 193430i bk5: 566a 193297i bk6: 562a 193694i bk7: 558a 194116i bk8: 478a 194969i bk9: 490a 193986i bk10: 486a 193684i bk11: 520a 191996i bk12: 492a 193380i bk13: 520a 193170i bk14: 582a 190822i bk15: 498a 193392i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.163976
Row_Buffer_Locality_read = 0.144904
Row_Buffer_Locality_write = 0.439728
Bank_Level_Parallism = 2.814341
Bank_Level_Parallism_Col = 1.769837
Bank_Level_Parallism_Ready = 1.077446
write_to_read_ratio_blp_rw_average = 0.078450
GrpLevelPara = 1.528916 

BW Util details:
bwutil = 0.050865 
total_CMD = 208160 
util_bw = 10588 
Wasted_Col = 49388 
Wasted_Row = 26812 
Idle = 121372 

BW Util Bottlenecks: 
RCDc_limit = 74381 
RCDWRc_limit = 2879 
WTRc_limit = 9524 
RTWc_limit = 2554 
CCDLc_limit = 4336 
rwq = 0 
CCDLc_limit_alone = 3508 
WTRc_limit_alone = 8762 
RTWc_limit_alone = 2488 

Commands details: 
total_CMD = 208160 
n_nop = 184250 
Read = 8516 
Write = 0 
L2_Alloc = 0 
L2_WB = 2072 
n_act = 7612 
n_pre = 7596 
n_ref = 0 
n_req = 9105 
total_req = 10588 

Dual Bus Interface Util: 
issued_total_row = 15208 
issued_total_col = 10588 
Row_Bus_Util =  0.073059 
CoL_Bus_Util = 0.050865 
Either_Row_CoL_Bus_Util = 0.114864 
Issued_on_Two_Bus_Simul_Util = 0.009060 
issued_two_Eff = 0.078879 
queue_avg = 0.318246 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.318246
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=208160 n_nop=184867 n_act=7454 n_pre=7438 n_ref_event=0 n_req=8940 n_rd=8354 n_rd_L2_A=0 n_write=0 n_wr_bk=1890 bw_util=0.04921
n_activity=111644 dram_eff=0.09176
bk0: 514a 195174i bk1: 462a 196814i bk2: 520a 195039i bk3: 566a 193479i bk4: 558a 193899i bk5: 602a 192304i bk6: 582a 192829i bk7: 584a 192402i bk8: 554a 191403i bk9: 524a 192480i bk10: 538a 191171i bk11: 444a 194507i bk12: 468a 194036i bk13: 482a 194087i bk14: 462a 194765i bk15: 494a 193862i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.166219
Row_Buffer_Locality_read = 0.146277
Row_Buffer_Locality_write = 0.450512
Bank_Level_Parallism = 2.833024
Bank_Level_Parallism_Col = 1.781843
Bank_Level_Parallism_Ready = 1.069114
write_to_read_ratio_blp_rw_average = 0.085261
GrpLevelPara = 1.539867 

BW Util details:
bwutil = 0.049212 
total_CMD = 208160 
util_bw = 10244 
Wasted_Col = 48184 
Wasted_Row = 26728 
Idle = 123004 

BW Util Bottlenecks: 
RCDc_limit = 72977 
RCDWRc_limit = 2787 
WTRc_limit = 8355 
RTWc_limit = 3342 
CCDLc_limit = 4187 
rwq = 0 
CCDLc_limit_alone = 3408 
WTRc_limit_alone = 7681 
RTWc_limit_alone = 3237 

Commands details: 
total_CMD = 208160 
n_nop = 184867 
Read = 8354 
Write = 0 
L2_Alloc = 0 
L2_WB = 1890 
n_act = 7454 
n_pre = 7438 
n_ref = 0 
n_req = 8940 
total_req = 10244 

Dual Bus Interface Util: 
issued_total_row = 14892 
issued_total_col = 10244 
Row_Bus_Util =  0.071541 
CoL_Bus_Util = 0.049212 
Either_Row_CoL_Bus_Util = 0.111900 
Issued_on_Two_Bus_Simul_Util = 0.008854 
issued_two_Eff = 0.079122 
queue_avg = 0.346176 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.346176
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=208160 n_nop=184899 n_act=7405 n_pre=7389 n_ref_event=0 n_req=8876 n_rd=8288 n_rd_L2_A=0 n_write=0 n_wr_bk=1940 bw_util=0.04914
n_activity=112774 dram_eff=0.09069
bk0: 490a 195722i bk1: 540a 193603i bk2: 504a 195313i bk3: 516a 195236i bk4: 586a 192461i bk5: 592a 192587i bk6: 592a 192543i bk7: 578a 192625i bk8: 498a 193320i bk9: 474a 194574i bk10: 544a 191655i bk11: 518a 192401i bk12: 402a 196992i bk13: 508a 192867i bk14: 442a 194961i bk15: 504a 193945i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.165728
Row_Buffer_Locality_read = 0.144788
Row_Buffer_Locality_write = 0.460884
Bank_Level_Parallism = 2.772490
Bank_Level_Parallism_Col = 1.755348
Bank_Level_Parallism_Ready = 1.066875
write_to_read_ratio_blp_rw_average = 0.081875
GrpLevelPara = 1.530535 

BW Util details:
bwutil = 0.049135 
total_CMD = 208160 
util_bw = 10228 
Wasted_Col = 48384 
Wasted_Row = 27459 
Idle = 122089 

BW Util Bottlenecks: 
RCDc_limit = 72849 
RCDWRc_limit = 2768 
WTRc_limit = 7975 
RTWc_limit = 2782 
CCDLc_limit = 4077 
rwq = 0 
CCDLc_limit_alone = 3418 
WTRc_limit_alone = 7410 
RTWc_limit_alone = 2688 

Commands details: 
total_CMD = 208160 
n_nop = 184899 
Read = 8288 
Write = 0 
L2_Alloc = 0 
L2_WB = 1940 
n_act = 7405 
n_pre = 7389 
n_ref = 0 
n_req = 8876 
total_req = 10228 

Dual Bus Interface Util: 
issued_total_row = 14794 
issued_total_col = 10228 
Row_Bus_Util =  0.071070 
CoL_Bus_Util = 0.049135 
Either_Row_CoL_Bus_Util = 0.111746 
Issued_on_Two_Bus_Simul_Util = 0.008460 
issued_two_Eff = 0.075706 
queue_avg = 0.331678 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.331678
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=208160 n_nop=183664 n_act=7797 n_pre=7781 n_ref_event=0 n_req=9380 n_rd=8792 n_rd_L2_A=0 n_write=0 n_wr_bk=2007 bw_util=0.05188
n_activity=117658 dram_eff=0.09178
bk0: 510a 194965i bk1: 554a 193849i bk2: 526a 195298i bk3: 546a 194581i bk4: 594a 193298i bk5: 576a 193744i bk6: 656a 190629i bk7: 598a 193275i bk8: 448a 195501i bk9: 514a 193377i bk10: 520a 193078i bk11: 522a 192518i bk12: 572a 191022i bk13: 524a 192959i bk14: 556a 191841i bk15: 576a 191153i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.168763
Row_Buffer_Locality_read = 0.148544
Row_Buffer_Locality_write = 0.471088
Bank_Level_Parallism = 2.760942
Bank_Level_Parallism_Col = 1.759541
Bank_Level_Parallism_Ready = 1.063432
write_to_read_ratio_blp_rw_average = 0.079796
GrpLevelPara = 1.529811 

BW Util details:
bwutil = 0.051878 
total_CMD = 208160 
util_bw = 10799 
Wasted_Col = 50778 
Wasted_Row = 28556 
Idle = 118027 

BW Util Bottlenecks: 
RCDc_limit = 76793 
RCDWRc_limit = 2703 
WTRc_limit = 8614 
RTWc_limit = 2688 
CCDLc_limit = 4433 
rwq = 0 
CCDLc_limit_alone = 3599 
WTRc_limit_alone = 7851 
RTWc_limit_alone = 2617 

Commands details: 
total_CMD = 208160 
n_nop = 183664 
Read = 8792 
Write = 0 
L2_Alloc = 0 
L2_WB = 2007 
n_act = 7797 
n_pre = 7781 
n_ref = 0 
n_req = 9380 
total_req = 10799 

Dual Bus Interface Util: 
issued_total_row = 15578 
issued_total_col = 10799 
Row_Bus_Util =  0.074837 
CoL_Bus_Util = 0.051878 
Either_Row_CoL_Bus_Util = 0.117679 
Issued_on_Two_Bus_Simul_Util = 0.009036 
issued_two_Eff = 0.076788 
queue_avg = 0.313682 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.313682
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=208160 n_nop=183331 n_act=8078 n_pre=8062 n_ref_event=0 n_req=9445 n_rd=8858 n_rd_L2_A=0 n_write=0 n_wr_bk=1799 bw_util=0.0512
n_activity=116197 dram_eff=0.09171
bk0: 548a 193320i bk1: 482a 195542i bk2: 514a 194351i bk3: 550a 193901i bk4: 600a 192140i bk5: 590a 192322i bk6: 628a 191229i bk7: 640a 190800i bk8: 478a 194124i bk9: 482a 194123i bk10: 568a 190303i bk11: 466a 194066i bk12: 604a 189143i bk13: 580a 190170i bk14: 518a 192493i bk15: 610a 189267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.144839
Row_Buffer_Locality_read = 0.129375
Row_Buffer_Locality_write = 0.378194
Bank_Level_Parallism = 2.914704
Bank_Level_Parallism_Col = 1.803705
Bank_Level_Parallism_Ready = 1.061462
write_to_read_ratio_blp_rw_average = 0.081902
GrpLevelPara = 1.557070 

BW Util details:
bwutil = 0.051196 
total_CMD = 208160 
util_bw = 10657 
Wasted_Col = 50847 
Wasted_Row = 28629 
Idle = 118027 

BW Util Bottlenecks: 
RCDc_limit = 78593 
RCDWRc_limit = 3169 
WTRc_limit = 8899 
RTWc_limit = 3327 
CCDLc_limit = 4253 
rwq = 0 
CCDLc_limit_alone = 3496 
WTRc_limit_alone = 8244 
RTWc_limit_alone = 3225 

Commands details: 
total_CMD = 208160 
n_nop = 183331 
Read = 8858 
Write = 0 
L2_Alloc = 0 
L2_WB = 1799 
n_act = 8078 
n_pre = 8062 
n_ref = 0 
n_req = 9445 
total_req = 10657 

Dual Bus Interface Util: 
issued_total_row = 16140 
issued_total_col = 10657 
Row_Bus_Util =  0.077537 
CoL_Bus_Util = 0.051196 
Either_Row_CoL_Bus_Util = 0.119278 
Issued_on_Two_Bus_Simul_Util = 0.009454 
issued_two_Eff = 0.079262 
queue_avg = 0.404814 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.404814
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=208160 n_nop=184969 n_act=7367 n_pre=7351 n_ref_event=0 n_req=8840 n_rd=8250 n_rd_L2_A=0 n_write=0 n_wr_bk=2037 bw_util=0.04942
n_activity=110167 dram_eff=0.09338
bk0: 504a 195076i bk1: 474a 196163i bk2: 514a 194547i bk3: 568a 193058i bk4: 600a 192229i bk5: 546a 193712i bk6: 520a 195550i bk7: 516a 195229i bk8: 534a 192150i bk9: 522a 192113i bk10: 528a 191380i bk11: 454a 194340i bk12: 524a 192216i bk13: 470a 194310i bk14: 530a 192756i bk15: 446a 195133i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.166629
Row_Buffer_Locality_read = 0.147879
Row_Buffer_Locality_write = 0.428814
Bank_Level_Parallism = 2.829367
Bank_Level_Parallism_Col = 1.798567
Bank_Level_Parallism_Ready = 1.083892
write_to_read_ratio_blp_rw_average = 0.086731
GrpLevelPara = 1.543202 

BW Util details:
bwutil = 0.049419 
total_CMD = 208160 
util_bw = 10287 
Wasted_Col = 47355 
Wasted_Row = 26984 
Idle = 123534 

BW Util Bottlenecks: 
RCDc_limit = 71410 
RCDWRc_limit = 2924 
WTRc_limit = 9635 
RTWc_limit = 3142 
CCDLc_limit = 4340 
rwq = 0 
CCDLc_limit_alone = 3452 
WTRc_limit_alone = 8840 
RTWc_limit_alone = 3049 

Commands details: 
total_CMD = 208160 
n_nop = 184969 
Read = 8250 
Write = 0 
L2_Alloc = 0 
L2_WB = 2037 
n_act = 7367 
n_pre = 7351 
n_ref = 0 
n_req = 8840 
total_req = 10287 

Dual Bus Interface Util: 
issued_total_row = 14718 
issued_total_col = 10287 
Row_Bus_Util =  0.070705 
CoL_Bus_Util = 0.049419 
Either_Row_CoL_Bus_Util = 0.111409 
Issued_on_Two_Bus_Simul_Util = 0.008714 
issued_two_Eff = 0.078220 
queue_avg = 0.332888 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.332888
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=208160 n_nop=184298 n_act=7614 n_pre=7598 n_ref_event=0 n_req=9112 n_rd=8520 n_rd_L2_A=0 n_write=0 n_wr_bk=1956 bw_util=0.05033
n_activity=118947 dram_eff=0.08807
bk0: 518a 194904i bk1: 502a 195477i bk2: 472a 196541i bk3: 568a 193937i bk4: 564a 193677i bk5: 540a 194798i bk6: 586a 193664i bk7: 572a 193501i bk8: 532a 192482i bk9: 540a 192004i bk10: 552a 191214i bk11: 480a 193807i bk12: 528a 193327i bk13: 554a 192092i bk14: 548a 191889i bk15: 464a 194864i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.164399
Row_Buffer_Locality_read = 0.142606
Row_Buffer_Locality_write = 0.478041
Bank_Level_Parallism = 2.669563
Bank_Level_Parallism_Col = 1.715478
Bank_Level_Parallism_Ready = 1.064051
write_to_read_ratio_blp_rw_average = 0.079779
GrpLevelPara = 1.499252 

BW Util details:
bwutil = 0.050327 
total_CMD = 208160 
util_bw = 10476 
Wasted_Col = 51125 
Wasted_Row = 28861 
Idle = 117698 

BW Util Bottlenecks: 
RCDc_limit = 75457 
RCDWRc_limit = 2683 
WTRc_limit = 8132 
RTWc_limit = 2743 
CCDLc_limit = 4136 
rwq = 0 
CCDLc_limit_alone = 3408 
WTRc_limit_alone = 7488 
RTWc_limit_alone = 2659 

Commands details: 
total_CMD = 208160 
n_nop = 184298 
Read = 8520 
Write = 0 
L2_Alloc = 0 
L2_WB = 1956 
n_act = 7614 
n_pre = 7598 
n_ref = 0 
n_req = 9112 
total_req = 10476 

Dual Bus Interface Util: 
issued_total_row = 15212 
issued_total_col = 10476 
Row_Bus_Util =  0.073078 
CoL_Bus_Util = 0.050327 
Either_Row_CoL_Bus_Util = 0.114633 
Issued_on_Two_Bus_Simul_Util = 0.008772 
issued_two_Eff = 0.076523 
queue_avg = 0.298035 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.298035
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=208160 n_nop=184056 n_act=7743 n_pre=7727 n_ref_event=0 n_req=9190 n_rd=8602 n_rd_L2_A=0 n_write=0 n_wr_bk=1955 bw_util=0.05072
n_activity=112499 dram_eff=0.09384
bk0: 508a 195238i bk1: 524a 194506i bk2: 544a 194578i bk3: 454a 197106i bk4: 642a 191239i bk5: 578a 193467i bk6: 556a 193514i bk7: 600a 192015i bk8: 572a 190894i bk9: 568a 190411i bk10: 514a 192164i bk11: 530a 192006i bk12: 530a 191696i bk13: 490a 193554i bk14: 486a 193562i bk15: 506a 192956i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.157454
Row_Buffer_Locality_read = 0.139735
Row_Buffer_Locality_write = 0.416667
Bank_Level_Parallism = 2.899361
Bank_Level_Parallism_Col = 1.809462
Bank_Level_Parallism_Ready = 1.073695
write_to_read_ratio_blp_rw_average = 0.084697
GrpLevelPara = 1.558279 

BW Util details:
bwutil = 0.050716 
total_CMD = 208160 
util_bw = 10557 
Wasted_Col = 48832 
Wasted_Row = 27128 
Idle = 121643 

BW Util Bottlenecks: 
RCDc_limit = 75156 
RCDWRc_limit = 2967 
WTRc_limit = 9057 
RTWc_limit = 3112 
CCDLc_limit = 4447 
rwq = 0 
CCDLc_limit_alone = 3523 
WTRc_limit_alone = 8234 
RTWc_limit_alone = 3011 

Commands details: 
total_CMD = 208160 
n_nop = 184056 
Read = 8602 
Write = 0 
L2_Alloc = 0 
L2_WB = 1955 
n_act = 7743 
n_pre = 7727 
n_ref = 0 
n_req = 9190 
total_req = 10557 

Dual Bus Interface Util: 
issued_total_row = 15470 
issued_total_col = 10557 
Row_Bus_Util =  0.074318 
CoL_Bus_Util = 0.050716 
Either_Row_CoL_Bus_Util = 0.115796 
Issued_on_Two_Bus_Simul_Util = 0.009238 
issued_two_Eff = 0.079779 
queue_avg = 0.357744 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.357744
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 277794 -   mf: uid=1216680, sid4294967295:w4294967295, part=19, addr=0xff380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (277194), 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=208160 n_nop=183664 n_act=7817 n_pre=7801 n_ref_event=0 n_req=9352 n_rd=8762 n_rd_L2_A=0 n_write=0 n_wr_bk=1986 bw_util=0.05163
n_activity=118597 dram_eff=0.09063
bk0: 462a 196682i bk1: 562a 193998i bk2: 578a 192606i bk3: 564a 193790i bk4: 636a 191867i bk5: 558a 194244i bk6: 586a 193079i bk7: 570a 193720i bk8: 532a 192494i bk9: 534a 192853i bk10: 542a 191262i bk11: 550a 191618i bk12: 524a 192711i bk13: 572a 191552i bk14: 468a 194639i bk15: 524a 193555i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.164243
Row_Buffer_Locality_read = 0.141064
Row_Buffer_Locality_write = 0.508475
Bank_Level_Parallism = 2.729116
Bank_Level_Parallism_Col = 1.731821
Bank_Level_Parallism_Ready = 1.060104
write_to_read_ratio_blp_rw_average = 0.078931
GrpLevelPara = 1.511128 

BW Util details:
bwutil = 0.051633 
total_CMD = 208160 
util_bw = 10748 
Wasted_Col = 51826 
Wasted_Row = 28753 
Idle = 116833 

BW Util Bottlenecks: 
RCDc_limit = 77548 
RCDWRc_limit = 2503 
WTRc_limit = 7839 
RTWc_limit = 2754 
CCDLc_limit = 4295 
rwq = 0 
CCDLc_limit_alone = 3538 
WTRc_limit_alone = 7161 
RTWc_limit_alone = 2675 

Commands details: 
total_CMD = 208160 
n_nop = 183664 
Read = 8762 
Write = 0 
L2_Alloc = 0 
L2_WB = 1986 
n_act = 7817 
n_pre = 7801 
n_ref = 0 
n_req = 9352 
total_req = 10748 

Dual Bus Interface Util: 
issued_total_row = 15618 
issued_total_col = 10748 
Row_Bus_Util =  0.075029 
CoL_Bus_Util = 0.051633 
Either_Row_CoL_Bus_Util = 0.117679 
Issued_on_Two_Bus_Simul_Util = 0.008983 
issued_two_Eff = 0.076339 
queue_avg = 0.331144 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.331144
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=208160 n_nop=184162 n_act=7706 n_pre=7690 n_ref_event=0 n_req=9243 n_rd=8652 n_rd_L2_A=0 n_write=0 n_wr_bk=2094 bw_util=0.05162
n_activity=110493 dram_eff=0.09726
bk0: 556a 192926i bk1: 462a 197146i bk2: 622a 191787i bk3: 524a 194302i bk4: 560a 193588i bk5: 578a 192959i bk6: 584a 192847i bk7: 564a 193544i bk8: 508a 193131i bk9: 554a 191795i bk10: 508a 193024i bk11: 548a 191528i bk12: 516a 192388i bk13: 492a 193810i bk14: 516a 193058i bk15: 560a 191189i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.166288
Row_Buffer_Locality_read = 0.145284
Row_Buffer_Locality_write = 0.473773
Bank_Level_Parallism = 2.961024
Bank_Level_Parallism_Col = 1.822724
Bank_Level_Parallism_Ready = 1.081426
write_to_read_ratio_blp_rw_average = 0.080433
GrpLevelPara = 1.569064 

BW Util details:
bwutil = 0.051624 
total_CMD = 208160 
util_bw = 10746 
Wasted_Col = 48288 
Wasted_Row = 25660 
Idle = 123466 

BW Util Bottlenecks: 
RCDc_limit = 74707 
RCDWRc_limit = 2698 
WTRc_limit = 9513 
RTWc_limit = 2569 
CCDLc_limit = 4617 
rwq = 0 
CCDLc_limit_alone = 3794 
WTRc_limit_alone = 8758 
RTWc_limit_alone = 2501 

Commands details: 
total_CMD = 208160 
n_nop = 184162 
Read = 8652 
Write = 0 
L2_Alloc = 0 
L2_WB = 2094 
n_act = 7706 
n_pre = 7690 
n_ref = 0 
n_req = 9243 
total_req = 10746 

Dual Bus Interface Util: 
issued_total_row = 15396 
issued_total_col = 10746 
Row_Bus_Util =  0.073962 
CoL_Bus_Util = 0.051624 
Either_Row_CoL_Bus_Util = 0.115286 
Issued_on_Two_Bus_Simul_Util = 0.010300 
issued_two_Eff = 0.089341 
queue_avg = 0.344399 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.344399
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=208160 n_nop=184063 n_act=7659 n_pre=7643 n_ref_event=0 n_req=9234 n_rd=8640 n_rd_L2_A=0 n_write=0 n_wr_bk=2086 bw_util=0.05153
n_activity=114630 dram_eff=0.09357
bk0: 530a 194474i bk1: 458a 197027i bk2: 540a 194038i bk3: 556a 193677i bk4: 550a 194349i bk5: 612a 192626i bk6: 614a 192780i bk7: 582a 193459i bk8: 544a 192401i bk9: 544a 192136i bk10: 512a 192398i bk11: 538a 191637i bk12: 460a 195014i bk13: 534a 192015i bk14: 558a 191672i bk15: 508a 193253i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.170565
Row_Buffer_Locality_read = 0.148495
Row_Buffer_Locality_write = 0.491582
Bank_Level_Parallism = 2.831360
Bank_Level_Parallism_Col = 1.788599
Bank_Level_Parallism_Ready = 1.070576
write_to_read_ratio_blp_rw_average = 0.083276
GrpLevelPara = 1.545984 

BW Util details:
bwutil = 0.051528 
total_CMD = 208160 
util_bw = 10726 
Wasted_Col = 49219 
Wasted_Row = 27235 
Idle = 120980 

BW Util Bottlenecks: 
RCDc_limit = 74955 
RCDWRc_limit = 2621 
WTRc_limit = 8964 
RTWc_limit = 2875 
CCDLc_limit = 4516 
rwq = 0 
CCDLc_limit_alone = 3703 
WTRc_limit_alone = 8225 
RTWc_limit_alone = 2801 

Commands details: 
total_CMD = 208160 
n_nop = 184063 
Read = 8640 
Write = 0 
L2_Alloc = 0 
L2_WB = 2086 
n_act = 7659 
n_pre = 7643 
n_ref = 0 
n_req = 9234 
total_req = 10726 

Dual Bus Interface Util: 
issued_total_row = 15302 
issued_total_col = 10726 
Row_Bus_Util =  0.073511 
CoL_Bus_Util = 0.051528 
Either_Row_CoL_Bus_Util = 0.115762 
Issued_on_Two_Bus_Simul_Util = 0.009277 
issued_two_Eff = 0.080134 
queue_avg = 0.342732 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.342732
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=208160 n_nop=184882 n_act=7423 n_pre=7407 n_ref_event=0 n_req=8970 n_rd=8380 n_rd_L2_A=0 n_write=0 n_wr_bk=1841 bw_util=0.0491
n_activity=112537 dram_eff=0.09082
bk0: 498a 195544i bk1: 516a 194955i bk2: 550a 194262i bk3: 484a 197195i bk4: 650a 191000i bk5: 588a 192968i bk6: 602a 192483i bk7: 580a 193270i bk8: 448a 195535i bk9: 444a 195195i bk10: 434a 195487i bk11: 520a 192554i bk12: 544a 192143i bk13: 528a 192628i bk14: 502a 193206i bk15: 492a 193329i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.172464
Row_Buffer_Locality_read = 0.151074
Row_Buffer_Locality_write = 0.476271
Bank_Level_Parallism = 2.778763
Bank_Level_Parallism_Col = 1.752398
Bank_Level_Parallism_Ready = 1.060562
write_to_read_ratio_blp_rw_average = 0.080861
GrpLevelPara = 1.527085 

BW Util details:
bwutil = 0.049102 
total_CMD = 208160 
util_bw = 10221 
Wasted_Col = 48438 
Wasted_Row = 26910 
Idle = 122591 

BW Util Bottlenecks: 
RCDc_limit = 73155 
RCDWRc_limit = 2693 
WTRc_limit = 7943 
RTWc_limit = 2801 
CCDLc_limit = 3959 
rwq = 0 
CCDLc_limit_alone = 3237 
WTRc_limit_alone = 7309 
RTWc_limit_alone = 2713 

Commands details: 
total_CMD = 208160 
n_nop = 184882 
Read = 8380 
Write = 0 
L2_Alloc = 0 
L2_WB = 1841 
n_act = 7423 
n_pre = 7407 
n_ref = 0 
n_req = 8970 
total_req = 10221 

Dual Bus Interface Util: 
issued_total_row = 14830 
issued_total_col = 10221 
Row_Bus_Util =  0.071243 
CoL_Bus_Util = 0.049102 
Either_Row_CoL_Bus_Util = 0.111827 
Issued_on_Two_Bus_Simul_Util = 0.008517 
issued_two_Eff = 0.076166 
queue_avg = 0.321940 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.32194
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=208160 n_nop=185108 n_act=7351 n_pre=7335 n_ref_event=0 n_req=8878 n_rd=8290 n_rd_L2_A=0 n_write=0 n_wr_bk=1881 bw_util=0.04886
n_activity=110858 dram_eff=0.09175
bk0: 482a 195646i bk1: 490a 195726i bk2: 572a 193308i bk3: 524a 195532i bk4: 624a 191688i bk5: 574a 193506i bk6: 606a 192342i bk7: 524a 194678i bk8: 472a 194367i bk9: 496a 193584i bk10: 436a 195647i bk11: 530a 192227i bk12: 560a 190907i bk13: 478a 194031i bk14: 438a 195127i bk15: 484a 194364i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.171998
Row_Buffer_Locality_read = 0.152593
Row_Buffer_Locality_write = 0.445578
Bank_Level_Parallism = 2.825409
Bank_Level_Parallism_Col = 1.785498
Bank_Level_Parallism_Ready = 1.070691
write_to_read_ratio_blp_rw_average = 0.085001
GrpLevelPara = 1.545197 

BW Util details:
bwutil = 0.048861 
total_CMD = 208160 
util_bw = 10171 
Wasted_Col = 47416 
Wasted_Row = 26209 
Idle = 124364 

BW Util Bottlenecks: 
RCDc_limit = 71878 
RCDWRc_limit = 2830 
WTRc_limit = 8712 
RTWc_limit = 3225 
CCDLc_limit = 4156 
rwq = 0 
CCDLc_limit_alone = 3335 
WTRc_limit_alone = 7986 
RTWc_limit_alone = 3130 

Commands details: 
total_CMD = 208160 
n_nop = 185108 
Read = 8290 
Write = 0 
L2_Alloc = 0 
L2_WB = 1881 
n_act = 7351 
n_pre = 7335 
n_ref = 0 
n_req = 8878 
total_req = 10171 

Dual Bus Interface Util: 
issued_total_row = 14686 
issued_total_col = 10171 
Row_Bus_Util =  0.070551 
CoL_Bus_Util = 0.048861 
Either_Row_CoL_Bus_Util = 0.110742 
Issued_on_Two_Bus_Simul_Util = 0.008671 
issued_two_Eff = 0.078301 
queue_avg = 0.315575 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.315575
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=208160 n_nop=184732 n_act=7427 n_pre=7411 n_ref_event=0 n_req=8954 n_rd=8366 n_rd_L2_A=0 n_write=0 n_wr_bk=2006 bw_util=0.04983
n_activity=115208 dram_eff=0.09003
bk0: 454a 196993i bk1: 490a 196444i bk2: 564a 193569i bk3: 500a 195974i bk4: 642a 191221i bk5: 610a 191808i bk6: 548a 194730i bk7: 542a 194202i bk8: 462a 195507i bk9: 562a 191513i bk10: 478a 193291i bk11: 460a 194355i bk12: 526a 192726i bk13: 490a 193857i bk14: 460a 194980i bk15: 578a 191314i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.170538
Row_Buffer_Locality_read = 0.149534
Row_Buffer_Locality_write = 0.469388
Bank_Level_Parallism = 2.707027
Bank_Level_Parallism_Col = 1.741703
Bank_Level_Parallism_Ready = 1.065754
write_to_read_ratio_blp_rw_average = 0.080797
GrpLevelPara = 1.516823 

BW Util details:
bwutil = 0.049827 
total_CMD = 208160 
util_bw = 10372 
Wasted_Col = 48913 
Wasted_Row = 28276 
Idle = 120599 

BW Util Bottlenecks: 
RCDc_limit = 73035 
RCDWRc_limit = 2719 
WTRc_limit = 8312 
RTWc_limit = 2532 
CCDLc_limit = 4190 
rwq = 0 
CCDLc_limit_alone = 3351 
WTRc_limit_alone = 7544 
RTWc_limit_alone = 2461 

Commands details: 
total_CMD = 208160 
n_nop = 184732 
Read = 8366 
Write = 0 
L2_Alloc = 0 
L2_WB = 2006 
n_act = 7427 
n_pre = 7411 
n_ref = 0 
n_req = 8954 
total_req = 10372 

Dual Bus Interface Util: 
issued_total_row = 14838 
issued_total_col = 10372 
Row_Bus_Util =  0.071282 
CoL_Bus_Util = 0.049827 
Either_Row_CoL_Bus_Util = 0.112548 
Issued_on_Two_Bus_Simul_Util = 0.008561 
issued_two_Eff = 0.076063 
queue_avg = 0.304569 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.304569
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=208160 n_nop=184694 n_act=7474 n_pre=7458 n_ref_event=0 n_req=9011 n_rd=8424 n_rd_L2_A=0 n_write=0 n_wr_bk=1993 bw_util=0.05004
n_activity=114968 dram_eff=0.09061
bk0: 452a 197208i bk1: 546a 193536i bk2: 576a 193196i bk3: 486a 196184i bk4: 614a 191813i bk5: 558a 194297i bk6: 512a 196017i bk7: 550a 194191i bk8: 540a 192869i bk9: 542a 192076i bk10: 464a 194469i bk11: 494a 192781i bk12: 582a 190413i bk13: 446a 195058i bk14: 500a 193998i bk15: 562a 191484i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.170569
Row_Buffer_Locality_read = 0.148623
Row_Buffer_Locality_write = 0.485520
Bank_Level_Parallism = 2.736573
Bank_Level_Parallism_Col = 1.741563
Bank_Level_Parallism_Ready = 1.069694
write_to_read_ratio_blp_rw_average = 0.082707
GrpLevelPara = 1.515094 

BW Util details:
bwutil = 0.050043 
total_CMD = 208160 
util_bw = 10417 
Wasted_Col = 49524 
Wasted_Row = 27753 
Idle = 120466 

BW Util Bottlenecks: 
RCDc_limit = 73830 
RCDWRc_limit = 2616 
WTRc_limit = 7951 
RTWc_limit = 2701 
CCDLc_limit = 4199 
rwq = 0 
CCDLc_limit_alone = 3471 
WTRc_limit_alone = 7292 
RTWc_limit_alone = 2632 

Commands details: 
total_CMD = 208160 
n_nop = 184694 
Read = 8424 
Write = 0 
L2_Alloc = 0 
L2_WB = 1993 
n_act = 7474 
n_pre = 7458 
n_ref = 0 
n_req = 9011 
total_req = 10417 

Dual Bus Interface Util: 
issued_total_row = 14932 
issued_total_col = 10417 
Row_Bus_Util =  0.071733 
CoL_Bus_Util = 0.050043 
Either_Row_CoL_Bus_Util = 0.112731 
Issued_on_Two_Bus_Simul_Util = 0.009046 
issued_two_Eff = 0.080244 
queue_avg = 0.318217 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.318217
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=208160 n_nop=185134 n_act=7265 n_pre=7249 n_ref_event=0 n_req=8812 n_rd=8222 n_rd_L2_A=0 n_write=0 n_wr_bk=2049 bw_util=0.04934
n_activity=111870 dram_eff=0.09181
bk0: 500a 195454i bk1: 486a 195778i bk2: 548a 194069i bk3: 526a 194775i bk4: 564a 193962i bk5: 550a 194480i bk6: 518a 194987i bk7: 528a 195242i bk8: 554a 191405i bk9: 538a 192433i bk10: 480a 194496i bk11: 466a 194778i bk12: 462a 194543i bk13: 434a 194871i bk14: 484a 194227i bk15: 584a 190705i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.175556
Row_Buffer_Locality_read = 0.151545
Row_Buffer_Locality_write = 0.510170
Bank_Level_Parallism = 2.749838
Bank_Level_Parallism_Col = 1.741824
Bank_Level_Parallism_Ready = 1.072047
write_to_read_ratio_blp_rw_average = 0.082256
GrpLevelPara = 1.510654 

BW Util details:
bwutil = 0.049342 
total_CMD = 208160 
util_bw = 10271 
Wasted_Col = 48246 
Wasted_Row = 26276 
Idle = 123367 

BW Util Bottlenecks: 
RCDc_limit = 71623 
RCDWRc_limit = 2512 
WTRc_limit = 8583 
RTWc_limit = 2666 
CCDLc_limit = 4218 
rwq = 0 
CCDLc_limit_alone = 3428 
WTRc_limit_alone = 7877 
RTWc_limit_alone = 2582 

Commands details: 
total_CMD = 208160 
n_nop = 185134 
Read = 8222 
Write = 0 
L2_Alloc = 0 
L2_WB = 2049 
n_act = 7265 
n_pre = 7249 
n_ref = 0 
n_req = 8812 
total_req = 10271 

Dual Bus Interface Util: 
issued_total_row = 14514 
issued_total_col = 10271 
Row_Bus_Util =  0.069725 
CoL_Bus_Util = 0.049342 
Either_Row_CoL_Bus_Util = 0.110617 
Issued_on_Two_Bus_Simul_Util = 0.008450 
issued_two_Eff = 0.076392 
queue_avg = 0.300394 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.300394
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=208160 n_nop=184658 n_act=7581 n_pre=7565 n_ref_event=0 n_req=8943 n_rd=8356 n_rd_L2_A=0 n_write=0 n_wr_bk=1928 bw_util=0.0494
n_activity=110264 dram_eff=0.09327
bk0: 506a 195140i bk1: 498a 194895i bk2: 580a 192498i bk3: 538a 193763i bk4: 572a 192590i bk5: 576a 192521i bk6: 520a 195002i bk7: 494a 195536i bk8: 532a 192297i bk9: 528a 192431i bk10: 432a 194613i bk11: 516a 191504i bk12: 582a 190537i bk13: 472a 192914i bk14: 500a 193379i bk15: 510a 193058i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.152298
Row_Buffer_Locality_read = 0.135112
Row_Buffer_Locality_write = 0.396934
Bank_Level_Parallism = 2.896157
Bank_Level_Parallism_Col = 1.815251
Bank_Level_Parallism_Ready = 1.070303
write_to_read_ratio_blp_rw_average = 0.086467
GrpLevelPara = 1.563075 

BW Util details:
bwutil = 0.049404 
total_CMD = 208160 
util_bw = 10284 
Wasted_Col = 47824 
Wasted_Row = 27117 
Idle = 122935 

BW Util Bottlenecks: 
RCDc_limit = 73344 
RCDWRc_limit = 3073 
WTRc_limit = 9338 
RTWc_limit = 3229 
CCDLc_limit = 4389 
rwq = 0 
CCDLc_limit_alone = 3496 
WTRc_limit_alone = 8550 
RTWc_limit_alone = 3124 

Commands details: 
total_CMD = 208160 
n_nop = 184658 
Read = 8356 
Write = 0 
L2_Alloc = 0 
L2_WB = 1928 
n_act = 7581 
n_pre = 7565 
n_ref = 0 
n_req = 8943 
total_req = 10284 

Dual Bus Interface Util: 
issued_total_row = 15146 
issued_total_col = 10284 
Row_Bus_Util =  0.072761 
CoL_Bus_Util = 0.049404 
Either_Row_CoL_Bus_Util = 0.112904 
Issued_on_Two_Bus_Simul_Util = 0.009262 
issued_two_Eff = 0.082036 
queue_avg = 0.371431 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.371431
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=208160 n_nop=184404 n_act=7561 n_pre=7545 n_ref_event=0 n_req=9049 n_rd=8460 n_rd_L2_A=0 n_write=0 n_wr_bk=2031 bw_util=0.0504
n_activity=111639 dram_eff=0.09397
bk0: 556a 193582i bk1: 506a 194691i bk2: 462a 196515i bk3: 540a 194605i bk4: 558a 194016i bk5: 570a 193001i bk6: 554a 194884i bk7: 586a 193024i bk8: 482a 193425i bk9: 456a 195156i bk10: 570a 190494i bk11: 520a 191879i bk12: 512a 192676i bk13: 540a 191753i bk14: 552a 191844i bk15: 496a 193887i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.164438
Row_Buffer_Locality_read = 0.142671
Row_Buffer_Locality_write = 0.477080
Bank_Level_Parallism = 2.840291
Bank_Level_Parallism_Col = 1.786971
Bank_Level_Parallism_Ready = 1.074349
write_to_read_ratio_blp_rw_average = 0.081933
GrpLevelPara = 1.545485 

BW Util details:
bwutil = 0.050399 
total_CMD = 208160 
util_bw = 10491 
Wasted_Col = 48701 
Wasted_Row = 26777 
Idle = 122191 

BW Util Bottlenecks: 
RCDc_limit = 74153 
RCDWRc_limit = 2681 
WTRc_limit = 8872 
RTWc_limit = 2807 
CCDLc_limit = 4405 
rwq = 0 
CCDLc_limit_alone = 3583 
WTRc_limit_alone = 8134 
RTWc_limit_alone = 2723 

Commands details: 
total_CMD = 208160 
n_nop = 184404 
Read = 8460 
Write = 0 
L2_Alloc = 0 
L2_WB = 2031 
n_act = 7561 
n_pre = 7545 
n_ref = 0 
n_req = 9049 
total_req = 10491 

Dual Bus Interface Util: 
issued_total_row = 15106 
issued_total_col = 10491 
Row_Bus_Util =  0.072569 
CoL_Bus_Util = 0.050399 
Either_Row_CoL_Bus_Util = 0.114124 
Issued_on_Two_Bus_Simul_Util = 0.008844 
issued_two_Eff = 0.077496 
queue_avg = 0.333090 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.33309
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=208160 n_nop=183914 n_act=7801 n_pre=7785 n_ref_event=0 n_req=9214 n_rd=8626 n_rd_L2_A=0 n_write=0 n_wr_bk=1928 bw_util=0.0507
n_activity=113259 dram_eff=0.09318
bk0: 528a 194429i bk1: 596a 191965i bk2: 510a 195249i bk3: 574a 193029i bk4: 606a 192594i bk5: 570a 192669i bk6: 574a 193311i bk7: 610a 191769i bk8: 486a 193692i bk9: 484a 193917i bk10: 484a 192750i bk11: 516a 191709i bk12: 520a 192197i bk13: 504a 192524i bk14: 508a 193155i bk15: 556a 191731i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.153354
Row_Buffer_Locality_read = 0.136912
Row_Buffer_Locality_write = 0.394558
Bank_Level_Parallism = 2.892058
Bank_Level_Parallism_Col = 1.796811
Bank_Level_Parallism_Ready = 1.068126
write_to_read_ratio_blp_rw_average = 0.084966
GrpLevelPara = 1.552401 

BW Util details:
bwutil = 0.050701 
total_CMD = 208160 
util_bw = 10554 
Wasted_Col = 49551 
Wasted_Row = 27405 
Idle = 120650 

BW Util Bottlenecks: 
RCDc_limit = 75943 
RCDWRc_limit = 3079 
WTRc_limit = 9047 
RTWc_limit = 3423 
CCDLc_limit = 4299 
rwq = 0 
CCDLc_limit_alone = 3505 
WTRc_limit_alone = 8350 
RTWc_limit_alone = 3326 

Commands details: 
total_CMD = 208160 
n_nop = 183914 
Read = 8626 
Write = 0 
L2_Alloc = 0 
L2_WB = 1928 
n_act = 7801 
n_pre = 7785 
n_ref = 0 
n_req = 9214 
total_req = 10554 

Dual Bus Interface Util: 
issued_total_row = 15586 
issued_total_col = 10554 
Row_Bus_Util =  0.074875 
CoL_Bus_Util = 0.050701 
Either_Row_CoL_Bus_Util = 0.116478 
Issued_on_Two_Bus_Simul_Util = 0.009099 
issued_two_Eff = 0.078116 
queue_avg = 0.370249 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.370249
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=208160 n_nop=184302 n_act=7666 n_pre=7650 n_ref_event=0 n_req=9121 n_rd=8534 n_rd_L2_A=0 n_write=0 n_wr_bk=1875 bw_util=0.05
n_activity=110507 dram_eff=0.09419
bk0: 498a 195347i bk1: 446a 197058i bk2: 604a 191672i bk3: 582a 192590i bk4: 634a 190757i bk5: 602a 192262i bk6: 634a 190997i bk7: 574a 192846i bk8: 452a 195154i bk9: 534a 192384i bk10: 548a 190758i bk11: 520a 192118i bk12: 444a 194372i bk13: 518a 192795i bk14: 490a 193692i bk15: 454a 194777i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.159522
Row_Buffer_Locality_read = 0.142372
Row_Buffer_Locality_write = 0.408859
Bank_Level_Parallism = 2.929109
Bank_Level_Parallism_Col = 1.802754
Bank_Level_Parallism_Ready = 1.065808
write_to_read_ratio_blp_rw_average = 0.084582
GrpLevelPara = 1.548767 

BW Util details:
bwutil = 0.050005 
total_CMD = 208160 
util_bw = 10409 
Wasted_Col = 48564 
Wasted_Row = 26412 
Idle = 122775 

BW Util Bottlenecks: 
RCDc_limit = 74543 
RCDWRc_limit = 3013 
WTRc_limit = 9043 
RTWc_limit = 3340 
CCDLc_limit = 4371 
rwq = 0 
CCDLc_limit_alone = 3533 
WTRc_limit_alone = 8304 
RTWc_limit_alone = 3241 

Commands details: 
total_CMD = 208160 
n_nop = 184302 
Read = 8534 
Write = 0 
L2_Alloc = 0 
L2_WB = 1875 
n_act = 7666 
n_pre = 7650 
n_ref = 0 
n_req = 9121 
total_req = 10409 

Dual Bus Interface Util: 
issued_total_row = 15316 
issued_total_col = 10409 
Row_Bus_Util =  0.073578 
CoL_Bus_Util = 0.050005 
Either_Row_CoL_Bus_Util = 0.114614 
Issued_on_Two_Bus_Simul_Util = 0.008969 
issued_two_Eff = 0.078255 
queue_avg = 0.381591 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.381591
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=208160 n_nop=184520 n_act=7512 n_pre=7496 n_ref_event=0 n_req=9050 n_rd=8462 n_rd_L2_A=0 n_write=0 n_wr_bk=2082 bw_util=0.05065
n_activity=112938 dram_eff=0.09336
bk0: 490a 195651i bk1: 404a 198235i bk2: 522a 195138i bk3: 616a 192040i bk4: 602a 192682i bk5: 594a 192566i bk6: 606a 192411i bk7: 550a 194030i bk8: 504a 193844i bk9: 556a 191912i bk10: 534a 191958i bk11: 510a 192773i bk12: 494a 192519i bk13: 536a 192816i bk14: 516a 193416i bk15: 428a 196273i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.169945
Row_Buffer_Locality_read = 0.144883
Row_Buffer_Locality_write = 0.530612
Bank_Level_Parallism = 2.777444
Bank_Level_Parallism_Col = 1.757476
Bank_Level_Parallism_Ready = 1.067811
write_to_read_ratio_blp_rw_average = 0.080187
GrpLevelPara = 1.528381 

BW Util details:
bwutil = 0.050653 
total_CMD = 208160 
util_bw = 10544 
Wasted_Col = 49048 
Wasted_Row = 27303 
Idle = 121265 

BW Util Bottlenecks: 
RCDc_limit = 74177 
RCDWRc_limit = 2401 
WTRc_limit = 8362 
RTWc_limit = 2429 
CCDLc_limit = 4461 
rwq = 0 
CCDLc_limit_alone = 3709 
WTRc_limit_alone = 7676 
RTWc_limit_alone = 2363 

Commands details: 
total_CMD = 208160 
n_nop = 184520 
Read = 8462 
Write = 0 
L2_Alloc = 0 
L2_WB = 2082 
n_act = 7512 
n_pre = 7496 
n_ref = 0 
n_req = 9050 
total_req = 10544 

Dual Bus Interface Util: 
issued_total_row = 15008 
issued_total_col = 10544 
Row_Bus_Util =  0.072098 
CoL_Bus_Util = 0.050653 
Either_Row_CoL_Bus_Util = 0.113566 
Issued_on_Two_Bus_Simul_Util = 0.009185 
issued_two_Eff = 0.080880 
queue_avg = 0.335790 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.33579

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6951, Miss = 4824, Miss_rate = 0.694, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 6893, Miss = 4759, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 6865, Miss = 4745, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 6914, Miss = 4772, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 6865, Miss = 4744, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 6790, Miss = 4715, Miss_rate = 0.694, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 6884, Miss = 4711, Miss_rate = 0.684, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 6713, Miss = 4611, Miss_rate = 0.687, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 6947, Miss = 4789, Miss_rate = 0.689, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 6987, Miss = 4879, Miss_rate = 0.698, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 6956, Miss = 4813, Miss_rate = 0.692, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 6904, Miss = 4791, Miss_rate = 0.694, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 6812, Miss = 4682, Miss_rate = 0.687, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 6864, Miss = 4790, Miss_rate = 0.698, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 6849, Miss = 4734, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 6939, Miss = 4774, Miss_rate = 0.688, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 6877, Miss = 4762, Miss_rate = 0.692, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 6805, Miss = 4686, Miss_rate = 0.689, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 6768, Miss = 4670, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 7059, Miss = 4874, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 6778, Miss = 4678, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 6894, Miss = 4677, Miss_rate = 0.678, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 6805, Miss = 4719, Miss_rate = 0.693, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 6924, Miss = 4809, Miss_rate = 0.695, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 6795, Miss = 4689, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 6766, Miss = 4687, Miss_rate = 0.693, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 6645, Miss = 4529, Miss_rate = 0.682, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 6812, Miss = 4761, Miss_rate = 0.699, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 7014, Miss = 4885, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 7070, Miss = 4938, Miss_rate = 0.698, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[30]: Access = 7187, Miss = 4988, Miss_rate = 0.694, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 7055, Miss = 4921, Miss_rate = 0.698, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 6887, Miss = 4738, Miss_rate = 0.688, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 6599, Miss = 4486, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 6935, Miss = 4796, Miss_rate = 0.692, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 6807, Miss = 4724, Miss_rate = 0.694, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 6977, Miss = 4847, Miss_rate = 0.695, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 6849, Miss = 4737, Miss_rate = 0.692, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 6961, Miss = 4845, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 7084, Miss = 4938, Miss_rate = 0.697, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 7041, Miss = 4879, Miss_rate = 0.693, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 6879, Miss = 4775, Miss_rate = 0.694, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 6945, Miss = 4817, Miss_rate = 0.694, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 6978, Miss = 4853, Miss_rate = 0.695, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 6818, Miss = 4709, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 6680, Miss = 4663, Miss_rate = 0.698, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 6810, Miss = 4700, Miss_rate = 0.690, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[47]: Access = 6673, Miss = 4608, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 6735, Miss = 4633, Miss_rate = 0.688, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 6887, Miss = 4693, Miss_rate = 0.681, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 6870, Miss = 4728, Miss_rate = 0.688, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 6793, Miss = 4675, Miss_rate = 0.688, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 6722, Miss = 4531, Miss_rate = 0.674, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 6723, Miss = 4608, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 6789, Miss = 4752, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 6726, Miss = 4628, Miss_rate = 0.688, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[56]: Access = 6858, Miss = 4781, Miss_rate = 0.697, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 6806, Miss = 4722, Miss_rate = 0.694, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 6821, Miss = 4710, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 7072, Miss = 4939, Miss_rate = 0.698, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 6948, Miss = 4788, Miss_rate = 0.689, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 6820, Miss = 4760, Miss_rate = 0.698, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 6912, Miss = 4773, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 6815, Miss = 4703, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 439607
L2_total_cache_misses = 303945
L2_total_cache_miss_rate = 0.6914
L2_total_cache_pending_hits = 5
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 102206
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 124906
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 146954
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 33451
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5101
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 26984
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 374071
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 65536
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.015

icnt_total_pkts_mem_to_simt=439607
icnt_total_pkts_simt_to_mem=439607
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 439607
Req_Network_cycles = 277221
Req_Network_injected_packets_per_cycle =       1.5858 
Req_Network_conflicts_per_cycle =       0.0206
Req_Network_conflicts_per_cycle_util =       0.0278
Req_Bank_Level_Parallism =       2.1349
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0007
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0248

Reply_Network_injected_packets_num = 439607
Reply_Network_cycles = 277221
Reply_Network_injected_packets_per_cycle =        1.5858
Reply_Network_conflicts_per_cycle =        0.4503
Reply_Network_conflicts_per_cycle_util =       0.6042
Reply_Bank_Level_Parallism =       2.1276
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0076
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0198
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 12 min, 7 sec (727 sec)
gpgpu_simulation_rate = 25928 (inst/sec)
gpgpu_simulation_rate = 381 (cycle/sec)
gpgpu_silicon_slowdown = 2971128x
GPGPU-Sim: detected inactive GPU simulation thread

total_us: 1 laps, 670931537 us


gen_hists: 1 laps, 670931537.000000 us/lap, 83866442.125000 us/cta

GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation memcpy device-to-host
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: *** exit detected ***
