Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Nov  7 18:02:56 2024
| Host         : DESKTOP-26ONRPF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sample_control_TOP_timing_summary_routed.rpt -pb sample_control_TOP_timing_summary_routed.pb -rpx sample_control_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : sample_control_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     242         
TIMING-20  Warning           Non-clocked latch               33          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (650)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (613)
5. checking no_input_delay (26)
6. checking no_output_delay (45)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (650)
--------------------------
 There are 18 register/latch pins with no clock driven by root clock pin: i_ADC_DnB (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_ADC_RDY (HIGH)

 There are 87 register/latch pins with no clock driven by root clock pin: i_COMM_CLK (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: i_COMM_RW (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: i_XCO (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MEM_DIST1/trig_pulse_byte1_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MEM_DIST1/trig_pulse_byte2_reg/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: PulseGen1/active_reg/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: PulseGen1/stop_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: divOut_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: ram/ADDR_u16_reg[10]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: ram/ADDR_u16_reg[11]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: ram/ADDR_u16_reg[12]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: ram/ADDR_u16_reg[13]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: ram/ADDR_u16_reg[14]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: ram/ADDR_u16_reg[15]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: ram/ADDR_u16_reg[3]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: ram/ADDR_u16_reg[4]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: ram/ADDR_u16_reg[5]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: ram/ADDR_u16_reg[6]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: ram/ADDR_u16_reg[7]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: ram/ADDR_u16_reg[8]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: ram/ADDR_u16_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: startCount_reg/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: trigger_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (613)
--------------------------------------------------
 There are 613 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (26)
-------------------------------
 There are 26 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (45)
--------------------------------
 There are 45 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  658          inf        0.000                      0                  658           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           658 Endpoints
Min Delay           658 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 trigger_reg/G
                            (positive level-sensitive latch)
  Destination:            o_pulse_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.602ns  (logic 4.167ns (43.400%)  route 5.435ns (56.600%))
  Logic Levels:           3  (BUFG=1 LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          LDCE                         0.000     0.000 r  trigger_reg/G
    SLICE_X1Y18          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  trigger_reg/Q
                         net (fo=2, routed)           2.513     3.072    o_pulse_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.168 r  o_pulse_out_OBUF_BUFG_inst/O
                         net (fo=33, routed)          2.922     6.090    o_pulse_out_OBUF_BUFG
    M3                   OBUF (Prop_obuf_I_O)         3.512     9.602 r  o_pulse_out_OBUF_inst/O
                         net (fo=0)                   0.000     9.602    o_pulse_out
    M3                                                                r  o_pulse_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ADC_DnB
                            (input port)
  Destination:            io_Mem_IO_ext[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.050ns  (logic 4.985ns (55.087%)  route 4.065ns (44.913%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  i_ADC_DnB (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_DnB
    K18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  i_ADC_DnB_IBUF_inst/O
                         net (fo=72, routed)          4.065     5.529    gen_io_port_extRam[7].IOBUF_inst/T
    U14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.521     9.050 r  gen_io_port_extRam[7].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.050    io_Mem_IO_ext[7]
    U14                                                               r  io_Mem_IO_ext[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ADC_DnB
                            (input port)
  Destination:            io_Mem_IO_ext[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.905ns  (logic 4.980ns (55.925%)  route 3.925ns (44.075%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  i_ADC_DnB (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_DnB
    K18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  i_ADC_DnB_IBUF_inst/O
                         net (fo=72, routed)          3.925     5.389    gen_io_port_extRam[6].IOBUF_inst/T
    V14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.516     8.905 r  gen_io_port_extRam[6].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.905    io_Mem_IO_ext[6]
    V14                                                               r  io_Mem_IO_ext[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ADC_DnB
                            (input port)
  Destination:            io_Mem_IO_ext[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.758ns  (logic 4.983ns (56.900%)  route 3.775ns (43.100%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  i_ADC_DnB (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_DnB
    K18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  i_ADC_DnB_IBUF_inst/O
                         net (fo=72, routed)          3.775     5.239    gen_io_port_extRam[5].IOBUF_inst/T
    V13                  OBUFT (TriStatE_obuft_T_O)
                                                      3.519     8.758 r  gen_io_port_extRam[5].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.758    io_Mem_IO_ext[5]
    V13                                                               r  io_Mem_IO_ext[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ADC_DnB
                            (input port)
  Destination:            io_Mem_IO_ext[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.609ns  (logic 4.984ns (57.894%)  route 3.625ns (42.106%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  i_ADC_DnB (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_DnB
    K18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  i_ADC_DnB_IBUF_inst/O
                         net (fo=72, routed)          3.625     5.089    gen_io_port_extRam[4].IOBUF_inst/T
    U16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.520     8.609 r  gen_io_port_extRam[4].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.609    io_Mem_IO_ext[4]
    U16                                                               r  io_Mem_IO_ext[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ADC_DnB
                            (input port)
  Destination:            io_Mem_IO_ext[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.469ns  (logic 4.994ns (58.967%)  route 3.475ns (41.033%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  i_ADC_DnB (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_DnB
    K18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  i_ADC_DnB_IBUF_inst/O
                         net (fo=72, routed)          3.475     4.939    gen_io_port_extRam[3].IOBUF_inst/T
    U15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.530     8.469 r  gen_io_port_extRam[3].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.469    io_Mem_IO_ext[3]
    U15                                                               r  io_Mem_IO_ext[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ADC_DnB
                            (input port)
  Destination:            io_Mem_IO_ext[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.309ns  (logic 4.984ns (59.982%)  route 3.325ns (40.018%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  i_ADC_DnB (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_DnB
    K18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  i_ADC_DnB_IBUF_inst/O
                         net (fo=72, routed)          3.325     4.789    gen_io_port_extRam[2].IOBUF_inst/T
    W14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.520     8.309 r  gen_io_port_extRam[2].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.309    io_Mem_IO_ext[2]
    W14                                                               r  io_Mem_IO_ext[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ADC_DnB
                            (input port)
  Destination:            io_Mem_IO_ext[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.194ns  (logic 4.985ns (60.837%)  route 3.209ns (39.163%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  i_ADC_DnB (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_DnB
    K18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  i_ADC_DnB_IBUF_inst/O
                         net (fo=72, routed)          3.209     4.673    gen_io_port_extRam[0].IOBUF_inst/T
    W15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.521     8.194 r  gen_io_port_extRam[0].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.194    io_Mem_IO_ext[0]
    W15                                                               r  io_Mem_IO_ext[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ADC_DnB
                            (input port)
  Destination:            io_Mem_IO_ext[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.168ns  (logic 4.993ns (61.128%)  route 3.175ns (38.872%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  i_ADC_DnB (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_DnB
    K18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  i_ADC_DnB_IBUF_inst/O
                         net (fo=72, routed)          3.175     4.639    gen_io_port_extRam[1].IOBUF_inst/T
    W13                  OBUFT (TriStatE_obuft_T_O)
                                                      3.529     8.168 r  gen_io_port_extRam[1].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.168    io_Mem_IO_ext[1]
    W13                                                               r  io_Mem_IO_ext[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_COMM_BUS_IOBUF[0]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            io_COMM_BUS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.521ns  (logic 4.667ns (62.051%)  route 2.854ns (37.949%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         LDCE                         0.000     0.000 r  io_COMM_BUS_IOBUF[0]_inst_i_2/G
    SLICE_X58Y19         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  io_COMM_BUS_IOBUF[0]_inst_i_2/Q
                         net (fo=1, routed)           1.114     1.673    io_COMM_BUS_IOBUF[0]_inst_i_2_n_0
    SLICE_X62Y15         LUT1 (Prop_lut1_I0_O)        0.124     1.797 f  io_COMM_BUS_IOBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.740     3.537    io_COMM_BUS_IOBUF[0]_inst/T
    U7                   OBUFT (TriStatE_obuft_T_O)
                                                      3.984     7.521 r  io_COMM_BUS_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.521    io_COMM_BUS[0]
    U7                                                                r  io_COMM_BUS[0] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            w_ADC_DATA_SIM_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.521%)  route 0.122ns (46.479%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE                         0.000     0.000 r  count_reg[6]/C
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[6]/Q
                         net (fo=3, routed)           0.122     0.263    count_reg[6]
    SLICE_X3Y8           FDRE                                         r  w_ADC_DATA_SIM_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            w_ADC_DATA_SIM_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.521%)  route 0.122ns (46.479%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE                         0.000     0.000 r  count_reg[7]/C
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[7]/Q
                         net (fo=3, routed)           0.122     0.263    count_reg[7]
    SLICE_X3Y8           FDRE                                         r  w_ADC_DATA_SIM_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            EXT_MEM_RW1/ExtMemDataToRam_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.167ns (62.725%)  route 0.099ns (37.275%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDRE                         0.000     0.000 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[6]/C
    SLICE_X2Y8           FDRE (Prop_fdre_C_Q)         0.167     0.167 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[6]/Q
                         net (fo=1, routed)           0.099     0.266    EXT_MEM_RW1/ExtMemDataToRam_reg[7]_0[6]
    SLICE_X0Y7           FDRE                                         r  EXT_MEM_RW1/ExtMemDataToRam_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count2_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            divOut_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.028%)  route 0.087ns (31.972%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE                         0.000     0.000 r  count2_reg[5]/C
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count2_reg[5]/Q
                         net (fo=4, routed)           0.087     0.228    count2_reg[5]
    SLICE_X2Y10          LUT5 (Prop_lut5_I3_O)        0.045     0.273 r  divOut_i_1/O
                         net (fo=1, routed)           0.000     0.273    divOut_i_1_n_0
    SLICE_X2Y10          FDRE                                         r  divOut_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            w_ADC_DATA_SIM_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.141ns (49.569%)  route 0.143ns (50.431%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE                         0.000     0.000 r  count_reg[3]/C
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[3]/Q
                         net (fo=3, routed)           0.143     0.284    count_reg[3]
    SLICE_X0Y10          FDRE                                         r  w_ADC_DATA_SIM_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_MEM_RW1/FSM_onehot_s_read_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            EXT_MEM_RW1/FSM_onehot_s_read_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.141ns (47.290%)  route 0.157ns (52.710%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE                         0.000     0.000 r  EXT_MEM_RW1/FSM_onehot_s_read_reg[3]/C
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  EXT_MEM_RW1/FSM_onehot_s_read_reg[3]/Q
                         net (fo=4, routed)           0.157     0.298    EXT_MEM_RW1/FSM_onehot_s_read_reg_n_0_[3]
    SLICE_X0Y23          FDRE                                         r  EXT_MEM_RW1/FSM_onehot_s_read_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            w_ADC_DATA_SIM_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.141ns (46.665%)  route 0.161ns (53.335%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE                         0.000     0.000 r  count_reg[0]/C
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[0]/Q
                         net (fo=2, routed)           0.161     0.302    count_reg[0]
    SLICE_X3Y8           FDRE                                         r  w_ADC_DATA_SIM_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PulseGen1/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            PulseGen1/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.186ns (61.134%)  route 0.118ns (38.866%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDCE                         0.000     0.000 r  PulseGen1/run_reg/C
    SLICE_X13Y23         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  PulseGen1/run_reg/Q
                         net (fo=5, routed)           0.118     0.259    PulseGen1/run
    SLICE_X14Y23         LUT3 (Prop_lut3_I2_O)        0.045     0.304 r  PulseGen1/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.304    PulseGen1/count[1]_i_1_n_0
    SLICE_X14Y23         FDRE                                         r  PulseGen1/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 logic_resetter/reset_trig_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            logic_resetter/reset_trig_reg__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.194ns (63.744%)  route 0.110ns (36.256%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDRE                         0.000     0.000 r  logic_resetter/reset_trig_reg/C
    SLICE_X51Y27         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  logic_resetter/reset_trig_reg/Q
                         net (fo=3, routed)           0.110     0.256    logic_resetter/RESET
    SLICE_X50Y27         LUT4 (Prop_lut4_I0_O)        0.048     0.304 r  logic_resetter/reset_trig__0_i_1/O
                         net (fo=1, routed)           0.000     0.304    logic_resetter/reset_trig
    SLICE_X50Y27         FDRE                                         r  logic_resetter/reset_trig_reg__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IV_SAVER/sample_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.212ns (69.461%)  route 0.093ns (30.539%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDCE                         0.000     0.000 r  IV_SAVER/sample_count_reg[0]/C
    SLICE_X30Y21         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  IV_SAVER/sample_count_reg[0]/Q
                         net (fo=2, routed)           0.093     0.260    ram/sample_count_reg[0]
    SLICE_X31Y21         LUT3 (Prop_lut3_I2_O)        0.045     0.305 r  ram/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[0]_i_1/O
                         net (fo=1, routed)           0.000     0.305    MEM_DIST1/ADDR_TO_MEM_DIST_OUT[0]
    SLICE_X31Y21         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[0]/D
  -------------------------------------------------------------------    -------------------





