
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//mypid_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

00000000000006d8 <_init>:
 6d8:	stp	x29, x30, [sp, #-16]!
 6dc:	mov	x29, sp
 6e0:	bl	780 <call_weak_fn>
 6e4:	ldp	x29, x30, [sp], #16
 6e8:	ret

Disassembly of section .plt:

00000000000006f0 <.plt>:
 6f0:	stp	x16, x30, [sp, #-16]!
 6f4:	adrp	x16, 10000 <__FRAME_END__+0xf3d8>
 6f8:	ldr	x17, [x16, #4088]
 6fc:	add	x16, x16, #0xff8
 700:	br	x17
 704:	nop
 708:	nop
 70c:	nop

0000000000000710 <__cxa_finalize@plt>:
 710:	adrp	x16, 11000 <__cxa_finalize@GLIBC_2.17>
 714:	ldr	x17, [x16]
 718:	add	x16, x16, #0x0
 71c:	br	x17

0000000000000720 <getpid@plt>:
 720:	adrp	x16, 11000 <__cxa_finalize@GLIBC_2.17>
 724:	ldr	x17, [x16, #8]
 728:	add	x16, x16, #0x8
 72c:	br	x17

0000000000000730 <unbind_variable@plt>:
 730:	adrp	x16, 11000 <__cxa_finalize@GLIBC_2.17>
 734:	ldr	x17, [x16, #16]
 738:	add	x16, x16, #0x10
 73c:	br	x17

0000000000000740 <__gmon_start__@plt>:
 740:	adrp	x16, 11000 <__cxa_finalize@GLIBC_2.17>
 744:	ldr	x17, [x16, #24]
 748:	add	x16, x16, #0x18
 74c:	br	x17

0000000000000750 <bind_variable@plt>:
 750:	adrp	x16, 11000 <__cxa_finalize@GLIBC_2.17>
 754:	ldr	x17, [x16, #32]
 758:	add	x16, x16, #0x20
 75c:	br	x17

0000000000000760 <free@plt>:
 760:	adrp	x16, 11000 <__cxa_finalize@GLIBC_2.17>
 764:	ldr	x17, [x16, #40]
 768:	add	x16, x16, #0x28
 76c:	br	x17

0000000000000770 <itos@plt>:
 770:	adrp	x16, 11000 <__cxa_finalize@GLIBC_2.17>
 774:	ldr	x17, [x16, #48]
 778:	add	x16, x16, #0x30
 77c:	br	x17

Disassembly of section .text:

0000000000000780 <call_weak_fn>:
 780:	adrp	x0, 10000 <__FRAME_END__+0xf3d8>
 784:	ldr	x0, [x0, #4056]
 788:	cbz	x0, 790 <call_weak_fn+0x10>
 78c:	b	740 <__gmon_start__@plt>
 790:	ret

0000000000000794 <deregister_tm_clones>:
 794:	stp	x29, x30, [sp, #-32]!
 798:	mov	x29, sp
 79c:	adrp	x0, 11000 <__cxa_finalize@GLIBC_2.17>
 7a0:	add	x0, x0, #0x98
 7a4:	str	x0, [sp, #24]
 7a8:	ldr	x0, [sp, #24]
 7ac:	str	x0, [sp, #24]
 7b0:	ldr	x1, [sp, #24]
 7b4:	adrp	x0, 11000 <__cxa_finalize@GLIBC_2.17>
 7b8:	add	x0, x0, #0x98
 7bc:	cmp	x1, x0
 7c0:	b.eq	7f8 <deregister_tm_clones+0x64>  // b.none
 7c4:	adrp	x0, 10000 <__FRAME_END__+0xf3d8>
 7c8:	ldr	x0, [x0, #4040]
 7cc:	str	x0, [sp, #16]
 7d0:	ldr	x0, [sp, #16]
 7d4:	str	x0, [sp, #16]
 7d8:	ldr	x0, [sp, #16]
 7dc:	cmp	x0, #0x0
 7e0:	b.eq	7fc <deregister_tm_clones+0x68>  // b.none
 7e4:	ldr	x1, [sp, #16]
 7e8:	adrp	x0, 11000 <__cxa_finalize@GLIBC_2.17>
 7ec:	add	x0, x0, #0x98
 7f0:	blr	x1
 7f4:	b	7fc <deregister_tm_clones+0x68>
 7f8:	nop
 7fc:	ldp	x29, x30, [sp], #32
 800:	ret

0000000000000804 <register_tm_clones>:
 804:	stp	x29, x30, [sp, #-48]!
 808:	mov	x29, sp
 80c:	adrp	x0, 11000 <__cxa_finalize@GLIBC_2.17>
 810:	add	x0, x0, #0x98
 814:	str	x0, [sp, #40]
 818:	ldr	x0, [sp, #40]
 81c:	str	x0, [sp, #40]
 820:	ldr	x1, [sp, #40]
 824:	adrp	x0, 11000 <__cxa_finalize@GLIBC_2.17>
 828:	add	x0, x0, #0x98
 82c:	sub	x0, x1, x0
 830:	asr	x0, x0, #3
 834:	lsr	x1, x0, #63
 838:	add	x0, x1, x0
 83c:	asr	x0, x0, #1
 840:	str	x0, [sp, #32]
 844:	ldr	x0, [sp, #32]
 848:	cmp	x0, #0x0
 84c:	b.eq	888 <register_tm_clones+0x84>  // b.none
 850:	adrp	x0, 10000 <__FRAME_END__+0xf3d8>
 854:	ldr	x0, [x0, #4064]
 858:	str	x0, [sp, #24]
 85c:	ldr	x0, [sp, #24]
 860:	str	x0, [sp, #24]
 864:	ldr	x0, [sp, #24]
 868:	cmp	x0, #0x0
 86c:	b.eq	88c <register_tm_clones+0x88>  // b.none
 870:	ldr	x2, [sp, #24]
 874:	ldr	x1, [sp, #32]
 878:	adrp	x0, 11000 <__cxa_finalize@GLIBC_2.17>
 87c:	add	x0, x0, #0x98
 880:	blr	x2
 884:	b	88c <register_tm_clones+0x88>
 888:	nop
 88c:	ldp	x29, x30, [sp], #48
 890:	ret

0000000000000894 <__do_global_dtors_aux>:
 894:	stp	x29, x30, [sp, #-16]!
 898:	mov	x29, sp
 89c:	adrp	x0, 11000 <__cxa_finalize@GLIBC_2.17>
 8a0:	add	x0, x0, #0x98
 8a4:	ldrb	w0, [x0]
 8a8:	and	x0, x0, #0xff
 8ac:	cmp	x0, #0x0
 8b0:	b.ne	8ec <__do_global_dtors_aux+0x58>  // b.any
 8b4:	adrp	x0, 10000 <__FRAME_END__+0xf3d8>
 8b8:	ldr	x0, [x0, #4048]
 8bc:	cmp	x0, #0x0
 8c0:	b.eq	8d4 <__do_global_dtors_aux+0x40>  // b.none
 8c4:	adrp	x0, 11000 <__cxa_finalize@GLIBC_2.17>
 8c8:	add	x0, x0, #0x38
 8cc:	ldr	x0, [x0]
 8d0:	bl	710 <__cxa_finalize@plt>
 8d4:	bl	794 <deregister_tm_clones>
 8d8:	adrp	x0, 11000 <__cxa_finalize@GLIBC_2.17>
 8dc:	add	x0, x0, #0x98
 8e0:	mov	w1, #0x1                   	// #1
 8e4:	strb	w1, [x0]
 8e8:	b	8f0 <__do_global_dtors_aux+0x5c>
 8ec:	nop
 8f0:	ldp	x29, x30, [sp], #16
 8f4:	ret

00000000000008f8 <frame_dummy>:
 8f8:	stp	x29, x30, [sp, #-16]!
 8fc:	mov	x29, sp
 900:	bl	804 <register_tm_clones>
 904:	nop
 908:	ldp	x29, x30, [sp], #16
 90c:	ret

0000000000000910 <assign_mypid>:
 910:	sub	sp, sp, #0x20
 914:	str	x0, [sp, #24]
 918:	str	x1, [sp, #16]
 91c:	str	x2, [sp, #8]
 920:	str	x3, [sp]
 924:	ldr	x0, [sp, #24]
 928:	add	sp, sp, #0x20
 92c:	ret

0000000000000930 <get_mypid>:
 930:	stp	x29, x30, [sp, #-48]!
 934:	mov	x29, sp
 938:	str	x0, [sp, #24]
 93c:	bl	720 <getpid@plt>
 940:	str	w0, [sp, #44]
 944:	ldrsw	x0, [sp, #44]
 948:	bl	770 <itos@plt>
 94c:	str	x0, [sp, #32]
 950:	ldr	x0, [sp, #24]
 954:	ldr	x0, [x0, #8]
 958:	cmp	x0, #0x0
 95c:	b.eq	96c <get_mypid+0x3c>  // b.none
 960:	ldr	x0, [sp, #24]
 964:	ldr	x0, [x0, #8]
 968:	bl	760 <free@plt>
 96c:	ldr	x0, [sp, #24]
 970:	ldr	w0, [x0, #40]
 974:	orr	w1, w0, #0x10
 978:	ldr	x0, [sp, #24]
 97c:	str	w1, [x0, #40]
 980:	ldr	x0, [sp, #24]
 984:	ldr	x1, [sp, #32]
 988:	str	x1, [x0, #8]
 98c:	ldr	x0, [sp, #24]
 990:	ldp	x29, x30, [sp], #48
 994:	ret

0000000000000998 <enable_mypid_builtin>:
 998:	stp	x29, x30, [sp, #-48]!
 99c:	mov	x29, sp
 9a0:	str	x0, [sp, #24]
 9a4:	mov	w2, #0x0                   	// #0
 9a8:	mov	x1, #0x0                   	// #0
 9ac:	adrp	x0, 0 <_init-0x6d8>
 9b0:	add	x0, x0, #0xa28
 9b4:	bl	750 <bind_variable@plt>
 9b8:	str	x0, [sp, #40]
 9bc:	ldr	x0, [sp, #40]
 9c0:	cmp	x0, #0x0
 9c4:	b.eq	9e8 <enable_mypid_builtin+0x50>  // b.none
 9c8:	ldr	x0, [sp, #40]
 9cc:	adrp	x1, 0 <_init-0x6d8>
 9d0:	add	x1, x1, #0x930
 9d4:	str	x1, [x0, #24]
 9d8:	ldr	x0, [sp, #40]
 9dc:	adrp	x1, 0 <_init-0x6d8>
 9e0:	add	x1, x1, #0x910
 9e4:	str	x1, [x0, #32]
 9e8:	mov	w0, #0x0                   	// #0
 9ec:	ldp	x29, x30, [sp], #48
 9f0:	ret

00000000000009f4 <enable_mypid_builtin_unload>:
 9f4:	stp	x29, x30, [sp, #-32]!
 9f8:	mov	x29, sp
 9fc:	str	x0, [sp, #24]
 a00:	adrp	x0, 0 <_init-0x6d8>
 a04:	add	x0, x0, #0xa28
 a08:	bl	730 <unbind_variable@plt>
 a0c:	nop
 a10:	ldp	x29, x30, [sp], #32
 a14:	ret

Disassembly of section .fini:

0000000000000a18 <_fini>:
 a18:	stp	x29, x30, [sp, #-16]!
 a1c:	mov	x29, sp
 a20:	ldp	x29, x30, [sp], #16
 a24:	ret
