{
  "Top": "mlp",
  "RtlTop": "mlp",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu3eg",
    "Package": "-sbva484",
    "Speed": "-1-i"
  },
  "HlsSolution": {"Config": [
      "config_export -format=ip_catalog",
      "config_export -rtl=vhdl",
      "config_export -vivado_optimization_level=2",
      "config_export -vivado_phys_opt=place",
      "config_export -vivado_report_level=0",
      "config_sdx -optimization_level=none",
      "config_sdx -target=none"
    ]},
  "Args": {
    "S_AXIS": {
      "index": "0",
      "type": {
        "kinds": ["struct"],
        "dataType": "AXI_L",
        "structImpl": "flat-field",
        "dataPack": true,
        "fields": {
          "data": {
            "order": "0",
            "dataType": "float"
          },
          "last": {
            "order": "1",
            "dataType": "bool"
          }
        }
      }
    },
    "M_AXIS": {
      "index": "1",
      "type": {
        "kinds": ["struct"],
        "dataType": "AXI_L",
        "structImpl": "flat-field",
        "dataPack": true,
        "fields": {
          "data": {
            "order": "0",
            "dataType": "float"
          },
          "last": {
            "order": "1",
            "dataType": "bool"
          }
        }
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "undef",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "mlp",
    "Version": "1.0",
    "DisplayName": "Mlp",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/main.cpp"],
    "Vhdl": [
      "impl\/vhdl\/mlp_weights_0.vhd",
      "impl\/vhdl\/regslice_core.vhd",
      "impl\/vhdl\/mlp.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/mlp_weights_0.v",
      "impl\/verilog\/regslice_core.v",
      "impl\/verilog\/mlp.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "F:\/CNNproj\/Ultra96\/FPGA\/HLS\/MLP_samsung_Vivado\/MLP_samsung_vivado\/solution1\/.autopilot\/db\/mlp.design.xml",
    "DebugDir": "F:\/CNNproj\/Ultra96\/FPGA\/HLS\/MLP_samsung_Vivado\/MLP_samsung_vivado\/solution1\/.debug",
    "ProtoInst": ["F:\/CNNproj\/Ultra96\/FPGA\/HLS\/MLP_samsung_Vivado\/MLP_samsung_vivado\/solution1\/.debug\/mlp.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "S_AXIS M_AXIS",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "M_AXIS": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "M_AXIS",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "real float",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TLAST": {
          "Type": "null",
          "Width": "1"
        }
      },
      "port_width": {
        "TDATA": "32",
        "TLAST": "1"
      }
    },
    "S_AXIS": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "S_AXIS",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "real float",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TLAST": {
          "Type": "null",
          "Width": "1"
        }
      },
      "port_width": {
        "TDATA": "32",
        "TLAST": "1"
      }
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "S_AXIS_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "S_AXIS_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "S_AXIS_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "S_AXIS_TLAST": {
      "dir": "in",
      "width": "1"
    },
    "M_AXIS_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "M_AXIS_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "M_AXIS_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "M_AXIS_TLAST": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "mlp"},
    "Info": {"mlp": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"mlp": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "1.352"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "inf",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "131",
            "Loops": [
              {
                "Name": "inputloop",
                "TripCount": "32",
                "Latency": "32",
                "PipelineII": "",
                "PipelineDepth": "1"
              },
              {
                "Name": "outputloop",
                "TripCount": "32",
                "Latency": "96",
                "PipelineII": "",
                "PipelineDepth": "3"
              }
            ]
          }],
        "Area": {
          "BRAM_18K": "2",
          "FF": "26",
          "LUT": "165",
          "URAM": "0",
          "DSP48E": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "mlp",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-02-21 19:21:04 +0800",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.1"
  }
}
