OpenROAD b57893514040c5aa453ab5c104f35d1173a8add9 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 20 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0140] SpacingRange unsupported.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.

Units:                1000
Number of layers:     21
Number of macros:     212
Number of vias:       9
Number of viarulegen: 11

[INFO DRT-0150] Reading design.

Design:                   scm
Die area:                 ( 0 0 ) ( 100000 100000 )
Number of track patterns: 32
Number of DEF vias:       2
Number of components:     436730
Number of terminals:      54
Number of snets:          2
Number of nets:           17558

[WARNING DRT-0240] CUT layer V3 does not have square single-cut via, cut layer width may be set incorrectly.
[WARNING DRT-0240] CUT layer V5 does not have square single-cut via, cut layer width may be set incorrectly.
[INFO DRT-0167] List of default vias:
  Layer V1
    default via: VIA12
  Layer V2
    default via: VIA23
  Layer V3
    default via: VIA34
  Layer V4
    default via: VIA45
  Layer V5
    default via: VIA56
  Layer V6
    default via: VIA67
  Layer V7
    default via: VIA78
  Layer V8
    default via: VIA89
  Layer V9
    default via: VIA9Pad
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
  Complete 30000 instances.
  Complete 40000 instances.
  Complete 50000 instances.
  Complete 60000 instances.
  Complete 70000 instances.
  Complete 80000 instances.
  Complete 90000 instances.
  Complete 100000 instances.
  Complete 200000 instances.
  Complete 300000 instances.
  Complete 400000 instances.
[INFO DRT-0164] Number of unique instances = 156.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0018]   Complete 30000 insts.
[INFO DRT-0018]   Complete 40000 insts.
[INFO DRT-0018]   Complete 50000 insts.
[INFO DRT-0018]   Complete 60000 insts.
[INFO DRT-0018]   Complete 70000 insts.
[INFO DRT-0018]   Complete 80000 insts.
[INFO DRT-0018]   Complete 90000 insts.
[INFO DRT-0019]   Complete 100000 insts.
[INFO DRT-0019]   Complete 200000 insts.
[INFO DRT-0019]   Complete 300000 insts.
[INFO DRT-0019]   Complete 400000 insts.
[INFO DRT-0024]   Complete Active.
[INFO DRT-0024]   Complete V0.
[INFO DRT-0024]   Complete M1.
[INFO DRT-0024]   Complete V1.
[INFO DRT-0024]   Complete M2.
[INFO DRT-0024]   Complete V2.
[INFO DRT-0024]   Complete M3.
[INFO DRT-0024]   Complete V3.
[INFO DRT-0024]   Complete M4.
[INFO DRT-0024]   Complete V4.
[INFO DRT-0024]   Complete M5.
[INFO DRT-0024]   Complete V5.
[INFO DRT-0024]   Complete M6.
[INFO DRT-0024]   Complete V6.
[INFO DRT-0024]   Complete M7.
[INFO DRT-0024]   Complete V7.
[INFO DRT-0024]   Complete M8.
[INFO DRT-0024]   Complete V8.
[INFO DRT-0024]   Complete M9.
[INFO DRT-0024]   Complete V9.
[INFO DRT-0024]   Complete Pad.
[INFO DRT-0033] Active shape region query size = 0.
[INFO DRT-0033] V0 shape region query size = 0.
[INFO DRT-0033] M1 shape region query size = 1284656.
[INFO DRT-0033] V1 shape region query size = 1015826.
[INFO DRT-0033] M2 shape region query size = 36587.
[INFO DRT-0033] V2 shape region query size = 9585.
[INFO DRT-0033] M3 shape region query size = 19170.
[INFO DRT-0033] V3 shape region query size = 6390.
[INFO DRT-0033] M4 shape region query size = 16007.
[INFO DRT-0033] V4 shape region query size = 6390.
[INFO DRT-0033] M5 shape region query size = 6574.
[INFO DRT-0033] V5 shape region query size = 288.
[INFO DRT-0033] M6 shape region query size = 160.
[INFO DRT-0033] V6 shape region query size = 0.
[INFO DRT-0033] M7 shape region query size = 0.
[INFO DRT-0033] V7 shape region query size = 0.
[INFO DRT-0033] M8 shape region query size = 0.
[INFO DRT-0033] V8 shape region query size = 0.
[INFO DRT-0033] M9 shape region query size = 0.
[INFO DRT-0033] V9 shape region query size = 0.
[INFO DRT-0033] Pad shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0078]   Complete 502 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 146 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0082]   Complete 4000 groups.
[INFO DRT-0082]   Complete 5000 groups.
[INFO DRT-0082]   Complete 6000 groups.
[INFO DRT-0082]   Complete 7000 groups.
[INFO DRT-0082]   Complete 8000 groups.
[INFO DRT-0082]   Complete 9000 groups.
[INFO DRT-0083]   Complete 10000 groups.
[INFO DRT-0084]   Complete 17520 groups.
#scanned instances     = 436730
#unique  instances     = 152
#stdCellGenAp          = 5026
#stdCellValidPlanarAp  = 20
#stdCellValidViaAp     = 4417
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 64137
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:03:21, elapsed time = 00:00:15, memory = 863.28 (MB), peak = 863.28 (MB)
[INFO DRT-0156] guideIn read 100000 guides.
[INFO DRT-0156] guideIn read 200000 guides.

Number of guides:     206060

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 185 STEP 540 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 185 STEP 540 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0026]   Complete 50000 origin guides.
[INFO DRT-0026]   Complete 60000 origin guides.
[INFO DRT-0026]   Complete 70000 origin guides.
[INFO DRT-0026]   Complete 80000 origin guides.
[INFO DRT-0026]   Complete 90000 origin guides.
[INFO DRT-0027]   Complete 100000 origin guides.
[INFO DRT-0027]   Complete 200000 origin guides.
[INFO DRT-0028]   Complete Active.
[INFO DRT-0028]   Complete V0.
[INFO DRT-0028]   Complete M1.
[INFO DRT-0028]   Complete V1.
[INFO DRT-0028]   Complete M2.
[INFO DRT-0028]   Complete V2.
[INFO DRT-0028]   Complete M3.
[INFO DRT-0028]   Complete V3.
[INFO DRT-0028]   Complete M4.
[INFO DRT-0028]   Complete V4.
[INFO DRT-0028]   Complete M5.
[INFO DRT-0028]   Complete V5.
[INFO DRT-0028]   Complete M6.
[INFO DRT-0028]   Complete V6.
[INFO DRT-0028]   Complete M7.
[INFO DRT-0028]   Complete V7.
[INFO DRT-0028]   Complete M8.
[INFO DRT-0028]   Complete V8.
[INFO DRT-0028]   Complete M9.
[INFO DRT-0028]   Complete V9.
[INFO DRT-0028]   Complete Pad.
  complete 10000 nets.
[INFO DRT-0178] Init guide query.
[INFO DRT-0029]   Complete 10000 nets (guide).
[INFO DRT-0035]   Complete Active (guide).
[INFO DRT-0035]   Complete V0 (guide).
[INFO DRT-0035]   Complete M1 (guide).
[INFO DRT-0035]   Complete V1 (guide).
[INFO DRT-0035]   Complete M2 (guide).
[INFO DRT-0035]   Complete V2 (guide).
[INFO DRT-0035]   Complete M3 (guide).
[INFO DRT-0035]   Complete V3 (guide).
[INFO DRT-0035]   Complete M4 (guide).
[INFO DRT-0035]   Complete V4 (guide).
[INFO DRT-0035]   Complete M5 (guide).
[INFO DRT-0035]   Complete V5 (guide).
[INFO DRT-0035]   Complete M6 (guide).
[INFO DRT-0035]   Complete V6 (guide).
[INFO DRT-0035]   Complete M7 (guide).
[INFO DRT-0035]   Complete V7 (guide).
[INFO DRT-0035]   Complete M8 (guide).
[INFO DRT-0035]   Complete V8 (guide).
[INFO DRT-0035]   Complete M9 (guide).
[INFO DRT-0035]   Complete V9 (guide).
[INFO DRT-0035]   Complete Pad (guide).
[INFO DRT-0036] Active guide region query size = 0.
[INFO DRT-0036] V0 guide region query size = 0.
[INFO DRT-0036] M1 guide region query size = 59490.
[INFO DRT-0036] V1 guide region query size = 0.
[INFO DRT-0036] M2 guide region query size = 52928.
[INFO DRT-0036] V2 guide region query size = 0.
[INFO DRT-0036] M3 guide region query size = 43906.
[INFO DRT-0036] V3 guide region query size = 0.
[INFO DRT-0036] M4 guide region query size = 21483.
[INFO DRT-0036] V4 guide region query size = 0.
[INFO DRT-0036] M5 guide region query size = 4567.
[INFO DRT-0036] V5 guide region query size = 0.
[INFO DRT-0036] M6 guide region query size = 1707.
[INFO DRT-0036] V6 guide region query size = 0.
[INFO DRT-0036] M7 guide region query size = 35.
[INFO DRT-0036] V7 guide region query size = 0.
[INFO DRT-0036] M8 guide region query size = 0.
[INFO DRT-0036] V8 guide region query size = 0.
[INFO DRT-0036] M9 guide region query size = 0.
[INFO DRT-0036] V9 guide region query size = 0.
[INFO DRT-0036] Pad guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 107998 vertical wires in 4 frboxes and 76118 horizontal wires in 4 frboxes.
[INFO DRT-0186] Done with 8892 vertical wires in 4 frboxes and 9215 horizontal wires in 4 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:22, elapsed time = 00:00:07, memory = 1435.76 (MB), peak = 1435.76 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1435.76 (MB), peak = 1435.76 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:09, memory = 3582.08 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:22, memory = 5762.13 (MB).
    Completing 30% with 2222 violations.
    elapsed time = 00:00:29, memory = 6237.23 (MB).
    Completing 40% with 2222 violations.
    elapsed time = 00:00:45, memory = 6358.41 (MB).
    Completing 50% with 2222 violations.
    elapsed time = 00:00:56, memory = 6338.02 (MB).
    Completing 60% with 4508 violations.
    elapsed time = 00:01:10, memory = 6945.85 (MB).
    Completing 70% with 4508 violations.
    elapsed time = 00:01:27, memory = 7018.73 (MB).
    Completing 80% with 6231 violations.
    elapsed time = 00:01:40, memory = 7327.75 (MB).
    Completing 90% with 6231 violations.
    elapsed time = 00:02:02, memory = 7382.93 (MB).
    Completing 100% with 7953 violations.
    elapsed time = 00:02:18, memory = 7013.27 (MB).
[INFO DRT-0199]   Number of violations = 18924.
[INFO DRT-0267] cpu time = 00:39:40, elapsed time = 00:02:20, memory = 7252.52 (MB), peak = 7592.94 (MB)
Total wire length = 119790 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 11927 um.
Total wire length on LAYER M3 = 47838 um.
Total wire length on LAYER M4 = 37362 um.
Total wire length on LAYER M5 = 12772 um.
Total wire length on LAYER M6 = 9456 um.
Total wire length on LAYER M7 = 432 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 202873.
Up-via summary (total 202873):.

-----------------
 Active         0
     M1     64104
     M2     87743
     M3     39401
     M4      7993
     M5      3447
     M6       185
     M7         0
     M8         0
     M9         0
-----------------
           202873


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 18924 violations.
    elapsed time = 00:00:12, memory = 8267.13 (MB).
    Completing 20% with 18924 violations.
    elapsed time = 00:00:31, memory = 8244.32 (MB).
    Completing 30% with 13724 violations.
    elapsed time = 00:00:41, memory = 8270.68 (MB).
    Completing 40% with 13724 violations.
    elapsed time = 00:01:01, memory = 8442.80 (MB).
    Completing 50% with 13724 violations.
    elapsed time = 00:01:15, memory = 8122.76 (MB).
    Completing 60% with 9335 violations.
    elapsed time = 00:01:32, memory = 8665.09 (MB).
    Completing 70% with 9335 violations.
    elapsed time = 00:01:51, memory = 8679.70 (MB).
    Completing 80% with 5120 violations.
    elapsed time = 00:02:04, memory = 8727.07 (MB).
    Completing 90% with 5120 violations.
    elapsed time = 00:02:25, memory = 8771.42 (MB).
    Completing 100% with 1703 violations.
    elapsed time = 00:02:42, memory = 8046.91 (MB).
[INFO DRT-0199]   Number of violations = 7690.
[INFO DRT-0267] cpu time = 00:46:23, elapsed time = 00:02:44, memory = 8073.71 (MB), peak = 8849.79 (MB)
Total wire length = 119450 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 12085 um.
Total wire length on LAYER M3 = 47705 um.
Total wire length on LAYER M4 = 37087 um.
Total wire length on LAYER M5 = 12712 um.
Total wire length on LAYER M6 = 9430 um.
Total wire length on LAYER M7 = 429 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 201289.
Up-via summary (total 201289):.

-----------------
 Active         0
     M1     64104
     M2     86925
     M3     38722
     M4      8052
     M5      3336
     M6       150
     M7         0
     M8         0
     M9         0
-----------------
           201289


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 7690 violations.
    elapsed time = 00:00:12, memory = 8970.18 (MB).
    Completing 20% with 7690 violations.
    elapsed time = 00:00:31, memory = 8933.82 (MB).
    Completing 30% with 5949 violations.
    elapsed time = 00:00:41, memory = 9014.37 (MB).
    Completing 40% with 5949 violations.
    elapsed time = 00:01:00, memory = 9115.00 (MB).
    Completing 50% with 5949 violations.
    elapsed time = 00:01:11, memory = 8262.06 (MB).
    Completing 60% with 4076 violations.
    elapsed time = 00:01:29, memory = 9154.32 (MB).
    Completing 70% with 4076 violations.
    elapsed time = 00:01:45, memory = 9140.39 (MB).
    Completing 80% with 3198 violations.
    elapsed time = 00:01:58, memory = 9252.25 (MB).
    Completing 90% with 3198 violations.
    elapsed time = 00:02:16, memory = 9281.67 (MB).
    Completing 100% with 2129 violations.
    elapsed time = 00:02:30, memory = 8482.62 (MB).
[INFO DRT-0199]   Number of violations = 7560.
[INFO DRT-0267] cpu time = 00:42:30, elapsed time = 00:02:32, memory = 8546.04 (MB), peak = 9353.31 (MB)
Total wire length = 119143 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 12051 um.
Total wire length on LAYER M3 = 47535 um.
Total wire length on LAYER M4 = 37028 um.
Total wire length on LAYER M5 = 12674 um.
Total wire length on LAYER M6 = 9412 um.
Total wire length on LAYER M7 = 440 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 200463.
Up-via summary (total 200463):.

-----------------
 Active         0
     M1     64104
     M2     86438
     M3     38391
     M4      8024
     M5      3348
     M6       158
     M7         0
     M8         0
     M9         0
-----------------
           200463


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 7560 violations.
    elapsed time = 00:00:10, memory = 9465.48 (MB).
    Completing 20% with 7560 violations.
    elapsed time = 00:00:30, memory = 9887.03 (MB).
    Completing 30% with 5393 violations.
    elapsed time = 00:00:43, memory = 9115.05 (MB).
    Completing 40% with 5393 violations.
    elapsed time = 00:01:01, memory = 10037.46 (MB).
    Completing 50% with 5393 violations.
    elapsed time = 00:01:11, memory = 10339.88 (MB).
    Completing 60% with 4084 violations.
    elapsed time = 00:01:29, memory = 10653.03 (MB).
    Completing 70% with 4084 violations.
    elapsed time = 00:01:44, memory = 10713.54 (MB).
    Completing 80% with 1766 violations.
    elapsed time = 00:02:00, memory = 10768.64 (MB).
    Completing 90% with 1766 violations.
    elapsed time = 00:02:15, memory = 10855.10 (MB).
    Completing 100% with 352 violations.
    elapsed time = 00:02:34, memory = 10308.54 (MB).
[INFO DRT-0199]   Number of violations = 363.
[INFO DRT-0267] cpu time = 00:38:25, elapsed time = 00:02:35, memory = 10340.76 (MB), peak = 11149.66 (MB)
Total wire length = 119257 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 12265 um.
Total wire length on LAYER M3 = 47469 um.
Total wire length on LAYER M4 = 36935 um.
Total wire length on LAYER M5 = 12752 um.
Total wire length on LAYER M6 = 9394 um.
Total wire length on LAYER M7 = 439 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 200227.
Up-via summary (total 200227):.

-----------------
 Active         0
     M1     64104
     M2     86626
     M3     37907
     M4      8088
     M5      3346
     M6       156
     M7         0
     M8         0
     M9         0
-----------------
           200227


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 363 violations.
    elapsed time = 00:00:00, memory = 10340.76 (MB).
    Completing 20% with 363 violations.
    elapsed time = 00:00:03, memory = 11243.81 (MB).
    Completing 30% with 287 violations.
    elapsed time = 00:00:15, memory = 10340.77 (MB).
    Completing 40% with 287 violations.
    elapsed time = 00:00:15, memory = 10340.77 (MB).
    Completing 50% with 287 violations.
    elapsed time = 00:00:20, memory = 10951.21 (MB).
    Completing 60% with 183 violations.
    elapsed time = 00:00:32, memory = 10340.77 (MB).
    Completing 70% with 183 violations.
    elapsed time = 00:00:36, memory = 11184.26 (MB).
    Completing 80% with 135 violations.
    elapsed time = 00:00:42, memory = 10340.77 (MB).
    Completing 90% with 135 violations.
    elapsed time = 00:00:42, memory = 10340.77 (MB).
    Completing 100% with 40 violations.
    elapsed time = 00:00:53, memory = 10340.77 (MB).
[INFO DRT-0199]   Number of violations = 45.
[INFO DRT-0267] cpu time = 00:07:42, elapsed time = 00:00:54, memory = 10346.70 (MB), peak = 11292.53 (MB)
Total wire length = 119251 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 12296 um.
Total wire length on LAYER M3 = 47464 um.
Total wire length on LAYER M4 = 36908 um.
Total wire length on LAYER M5 = 12753 um.
Total wire length on LAYER M6 = 9388 um.
Total wire length on LAYER M7 = 439 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 200189.
Up-via summary (total 200189):.

-----------------
 Active         0
     M1     64104
     M2     86680
     M3     37841
     M4      8072
     M5      3336
     M6       156
     M7         0
     M8         0
     M9         0
-----------------
           200189


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 45 violations.
    elapsed time = 00:00:00, memory = 10346.70 (MB).
    Completing 20% with 45 violations.
    elapsed time = 00:00:00, memory = 10346.70 (MB).
    Completing 30% with 30 violations.
    elapsed time = 00:00:06, memory = 10346.70 (MB).
    Completing 40% with 30 violations.
    elapsed time = 00:00:06, memory = 10346.70 (MB).
    Completing 50% with 30 violations.
    elapsed time = 00:00:06, memory = 10346.70 (MB).
    Completing 60% with 27 violations.
    elapsed time = 00:00:09, memory = 10346.70 (MB).
    Completing 70% with 27 violations.
    elapsed time = 00:00:09, memory = 10346.70 (MB).
    Completing 80% with 22 violations.
    elapsed time = 00:00:13, memory = 10346.70 (MB).
    Completing 90% with 22 violations.
    elapsed time = 00:00:13, memory = 10346.70 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:16, memory = 10346.70 (MB).
[INFO DRT-0199]   Number of violations = 2.
[INFO DRT-0267] cpu time = 00:00:56, elapsed time = 00:00:17, memory = 10346.70 (MB), peak = 11292.53 (MB)
Total wire length = 119246 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 12303 um.
Total wire length on LAYER M3 = 47460 um.
Total wire length on LAYER M4 = 36900 um.
Total wire length on LAYER M5 = 12754 um.
Total wire length on LAYER M6 = 9387 um.
Total wire length on LAYER M7 = 439 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 200170.
Up-via summary (total 200170):.

-----------------
 Active         0
     M1     64104
     M2     86673
     M3     37833
     M4      8070
     M5      3334
     M6       156
     M7         0
     M8         0
     M9         0
-----------------
           200170


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 10346.70 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 10346.70 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:04, memory = 10346.70 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:04, memory = 10346.70 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:04, memory = 10346.70 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:04, memory = 10346.70 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:04, memory = 10346.70 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:06, memory = 10346.70 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:06, memory = 10346.70 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:06, memory = 10346.70 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:06, memory = 10346.70 (MB), peak = 11292.53 (MB)
Total wire length = 119247 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 12306 um.
Total wire length on LAYER M3 = 47460 um.
Total wire length on LAYER M4 = 36898 um.
Total wire length on LAYER M5 = 12755 um.
Total wire length on LAYER M6 = 9387 um.
Total wire length on LAYER M7 = 439 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 200178.
Up-via summary (total 200178):.

-----------------
 Active         0
     M1     64104
     M2     86684
     M3     37829
     M4      8071
     M5      3334
     M6       156
     M7         0
     M8         0
     M9         0
-----------------
           200178


[INFO DRT-0198] Complete detail routing.
Total wire length = 119247 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 12306 um.
Total wire length on LAYER M3 = 47460 um.
Total wire length on LAYER M4 = 36898 um.
Total wire length on LAYER M5 = 12755 um.
Total wire length on LAYER M6 = 9387 um.
Total wire length on LAYER M7 = 439 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 200178.
Up-via summary (total 200178):.

-----------------
 Active         0
     M1     64104
     M2     86684
     M3     37829
     M4      8071
     M5      3334
     M6       156
     M7         0
     M8         0
     M9         0
-----------------
           200178


[INFO DRT-0267] cpu time = 02:55:45, elapsed time = 00:11:31, memory = 10346.70 (MB), peak = 11292.53 (MB)

[INFO DRT-0180] Post processing.
Elapsed time: 12:04.62[h:]min:sec. CPU time: user 10719.54 sys 59.21 (1487%). Peak memory: 11563552KB.
