static inline void T_1 F_1 ( void )\r\n{\r\nF_2 ( & V_1 ) ;\r\n}\r\nstatic inline void T_1 F_3 ( void )\r\n{\r\nint V_2 ;\r\nunsigned long V_3 ;\r\nint V_4 = 0 ;\r\nif ( F_4 ( V_5 ,\r\nV_6 ,\r\nL_1 ) < 0 ) {\r\nF_5 ( L_2 ,\r\nV_5 ) ;\r\nreturn;\r\n}\r\nV_2 = V_7 ;\r\nif ( F_6 ( V_2 , V_8 , & V_3 ) < 0 ) {\r\nF_7 ( V_9 L_3\r\nL_4 ) ;\r\nreturn;\r\n}\r\nV_4 = V_10 ;\r\nif ( F_4 ( V_4 , V_11 , L_1 ) < 0 )\r\nF_7 ( V_9 L_2 ,\r\nV_4 ) ;\r\nV_12 [ 0 ] . V_13 = F_8 ( 102 ) ;\r\n}\r\nstatic inline int F_9 ( void )\r\n{\r\nint V_14 = 0 ;\r\nint V_15 = 1 ;\r\nV_14 = V_16 ;\r\nif ( F_4 ( V_14 , V_11 ,\r\nL_5 ) < 0 ) {\r\nF_7 ( V_9 L_6\r\nL_7 , V_14 ) ;\r\nreturn 0 ;\r\n}\r\nif ( ! F_10 ( V_14 ) ) {\r\nV_15 = 0 ;\r\n}\r\nF_11 ( V_14 ) ;\r\nreturn V_15 ;\r\n}\r\nint T_1 F_12 ( void )\r\n{\r\nif ( ! F_9 () )\r\nreturn 0 ;\r\nF_13 ( 0 , V_17 , F_14 ( V_17 ) ) ;\r\nF_1 () ;\r\nF_3 () ;\r\nreturn F_15 ( V_18 , F_14 ( V_18 ) ) ;\r\n}
