{"vcs1":{"timestamp_begin":1731519430.983269957, "rt":1.80, "ut":0.65, "st":0.23}}
{"vcselab":{"timestamp_begin":1731519432.850439500, "rt":0.86, "ut":0.23, "st":0.12}}
{"link":{"timestamp_begin":1731519433.781994563, "rt":0.41, "ut":0.16, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731519430.345927475}
{"VCS_COMP_START_TIME": 1731519430.345927475}
{"VCS_COMP_END_TIME": 1731519438.251085533}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 331848}}
{"stitch_vcselab": {"peak_mem": 231552}}
