* ******************************************************************************

* iCEcube Placer

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:55:50

* File Generated:     Jun 13 2022 14:15:29

* Purpose:            

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\netlist\oadb-TOP --outdir C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package QN84 --deviceMarketName iCE40LP1K --sdc-file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP1K.lib --effort_level std --out-sdc-file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\placer\TOP_pl.sdc
I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - QN84
Design database      - C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\netlist\oadb-TOP
SDC file             - C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\netlist\oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	271
    Number of DFFs      	:	111
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	97
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	59
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	21
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	6
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	27
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNIUBK91[0]_LC_71/in2" to pin "PCH_PWRGD.count_RNIUBK91[0]_LC_71/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNI5NV6S1[1]_LC_50/in0" to pin "PCH_PWRGD.count_RNI5NV6S1[1]_LC_50/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_0_c_RNINARC_LC_109/in1" to pin "PCH_PWRGD.un2_count_1_cry_0_c_RNINARC_LC_109/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_1_c_RNIOCSC_LC_120/in1" to pin "PCH_PWRGD.un2_count_1_cry_1_c_RNIOCSC_LC_120/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNIUGH9Q[3]_LC_72/in0" to pin "PCH_PWRGD.count_RNIUGH9Q[3]_LC_72/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_2_c_RNIPETC_LC_121/in1" to pin "PCH_PWRGD.un2_count_1_cry_2_c_RNIPETC_LC_121/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNIUGH9Q[3]_LC_72/in1" to pin "PCH_PWRGD.count_RNIUGH9Q[3]_LC_72/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_3_c_RNIQGUC_LC_122/in1" to pin "PCH_PWRGD.un2_count_1_cry_3_c_RNIQGUC_LC_122/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNI0LCI6_0[5]_LC_45/in1" to pin "PCH_PWRGD.count_RNI0LCI6_0[5]_LC_45/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_4_c_RNIRIVC_LC_123/in1" to pin "PCH_PWRGD.un2_count_1_cry_4_c_RNIRIVC_LC_123/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_5_c_RNISK0D_LC_124/in1" to pin "PCH_PWRGD.un2_count_1_cry_5_c_RNISK0D_LC_124/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNIUGH9Q[3]_LC_72/in3" to pin "PCH_PWRGD.count_RNIUGH9Q[3]_LC_72/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_6_c_RNITM1D_LC_125/in1" to pin "PCH_PWRGD.un2_count_1_cry_6_c_RNITM1D_LC_125/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_7_c_RNIUO2D_LC_127/in1" to pin "PCH_PWRGD.un2_count_1_cry_7_c_RNIUO2D_LC_127/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_8_c_RNIVQ3D_LC_128/in1" to pin "PCH_PWRGD.un2_count_1_cry_8_c_RNIVQ3D_LC_128/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_9_c_RNI0T4D_LC_129/in1" to pin "PCH_PWRGD.un2_count_1_cry_9_c_RNI0T4D_LC_129/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNI5NV6S1[1]_LC_50/in3" to pin "PCH_PWRGD.count_RNI5NV6S1[1]_LC_50/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_10_c_RNI84N7_LC_113/in1" to pin "PCH_PWRGD.un2_count_1_cry_10_c_RNI84N7_LC_113/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_11_c_RNI96O7_LC_114/in1" to pin "PCH_PWRGD.un2_count_1_cry_11_c_RNI96O7_LC_114/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_12_c_RNIA8P7_LC_116/in1" to pin "PCH_PWRGD.un2_count_1_cry_12_c_RNIA8P7_LC_116/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_13_c_RNIBAQ7_LC_117/in1" to pin "PCH_PWRGD.un2_count_1_cry_13_c_RNIBAQ7_LC_117/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_14_c_RNICCR7_LC_118/in0" to pin "PCH_PWRGD.un2_count_1_cry_14_c_RNICCR7_LC_118/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNI5NV6S1[1]_LC_50/in1" to pin "PCH_PWRGD.count_RNI5NV6S1[1]_LC_50/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.curr_state_RNIKBRH1[0]_LC_97/in1" to pin "PCH_PWRGD.curr_state_RNIKBRH1[0]_LC_97/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.curr_state_7_1_0_.m3_LC_92/in0" to pin "PCH_PWRGD.curr_state_7_1_0_.m3_LC_92/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNI0LCI6_0[5]_LC_45/in2" to pin "PCH_PWRGD.count_RNI0LCI6_0[5]_LC_45/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.curr_state_RNIO5913[1]_LC_101/in2" to pin "PCH_PWRGD.curr_state_RNIO5913[1]_LC_101/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.curr_state_RNILCRH1[1]_LC_98/in2" to pin "PCH_PWRGD.curr_state_RNILCRH1[1]_LC_98/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.curr_state_RNIO5913[1]_LC_101/in3" to pin "PCH_PWRGD.curr_state_RNIO5913[1]_LC_101/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNIMS4R2[1]_LC_184/in1" to pin "VPP_VDDQ.count_2_RNIMS4R2[1]_LC_184/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNI[0]_LC_194/in3" to pin "VPP_VDDQ.count_2_RNI[0]_LC_194/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNI[1]_LC_195/in1" to pin "VPP_VDDQ.count_2_RNI[1]_LC_195/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNIMS4R2[1]_LC_184/in2" to pin "VPP_VDDQ.count_2_RNIMS4R2[1]_LC_184/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_1_c_RNIE087_LC_251/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_1_c_RNIE087_LC_251/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_2_c_RNIF297_LC_253/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_2_c_RNIF297_LC_253/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNIMS4R2[1]_LC_184/in0" to pin "VPP_VDDQ.count_2_RNIMS4R2[1]_LC_184/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_3_c_RNIG4A7_LC_255/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_3_c_RNIG4A7_LC_255/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_4_c_RNIH6B7_LC_257/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_4_c_RNIH6B7_LC_257/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_5_c_RNIVF931_LC_259/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_5_c_RNIVF931_LC_259/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNI1JA31_0[7]_LC_173/in2" to pin "VPP_VDDQ.count_2_RNI1JA31_0[7]_LC_173/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_6_c_RNIJAD7_LC_261/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_6_c_RNIJAD7_LC_261/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_7_c_RNIKCE7_LC_263/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_7_c_RNIKCE7_LC_263/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNI1JA31_0[7]_LC_173/in1" to pin "VPP_VDDQ.count_2_RNI1JA31_0[7]_LC_173/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_8_c_RNILEF7_LC_265/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_8_c_RNILEF7_LC_265/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNI1JA31_1[7]_LC_174/in0" to pin "VPP_VDDQ.count_2_RNI1JA31_1[7]_LC_174/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_9_c_RNIMGG7_LC_267/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_9_c_RNIMGG7_LC_267/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNI1JA31_1[7]_LC_174/in1" to pin "VPP_VDDQ.count_2_RNI1JA31_1[7]_LC_174/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_10_c_RNIUDMD_LC_241/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_10_c_RNIUDMD_LC_241/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNI1JA31_1[7]_LC_174/in3" to pin "VPP_VDDQ.count_2_RNI1JA31_1[7]_LC_174/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_11_c_RNIVFND_LC_243/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_11_c_RNIVFND_LC_243/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_12_c_RNI0IOD_LC_245/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_12_c_RNI0IOD_LC_245/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_13_c_RNI1KPD_LC_247/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_13_c_RNI1KPD_LC_247/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_14_c_RNI2MQD_LC_249/in0" to pin "VPP_VDDQ.un1_count_2_1_cry_14_c_RNI2MQD_LC_249/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.curr_state_2_4_1_0_.m4_LC_220/in0" to pin "VPP_VDDQ.curr_state_2_4_1_0_.m4_LC_220/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.curr_state_2_4_1_0_.m4_LC_220/in1" to pin "VPP_VDDQ.curr_state_2_4_1_0_.m4_LC_220/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.curr_state_2_4_1_0_.m6_LC_221/in1" to pin "VPP_VDDQ.curr_state_2_4_1_0_.m6_LC_221/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.curr_state_2_e_0_RNIJCTQ_0[1]_LC_224/in2" to pin "VPP_VDDQ.curr_state_2_e_0_RNIJCTQ_0[1]_LC_224/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.curr_state_2_e_0_RNIJCTQ_0[1]_LC_224/in1" to pin "VPP_VDDQ.curr_state_2_e_0_RNIJCTQ_0[1]_LC_224/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	299
    Number of DFFs      	:	111
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	99

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	57
        LUT, DFF and CARRY	:	54
    Combinational LogicCells
        Only LUT         	:	156
        CARRY Only       	:	13
        LUT with CARRY   	:	32
    LogicCells                  :	312/1280
    PLBs                        :	44/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	59/67
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.5 (sec)

Phase 6
I2088: Phase 6, elapsed time : 24.0 (sec)

Final Design Statistics
    Number of LUTs      	:	299
    Number of DFFs      	:	111
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	99
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	59
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	312/1280
    PLBs                        :	59/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	59/67
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: TOP|FPGA_OSC | Frequency: 12.69 MHz | Target: 41.03 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 25.4 sec.

