module disxx.disasm.decoder.DataProcessingScalarFPAndAdvancedSIMD.FloatingPointDataProcessing2Source.SubDecoder;

import disxx.disasm.DisassemblyError;
import disxx.disasm.operand.Register;
import disxx.disasm.utility.bits;
import disxx.disasm.InstructionIdentifier;

namespace
{
	inline disxx::disasm::operand::Register::Type mktp(unsigned short int ftype) noexcept
	{
		switch (ftype)
		{
		  case 0b11:
			return disxx::disasm::operand::Register::Type::TYPE_H;

		  case 0b10:
			[[fallthrough]];
		  case 0b00:
			return disxx::disasm::operand::Register::Type::TYPE_S;
		
		  default:
			return disxx::disasm::operand::Register::Type::TYPE_D;
		}
	}
} /* */

namespace disxx::disasm::decoder::DataProcessingScalarFPAndAdvancedSIMD::FloatingPointDataProcessing2Source
{
	SubDecoder::SubDecoder(void) noexcept
		: disxx::disasm::decoder::abstract::SubDecoder{}
	{}

	SubDecoder::SubDecoder(std::uint32_t insn, std::uint64_t addr) noexcept
		: disxx::disasm::decoder::abstract::SubDecoder{insn, addr}
	{}

	SubDecoder::SubDecoder(const SubDecoder &other) noexcept
		: disxx::disasm::decoder::abstract::SubDecoder{other}
	{}

	SubDecoder &SubDecoder::operator=(const SubDecoder &other) noexcept
	{
		if (this != &other) [[likely]]
			disxx::disasm::decoder::abstract::SubDecoder::operator=(other);
		return *this;
	}

	SubDecoder::SubDecoder(SubDecoder &&other) noexcept
		: disxx::disasm::decoder::abstract::SubDecoder{std::forward<SubDecoder &&>(other)}
	{}

	SubDecoder &SubDecoder::operator=(SubDecoder &&other) noexcept
	{
		if (this != &other) [[likely]]
			disxx::disasm::decoder::abstract::SubDecoder::operator=(std::forward<SubDecoder &&>(other));
		return *this;
	}

	std::unique_ptr<disxx::disasm::decoder::abstract::SubDecoder> SubDecoder::Clone(void) const noexcept
	{ return std::make_unique<std::decay_t<decltype(*this)>>(*this); }

	DisassemblyResult SubDecoder::Decode(void) const noexcept
	{
        // +-+-+-+-----+-----+-+--+------+--+--+--+
        // |M|0|S|11110|ftype|1|Rm|opcode|10|Rn|Rd|
        // +-+-+-+-----+-----+-+--+------+--+--+--+

        unsigned short int M, S, ftype, Rm, opcode, Rn, Rd;
        M = utility::bits::extract<unsigned short int, std::uint32_t, 31, 31>(this->m_Insn);
        S = utility::bits::extract<unsigned short int, std::uint32_t, 29, 29>(this->m_Insn);
        ftype = utility::bits::extract<unsigned short int, std::uint32_t, 22, 23>(this->m_Insn);
        Rm = utility::bits::extract<unsigned short int, std::uint32_t, 16, 20>(this->m_Insn);
        opcode = utility::bits::extract<unsigned short int, std::uint32_t, 12, 15>(this->m_Insn);
        Rn = utility::bits::extract<unsigned short int, std::uint32_t, 5, 9>(this->m_Insn);
        Rd = utility::bits::extract<unsigned short int, std::uint32_t, 0, 4>(this->m_Insn);

        std::unordered_map<unsigned short int, InstructionIdentifier> insnTable = {
            {0b00000000, InstructionIdentifier::ID_FMUL},
            {0b00000001, InstructionIdentifier::ID_FDIV},
            {0b00000010, InstructionIdentifier::ID_FADD},
            {0b00000011, InstructionIdentifier::ID_FSUB},
            {0b00000100, InstructionIdentifier::ID_FMAX},
            {0b00000101, InstructionIdentifier::ID_FMIN},
            {0b00000110, InstructionIdentifier::ID_FMAXNM},
            {0b00000111, InstructionIdentifier::ID_FMINNM},
            {0b00001000, InstructionIdentifier::ID_FNMUL},
            {0b00010000, InstructionIdentifier::ID_FMUL},
            {0b00010001, InstructionIdentifier::ID_FDIV},
            {0b00010010, InstructionIdentifier::ID_FADD},
            {0b00010011, InstructionIdentifier::ID_FSUB},
            {0b00010100, InstructionIdentifier::ID_FMAX},
            {0b00010101, InstructionIdentifier::ID_FMIN},
            {0b00010110, InstructionIdentifier::ID_FMAXNM},
            {0b00010111, InstructionIdentifier::ID_FMINNM},
            {0b00011000, InstructionIdentifier::ID_FNMUL},
            {0b00110000, InstructionIdentifier::ID_FMUL},
            {0b00110001, InstructionIdentifier::ID_FDIV},
            {0b00110010, InstructionIdentifier::ID_FADD},
            {0b00110011, InstructionIdentifier::ID_FSUB},
            {0b00110100, InstructionIdentifier::ID_FMAX},
            {0b00110101, InstructionIdentifier::ID_FMIN},
            {0b00110110, InstructionIdentifier::ID_FMAXNM},
            {0b00110111, InstructionIdentifier::ID_FMINNM},
            {0b00111000, InstructionIdentifier::ID_FNMUL}
        };

        const auto encoding{static_cast<unsigned short int>((M << 7) | (S << 6) | (ftype << 4) | opcode)};
        const auto it{insnTable.find(encoding)};
        if (it == insnTable.end()) [[unlikely]]
            return std::unexpected{disxx::disasm::DisassemblyError{this->m_Insn}};

        const auto type{mktp(ftype)};
        this->m_Operands.emplace_back(std::make_unique<disxx::disasm::operand::Register>(type, Rd));
        this->m_Operands.emplace_back(std::make_unique<disxx::disasm::operand::Register>(type, Rn));
        this->m_Operands.emplace_back(std::make_unique<disxx::disasm::operand::Register>(type, Rm));

        return std::make_pair(it->second, std::move(this->m_Operands));
	}
} /* disxx::disasm::decoder::DataProcessingScalarFPAndAdvancedSIMD::FloatingPointDataProcessing2Source */
