#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Dec 15 19:09:59 2019
# Process ID: 31593
# Current directory: /home/hamed/FPGA/Partial_reconfiguration/step_by_step/final/multi32_float/multi32_float.runs/synth_1
# Command line: vivado -log top_module.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_module.tcl
# Log file: /home/hamed/FPGA/Partial_reconfiguration/step_by_step/final/multi32_float/multi32_float.runs/synth_1/top_module.vds
# Journal file: /home/hamed/FPGA/Partial_reconfiguration/step_by_step/final/multi32_float/multi32_float.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top_module.tcl -notrace
