#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-66-gd67d3323a)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x557202131c70 .scope module, "uart_core" "uart_core" 2 19;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 16 "i_divisor";
    .port_info 3 /INPUT 2 "i_num_bit_data";
    .port_info 4 /INPUT 1 "i_parity_en";
    .port_info 5 /INPUT 1 "i_parity_type";
    .port_info 6 /INPUT 8 "i_cpu_txd";
    .port_info 7 /INPUT 1 "i_tx_wr";
    .port_info 8 /OUTPUT 1 "o_tx_full";
    .port_info 9 /OUTPUT 8 "o_cpu_rxd";
    .port_info 10 /INPUT 1 "i_rx_rd";
    .port_info 11 /OUTPUT 1 "o_rx_empty";
    .port_info 12 /OUTPUT 1 "o_parity_err";
    .port_info 13 /OUTPUT 1 "o_pedev_txd";
    .port_info 14 /INPUT 1 "i_pedev_rxd";
    .port_info 15 /INPUT 1 "i_cts_n";
    .port_info 16 /OUTPUT 1 "o_rts_n";
L_0x557202147e10 .functor BUFZ 1, L_0x55720217ceb0, C4<0>, C4<0>, C4<0>;
o0x7f6913442018 .functor BUFZ 1, c4<z>; HiZ drive
v0x557202169b10_0 .net "clk", 0 0, o0x7f6913442018;  0 drivers
o0x7f6913442b28 .functor BUFZ 8, c4<zzzzzzzz>; HiZ drive
v0x557202169bd0_0 .net "i_cpu_txd", 7 0, o0x7f6913442b28;  0 drivers
o0x7f69134434b8 .functor BUFZ 1, c4<z>; HiZ drive
v0x557202169cc0_0 .net "i_cts_n", 0 0, o0x7f69134434b8;  0 drivers
o0x7f6913442078 .functor BUFZ 16, c4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x557202169dc0_0 .net "i_divisor", 15 0, o0x7f6913442078;  0 drivers
o0x7f6913442fd8 .functor BUFZ 2, c4<zz>; HiZ drive
v0x557202169e90_0 .net "i_num_bit_data", 1 0, o0x7f6913442fd8;  0 drivers
o0x7f6913443008 .functor BUFZ 1, c4<z>; HiZ drive
v0x557202169f30_0 .net "i_parity_en", 0 0, o0x7f6913443008;  0 drivers
o0x7f6913443038 .functor BUFZ 1, c4<z>; HiZ drive
v0x557202169fd0_0 .net "i_parity_type", 0 0, o0x7f6913443038;  0 drivers
o0x7f6913443068 .functor BUFZ 1, c4<z>; HiZ drive
v0x55720216a0c0_0 .net "i_pedev_rxd", 0 0, o0x7f6913443068;  0 drivers
o0x7f6913442528 .functor BUFZ 1, c4<z>; HiZ drive
v0x55720216a160_0 .net "i_rx_rd", 0 0, o0x7f6913442528;  0 drivers
o0x7f6913442b58 .functor BUFZ 1, c4<z>; HiZ drive
v0x55720216a290_0 .net "i_tx_wr", 0 0, o0x7f6913442b58;  0 drivers
v0x55720216a330_0 .net "o_cpu_rxd", 7 0, L_0x557202147060;  1 drivers
v0x55720216a3d0_0 .net "o_parity_err", 0 0, v0x557202167670_0;  1 drivers
v0x55720216a4a0_0 .net "o_pedev_txd", 0 0, v0x557202169250_0;  1 drivers
v0x55720216a570_0 .net "o_rts_n", 0 0, L_0x557202147e10;  1 drivers
v0x55720216a610_0 .net "o_rx_empty", 0 0, L_0x55720217cae0;  1 drivers
v0x55720216a6e0_0 .net "o_tx_full", 0 0, L_0x55720217b560;  1 drivers
o0x7f69134420a8 .functor BUFZ 1, c4<z>; HiZ drive
v0x55720216a7b0_0 .net "rst_n", 0 0, o0x7f69134420a8;  0 drivers
v0x55720216a960_0 .net "rx_data_out", 7 0, v0x5572021675b0_0;  1 drivers
v0x55720216aa00_0 .net "rx_done_tick", 0 0, v0x557202167710_0;  1 drivers
v0x55720216aaf0_0 .net "rx_fifo_almost_full", 0 0, L_0x55720217ceb0;  1 drivers
v0x55720216ab90_0 .net "rx_tick", 0 0, L_0x5572021312e0;  1 drivers
v0x55720216ac80_0 .net "tx_done_tick", 0 0, v0x557202169180_0;  1 drivers
v0x55720216ad70_0 .net "tx_fifo_empty", 0 0, L_0x55720217b8b0;  1 drivers
v0x55720216ae10_0 .net "tx_fifo_out", 7 0, L_0x5572021328d0;  1 drivers
v0x55720216af00_0 .net "tx_tick", 0 0, L_0x557202131b20;  1 drivers
L_0x55720217bee0 .reduce/nor L_0x55720217b8b0;
S_0x557202126f40 .scope module, "u_baud_gen" "baud_gen" 2 82, 3 1 0, S_0x557202131c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 16 "i_divisor";
    .port_info 3 /OUTPUT 1 "rx_tick";
    .port_info 4 /OUTPUT 1 "tx_tick";
L_0x5572021312e0 .functor BUFZ 1, v0x557202147ff0_0, C4<0>, C4<0>, C4<0>;
L_0x557202131b20 .functor BUFZ 1, v0x5572021629f0_0, C4<0>, C4<0>, C4<0>;
v0x557202146a10_0 .net "clk", 0 0, o0x7f6913442018;  alias, 0 drivers
v0x5572021471b0_0 .var "count_reg", 15 0;
v0x557202147280_0 .net "i_divisor", 15 0, o0x7f6913442078;  alias, 0 drivers
v0x557202147f20_0 .net "rst_n", 0 0, o0x7f69134420a8;  alias, 0 drivers
v0x557202147ff0_0 .var "rx_reg", 0 0;
v0x5572020f4cf0_0 .net "rx_tick", 0 0, L_0x5572021312e0;  alias, 1 drivers
v0x5572020f4df0_0 .var "tick_cnt", 3 0;
v0x5572021629f0_0 .var "tx_reg", 0 0;
v0x557202162ab0_0 .net "tx_tick", 0 0, L_0x557202131b20;  alias, 1 drivers
E_0x557202101ba0/0 .event negedge, v0x557202147f20_0;
E_0x557202101ba0/1 .event posedge, v0x557202146a10_0;
E_0x557202101ba0 .event/or E_0x557202101ba0/0, E_0x557202101ba0/1;
S_0x557202162ca0 .scope module, "u_rx_fifo" "fifo" 2 165, 4 1 0, S_0x557202131c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "i_wr_en";
    .port_info 3 /INPUT 8 "i_wr_data";
    .port_info 4 /OUTPUT 1 "o_full";
    .port_info 5 /OUTPUT 1 "o_almost_full";
    .port_info 6 /INPUT 1 "i_rd_en";
    .port_info 7 /OUTPUT 8 "o_rd_data";
    .port_info 8 /OUTPUT 1 "o_empty";
P_0x5572020c1fd0 .param/l "ADDR_WIDTH" 0 4 3, +C4<00000000000000000000000000000100>;
P_0x5572020c2010 .param/l "ALMOST_FULL_THRESH" 0 4 4, +C4<00000000000000000000000000001110>;
P_0x5572020c2050 .param/l "DATA_WIDTH" 0 4 2, +C4<00000000000000000000000000001000>;
L_0x557202147060 .functor BUFZ 8, L_0x55720217c460, C4<00000000>, C4<00000000>, C4<00000000>;
v0x557202163020_0 .net *"_ivl_0", 7 0, L_0x55720217c460;  1 drivers
L_0x7f69133f9378 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557202163100_0 .net *"_ivl_11", 26 0, L_0x7f69133f9378;  1 drivers
L_0x7f69133f93c0 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x5572021631e0_0 .net/2u *"_ivl_12", 31 0, L_0x7f69133f93c0;  1 drivers
v0x5572021632a0_0 .net *"_ivl_16", 31 0, L_0x55720217c9a0;  1 drivers
L_0x7f69133f9408 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557202163380_0 .net *"_ivl_19", 26 0, L_0x7f69133f9408;  1 drivers
v0x5572021634b0_0 .net *"_ivl_2", 5 0, L_0x55720217c500;  1 drivers
L_0x7f69133f9450 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557202163590_0 .net/2u *"_ivl_20", 31 0, L_0x7f69133f9450;  1 drivers
v0x557202163670_0 .net *"_ivl_24", 31 0, L_0x55720217ccb0;  1 drivers
L_0x7f69133f9498 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557202163750_0 .net *"_ivl_27", 26 0, L_0x7f69133f9498;  1 drivers
L_0x7f69133f94e0 .functor BUFT 1, C4<00000000000000000000000000001110>, C4<0>, C4<0>, C4<0>;
v0x557202163830_0 .net/2u *"_ivl_28", 31 0, L_0x7f69133f94e0;  1 drivers
L_0x7f69133f9330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x557202163910_0 .net *"_ivl_5", 1 0, L_0x7f69133f9330;  1 drivers
v0x5572021639f0_0 .net *"_ivl_8", 31 0, L_0x55720217c710;  1 drivers
v0x557202163ad0_0 .net "clk", 0 0, o0x7f6913442018;  alias, 0 drivers
v0x557202163b70_0 .var "count", 4 0;
v0x557202163c30_0 .net "i_rd_en", 0 0, o0x7f6913442528;  alias, 0 drivers
v0x557202163cf0_0 .net "i_wr_data", 7 0, v0x5572021675b0_0;  alias, 1 drivers
v0x557202163dd0_0 .net "i_wr_en", 0 0, v0x557202167710_0;  alias, 1 drivers
v0x557202163fa0 .array "mem", 15 0, 7 0;
v0x557202164060_0 .net "o_almost_full", 0 0, L_0x55720217ceb0;  alias, 1 drivers
v0x557202164120_0 .net "o_empty", 0 0, L_0x55720217cae0;  alias, 1 drivers
v0x5572021641e0_0 .net "o_full", 0 0, L_0x55720217c800;  1 drivers
v0x5572021642a0_0 .net "o_rd_data", 7 0, L_0x557202147060;  alias, 1 drivers
v0x557202164380_0 .var "rd_ptr", 3 0;
v0x557202164460_0 .net "rst_n", 0 0, o0x7f69134420a8;  alias, 0 drivers
v0x557202164530_0 .var "wr_ptr", 3 0;
L_0x55720217c460 .array/port v0x557202163fa0, L_0x55720217c500;
L_0x55720217c500 .concat [ 4 2 0 0], v0x557202164380_0, L_0x7f69133f9330;
L_0x55720217c710 .concat [ 5 27 0 0], v0x557202163b70_0, L_0x7f69133f9378;
L_0x55720217c800 .cmp/eq 32, L_0x55720217c710, L_0x7f69133f93c0;
L_0x55720217c9a0 .concat [ 5 27 0 0], v0x557202163b70_0, L_0x7f69133f9408;
L_0x55720217cae0 .cmp/eq 32, L_0x55720217c9a0, L_0x7f69133f9450;
L_0x55720217ccb0 .concat [ 5 27 0 0], v0x557202163b70_0, L_0x7f69133f9498;
L_0x55720217ceb0 .cmp/ge 32, L_0x55720217ccb0, L_0x7f69133f94e0;
S_0x557202164710 .scope module, "u_tx_fifo" "fifo" 2 97, 4 1 0, S_0x557202131c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "i_wr_en";
    .port_info 3 /INPUT 8 "i_wr_data";
    .port_info 4 /OUTPUT 1 "o_full";
    .port_info 5 /OUTPUT 1 "o_almost_full";
    .port_info 6 /INPUT 1 "i_rd_en";
    .port_info 7 /OUTPUT 8 "o_rd_data";
    .port_info 8 /OUTPUT 1 "o_empty";
P_0x5572021648d0 .param/l "ADDR_WIDTH" 0 4 3, +C4<00000000000000000000000000000100>;
P_0x557202164910 .param/l "ALMOST_FULL_THRESH" 0 4 4, +C4<00000000000000000000000000001110>;
P_0x557202164950 .param/l "DATA_WIDTH" 0 4 2, +C4<00000000000000000000000000001000>;
L_0x5572021328d0 .functor BUFZ 8, L_0x55720216b150, C4<00000000>, C4<00000000>, C4<00000000>;
v0x557202164b70_0 .net *"_ivl_0", 7 0, L_0x55720216b150;  1 drivers
L_0x7f69133f9060 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557202164c50_0 .net *"_ivl_11", 26 0, L_0x7f69133f9060;  1 drivers
L_0x7f69133f90a8 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x557202164d30_0 .net/2u *"_ivl_12", 31 0, L_0x7f69133f90a8;  1 drivers
v0x557202164e20_0 .net *"_ivl_16", 31 0, L_0x55720217b720;  1 drivers
L_0x7f69133f90f0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557202164f00_0 .net *"_ivl_19", 26 0, L_0x7f69133f90f0;  1 drivers
v0x557202165030_0 .net *"_ivl_2", 5 0, L_0x55720216b1f0;  1 drivers
L_0x7f69133f9138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557202165110_0 .net/2u *"_ivl_20", 31 0, L_0x7f69133f9138;  1 drivers
v0x5572021651f0_0 .net *"_ivl_24", 31 0, L_0x55720217ba80;  1 drivers
L_0x7f69133f9180 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5572021652d0_0 .net *"_ivl_27", 26 0, L_0x7f69133f9180;  1 drivers
L_0x7f69133f91c8 .functor BUFT 1, C4<00000000000000000000000000001110>, C4<0>, C4<0>, C4<0>;
v0x5572021653b0_0 .net/2u *"_ivl_28", 31 0, L_0x7f69133f91c8;  1 drivers
L_0x7f69133f9018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x557202165490_0 .net *"_ivl_5", 1 0, L_0x7f69133f9018;  1 drivers
v0x557202165570_0 .net *"_ivl_8", 31 0, L_0x55720216b3b0;  1 drivers
v0x557202165650_0 .net "clk", 0 0, o0x7f6913442018;  alias, 0 drivers
v0x5572021656f0_0 .var "count", 4 0;
v0x5572021657d0_0 .net "i_rd_en", 0 0, v0x557202169180_0;  alias, 1 drivers
v0x557202165890_0 .net "i_wr_data", 7 0, o0x7f6913442b28;  alias, 0 drivers
v0x557202165970_0 .net "i_wr_en", 0 0, o0x7f6913442b58;  alias, 0 drivers
v0x557202165b40 .array "mem", 15 0, 7 0;
v0x557202165c00_0 .net "o_almost_full", 0 0, L_0x55720217bb70;  1 drivers
v0x557202165cc0_0 .net "o_empty", 0 0, L_0x55720217b8b0;  alias, 1 drivers
v0x557202165d80_0 .net "o_full", 0 0, L_0x55720217b560;  alias, 1 drivers
v0x557202165e40_0 .net "o_rd_data", 7 0, L_0x5572021328d0;  alias, 1 drivers
v0x557202165f20_0 .var "rd_ptr", 3 0;
v0x557202166000_0 .net "rst_n", 0 0, o0x7f69134420a8;  alias, 0 drivers
v0x5572021660f0_0 .var "wr_ptr", 3 0;
L_0x55720216b150 .array/port v0x557202165b40, L_0x55720216b1f0;
L_0x55720216b1f0 .concat [ 4 2 0 0], v0x557202165f20_0, L_0x7f69133f9018;
L_0x55720216b3b0 .concat [ 5 27 0 0], v0x5572021656f0_0, L_0x7f69133f9060;
L_0x55720217b560 .cmp/eq 32, L_0x55720216b3b0, L_0x7f69133f90a8;
L_0x55720217b720 .concat [ 5 27 0 0], v0x5572021656f0_0, L_0x7f69133f90f0;
L_0x55720217b8b0 .cmp/eq 32, L_0x55720217b720, L_0x7f69133f9138;
L_0x55720217ba80 .concat [ 5 27 0 0], v0x5572021656f0_0, L_0x7f69133f9180;
L_0x55720217bb70 .cmp/ge 32, L_0x55720217ba80, L_0x7f69133f91c8;
S_0x557202166340 .scope module, "u_uart_rx" "uart_rx" 2 139, 5 11 0, S_0x557202131c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "rx_tick";
    .port_info 3 /INPUT 2 "i_num_bit_data";
    .port_info 4 /INPUT 1 "i_parity_en";
    .port_info 5 /INPUT 1 "i_parity_type";
    .port_info 6 /INPUT 1 "i_rx_serial";
    .port_info 7 /OUTPUT 8 "o_data";
    .port_info 8 /OUTPUT 1 "o_rx_done";
    .port_info 9 /OUTPUT 1 "o_parity_err";
P_0x5572021664d0 .param/l "DATA" 1 5 26, C4<010>;
P_0x557202166510 .param/l "IDLE" 1 5 24, C4<000>;
P_0x557202166550 .param/l "PARITY" 1 5 27, C4<011>;
P_0x557202166590 .param/l "START" 1 5 25, C4<001>;
P_0x5572021665d0 .param/l "STOP" 1 5 28, C4<100>;
L_0x557202146820 .functor NOT 1, v0x557202166f90_0, C4<0>, C4<0>, C4<0>;
L_0x7f69133f92a0 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x557202166a00_0 .net/2u *"_ivl_0", 3 0, L_0x7f69133f92a0;  1 drivers
v0x557202166b00_0 .net *"_ivl_10", 0 0, L_0x557202146820;  1 drivers
L_0x7f69133f92e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x557202166be0_0 .net/2u *"_ivl_2", 1 0, L_0x7f69133f92e8;  1 drivers
v0x557202166ca0_0 .net *"_ivl_4", 3 0, L_0x55720217bf80;  1 drivers
v0x557202166d80_0 .var "bit_cnt", 3 0;
v0x557202166eb0_0 .net "bit_limit", 3 0, L_0x55720217c0b0;  1 drivers
v0x557202166f90_0 .var "calc_parity", 0 0;
v0x557202167050_0 .net "clk", 0 0, o0x7f6913442018;  alias, 0 drivers
v0x5572021670f0_0 .net "expected_parity", 0 0, L_0x55720217c2c0;  1 drivers
v0x5572021671b0_0 .net "i_num_bit_data", 1 0, o0x7f6913442fd8;  alias, 0 drivers
v0x557202167290_0 .net "i_parity_en", 0 0, o0x7f6913443008;  alias, 0 drivers
v0x557202167350_0 .net "i_parity_type", 0 0, o0x7f6913443038;  alias, 0 drivers
v0x557202167410_0 .net "i_rx_serial", 0 0, o0x7f6913443068;  alias, 0 drivers
v0x5572021674d0_0 .var "next_state", 2 0;
v0x5572021675b0_0 .var "o_data", 7 0;
v0x557202167670_0 .var "o_parity_err", 0 0;
v0x557202167710_0 .var "o_rx_done", 0 0;
v0x5572021678c0_0 .net "rst_n", 0 0, o0x7f69134420a8;  alias, 0 drivers
v0x557202167960_0 .net "rx_synced", 0 0, L_0x55720217c1f0;  1 drivers
v0x557202167a00_0 .net "rx_tick", 0 0, L_0x5572021312e0;  alias, 1 drivers
v0x557202167aa0_0 .var "shift_reg", 7 0;
v0x557202167b60_0 .var "state", 2 0;
v0x557202167c40_0 .var "sync_reg", 1 0;
v0x557202167d20_0 .var "tick_cnt", 3 0;
E_0x557202101020/0 .event anyedge, v0x557202167290_0, v0x557202166eb0_0, v0x557202166d80_0, v0x557202167d20_0;
E_0x557202101020/1 .event anyedge, v0x5572020f4cf0_0, v0x557202167960_0, v0x557202167b60_0;
E_0x557202101020 .event/or E_0x557202101020/0, E_0x557202101020/1;
L_0x55720217bf80 .concat [ 2 2 0 0], o0x7f6913442fd8, L_0x7f69133f92e8;
L_0x55720217c0b0 .arith/sum 4, L_0x7f69133f92a0, L_0x55720217bf80;
L_0x55720217c1f0 .part v0x557202167c40_0, 1, 1;
L_0x55720217c2c0 .functor MUXZ 1, v0x557202166f90_0, L_0x557202146820, o0x7f6913443038, C4<>;
S_0x557202167f40 .scope module, "u_uart_tx" "uart_tx" 2 116, 6 11 0, S_0x557202131c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tx_tick";
    .port_info 3 /INPUT 2 "i_num_bit_data";
    .port_info 4 /INPUT 1 "i_parity_en";
    .port_info 5 /INPUT 1 "i_parity_type";
    .port_info 6 /INPUT 8 "i_data";
    .port_info 7 /INPUT 1 "i_tx_start";
    .port_info 8 /OUTPUT 1 "o_tx_done";
    .port_info 9 /INPUT 1 "i_cts_n";
    .port_info 10 /OUTPUT 1 "o_tx_serial";
P_0x557202168120 .param/l "DATA" 1 6 31, C4<010>;
P_0x557202168160 .param/l "IDLE" 1 6 29, C4<000>;
P_0x5572021681a0 .param/l "PARITY" 1 6 32, C4<011>;
P_0x5572021681e0 .param/l "START" 1 6 30, C4<001>;
P_0x557202168220 .param/l "STOP" 1 6 33, C4<100>;
L_0x7f69133f9210 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x557202168670_0 .net/2u *"_ivl_0", 2 0, L_0x7f69133f9210;  1 drivers
L_0x7f69133f9258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557202168770_0 .net/2u *"_ivl_2", 0 0, L_0x7f69133f9258;  1 drivers
v0x557202168850_0 .net *"_ivl_4", 2 0, L_0x55720217bd00;  1 drivers
v0x557202168910_0 .var "bit_cnt", 2 0;
v0x5572021689f0_0 .net "bit_limit", 2 0, L_0x55720217bda0;  1 drivers
v0x557202168b20_0 .net "clk", 0 0, o0x7f6913442018;  alias, 0 drivers
v0x557202168bc0_0 .net "i_cts_n", 0 0, o0x7f69134434b8;  alias, 0 drivers
v0x557202168c80_0 .net "i_data", 7 0, L_0x5572021328d0;  alias, 1 drivers
v0x557202168d40_0 .net "i_num_bit_data", 1 0, o0x7f6913442fd8;  alias, 0 drivers
v0x557202168ea0_0 .net "i_parity_en", 0 0, o0x7f6913443008;  alias, 0 drivers
v0x557202168f70_0 .net "i_parity_type", 0 0, o0x7f6913443038;  alias, 0 drivers
v0x557202169040_0 .net "i_tx_start", 0 0, L_0x55720217bee0;  1 drivers
v0x5572021690e0_0 .var "next_state", 2 0;
v0x557202169180_0 .var "o_tx_done", 0 0;
v0x557202169250_0 .var "o_tx_serial", 0 0;
v0x5572021692f0_0 .var "parity_bit", 0 0;
v0x5572021693b0_0 .net "rst_n", 0 0, o0x7f69134420a8;  alias, 0 drivers
v0x557202169560_0 .var "shift_reg", 7 0;
v0x557202169640_0 .var "state", 2 0;
v0x557202169720_0 .var "tx_next", 0 0;
v0x5572021697e0_0 .var "tx_reg", 0 0;
v0x5572021698a0_0 .net "tx_tick", 0 0, L_0x557202131b20;  alias, 1 drivers
E_0x557202101980/0 .event anyedge, v0x5572021697e0_0, v0x5572021692f0_0, v0x557202168bc0_0, v0x557202169040_0;
E_0x557202101980/1 .event anyedge, v0x557202162ab0_0, v0x557202169640_0;
E_0x557202101980 .event/or E_0x557202101980/0, E_0x557202101980/1;
L_0x55720217bd00 .concat [ 2 1 0 0], o0x7f6913442fd8, L_0x7f69133f9258;
L_0x55720217bda0 .arith/sum 3, L_0x7f69133f9210, L_0x55720217bd00;
    .scope S_0x557202126f40;
T_0 ;
    %wait E_0x557202101ba0;
    %load/vec4 v0x557202147f20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5572021471b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557202147ff0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x557202147280_0;
    %subi 1, 0, 16;
    %load/vec4 v0x5572021471b0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_0.2, 5;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5572021471b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557202147ff0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x5572021471b0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x5572021471b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557202147ff0_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x557202126f40;
T_1 ;
    %wait E_0x557202101ba0;
    %load/vec4 v0x557202147f20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5572020f4df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5572021629f0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5572020f4cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x5572020f4df0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5572020f4df0_0, 0;
    %load/vec4 v0x5572020f4df0_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5572021629f0_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5572021629f0_0, 0;
T_1.5 ;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5572021629f0_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x557202164710;
T_2 ;
    %wait E_0x557202101ba0;
    %load/vec4 v0x557202166000_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5572021660f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x557202165970_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v0x557202165d80_0;
    %nor/r;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x557202165890_0;
    %load/vec4 v0x5572021660f0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557202165b40, 0, 4;
    %load/vec4 v0x5572021660f0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5572021660f0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x557202164710;
T_3 ;
    %wait E_0x557202101ba0;
    %load/vec4 v0x557202166000_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x557202165f20_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5572021657d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.4, 9;
    %load/vec4 v0x557202165cc0_0;
    %nor/r;
    %and;
T_3.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x557202165f20_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x557202165f20_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x557202164710;
T_4 ;
    %wait E_0x557202101ba0;
    %load/vec4 v0x557202166000_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5572021656f0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x557202165970_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_4.6, 8;
    %load/vec4 v0x557202165d80_0;
    %nor/r;
    %and;
T_4.6;
    %load/vec4 v0x5572021657d0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_4.7, 8;
    %load/vec4 v0x557202165cc0_0;
    %nor/r;
    %and;
T_4.7;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %load/vec4 v0x5572021656f0_0;
    %assign/vec4 v0x5572021656f0_0, 0;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v0x5572021656f0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x5572021656f0_0, 0;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v0x5572021656f0_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x5572021656f0_0, 0;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x557202167f40;
T_5 ;
    %wait E_0x557202101ba0;
    %load/vec4 v0x5572021693b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x557202169640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5572021697e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x557202169560_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x557202168910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557202169250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5572021692f0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5572021690e0_0;
    %assign/vec4 v0x557202169640_0, 0;
    %load/vec4 v0x557202169720_0;
    %assign/vec4 v0x5572021697e0_0, 0;
    %load/vec4 v0x5572021697e0_0;
    %assign/vec4 v0x557202169250_0, 0;
    %load/vec4 v0x557202169640_0;
    %cmpi/e 0, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_5.5, 4;
    %load/vec4 v0x557202169040_0;
    %and;
T_5.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.4, 9;
    %load/vec4 v0x557202168bc0_0;
    %nor/r;
    %and;
T_5.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x557202168c80_0;
    %assign/vec4 v0x557202169560_0, 0;
    %load/vec4 v0x5572021689f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %jmp T_5.10;
T_5.6 ;
    %load/vec4 v0x557202168c80_0;
    %parti/s 5, 0, 2;
    %xor/r;
    %assign/vec4 v0x5572021692f0_0, 0;
    %jmp T_5.10;
T_5.7 ;
    %load/vec4 v0x557202168c80_0;
    %parti/s 6, 0, 2;
    %xor/r;
    %assign/vec4 v0x5572021692f0_0, 0;
    %jmp T_5.10;
T_5.8 ;
    %load/vec4 v0x557202168c80_0;
    %parti/s 7, 0, 2;
    %xor/r;
    %assign/vec4 v0x5572021692f0_0, 0;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x557202168c80_0;
    %xor/r;
    %assign/vec4 v0x5572021692f0_0, 0;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
    %load/vec4 v0x557202168f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %load/vec4 v0x5572021692f0_0;
    %inv;
    %assign/vec4 v0x5572021692f0_0, 0;
T_5.11 ;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x557202169640_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_5.13, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x557202168910_0, 0;
    %jmp T_5.14;
T_5.13 ;
    %load/vec4 v0x557202169640_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_5.17, 4;
    %load/vec4 v0x5572021698a0_0;
    %and;
T_5.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0x557202169560_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x557202169560_0, 0;
    %load/vec4 v0x557202168910_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x557202168910_0, 0;
T_5.15 ;
T_5.14 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x557202167f40;
T_6 ;
    %wait E_0x557202101980;
    %load/vec4 v0x557202169640_0;
    %store/vec4 v0x5572021690e0_0, 0, 3;
    %load/vec4 v0x5572021697e0_0;
    %store/vec4 v0x557202169720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557202169180_0, 0, 1;
    %load/vec4 v0x557202169640_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5572021690e0_0, 0, 3;
    %jmp T_6.6;
T_6.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557202169720_0, 0, 1;
    %load/vec4 v0x557202169040_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.9, 9;
    %load/vec4 v0x557202168bc0_0;
    %nor/r;
    %and;
T_6.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.7, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5572021690e0_0, 0, 3;
T_6.7 ;
    %jmp T_6.6;
T_6.1 ;
    %load/vec4 v0x5572021698a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.10, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557202169720_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5572021690e0_0, 0, 3;
T_6.10 ;
    %jmp T_6.6;
T_6.2 ;
    %load/vec4 v0x5572021698a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.12, 8;
    %load/vec4 v0x557202169560_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x557202169720_0, 0, 1;
    %load/vec4 v0x557202168910_0;
    %load/vec4 v0x5572021689f0_0;
    %cmp/e;
    %jmp/0xz  T_6.14, 4;
    %load/vec4 v0x557202168ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.16, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5572021690e0_0, 0, 3;
    %jmp T_6.17;
T_6.16 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5572021690e0_0, 0, 3;
T_6.17 ;
T_6.14 ;
T_6.12 ;
    %jmp T_6.6;
T_6.3 ;
    %load/vec4 v0x5572021698a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.18, 8;
    %load/vec4 v0x5572021692f0_0;
    %store/vec4 v0x557202169720_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5572021690e0_0, 0, 3;
T_6.18 ;
    %jmp T_6.6;
T_6.4 ;
    %load/vec4 v0x5572021698a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.20, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557202169720_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5572021690e0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557202169180_0, 0, 1;
T_6.20 ;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x557202166340;
T_7 ;
    %wait E_0x557202101ba0;
    %load/vec4 v0x5572021678c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x557202167c40_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x557202167c40_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x557202167410_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x557202167c40_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x557202166340;
T_8 ;
    %wait E_0x557202101ba0;
    %load/vec4 v0x5572021678c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x557202167b60_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x557202167d20_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x557202166d80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x557202167aa0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5572021675b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557202167710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557202167670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557202166f90_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5572021674d0_0;
    %assign/vec4 v0x557202167b60_0, 0;
    %load/vec4 v0x557202167b60_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_8.2, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x557202167d20_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x5572021674d0_0;
    %cmpi/e 1, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_8.6, 4;
    %load/vec4 v0x557202167b60_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x557202167d20_0, 0;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x5572021674d0_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_8.9, 4;
    %load/vec4 v0x557202167b60_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.7, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x557202167d20_0, 0;
    %jmp T_8.8;
T_8.7 ;
    %load/vec4 v0x557202167a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.10, 8;
    %load/vec4 v0x557202167d20_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x557202167d20_0, 0;
T_8.10 ;
T_8.8 ;
T_8.5 ;
T_8.3 ;
    %load/vec4 v0x557202167b60_0;
    %cmpi/e 0, 0, 3;
    %jmp/1 T_8.14, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x557202167b60_0;
    %cmpi/e 1, 0, 3;
    %flag_or 4, 8;
T_8.14;
    %jmp/0xz  T_8.12, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x557202166d80_0, 0;
T_8.12 ;
    %load/vec4 v0x557202167b60_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_8.18, 4;
    %load/vec4 v0x557202167a00_0;
    %and;
T_8.18;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.17, 9;
    %load/vec4 v0x557202167d20_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.15, 8;
    %load/vec4 v0x557202167960_0;
    %load/vec4 v0x557202167aa0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x557202167aa0_0, 0;
    %load/vec4 v0x557202166d80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.19, 4;
    %load/vec4 v0x557202167960_0;
    %assign/vec4 v0x557202166f90_0, 0;
    %jmp T_8.20;
T_8.19 ;
    %load/vec4 v0x557202166f90_0;
    %load/vec4 v0x557202167960_0;
    %xor;
    %assign/vec4 v0x557202166f90_0, 0;
T_8.20 ;
T_8.15 ;
    %load/vec4 v0x557202167b60_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_8.24, 4;
    %load/vec4 v0x557202167a00_0;
    %and;
T_8.24;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.23, 9;
    %load/vec4 v0x557202167d20_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.23;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.21, 8;
    %load/vec4 v0x557202166d80_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x557202166d80_0, 0;
T_8.21 ;
    %load/vec4 v0x557202167b60_0;
    %cmpi/e 3, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_8.28, 4;
    %load/vec4 v0x557202167a00_0;
    %and;
T_8.28;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.27, 9;
    %load/vec4 v0x557202167d20_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.27;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.25, 8;
    %load/vec4 v0x557202167960_0;
    %load/vec4 v0x5572021670f0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %assign/vec4 v0x557202167670_0, 0;
T_8.25 ;
    %load/vec4 v0x557202167b60_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_8.29, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557202167670_0, 0;
T_8.29 ;
    %load/vec4 v0x557202167b60_0;
    %cmpi/e 4, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_8.32, 4;
    %load/vec4 v0x557202167a00_0;
    %and;
T_8.32;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_8.31, 8;
    %load/vec4 v0x557202167d20_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.31;
    %assign/vec4 v0x557202167710_0, 0;
    %load/vec4 v0x557202167b60_0;
    %cmpi/e 4, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_8.36, 4;
    %load/vec4 v0x557202167a00_0;
    %and;
T_8.36;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.35, 9;
    %load/vec4 v0x557202167d20_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.35;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.33, 8;
    %load/vec4 v0x5572021671b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.37, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.38, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.39, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.40, 6;
    %jmp T_8.41;
T_8.37 ;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x557202167aa0_0;
    %parti/s 5, 3, 3;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5572021675b0_0, 0;
    %jmp T_8.41;
T_8.38 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x557202167aa0_0;
    %parti/s 6, 2, 3;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5572021675b0_0, 0;
    %jmp T_8.41;
T_8.39 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x557202167aa0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5572021675b0_0, 0;
    %jmp T_8.41;
T_8.40 ;
    %load/vec4 v0x557202167aa0_0;
    %assign/vec4 v0x5572021675b0_0, 0;
    %jmp T_8.41;
T_8.41 ;
    %pop/vec4 1;
T_8.33 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x557202166340;
T_9 ;
    %wait E_0x557202101020;
    %load/vec4 v0x557202167b60_0;
    %store/vec4 v0x5572021674d0_0, 0, 3;
    %load/vec4 v0x557202167b60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %jmp T_9.5;
T_9.0 ;
    %load/vec4 v0x557202167960_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_9.6, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5572021674d0_0, 0, 3;
T_9.6 ;
    %jmp T_9.5;
T_9.1 ;
    %load/vec4 v0x557202167a00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.10, 9;
    %load/vec4 v0x557202167d20_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.8, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5572021674d0_0, 0, 3;
    %jmp T_9.9;
T_9.8 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5572021674d0_0, 0, 3;
T_9.9 ;
    %jmp T_9.5;
T_9.2 ;
    %load/vec4 v0x557202167a00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.13, 9;
    %load/vec4 v0x557202167d20_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.11, 8;
    %load/vec4 v0x557202166d80_0;
    %load/vec4 v0x557202166eb0_0;
    %cmp/e;
    %jmp/0xz  T_9.14, 4;
    %load/vec4 v0x557202167290_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.16, 8;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_9.17, 8;
T_9.16 ; End of true expr.
    %pushi/vec4 4, 0, 3;
    %jmp/0 T_9.17, 8;
 ; End of false expr.
    %blend;
T_9.17;
    %store/vec4 v0x5572021674d0_0, 0, 3;
T_9.14 ;
T_9.11 ;
    %jmp T_9.5;
T_9.3 ;
    %load/vec4 v0x557202167a00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.20, 9;
    %load/vec4 v0x557202167d20_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.18, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5572021674d0_0, 0, 3;
T_9.18 ;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x557202167a00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.23, 9;
    %load/vec4 v0x557202167d20_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.23;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.21, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5572021674d0_0, 0, 3;
T_9.21 ;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x557202162ca0;
T_10 ;
    %wait E_0x557202101ba0;
    %load/vec4 v0x557202164460_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x557202164530_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x557202163dd0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.4, 9;
    %load/vec4 v0x5572021641e0_0;
    %nor/r;
    %and;
T_10.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x557202163cf0_0;
    %load/vec4 v0x557202164530_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557202163fa0, 0, 4;
    %load/vec4 v0x557202164530_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x557202164530_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x557202162ca0;
T_11 ;
    %wait E_0x557202101ba0;
    %load/vec4 v0x557202164460_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x557202164380_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x557202163c30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.4, 9;
    %load/vec4 v0x557202164120_0;
    %nor/r;
    %and;
T_11.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x557202164380_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x557202164380_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x557202162ca0;
T_12 ;
    %wait E_0x557202101ba0;
    %load/vec4 v0x557202164460_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x557202163b70_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x557202163dd0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_12.6, 8;
    %load/vec4 v0x5572021641e0_0;
    %nor/r;
    %and;
T_12.6;
    %load/vec4 v0x557202163c30_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_12.7, 8;
    %load/vec4 v0x557202164120_0;
    %nor/r;
    %and;
T_12.7;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %load/vec4 v0x557202163b70_0;
    %assign/vec4 v0x557202163b70_0, 0;
    %jmp T_12.5;
T_12.2 ;
    %load/vec4 v0x557202163b70_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x557202163b70_0, 0;
    %jmp T_12.5;
T_12.3 ;
    %load/vec4 v0x557202163b70_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x557202163b70_0, 0;
    %jmp T_12.5;
T_12.5 ;
    %pop/vec4 1;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "uart_core.v";
    "baud_gen.v";
    "fifo.v";
    "uart_rx.v";
    "uart_tx.v";
