0.6
2018.3
Dec  7 2018
00:33:28
D:/tijsv/Documents/UAsem2/DigitaleElektronica/Sessie8/Opdracht6/Opdracht6.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/tijsv/Documents/UAsem2/DigitaleElektronica/Sessie8/Opdracht6/Opdracht6.srcs/sim_1/new/TB.vhd,1556100686,vhdl,,,,tb,,,,,,,,
D:/tijsv/Documents/UAsem2/DigitaleElektronica/Sessie8/Opdracht6/Opdracht6.srcs/sources_1/ip/clk_wiz_5MHz/clk_wiz_5MHz.v,1556051666,verilog,,,,clk_wiz_5MHz,,,../../../../Opdracht6.srcs/sources_1/ip/clk_wiz_5MHz,,,,,
D:/tijsv/Documents/UAsem2/DigitaleElektronica/Sessie8/Opdracht6/Opdracht6.srcs/sources_1/ip/clk_wiz_5MHz/clk_wiz_5MHz_clk_wiz.v,1556051665,verilog,,D:/tijsv/Documents/UAsem2/DigitaleElektronica/Sessie8/Opdracht6/Opdracht6.srcs/sources_1/ip/clk_wiz_5MHz/clk_wiz_5MHz.v,,clk_wiz_5MHz_clk_wiz,,,../../../../Opdracht6.srcs/sources_1/ip/clk_wiz_5MHz,,,,,
D:/tijsv/Documents/UAsem2/DigitaleElektronica/Sessie8/Opdracht6/Opdracht6.srcs/sources_1/new/Teller.vhd,1556099508,vhdl,,,,teller,,,,,,,,
