Analysis & Synthesis report for Processor
Thu Oct 29 23:05:42 2020
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Registers Packed Into Inferred Megafunctions
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for IRAM:IRAM1|altsyncram:altsyncram_component|altsyncram_8gl1:auto_generated|altsyncram_tlb2:altsyncram1
 17. Source assignments for DRAM:DRAM1|altsyncram:altsyncram_component|altsyncram_bel1:auto_generated|altsyncram_olb2:altsyncram1
 18. Source assignments for TopRegisterWrapper:TRW1|Control_Unit:Control_Unit1|altsyncram:WideOr9_rtl_0|altsyncram_1401:auto_generated
 19. Parameter Settings for User Entity Instance: TopRegisterWrapper:TRW1|BUS_MUX:BUS_MSelect|lpm_mux:LPM_MUX_component
 20. Parameter Settings for User Entity Instance: TopRegisterWrapper:TRW1|Pointer_MUX:Pointer_MSelect|lpm_mux:LPM_MUX_component
 21. Parameter Settings for User Entity Instance: IRAM:IRAM1|altsyncram:altsyncram_component
 22. Parameter Settings for User Entity Instance: DRAM:DRAM1|altsyncram:altsyncram_component
 23. Parameter Settings for Inferred Entity Instance: TopRegisterWrapper:TRW1|Control_Unit:Control_Unit1|altsyncram:WideOr9_rtl_0
 24. Parameter Settings for Inferred Entity Instance: TopRegisterWrapper:TRW1|ALU:ALUAC|lpm_mult:Mult0
 25. Parameter Settings for Inferred Entity Instance: TopRegisterWrapper:TRW1|ALU:ALUAC|lpm_divide:Div0
 26. Parameter Settings for Inferred Entity Instance: TopRegisterWrapper:TRW1|ALU:ALUAC|lpm_divide:Mod0
 27. altsyncram Parameter Settings by Entity Instance
 28. lpm_mult Parameter Settings by Entity Instance
 29. Port Connectivity Checks: "IRAM:IRAM1"
 30. Port Connectivity Checks: "TopRegisterWrapper:TRW1|Control_Unit:Control_Unit1"
 31. Port Connectivity Checks: "TopRegisterWrapper:TRW1"
 32. In-System Memory Content Editor Settings
 33. Post-Synthesis Netlist Statistics for Top Partition
 34. Elapsed Time Per Partition
 35. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Oct 29 23:05:41 2020       ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                      ; Processor                                   ;
; Top-level Entity Name              ; Processor                                   ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 875                                         ;
;     Total combinational functions  ; 837                                         ;
;     Dedicated logic registers      ; 363                                         ;
; Total registers                    ; 363                                         ;
; Total pins                         ; 4                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 9,216                                       ;
; Embedded Multiplier 9-bit elements ; 1                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; Processor          ; Processor          ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                  ; Library     ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------+
; Control_Unit.v                                                     ; yes             ; User Verilog HDL File                                 ; C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/Control_Unit.v                                                     ;             ;
; define.v                                                           ; yes             ; User Verilog HDL File                                 ; C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/define.v                                                           ;             ;
; ALU.v                                                              ; yes             ; User Verilog HDL File                                 ; C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/ALU.v                                                              ;             ;
; BUS_MUX.v                                                          ; yes             ; User Wizard-Generated File                            ; C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/BUS_MUX.v                                                          ;             ;
; Module_Reg.v                                                       ; yes             ; User Verilog HDL File                                 ; C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/Module_Reg.v                                                       ;             ;
; Module_RegF.v                                                      ; yes             ; User Verilog HDL File                                 ; C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/Module_RegF.v                                                      ;             ;
; Module_RP_CP.v                                                     ; yes             ; User Verilog HDL File                                 ; C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/Module_RP_CP.v                                                     ;             ;
; Pointer_MUX.v                                                      ; yes             ; User Wizard-Generated File                            ; C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/Pointer_MUX.v                                                      ;             ;
; TopRegisterWrapper.v                                               ; yes             ; User Verilog HDL File                                 ; C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/TopRegisterWrapper.v                                               ;             ;
; Processor.v                                                        ; yes             ; User Verilog HDL File                                 ; C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/Processor.v                                                        ;             ;
; DRAMmem.mif                                                        ; yes             ; User Memory Initialization File                       ; C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/DRAMmem.mif                                                        ;             ;
; DRAM.v                                                             ; yes             ; User Wizard-Generated File                            ; C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/DRAM.v                                                             ;             ;
; IRAMmem.mif                                                        ; yes             ; User Memory Initialization File                       ; C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/IRAMmem.mif                                                        ;             ;
; IRAM.v                                                             ; yes             ; User Wizard-Generated File                            ; C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/IRAM.v                                                             ;             ;
; clkdiv.v                                                           ; yes             ; User Verilog HDL File                                 ; C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/clkdiv.v                                                           ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                          ; d:/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                ;             ;
; aglobal191.inc                                                     ; yes             ; Megafunction                                          ; d:/quartus/libraries/megafunctions/aglobal191.inc                                                                             ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                          ; d:/quartus/libraries/megafunctions/muxlut.inc                                                                                 ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                          ; d:/quartus/libraries/megafunctions/bypassff.inc                                                                               ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                          ; d:/quartus/libraries/megafunctions/altshift.inc                                                                               ;             ;
; db/mux_3tc.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/db/mux_3tc.tdf                                                     ;             ;
; db/mux_hrc.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/db/mux_hrc.tdf                                                     ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                          ; d:/quartus/libraries/megafunctions/altsyncram.tdf                                                                             ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                          ; d:/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                      ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                          ; d:/quartus/libraries/megafunctions/lpm_mux.inc                                                                                ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                          ; d:/quartus/libraries/megafunctions/lpm_decode.inc                                                                             ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                          ; d:/quartus/libraries/megafunctions/a_rdenreg.inc                                                                              ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                          ; d:/quartus/libraries/megafunctions/altrom.inc                                                                                 ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                          ; d:/quartus/libraries/megafunctions/altram.inc                                                                                 ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                          ; d:/quartus/libraries/megafunctions/altdpram.inc                                                                               ;             ;
; db/altsyncram_8gl1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/db/altsyncram_8gl1.tdf                                             ;             ;
; db/altsyncram_tlb2.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/db/altsyncram_tlb2.tdf                                             ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                                ; d:/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                                        ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                                ; d:/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                              ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                                ; d:/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                          ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                                ; d:/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                             ;             ;
; db/altsyncram_bel1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/db/altsyncram_bel1.tdf                                             ;             ;
; db/altsyncram_olb2.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/db/altsyncram_olb2.tdf                                             ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                                ; d:/quartus/libraries/megafunctions/sld_hub.vhd                                                                                ; altera_sld  ;
; db/ip/sld415d47b4/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/db/ip/sld415d47b4/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File                     ; C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File                        ; C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                                ; d:/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                           ;             ;
; db/altsyncram_1401.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/db/altsyncram_1401.tdf                                             ;             ;
; Processor.Processor0.rtl.mif                                       ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/db/Processor.Processor0.rtl.mif                                    ;             ;
; lpm_mult.tdf                                                       ; yes             ; Megafunction                                          ; d:/quartus/libraries/megafunctions/lpm_mult.tdf                                                                               ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                          ; d:/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                            ;             ;
; multcore.inc                                                       ; yes             ; Megafunction                                          ; d:/quartus/libraries/megafunctions/multcore.inc                                                                               ;             ;
; db/mult_aat.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/db/mult_aat.tdf                                                    ;             ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                          ; d:/quartus/libraries/megafunctions/lpm_divide.tdf                                                                             ;             ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                          ; d:/quartus/libraries/megafunctions/abs_divider.inc                                                                            ;             ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                          ; d:/quartus/libraries/megafunctions/sign_div_unsign.inc                                                                        ;             ;
; db/lpm_divide_nhm.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/db/lpm_divide_nhm.tdf                                              ;             ;
; db/sign_div_unsign_fkh.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/db/sign_div_unsign_fkh.tdf                                         ;             ;
; db/alt_u_div_i4f.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/db/alt_u_div_i4f.tdf                                               ;             ;
; db/add_sub_7pc.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/db/add_sub_7pc.tdf                                                 ;             ;
; db/add_sub_8pc.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/db/add_sub_8pc.tdf                                                 ;             ;
; db/lpm_divide_q9m.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/db/lpm_divide_q9m.tdf                                              ;             ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 875                      ;
;                                             ;                          ;
; Total combinational functions               ; 837                      ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 382                      ;
;     -- 3 input functions                    ; 205                      ;
;     -- <=2 input functions                  ; 250                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 668                      ;
;     -- arithmetic mode                      ; 169                      ;
;                                             ;                          ;
; Total registers                             ; 363                      ;
;     -- Dedicated logic registers            ; 363                      ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 4                        ;
; Total memory bits                           ; 9216                     ;
;                                             ;                          ;
; Embedded Multiplier 9-bit elements          ; 1                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 230                      ;
; Total fan-out                               ; 4323                     ;
; Average fan-out                             ; 3.44                     ;
+---------------------------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                   ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |Processor                                                                                                                              ; 837 (1)             ; 363 (0)                   ; 9216        ; 1            ; 1       ; 0         ; 4    ; 0            ; |Processor                                                                                                                                                                                                                                                                                                                                            ; Processor                         ; work         ;
;    |DRAM:DRAM1|                                                                                                                         ; 60 (0)              ; 37 (0)                    ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|DRAM:DRAM1                                                                                                                                                                                                                                                                                                                                 ; DRAM                              ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 60 (0)              ; 37 (0)                    ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|DRAM:DRAM1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                 ; altsyncram                        ; work         ;
;          |altsyncram_bel1:auto_generated|                                                                                               ; 60 (0)              ; 37 (0)                    ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|DRAM:DRAM1|altsyncram:altsyncram_component|altsyncram_bel1:auto_generated                                                                                                                                                                                                                                                                  ; altsyncram_bel1                   ; work         ;
;             |altsyncram_olb2:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|DRAM:DRAM1|altsyncram:altsyncram_component|altsyncram_bel1:auto_generated|altsyncram_olb2:altsyncram1                                                                                                                                                                                                                                      ; altsyncram_olb2                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 60 (36)             ; 37 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|DRAM:DRAM1|altsyncram:altsyncram_component|altsyncram_bel1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                        ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 24 (24)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|DRAM:DRAM1|altsyncram:altsyncram_component|altsyncram_bel1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                     ; sld_rom_sr                        ; work         ;
;    |IRAM:IRAM1|                                                                                                                         ; 58 (0)              ; 37 (0)                    ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|IRAM:IRAM1                                                                                                                                                                                                                                                                                                                                 ; IRAM                              ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 58 (0)              ; 37 (0)                    ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|IRAM:IRAM1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                 ; altsyncram                        ; work         ;
;          |altsyncram_8gl1:auto_generated|                                                                                               ; 58 (0)              ; 37 (0)                    ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|IRAM:IRAM1|altsyncram:altsyncram_component|altsyncram_8gl1:auto_generated                                                                                                                                                                                                                                                                  ; altsyncram_8gl1                   ; work         ;
;             |altsyncram_tlb2:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|IRAM:IRAM1|altsyncram:altsyncram_component|altsyncram_8gl1:auto_generated|altsyncram_tlb2:altsyncram1                                                                                                                                                                                                                                      ; altsyncram_tlb2                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 58 (36)             ; 37 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|IRAM:IRAM1|altsyncram:altsyncram_component|altsyncram_8gl1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                        ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 22 (22)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|IRAM:IRAM1|altsyncram:altsyncram_component|altsyncram_8gl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                     ; sld_rom_sr                        ; work         ;
;    |TopRegisterWrapper:TRW1|                                                                                                            ; 493 (0)             ; 144 (0)                   ; 5120        ; 1            ; 1       ; 0         ; 0    ; 0            ; |Processor|TopRegisterWrapper:TRW1                                                                                                                                                                                                                                                                                                                    ; TopRegisterWrapper                ; work         ;
;       |ALU:ALUAC|                                                                                                                       ; 197 (52)            ; 8 (8)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |Processor|TopRegisterWrapper:TRW1|ALU:ALUAC                                                                                                                                                                                                                                                                                                          ; ALU                               ; work         ;
;          |lpm_divide:Div0|                                                                                                              ; 79 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|TopRegisterWrapper:TRW1|ALU:ALUAC|lpm_divide:Div0                                                                                                                                                                                                                                                                                          ; lpm_divide                        ; work         ;
;             |lpm_divide_nhm:auto_generated|                                                                                             ; 79 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|TopRegisterWrapper:TRW1|ALU:ALUAC|lpm_divide:Div0|lpm_divide_nhm:auto_generated                                                                                                                                                                                                                                                            ; lpm_divide_nhm                    ; work         ;
;                |sign_div_unsign_fkh:divider|                                                                                            ; 79 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|TopRegisterWrapper:TRW1|ALU:ALUAC|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider                                                                                                                                                                                                                                ; sign_div_unsign_fkh               ; work         ;
;                   |alt_u_div_i4f:divider|                                                                                               ; 79 (78)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|TopRegisterWrapper:TRW1|ALU:ALUAC|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider                                                                                                                                                                                                          ; alt_u_div_i4f                     ; work         ;
;                      |add_sub_8pc:add_sub_1|                                                                                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|TopRegisterWrapper:TRW1|ALU:ALUAC|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|add_sub_8pc:add_sub_1                                                                                                                                                                                    ; add_sub_8pc                       ; work         ;
;          |lpm_divide:Mod0|                                                                                                              ; 66 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|TopRegisterWrapper:TRW1|ALU:ALUAC|lpm_divide:Mod0                                                                                                                                                                                                                                                                                          ; lpm_divide                        ; work         ;
;             |lpm_divide_q9m:auto_generated|                                                                                             ; 66 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|TopRegisterWrapper:TRW1|ALU:ALUAC|lpm_divide:Mod0|lpm_divide_q9m:auto_generated                                                                                                                                                                                                                                                            ; lpm_divide_q9m                    ; work         ;
;                |sign_div_unsign_fkh:divider|                                                                                            ; 66 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|TopRegisterWrapper:TRW1|ALU:ALUAC|lpm_divide:Mod0|lpm_divide_q9m:auto_generated|sign_div_unsign_fkh:divider                                                                                                                                                                                                                                ; sign_div_unsign_fkh               ; work         ;
;                   |alt_u_div_i4f:divider|                                                                                               ; 66 (66)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|TopRegisterWrapper:TRW1|ALU:ALUAC|lpm_divide:Mod0|lpm_divide_q9m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider                                                                                                                                                                                                          ; alt_u_div_i4f                     ; work         ;
;          |lpm_mult:Mult0|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |Processor|TopRegisterWrapper:TRW1|ALU:ALUAC|lpm_mult:Mult0                                                                                                                                                                                                                                                                                           ; lpm_mult                          ; work         ;
;             |mult_aat:auto_generated|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |Processor|TopRegisterWrapper:TRW1|ALU:ALUAC|lpm_mult:Mult0|mult_aat:auto_generated                                                                                                                                                                                                                                                                   ; mult_aat                          ; work         ;
;       |BUS_MUX:BUS_MSelect|                                                                                                             ; 77 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|TopRegisterWrapper:TRW1|BUS_MUX:BUS_MSelect                                                                                                                                                                                                                                                                                                ; BUS_MUX                           ; work         ;
;          |lpm_mux:LPM_MUX_component|                                                                                                    ; 77 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|TopRegisterWrapper:TRW1|BUS_MUX:BUS_MSelect|lpm_mux:LPM_MUX_component                                                                                                                                                                                                                                                                      ; lpm_mux                           ; work         ;
;             |mux_3tc:auto_generated|                                                                                                    ; 77 (77)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|TopRegisterWrapper:TRW1|BUS_MUX:BUS_MSelect|lpm_mux:LPM_MUX_component|mux_3tc:auto_generated                                                                                                                                                                                                                                               ; mux_3tc                           ; work         ;
;       |Control_Unit:Control_Unit1|                                                                                                      ; 57 (57)             ; 30 (30)                   ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|TopRegisterWrapper:TRW1|Control_Unit:Control_Unit1                                                                                                                                                                                                                                                                                         ; Control_Unit                      ; work         ;
;          |altsyncram:WideOr9_rtl_0|                                                                                                     ; 0 (0)               ; 0 (0)                     ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|TopRegisterWrapper:TRW1|Control_Unit:Control_Unit1|altsyncram:WideOr9_rtl_0                                                                                                                                                                                                                                                                ; altsyncram                        ; work         ;
;             |altsyncram_1401:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|TopRegisterWrapper:TRW1|Control_Unit:Control_Unit1|altsyncram:WideOr9_rtl_0|altsyncram_1401:auto_generated                                                                                                                                                                                                                                 ; altsyncram_1401                   ; work         ;
;       |Module_RP_CP:CPreg|                                                                                                              ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|TopRegisterWrapper:TRW1|Module_RP_CP:CPreg                                                                                                                                                                                                                                                                                                 ; Module_RP_CP                      ; work         ;
;       |Module_RP_CP:RPreg|                                                                                                              ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|TopRegisterWrapper:TRW1|Module_RP_CP:RPreg                                                                                                                                                                                                                                                                                                 ; Module_RP_CP                      ; work         ;
;       |Module_Reg:ADDRreg|                                                                                                              ; 9 (9)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|TopRegisterWrapper:TRW1|Module_Reg:ADDRreg                                                                                                                                                                                                                                                                                                 ; Module_Reg                        ; work         ;
;       |Module_Reg:EOPCreg|                                                                                                              ; 9 (9)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|TopRegisterWrapper:TRW1|Module_Reg:EOPCreg                                                                                                                                                                                                                                                                                                 ; Module_Reg                        ; work         ;
;       |Module_Reg:GSPreg|                                                                                                               ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|TopRegisterWrapper:TRW1|Module_Reg:GSPreg                                                                                                                                                                                                                                                                                                  ; Module_Reg                        ; work         ;
;       |Module_Reg:IRreg|                                                                                                                ; 9 (9)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|TopRegisterWrapper:TRW1|Module_Reg:IRreg                                                                                                                                                                                                                                                                                                   ; Module_Reg                        ; work         ;
;       |Module_Reg:MULRreg|                                                                                                              ; 9 (9)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|TopRegisterWrapper:TRW1|Module_Reg:MULRreg                                                                                                                                                                                                                                                                                                 ; Module_Reg                        ; work         ;
;       |Module_Reg:MVreg|                                                                                                                ; 9 (9)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|TopRegisterWrapper:TRW1|Module_Reg:MVreg                                                                                                                                                                                                                                                                                                   ; Module_Reg                        ; work         ;
;       |Module_Reg:PCreg|                                                                                                                ; 16 (16)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|TopRegisterWrapper:TRW1|Module_Reg:PCreg                                                                                                                                                                                                                                                                                                   ; Module_Reg                        ; work         ;
;       |Module_Reg:STPreg|                                                                                                               ; 9 (9)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|TopRegisterWrapper:TRW1|Module_Reg:STPreg                                                                                                                                                                                                                                                                                                  ; Module_Reg                        ; work         ;
;       |Module_Reg:WVreg|                                                                                                                ; 9 (9)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|TopRegisterWrapper:TRW1|Module_Reg:WVreg                                                                                                                                                                                                                                                                                                   ; Module_Reg                        ; work         ;
;       |Module_RegF:CIDreg|                                                                                                              ; 9 (9)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|TopRegisterWrapper:TRW1|Module_RegF:CIDreg                                                                                                                                                                                                                                                                                                 ; Module_RegF                       ; work         ;
;       |Module_RegF:MCreg|                                                                                                               ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|TopRegisterWrapper:TRW1|Module_RegF:MCreg                                                                                                                                                                                                                                                                                                  ; Module_RegF                       ; work         ;
;       |Pointer_MUX:Pointer_MSelect|                                                                                                     ; 16 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|TopRegisterWrapper:TRW1|Pointer_MUX:Pointer_MSelect                                                                                                                                                                                                                                                                                        ; Pointer_MUX                       ; work         ;
;          |lpm_mux:LPM_MUX_component|                                                                                                    ; 16 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|TopRegisterWrapper:TRW1|Pointer_MUX:Pointer_MSelect|lpm_mux:LPM_MUX_component                                                                                                                                                                                                                                                              ; lpm_mux                           ; work         ;
;             |mux_hrc:auto_generated|                                                                                                    ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|TopRegisterWrapper:TRW1|Pointer_MUX:Pointer_MSelect|lpm_mux:LPM_MUX_component|mux_hrc:auto_generated                                                                                                                                                                                                                                       ; mux_hrc                           ; work         ;
;    |clkdiv:clkdiv1|                                                                                                                     ; 55 (55)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|clkdiv:clkdiv1                                                                                                                                                                                                                                                                                                                             ; clkdiv                            ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 170 (1)             ; 112 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 169 (0)             ; 112 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 169 (0)             ; 112 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 169 (1)             ; 112 (6)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 168 (0)             ; 106 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 168 (131)           ; 106 (78)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 19 (19)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------------------------------+
; Name                                                                                                                  ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                          ;
+-----------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------------------------------+
; DRAM:DRAM1|altsyncram:altsyncram_component|altsyncram_bel1:auto_generated|altsyncram_olb2:altsyncram1|ALTSYNCRAM      ; M9K  ; True Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; DRAMmem.mif                  ;
; IRAM:IRAM1|altsyncram:altsyncram_component|altsyncram_8gl1:auto_generated|altsyncram_tlb2:altsyncram1|ALTSYNCRAM      ; M9K  ; True Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; IRAMmem.mif                  ;
; TopRegisterWrapper:TRW1|Control_Unit:Control_Unit1|altsyncram:WideOr9_rtl_0|altsyncram_1401:auto_generated|ALTSYNCRAM ; AUTO ; ROM            ; 256          ; 20           ; --           ; --           ; 5120 ; Processor.Processor0.rtl.mif ;
+-----------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 1           ;
; Simple Multipliers (18-bit)           ; 0           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 1           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 19.1    ; N/A          ; N/A          ; |Processor|DRAM:DRAM1                                                                                                                                                                                                                                                          ; DRAM.v          ;
; Altera ; RAM: 1-PORT  ; 19.1    ; N/A          ; N/A          ; |Processor|IRAM:IRAM1                                                                                                                                                                                                                                                          ; IRAM.v          ;
; Altera ; LPM_MUX      ; 19.1    ; N/A          ; N/A          ; |Processor|TopRegisterWrapper:TRW1|BUS_MUX:BUS_MSelect                                                                                                                                                                                                                         ; BUS_MUX.v       ;
; Altera ; LPM_MUX      ; 19.1    ; N/A          ; N/A          ; |Processor|TopRegisterWrapper:TRW1|Pointer_MUX:Pointer_MSelect                                                                                                                                                                                                                 ; Pointer_MUX.v   ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+
; Register name                                                                                                                      ; Reason for Removal                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+
; TopRegisterWrapper:TRW1|Control_Unit:Control_Unit1|WRT_en[2,8]                                                                     ; Stuck at GND due to stuck port data_in                                   ;
; TopRegisterWrapper:TRW1|Control_Unit:Control_Unit1|INC_en[1,5..7,9..12]                                                            ; Stuck at GND due to stuck port data_in                                   ;
; TopRegisterWrapper:TRW1|Control_Unit:Control_Unit1|RST_en[1,2,5..7,9..11]                                                          ; Merged with TopRegisterWrapper:TRW1|Control_Unit:Control_Unit1|RST_en[0] ;
; IRAM:IRAM1|altsyncram:altsyncram_component|altsyncram_8gl1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in                                   ;
; DRAM:DRAM1|altsyncram:altsyncram_component|altsyncram_bel1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in                                   ;
; Total Number of Removed Registers = 20                                                                                             ;                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 363   ;
; Number of registers using Synchronous Clear  ; 38    ;
; Number of registers using Synchronous Load   ; 32    ;
; Number of registers using Asynchronous Clear ; 132   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 227   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 2                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                       ;
+--------------------------------------------------------------------------+------------------------------------------------------------------+------+
; Register Name                                                            ; Megafunction                                                     ; Type ;
+--------------------------------------------------------------------------+------------------------------------------------------------------+------+
; TopRegisterWrapper:TRW1|Control_Unit:Control_Unit1|WRT_en[0,1,3,4,12,13] ; TopRegisterWrapper:TRW1|Control_Unit:Control_Unit1|WideOr9_rtl_0 ; ROM  ;
; TopRegisterWrapper:TRW1|Control_Unit:Control_Unit1|RST_en[3,4,8,12,13]   ; TopRegisterWrapper:TRW1|Control_Unit:Control_Unit1|WideOr9_rtl_0 ; ROM  ;
; TopRegisterWrapper:TRW1|Control_Unit:Control_Unit1|INC_en[0]             ; TopRegisterWrapper:TRW1|Control_Unit:Control_Unit1|WideOr9_rtl_0 ; ROM  ;
; TopRegisterWrapper:TRW1|Control_Unit:Control_Unit1|PCtrl[0,1]            ; TopRegisterWrapper:TRW1|Control_Unit:Control_Unit1|WideOr9_rtl_0 ; ROM  ;
; TopRegisterWrapper:TRW1|Control_Unit:Control_Unit1|Bus_Select[0..3]      ; TopRegisterWrapper:TRW1|Control_Unit:Control_Unit1|WideOr9_rtl_0 ; ROM  ;
; TopRegisterWrapper:TRW1|Control_Unit:Control_Unit1|ALU_OP[0,1]           ; TopRegisterWrapper:TRW1|Control_Unit:Control_Unit1|WideOr9_rtl_0 ; ROM  ;
+--------------------------------------------------------------------------+------------------------------------------------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Processor|IRAM:IRAM1|altsyncram:altsyncram_component|altsyncram_8gl1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Processor|IRAM:IRAM1|altsyncram:altsyncram_component|altsyncram_8gl1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Processor|DRAM:DRAM1|altsyncram:altsyncram_component|altsyncram_bel1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Processor|DRAM:DRAM1|altsyncram:altsyncram_component|altsyncram_bel1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Processor|IRAM:IRAM1|altsyncram:altsyncram_component|altsyncram_8gl1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Processor|DRAM:DRAM1|altsyncram:altsyncram_component|altsyncram_bel1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Processor|TopRegisterWrapper:TRW1|Module_Reg:STPreg|dout[0]                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Processor|TopRegisterWrapper:TRW1|Module_Reg:MVreg|dout[4]                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Processor|TopRegisterWrapper:TRW1|Module_RegF:CIDreg|dout[4]                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Processor|TopRegisterWrapper:TRW1|Module_Reg:EOPCreg|dout[3]                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Processor|TopRegisterWrapper:TRW1|Module_Reg:MULRreg|dout[7]                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Processor|TopRegisterWrapper:TRW1|Module_Reg:WVreg|dout[2]                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Processor|TopRegisterWrapper:TRW1|Module_Reg:PCreg|dout[6]                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Processor|TopRegisterWrapper:TRW1|Module_Reg:IRreg|dout[6]                                                                                                                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |Processor|TopRegisterWrapper:TRW1|Module_RP_CP:RPreg|dout[2]                                                                                                                     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |Processor|TopRegisterWrapper:TRW1|Module_RP_CP:CPreg|dout[1]                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Processor|TopRegisterWrapper:TRW1|Module_Reg:ADDRreg|dout[2]                                                                                                                     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Processor|IRAM:IRAM1|altsyncram:altsyncram_component|altsyncram_8gl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Processor|DRAM:DRAM1|altsyncram:altsyncram_component|altsyncram_bel1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |Processor|IRAM:IRAM1|altsyncram:altsyncram_component|altsyncram_8gl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |Processor|DRAM:DRAM1|altsyncram:altsyncram_component|altsyncram_bel1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ;
; 256:1              ; 8 bits    ; 1360 LEs      ; 112 LEs              ; 1248 LEs               ; Yes        ; |Processor|TopRegisterWrapper:TRW1|Control_Unit:Control_Unit1|NXTSTATE[3]                                                                                                         ;
; 10:1               ; 8 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |Processor|TopRegisterWrapper:TRW1|ALU:ALUAC|dout[0]                                                                                                                              ;
; 1:1                ; 8 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Processor|TopRegisterWrapper:TRW1|ALU:ALUAC|Add0                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for IRAM:IRAM1|altsyncram:altsyncram_component|altsyncram_8gl1:auto_generated|altsyncram_tlb2:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DRAM:DRAM1|altsyncram:altsyncram_component|altsyncram_bel1:auto_generated|altsyncram_olb2:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TopRegisterWrapper:TRW1|Control_Unit:Control_Unit1|altsyncram:WideOr9_rtl_0|altsyncram_1401:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TopRegisterWrapper:TRW1|BUS_MUX:BUS_MSelect|lpm_mux:LPM_MUX_component ;
+------------------------+--------------+----------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                       ;
+------------------------+--------------+----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                             ;
; LPM_WIDTH              ; 8            ; Signed Integer                                                             ;
; LPM_SIZE               ; 13           ; Signed Integer                                                             ;
; LPM_WIDTHS             ; 4            ; Signed Integer                                                             ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                    ;
; CBXI_PARAMETER         ; mux_3tc      ; Untyped                                                                    ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                    ;
+------------------------+--------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TopRegisterWrapper:TRW1|Pointer_MUX:Pointer_MSelect|lpm_mux:LPM_MUX_component ;
+------------------------+--------------+------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                               ;
+------------------------+--------------+------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                     ;
; LPM_WIDTH              ; 8            ; Signed Integer                                                                     ;
; LPM_SIZE               ; 4            ; Signed Integer                                                                     ;
; LPM_WIDTHS             ; 2            ; Signed Integer                                                                     ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                            ;
; CBXI_PARAMETER         ; mux_hrc      ; Untyped                                                                            ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                            ;
+------------------------+--------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IRAM:IRAM1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                     ;
; WIDTH_A                            ; 8                    ; Signed Integer              ;
; WIDTHAD_A                          ; 8                    ; Signed Integer              ;
; NUMWORDS_A                         ; 256                  ; Signed Integer              ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 1                    ; Untyped                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; IRAMmem.mif          ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_8gl1      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DRAM:DRAM1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                     ;
; WIDTH_A                            ; 8                    ; Signed Integer              ;
; WIDTHAD_A                          ; 8                    ; Signed Integer              ;
; NUMWORDS_A                         ; 256                  ; Signed Integer              ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 1                    ; Untyped                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; DRAMmem.mif          ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_bel1      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TopRegisterWrapper:TRW1|Control_Unit:Control_Unit1|altsyncram:WideOr9_rtl_0 ;
+------------------------------------+------------------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                        ; Type                                                     ;
+------------------------------------+------------------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                            ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                           ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                          ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                           ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                          ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                            ; Untyped                                                  ;
; OPERATION_MODE                     ; ROM                          ; Untyped                                                  ;
; WIDTH_A                            ; 20                           ; Untyped                                                  ;
; WIDTHAD_A                          ; 8                            ; Untyped                                                  ;
; NUMWORDS_A                         ; 256                          ; Untyped                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                 ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                         ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; NONE                         ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                         ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                         ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                         ; Untyped                                                  ;
; WIDTH_B                            ; 1                            ; Untyped                                                  ;
; WIDTHAD_B                          ; 1                            ; Untyped                                                  ;
; NUMWORDS_B                         ; 1                            ; Untyped                                                  ;
; INDATA_REG_B                       ; CLOCK1                       ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                       ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                       ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK1                       ; Untyped                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                 ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1                       ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                         ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                         ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                         ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                         ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                         ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                         ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 1                            ; Untyped                                                  ;
; WIDTH_BYTEENA_B                    ; 1                            ; Untyped                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                         ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                            ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                    ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ         ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ         ; Untyped                                                  ;
; INIT_FILE                          ; Processor.Processor0.rtl.mif ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                       ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 0                            ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                       ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                       ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                       ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                       ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN              ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN              ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                        ; Untyped                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                        ; Untyped                                                  ;
; WIDTH_ECCSTATUS                    ; 3                            ; Untyped                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                 ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_1401              ; Untyped                                                  ;
+------------------------------------+------------------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TopRegisterWrapper:TRW1|ALU:ALUAC|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------------------+
; Parameter Name                                 ; Value        ; Type                              ;
+------------------------------------------------+--------------+-----------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                    ;
; LPM_WIDTHA                                     ; 8            ; Untyped                           ;
; LPM_WIDTHB                                     ; 8            ; Untyped                           ;
; LPM_WIDTHP                                     ; 16           ; Untyped                           ;
; LPM_WIDTHR                                     ; 16           ; Untyped                           ;
; LPM_WIDTHS                                     ; 1            ; Untyped                           ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                           ;
; LPM_PIPELINE                                   ; 0            ; Untyped                           ;
; LATENCY                                        ; 0            ; Untyped                           ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                           ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                           ;
; USE_EAB                                        ; OFF          ; Untyped                           ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                           ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                           ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                           ;
; CBXI_PARAMETER                                 ; mult_aat     ; Untyped                           ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                           ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                           ;
+------------------------------------------------+--------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TopRegisterWrapper:TRW1|ALU:ALUAC|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                     ;
+------------------------+----------------+----------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                  ;
; LPM_WIDTHD             ; 8              ; Untyped                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                  ;
; CBXI_PARAMETER         ; lpm_divide_nhm ; Untyped                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                           ;
+------------------------+----------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TopRegisterWrapper:TRW1|ALU:ALUAC|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                     ;
+------------------------+----------------+----------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                  ;
; LPM_WIDTHD             ; 8              ; Untyped                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                  ;
; CBXI_PARAMETER         ; lpm_divide_q9m ; Untyped                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                           ;
+------------------------+----------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                        ;
+-------------------------------------------+-----------------------------------------------------------------------------+
; Name                                      ; Value                                                                       ;
+-------------------------------------------+-----------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                           ;
; Entity Instance                           ; IRAM:IRAM1|altsyncram:altsyncram_component                                  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                 ;
;     -- WIDTH_A                            ; 8                                                                           ;
;     -- NUMWORDS_A                         ; 256                                                                         ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                      ;
;     -- WIDTH_B                            ; 1                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                   ;
; Entity Instance                           ; DRAM:DRAM1|altsyncram:altsyncram_component                                  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                 ;
;     -- WIDTH_A                            ; 8                                                                           ;
;     -- NUMWORDS_A                         ; 256                                                                         ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                      ;
;     -- WIDTH_B                            ; 1                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                   ;
; Entity Instance                           ; TopRegisterWrapper:TRW1|Control_Unit:Control_Unit1|altsyncram:WideOr9_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                         ;
;     -- WIDTH_A                            ; 20                                                                          ;
;     -- NUMWORDS_A                         ; 256                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                ;
;     -- WIDTH_B                            ; 1                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                   ;
+-------------------------------------------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                           ;
+---------------------------------------+--------------------------------------------------+
; Name                                  ; Value                                            ;
+---------------------------------------+--------------------------------------------------+
; Number of entity instances            ; 1                                                ;
; Entity Instance                       ; TopRegisterWrapper:TRW1|ALU:ALUAC|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 8                                                ;
;     -- LPM_WIDTHB                     ; 8                                                ;
;     -- LPM_WIDTHP                     ; 16                                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                               ;
;     -- USE_EAB                        ; OFF                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                               ;
+---------------------------------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IRAM:IRAM1"                                                     ;
+------+---------+------------------+--------------------------------------------------------+
; Port ; Type    ; Severity         ; Details                                                ;
+------+---------+------------------+--------------------------------------------------------+
; data ; Input   ; Info             ; Explicitly unconnected                                 ;
; rden ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity ;
; wren ; Input   ; Info             ; Explicitly unconnected                                 ;
+------+---------+------------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TopRegisterWrapper:TRW1|Control_Unit:Control_Unit1"                                                                                                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                 ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; INC_en ; Output ; Warning  ; Output or bidir port (14 bits) is smaller than the port expression (16 bits) it drives.  The 2 most-significant bit(s) in the port expression will be connected to GND. ;
; RST_en ; Output ; Warning  ; Output or bidir port (14 bits) is smaller than the port expression (16 bits) it drives.  The 2 most-significant bit(s) in the port expression will be connected to GND. ;
; WRT_en ; Output ; Warning  ; Output or bidir port (14 bits) is smaller than the port expression (16 bits) it drives.  The 2 most-significant bit(s) in the port expression will be connected to GND. ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TopRegisterWrapper:TRW1"                                                                  ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; MEMCtrl[1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                              ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                        ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------+
; 0              ; iram        ; 8     ; 256   ; Read/Write ; IRAM:IRAM1|altsyncram:altsyncram_component|altsyncram_8gl1:auto_generated ;
; 1              ; ram1        ; 8     ; 256   ; Read/Write ; DRAM:DRAM1|altsyncram:altsyncram_component|altsyncram_bel1:auto_generated ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 58                          ;
; cycloneiii_ff         ; 251                         ;
;     CLR               ; 43                          ;
;     ENA               ; 104                         ;
;     ENA CLR           ; 14                          ;
;     ENA CLR SLD       ; 16                          ;
;     ENA SCLR          ; 10                          ;
;     SCLR              ; 16                          ;
;     plain             ; 48                          ;
; cycloneiii_lcell_comb ; 667                         ;
;     arith             ; 161                         ;
;         2 data inputs ; 83                          ;
;         3 data inputs ; 78                          ;
;     normal            ; 506                         ;
;         0 data inputs ; 13                          ;
;         1 data inputs ; 10                          ;
;         2 data inputs ; 104                         ;
;         3 data inputs ; 61                          ;
;         4 data inputs ; 318                         ;
; cycloneiii_mac_mult   ; 1                           ;
; cycloneiii_mac_out    ; 1                           ;
; cycloneiii_ram_block  ; 36                          ;
;                       ;                             ;
; Max LUT depth         ; 25.70                       ;
; Average LUT depth     ; 10.04                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Thu Oct 29 23:05:02 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file control_unit.v
    Info (12023): Found entity 1: Control_Unit File: C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/Control_Unit.v Line: 3
Info (12021): Found 0 design units, including 0 entities, in source file define.v
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU File: C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/ALU.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file bus_mux.v
    Info (12023): Found entity 1: BUS_MUX File: C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/BUS_MUX.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file module_eopc.v
    Info (12023): Found entity 1: EOPC File: C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/Module_EOPC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file module_reg.v
    Info (12023): Found entity 1: Module_Reg File: C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/Module_Reg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file module_regf.v
    Info (12023): Found entity 1: Module_RegF File: C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/Module_RegF.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file module_rp_cp.v
    Info (12023): Found entity 1: Module_RP_CP File: C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/Module_RP_CP.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pointer_mux.v
    Info (12023): Found entity 1: Pointer_MUX File: C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/Pointer_MUX.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file topregisterwrapper.v
    Info (12023): Found entity 1: TopRegisterWrapper File: C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/TopRegisterWrapper.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file processor.v
    Info (12023): Found entity 1: Processor File: C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/Processor.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file dram.v
    Info (12023): Found entity 1: DRAM File: C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/DRAM.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file iram.v
    Info (12023): Found entity 1: IRAM File: C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/IRAM.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file clkdiv.v
    Info (12023): Found entity 1: clkdiv File: C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/clkdiv.v Line: 1
Info (12127): Elaborating entity "Processor" for the top level hierarchy
Info (12128): Elaborating entity "clkdiv" for hierarchy "clkdiv:clkdiv1" File: C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/Processor.v Line: 17
Info (12128): Elaborating entity "TopRegisterWrapper" for hierarchy "TopRegisterWrapper:TRW1" File: C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/Processor.v Line: 18
Info (12128): Elaborating entity "Module_Reg" for hierarchy "TopRegisterWrapper:TRW1|Module_Reg:PCreg" File: C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/TopRegisterWrapper.v Line: 26
Warning (10230): Verilog HDL assignment warning at Module_Reg.v(9): truncated value with size 32 to match size of target (8) File: C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/Module_Reg.v Line: 9
Info (12128): Elaborating entity "Module_RP_CP" for hierarchy "TopRegisterWrapper:TRW1|Module_RP_CP:RPreg" File: C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/TopRegisterWrapper.v Line: 53
Warning (10230): Verilog HDL assignment warning at Module_RP_CP.v(5): truncated value with size 8 to match size of target (1) File: C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/Module_RP_CP.v Line: 5
Warning (10230): Verilog HDL assignment warning at Module_RP_CP.v(10): truncated value with size 8 to match size of target (1) File: C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/Module_RP_CP.v Line: 10
Warning (10230): Verilog HDL assignment warning at Module_RP_CP.v(14): truncated value with size 32 to match size of target (8) File: C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/Module_RP_CP.v Line: 14
Info (12128): Elaborating entity "Module_RegF" for hierarchy "TopRegisterWrapper:TRW1|Module_RegF:CIDreg" File: C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/TopRegisterWrapper.v Line: 84
Warning (10235): Verilog HDL Always Construct warning at Module_RegF.v(8): variable "din" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/Module_RegF.v Line: 8
Warning (10230): Verilog HDL assignment warning at Module_RegF.v(15): truncated value with size 32 to match size of target (8) File: C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/Module_RegF.v Line: 15
Info (12128): Elaborating entity "ALU" for hierarchy "TopRegisterWrapper:TRW1|ALU:ALUAC" File: C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/TopRegisterWrapper.v Line: 152
Warning (10230): Verilog HDL assignment warning at ALU.v(21): truncated value with size 32 to match size of target (8) File: C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/ALU.v Line: 21
Info (12128): Elaborating entity "BUS_MUX" for hierarchy "TopRegisterWrapper:TRW1|BUS_MUX:BUS_MSelect" File: C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/TopRegisterWrapper.v Line: 174
Info (12128): Elaborating entity "lpm_mux" for hierarchy "TopRegisterWrapper:TRW1|BUS_MUX:BUS_MSelect|lpm_mux:LPM_MUX_component" File: C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/BUS_MUX.v Line: 100
Info (12130): Elaborated megafunction instantiation "TopRegisterWrapper:TRW1|BUS_MUX:BUS_MSelect|lpm_mux:LPM_MUX_component" File: C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/BUS_MUX.v Line: 100
Info (12133): Instantiated megafunction "TopRegisterWrapper:TRW1|BUS_MUX:BUS_MSelect|lpm_mux:LPM_MUX_component" with the following parameter: File: C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/BUS_MUX.v Line: 100
    Info (12134): Parameter "lpm_size" = "13"
    Info (12134): Parameter "lpm_type" = "LPM_MUX"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widths" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_3tc.tdf
    Info (12023): Found entity 1: mux_3tc File: C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/db/mux_3tc.tdf Line: 23
Info (12128): Elaborating entity "mux_3tc" for hierarchy "TopRegisterWrapper:TRW1|BUS_MUX:BUS_MSelect|lpm_mux:LPM_MUX_component|mux_3tc:auto_generated" File: d:/quartus/libraries/megafunctions/lpm_mux.tdf Line: 87
Info (12128): Elaborating entity "Pointer_MUX" for hierarchy "TopRegisterWrapper:TRW1|Pointer_MUX:Pointer_MSelect" File: C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/TopRegisterWrapper.v Line: 185
Info (12128): Elaborating entity "lpm_mux" for hierarchy "TopRegisterWrapper:TRW1|Pointer_MUX:Pointer_MSelect|lpm_mux:LPM_MUX_component" File: C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/Pointer_MUX.v Line: 73
Info (12130): Elaborated megafunction instantiation "TopRegisterWrapper:TRW1|Pointer_MUX:Pointer_MSelect|lpm_mux:LPM_MUX_component" File: C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/Pointer_MUX.v Line: 73
Info (12133): Instantiated megafunction "TopRegisterWrapper:TRW1|Pointer_MUX:Pointer_MSelect|lpm_mux:LPM_MUX_component" with the following parameter: File: C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/Pointer_MUX.v Line: 73
    Info (12134): Parameter "lpm_size" = "4"
    Info (12134): Parameter "lpm_type" = "LPM_MUX"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widths" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_hrc.tdf
    Info (12023): Found entity 1: mux_hrc File: C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/db/mux_hrc.tdf Line: 23
Info (12128): Elaborating entity "mux_hrc" for hierarchy "TopRegisterWrapper:TRW1|Pointer_MUX:Pointer_MSelect|lpm_mux:LPM_MUX_component|mux_hrc:auto_generated" File: d:/quartus/libraries/megafunctions/lpm_mux.tdf Line: 87
Info (12128): Elaborating entity "Control_Unit" for hierarchy "TopRegisterWrapper:TRW1|Control_Unit:Control_Unit1" File: C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/TopRegisterWrapper.v Line: 200
Info (12128): Elaborating entity "IRAM" for hierarchy "IRAM:IRAM1" File: C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/Processor.v Line: 33
Info (12128): Elaborating entity "altsyncram" for hierarchy "IRAM:IRAM1|altsyncram:altsyncram_component" File: C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/IRAM.v Line: 86
Info (12130): Elaborated megafunction instantiation "IRAM:IRAM1|altsyncram:altsyncram_component" File: C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/IRAM.v Line: 86
Info (12133): Instantiated megafunction "IRAM:IRAM1|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/IRAM.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "IRAMmem.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=iram"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8gl1.tdf
    Info (12023): Found entity 1: altsyncram_8gl1 File: C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/db/altsyncram_8gl1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_8gl1" for hierarchy "IRAM:IRAM1|altsyncram:altsyncram_component|altsyncram_8gl1:auto_generated" File: d:/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tlb2.tdf
    Info (12023): Found entity 1: altsyncram_tlb2 File: C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/db/altsyncram_tlb2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_tlb2" for hierarchy "IRAM:IRAM1|altsyncram:altsyncram_component|altsyncram_8gl1:auto_generated|altsyncram_tlb2:altsyncram1" File: C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/db/altsyncram_8gl1.tdf Line: 37
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "IRAM:IRAM1|altsyncram:altsyncram_component|altsyncram_8gl1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/db/altsyncram_8gl1.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "IRAM:IRAM1|altsyncram:altsyncram_component|altsyncram_8gl1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/db/altsyncram_8gl1.tdf Line: 38
Info (12133): Instantiated megafunction "IRAM:IRAM1|altsyncram:altsyncram_component|altsyncram_8gl1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/db/altsyncram_8gl1.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1769103725"
    Info (12134): Parameter "NUMWORDS" = "256"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "8"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "IRAM:IRAM1|altsyncram:altsyncram_component|altsyncram_8gl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: d:/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "IRAM:IRAM1|altsyncram:altsyncram_component|altsyncram_8gl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: d:/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "IRAM:IRAM1|altsyncram:altsyncram_component|altsyncram_8gl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: d:/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "DRAM" for hierarchy "DRAM:DRAM1" File: C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/Processor.v Line: 47
Info (12128): Elaborating entity "altsyncram" for hierarchy "DRAM:DRAM1|altsyncram:altsyncram_component" File: C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/DRAM.v Line: 86
Info (12130): Elaborated megafunction instantiation "DRAM:DRAM1|altsyncram:altsyncram_component" File: C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/DRAM.v Line: 86
Info (12133): Instantiated megafunction "DRAM:DRAM1|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/DRAM.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "DRAMmem.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ram1"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bel1.tdf
    Info (12023): Found entity 1: altsyncram_bel1 File: C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/db/altsyncram_bel1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_bel1" for hierarchy "DRAM:DRAM1|altsyncram:altsyncram_component|altsyncram_bel1:auto_generated" File: d:/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_olb2.tdf
    Info (12023): Found entity 1: altsyncram_olb2 File: C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/db/altsyncram_olb2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_olb2" for hierarchy "DRAM:DRAM1|altsyncram:altsyncram_component|altsyncram_bel1:auto_generated|altsyncram_olb2:altsyncram1" File: C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/db/altsyncram_bel1.tdf Line: 37
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "DRAM:DRAM1|altsyncram:altsyncram_component|altsyncram_bel1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/db/altsyncram_bel1.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "DRAM:DRAM1|altsyncram:altsyncram_component|altsyncram_bel1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/db/altsyncram_bel1.tdf Line: 38
Info (12133): Instantiated megafunction "DRAM:DRAM1|altsyncram:altsyncram_component|altsyncram_bel1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/db/altsyncram_bel1.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1918987569"
    Info (12134): Parameter "NUMWORDS" = "256"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "8"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2020.10.29.23:05:25 Progress: Loading sld415d47b4/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld415d47b4/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/db/ip/sld415d47b4/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (19000): Inferred 1 megafunctions from design logic
    Info (276031): Inferred altsyncram megafunction from the following design logic: "TopRegisterWrapper:TRW1|Control_Unit:Control_Unit1|WideOr9_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 20
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to Processor.Processor0.rtl.mif
Info (278001): Inferred 3 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "TopRegisterWrapper:TRW1|ALU:ALUAC|Mult0" File: C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/ALU.v Line: 27
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "TopRegisterWrapper:TRW1|ALU:ALUAC|Div0" File: C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/ALU.v Line: 29
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "TopRegisterWrapper:TRW1|ALU:ALUAC|Mod0" File: C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/ALU.v Line: 31
Info (12130): Elaborated megafunction instantiation "TopRegisterWrapper:TRW1|Control_Unit:Control_Unit1|altsyncram:WideOr9_rtl_0"
Info (12133): Instantiated megafunction "TopRegisterWrapper:TRW1|Control_Unit:Control_Unit1|altsyncram:WideOr9_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "20"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "Processor.Processor0.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1401.tdf
    Info (12023): Found entity 1: altsyncram_1401 File: C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/db/altsyncram_1401.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "TopRegisterWrapper:TRW1|ALU:ALUAC|lpm_mult:Mult0" File: C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/ALU.v Line: 27
Info (12133): Instantiated megafunction "TopRegisterWrapper:TRW1|ALU:ALUAC|lpm_mult:Mult0" with the following parameter: File: C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/ALU.v Line: 27
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "16"
    Info (12134): Parameter "LPM_WIDTHR" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_aat.tdf
    Info (12023): Found entity 1: mult_aat File: C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/db/mult_aat.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "TopRegisterWrapper:TRW1|ALU:ALUAC|lpm_divide:Div0" File: C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/ALU.v Line: 29
Info (12133): Instantiated megafunction "TopRegisterWrapper:TRW1|ALU:ALUAC|lpm_divide:Div0" with the following parameter: File: C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/ALU.v Line: 29
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_nhm.tdf
    Info (12023): Found entity 1: lpm_divide_nhm File: C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/db/lpm_divide_nhm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_fkh File: C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/db/sign_div_unsign_fkh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_i4f.tdf
    Info (12023): Found entity 1: alt_u_div_i4f File: C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/db/alt_u_div_i4f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/db/add_sub_8pc.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "TopRegisterWrapper:TRW1|ALU:ALUAC|lpm_divide:Mod0" File: C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/ALU.v Line: 31
Info (12133): Instantiated megafunction "TopRegisterWrapper:TRW1|ALU:ALUAC|lpm_divide:Mod0" with the following parameter: File: C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/ALU.v Line: 31
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_q9m.tdf
    Info (12023): Found entity 1: lpm_divide_q9m File: C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Code/db/lpm_divide_q9m.tdf Line: 25
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 925 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 2 output pins
    Info (21061): Implemented 879 logic cells
    Info (21064): Implemented 36 RAM segments
    Info (21062): Implemented 1 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 4852 megabytes
    Info: Processing ended: Thu Oct 29 23:05:42 2020
    Info: Elapsed time: 00:00:40
    Info: Total CPU time (on all processors): 00:01:10


