Real time: Nov/22/2014 19:41:45

Profiler Stats
--------------
Elapsed_time_in_seconds: 573
Elapsed_time_in_minutes: 9.55
Elapsed_time_in_hours: 0.159167
Elapsed_time_in_days: 0.00663194

Virtual_time_in_seconds: 571.6
Virtual_time_in_minutes: 9.52667
Virtual_time_in_hours:   0.158778
Virtual_time_in_days:    0.158778

Ruby_current_time: 34967179
Ruby_start_time: 1
Ruby_cycles: 34967178

mbytes_resident: 82.1758
mbytes_total: 119.074
resident_ratio: 0.690122

Total_misses: 0
total_misses: 0 [ 0 0 0 0 0 0 0 0 ]
user_misses: 0 [ 0 0 0 0 0 0 0 0 ]
supervisor_misses: 0 [ 0 0 0 0 0 0 0 0 ]

instruction_executed: 8 [ 1 1 1 1 1 1 1 1 ]
simics_cycles_executed: 8 [ 1 1 1 1 1 1 1 1 ]
cycles_per_instruction: 3.49672e+07 [ 3.49672e+07 3.49672e+07 3.49672e+07 3.49672e+07 3.49672e+07 3.49672e+07 3.49672e+07 3.49672e+07 ]
misses_per_thousand_instructions: 0 [ 0 0 0 0 0 0 0 0 ]

transactions_started: 0 [ 0 0 0 0 0 0 0 0 ]
transactions_ended: 0 [ 0 0 0 0 0 0 0 0 ]
instructions_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
cycles_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
misses_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]

L1D_cache cache stats: 
  L1D_cache_total_requests: 3923447
  L1D_cache_total_misses: 18951	(0.483019%)
  L1D_cache_total_demand_misses: 18951
  L1D_cache_total_prefetches: 0
  L1D_cache_total_sw_prefetches: 0
  L1D_cache_total_hw_prefetches: 0
  L1D_cache_misses_per_transaction: 18951
  L1D_cache_misses_per_instruction: 18951
  L1D_cache_instructions_per_misses: 5.27677e-05

  L1D_cache_request_type_LD:   3326596	(84.7876)%
  L1D_cache_request_type_ST:   596851	(15.2124)%

  L1D_cache_request_size: [binsize: log2 max: 32 count: 3923447 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 3923447 ]

  L1D_cache_miss_type_LD:   6332	(33.4125)%
  L1D_cache_miss_type_ST:   12619	(66.5875)%

L1I_cache cache stats: 
  L1I_cache_total_requests: 0
  L1I_cache_total_misses: 0
  L1I_cache_total_demand_misses: 0
  L1I_cache_total_prefetches: 0
  L1I_cache_total_sw_prefetches: 0
  L1I_cache_total_hw_prefetches: 0
  L1I_cache_misses_per_transaction: 0
  L1I_cache_misses_per_instruction: 0
  L1I_cache_instructions_per_misses: NaN

  L1I_cache_request_size: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

L1T_cache cache stats: 
  L1T_cache_total_requests: 984764
  L1T_cache_total_misses: 984764	(100%)
  L1T_cache_total_demand_misses: 984764
  L1T_cache_total_prefetches: 0
  L1T_cache_total_sw_prefetches: 0
  L1T_cache_total_hw_prefetches: 0
  L1T_cache_misses_per_transaction: 984764
  L1T_cache_misses_per_instruction: 984764
  L1T_cache_instructions_per_misses: 1.01547e-06

  L1T_cache_request_type_LD:   229176	(23.2722)%
  L1T_cache_request_type_ST:   755588	(76.7278)%

  L1T_cache_request_size: [binsize: log2 max: 32 count: 984764 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 984764 ]

  L1T_cache_miss_type_LD:   229176	(23.2722)%
  L1T_cache_miss_type_ST:   755588	(76.7278)%

L2_cache cache stats: 
  L2_cache_total_requests: 22188
  L2_cache_total_misses: 11897	(53.6191%)
  L2_cache_total_demand_misses: 11897
  L2_cache_total_prefetches: 0
  L2_cache_total_sw_prefetches: 0
  L2_cache_total_hw_prefetches: 0
  L2_cache_misses_per_transaction: 11897
  L2_cache_misses_per_instruction: 11897
  L2_cache_instructions_per_misses: 8.40548e-05

  L2_cache_request_type_LD:   6332	(28.5379)%
  L2_cache_request_type_ST:   15856	(71.4621)%

  L2_cache_request_size: [binsize: log2 max: 8 count: 22188 average:     8 | standard deviation: 0 | 0 0 0 0 22188 ]

  L2_cache_miss_type_LD:   3129	(26.3007)%
  L2_cache_miss_type_ST:   8768	(73.6993)%

L2T_cache cache stats: 
  L2T_cache_total_requests: 984764
  L2T_cache_total_misses: 3237	(0.328708%)
  L2T_cache_total_demand_misses: 3237
  L2T_cache_total_prefetches: 0
  L2T_cache_total_sw_prefetches: 0
  L2T_cache_total_hw_prefetches: 0
  L2T_cache_misses_per_transaction: 3237
  L2T_cache_misses_per_instruction: 3237
  L2T_cache_instructions_per_misses: 0.000308928

  L2T_cache_request_type_LD:   229176	(23.2722)%
  L2T_cache_request_type_ST:   755588	(76.7278)%

  L2T_cache_request_size: [binsize: log2 max: 32 count: 984764 average: 26.4147 | standard deviation: 10.1416 | 0 0 0 0 229176 0 755588 ]

  L2T_cache_miss_type_LD:   40	(1.23571)%
  L2T_cache_miss_type_ST:   3197	(98.7643)%


TBE Queries: 1036582
Busy TBE Counts: 0
Busy Controller Counts:
L1TCache-0:0  L1TCache-1:0  L1TCache-2:0  L1TCache-3:0  L1TCache-4:0  L1TCache-5:0  L1TCache-6:0  L1TCache-7:0  

L2TCache-0:0  L2TCache-1:0  L2TCache-2:0  L2TCache-3:0  
L2Cache-0:0  L2Cache-1:0  L2Cache-2:0  L2Cache-3:0  
L1Cache-0:0  L1Cache-1:0  L1Cache-2:0  L1Cache-3:0  L1Cache-4:0  L1Cache-5:0  L1Cache-6:0  L1Cache-7:0  

Directory-0:0  Directory-1:0  Directory-2:0  Directory-3:0  

Busy Bank Count:0

L1TBE_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
L2TBE_usage: [binsize: 1 max: 13 count: 1036582 average: 0.329954 | standard deviation: 0.559342 | 740032 252055 44048 210 91 64 48 19 8 2 2 1 1 1 ]
StopTable_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
sequencer_requests_outstanding: [binsize: 1 max: 11 count: 4908211 average: 2.2182 | standard deviation: 0.927507 | 0 1143072 2080864 1173637 491866 18593 75 62 27 11 2 2 ]
store_buffer_size: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
unique_blocks_in_store_buffer: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle Demand Cache Accesses
----------------------------------------
miss_latency: [binsize: 2 max: 394 count: 4908211 average: 9.95313 | standard deviation: 18.5629 | 0 0 3904496 0 0 0 0 0 0 0 0 0 0 0 880741 35813 64913 30 11 8 10 1 0 165 10 3819 0 0 0 0 0 0 65 1027 1514 2838 1 2 4 5 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 3 2 1 0 1 0 2 0 1 8 3 2 2 1 1 4 797 3 6 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6 364 498 0 0 0 0 0 0 0 763 2195 453 495 0 0 0 0 0 0 1 2100 5 1801 0 0 0 0 0 0 1 0 0 0 718 78 1 0 0 0 0 1 0 4 1225 1167 5 5 2 2 1 2 0 2 0 0 1 0 0 0 1 ]
miss_latency_LD: [binsize: 64 max: 380 count: 3555772 average: 5.99438 | standard deviation: 11.0818 | 3551408 1185 20 0 2359 800 ]
miss_latency_ST: [binsize: 64 max: 394 count: 1352439 average: 20.3613 | standard deviation: 27.8949 | 1338609 4283 809 0 4521 4215 2 ]
miss_latency_NULL: [binsize: 2 max: 394 count: 4908211 average: 9.95313 | standard deviation: 18.5629 | 0 0 3904496 0 0 0 0 0 0 0 0 0 0 0 880741 35813 64913 30 11 8 10 1 0 165 10 3819 0 0 0 0 0 0 65 1027 1514 2838 1 2 4 5 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 3 2 1 0 1 0 2 0 1 8 3 2 2 1 1 4 797 3 6 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6 364 498 0 0 0 0 0 0 0 763 2195 453 495 0 0 0 0 0 0 1 2100 5 1801 0 0 0 0 0 0 1 0 0 0 718 78 1 0 0 0 0 1 0 4 1225 1167 5 5 2 2 1 2 0 2 0 0 1 0 0 0 1 ]
miss_latency_L2Miss: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle SW Prefetch Requests
------------------------------------
prefetch_latency: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
prefetch_latency_L2Miss:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
multicast_retries: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
gets_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
getx_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
explicit_training_mask: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Sequencer  Requests (MLP)
------------------------------------
Sequencer Requests All
Sequencer_ALL : [binsize: 1 max: 11 count: 4908211 average: 2.2182 | standard deviation: 0.927507 | 0 1143072 2080864 1173637 491866 18593 75 62 27 11 2 2 ]
Sequencer_0: [binsize: 1 max: 8 count: 3923447 average: 2.42181 | standard deviation: 0.876533 | 0 481985 1832685 1099179 491069 18496 27 4 2 ]
Sequencer_1: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_2: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_3: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_0: [binsize: 1 max: 11 count: 594716 average: 1.61088 | standard deviation: 0.706561 | 0 307659 211845 74394 734 30 13 19 13 5 2 2 ]
SequencerACC_1: [binsize: 1 max: 9 count: 140954 average: 1.25725 | standard deviation: 0.452374 | 0 105099 35711 36 33 39 7 20 5 4 ]
SequencerACC_2: [binsize: 1 max: 9 count: 249094 average: 1.00482 | standard deviation: 0.115153 | 0 248329 623 28 30 28 28 19 7 2 ]
SequencerACC_3: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Request vs. System State Profile
--------------------------------


filter_action: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Message Delayed Cycles
----------------------
Total_delay_cycles: [binsize: 1 max: 47 count: 109872 average: 21.4823 | standard deviation: 6.29985 | 0 0 0 0 0 0 0 0 0 0 0 16414 1533 87 9 4812 2553 416 0 12328 125 26826 1690 18 24 6506 1379 7558 12286 14364 76 6 12 6 7 4 4 3 0 1 2 0 588 229 2 1 2 1 ]
Total_nonPF_delay_cycles: [binsize: 1 max: 47 count: 48584 average: 22.3467 | standard deviation: 6.47478 | 0 0 0 0 0 0 0 0 0 0 0 6397 59 0 1 0 2553 416 0 7468 1 10447 2 2 0 1 1364 7556 2367 9110 9 3 2 1 3 0 1 0 0 0 0 0 588 228 2 0 2 1 ]
  virtual_network_0_delay_cycles: [binsize: 1 max: 45 count: 61288 average: 20.7971 | standard deviation: 6.07089 | 0 0 0 0 0 0 0 0 0 0 0 10017 1474 87 8 4812 0 0 0 4860 124 16379 1688 16 24 6505 15 2 9919 5254 67 3 10 5 4 4 3 3 0 1 2 0 0 1 0 1 ]
  virtual_network_1_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_2_delay_cycles: [binsize: 1 max: 21 count: 13 average: 20.2308 | standard deviation: 2.78388 | 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 12 ]
  virtual_network_3_delay_cycles: [binsize: 1 max: 47 count: 48571 average: 22.3472 | standard deviation: 6.4754 | 0 0 0 0 0 0 0 0 0 0 0 6396 59 0 1 0 2553 416 0 7468 1 10435 2 2 0 1 1364 7556 2367 9110 9 3 2 1 3 0 1 0 0 0 0 0 588 228 2 0 2 1 ]
  virtual_network_4_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_5_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_6_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_7_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Resource Usage
--------------
page_size: 4096
user_time: 563
system_time: 8
page_reclaims: 21332
page_faults: 0
swaps: 0
block_inputs: 0
block_outputs: 680

Coherence Bandwidth Breakdown
----------------------
L1_ATOMIC = 0
L2_DATA = 59485
L2_TO_L2T_MSG = 817
L2_DATA_GX = 59095
L2T_TO_L1T_DATA = 916704
L1_DATA_GX = 0
L2_TO_L2T_ACK = 831
L2T_TO_L1T_MSG = 755588
L2_DATA_S = 35660
L2T_TO_L1T_ATOMIC = 0
L1_DATA_PC = 3135
L1_MSG = 0
L2_COHMSG_FWD = 13
L1_DATA_F = 0
L1_DATA_PX = 72940
L2_COHMSG_RCL = 0
L1T_TO_L2T_DATA = 3022352
L2_MSG = 0
L2_COHMSG_INV = 0
L1_COHMSG_RCLACK = 0
L1T_TO_L2T_ATOMIC = 0
L2_COHMSG = 16902
L2_ATOMIC = 0
L2_TO_L2T_DATA = 16185
L1_DATA = 0
L1_COHMSG = 44386
L1_COHMSG_INVACK = 0
L1T_TO_L2T_MSG = 229176
----------------------
total_flits_messages = 5233269
----------------------

DMA = 0
DATA_GX_OW = 50476
DATA_PX_C = 58352
DATA_PX_D = 14588
DATA_GX_C = 12619
Block_lifetimes_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[WRITE]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[EVICT]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_evict: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_fence: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Private_L1_evictions: 0
MessageBuffer: [Chip 0 0, L1Cache, mandatoryQueue] stats - msgs:3923447 full:0 size:[binsize: 1 max: 4 count: 3923447 average: 2.28232 | standard deviation: 0.851679 | 0 642441 1913911 984065 383030 ]
MessageBuffer: [Chip 0 1, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Network Stats
-------------

Network interface outbound traffic
NI_0 (L1TCache) : [L1TCache]=0 [L2TCache]=1692002 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_1 (L1TCache) : [L1TCache]=0 [L2TCache]=563420 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_2 (L1TCache) : [L1TCache]=0 [L2TCache]=996106 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_3 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_4 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_5 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_6 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_7 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_8 (L2TCache) : [L1TCache]=105957 [L2TCache]=0 [L2Cache]=1139 [L1Cache]=0 [Directory]=0 
NI_9 (L2TCache) : [L1TCache]=16547 [L2TCache]=0 [L2Cache]=5373 [L1Cache]=0 [Directory]=0 
NI_10 (L2TCache) : [L1TCache]=4969 [L2TCache]=0 [L2Cache]=3966 [L1Cache]=0 [Directory]=0 
NI_11 (L2TCache) : [L1TCache]=1544819 [L2TCache]=0 [L2Cache]=111 [L1Cache]=0 [Directory]=0 
NI_12 (L2Cache) : [L1TCache]=0 [L2TCache]=2832 [L2Cache]=0 [L1Cache]=43794 [Directory]=4038 
NI_13 (L2Cache) : [L1TCache]=0 [L2TCache]=10802 [L2Cache]=0 [L1Cache]=2763 [Directory]=2058 
NI_14 (L2Cache) : [L1TCache]=0 [L2TCache]=4008 [L2Cache]=0 [L1Cache]=24500 [Directory]=2068 
NI_15 (L2Cache) : [L1TCache]=0 [L2TCache]=126 [L2Cache]=0 [L1Cache]=40613 [Directory]=3733 
NI_16 (L1Cache) : [L1TCache]=0 [L2TCache]=65 [L2Cache]=109872 [L1Cache]=0 [Directory]=0 
NI_17 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_18 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_19 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_20 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_21 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_22 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_23 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_24 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=14870 [L1Cache]=0 [Directory]=0 
NI_25 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=14880 [L1Cache]=0 [Directory]=0 
NI_26 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=14865 [L1Cache]=0 [Directory]=0 
NI_27 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=14870 [L1Cache]=0 [Directory]=0 
L1_L2_flits_transferred = 0
L1_out_flits = 0
L2_out_flits = 0
-------------
Average Link Utilization :: 0.00473477 flits/cycle
total_flits_on_link = 10927072
-------------
Total VC Load [0] = 79084 flits
Total VC Load [1] = 72746 flits
Total VC Load [2] = 85370 flits
Total VC Load [3] = 71670 flits
Total VC Load [4] = 822 flits
Total VC Load [5] = 842 flits
Total VC Load [6] = 833 flits
Total VC Load [7] = 821 flits
Total VC Load [8] = 10398 flits
Total VC Load [9] = 10424 flits
Total VC Load [10] = 10421 flits
Total VC Load [11] = 10407 flits
Total VC Load [12] = 161547 flits
Total VC Load [13] = 164428 flits
Total VC Load [14] = 161592 flits
Total VC Load [15] = 164209 flits
Total VC Load [16] = 18444 flits
Total VC Load [17] = 18461 flits
Total VC Load [18] = 18466 flits
Total VC Load [19] = 18447 flits
Total VC Load [20] = 1625815 flits
Total VC Load [21] = 1625672 flits
Total VC Load [22] = 1625678 flits
Total VC Load [23] = 1625891 flits
Total VC Load [24] = 833102 flits
Total VC Load [25] = 837189 flits
Total VC Load [26] = 833674 flits
Total VC Load [27] = 840619 flits
Total VC Load [28] = 0 flits
Total VC Load [29] = 0 flits
Total VC Load [30] = 0 flits
Total VC Load [31] = 0 flits
-------------
Average VC Load [0] = 0.00226166 flits/cycle 
Average VC Load [1] = 0.00208041 flits/cycle 
Average VC Load [2] = 0.00244143 flits/cycle 
Average VC Load [3] = 0.00204964 flits/cycle 
Average VC Load [4] = 2.35078e-05 flits/cycle 
Average VC Load [5] = 2.40797e-05 flits/cycle 
Average VC Load [6] = 2.38223e-05 flits/cycle 
Average VC Load [7] = 2.34792e-05 flits/cycle 
Average VC Load [8] = 0.000297365 flits/cycle 
Average VC Load [9] = 0.000298108 flits/cycle 
Average VC Load [10] = 0.000298022 flits/cycle 
Average VC Load [11] = 0.000297622 flits/cycle 
Average VC Load [12] = 0.00461996 flits/cycle 
Average VC Load [13] = 0.00470235 flits/cycle 
Average VC Load [14] = 0.00462125 flits/cycle 
Average VC Load [15] = 0.00469609 flits/cycle 
Average VC Load [16] = 0.000527466 flits/cycle 
Average VC Load [17] = 0.000527952 flits/cycle 
Average VC Load [18] = 0.000528095 flits/cycle 
Average VC Load [19] = 0.000527552 flits/cycle 
Average VC Load [20] = 0.0464955 flits/cycle 
Average VC Load [21] = 0.0464914 flits/cycle 
Average VC Load [22] = 0.0464915 flits/cycle 
Average VC Load [23] = 0.0464976 flits/cycle 
Average VC Load [24] = 0.0238253 flits/cycle 
Average VC Load [25] = 0.0239421 flits/cycle 
Average VC Load [26] = 0.0238416 flits/cycle 
Average VC Load [27] = 0.0240402 flits/cycle 
Average VC Load [28] = 0 flits/cycle 
Average VC Load [29] = 0 flits/cycle 
Average VC Load [30] = 0 flits/cycle 
Average VC Load [31] = 0 flits/cycle 
-------------
Average network latency = 9.08381
-------------
Dynamic_Link_Power = 0.0346272
Static_Link_Power = 0.733365
Total_Link_Power = 0.767993
Total Link Area = 4.09374e+06 uM^2 
Router Dynamic Power:
       Input buffer: 0.00150675, Crossbar: 0.00270601, VC allocator: 0.000293831, SW allocator: 0.000843528, Clock: 0.153216, Total: 0.158566
Router Static Power:
       Input buffer: 0.891938, Crossbar: 0.1624, VC allocator: 0.438066, SW allocator: 0.0171352, Clock: 0.029369, Total: 1.53891
Router Total Power: 1.69747
Dynamic_Router_Power = 0.158566
Static_Router_Power = 1.53891
Total_Router_Power = 1.69747
Area:
Input buffer: 2.86355e-06, Crossbar: 2.50402e-06, VC allocator: 1.05856e-06, SW allocator: 4.14062e-08

Total_Dynamic_Power = 0.193193
Total_Static_Power = 2.27227
Total_Power = 2.46547
-------------

Gpusim Interface Stats
----------------------


Chip Stats
----------

 --- L1TCache ---
 - Event Counts -
Load  229176
L1_WThru  755588
L1_Atomic  0
L1_Replacement  0
Data  0
Data_Done  229176
Ack  0
Ack_Done  755588
DataAtomic  0
DataAtomic_Done  0

 - Transitions -
I  Load  229176
I  L1_WThru  755588
I  L1_Atomic  0 <-- 
I  L1_Replacement  0 <-- 

S  Load  0 <-- 
S  L1_WThru  0 <-- 
S  L1_Atomic  0 <-- 
S  L1_Replacement  0 <-- 

I_S  L1_WThru  0 <-- 
I_S  L1_Atomic  0 <-- 
I_S  Data_Done  229176

I_I  Load  0 <-- 
I_I  L1_WThru  0 <-- 
I_I  L1_Atomic  0 <-- 
I_I  Data  0 <-- 
I_I  Data_Done  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_Done  755588
I_I  DataAtomic  0 <-- 
I_I  DataAtomic_Done  0 <-- 

SM  Load  0 <-- 
SM  L1_WThru  0 <-- 
SM  L1_Atomic  0 <-- 
SM  Data  0 <-- 
SM  Data_Done  0 <-- 
SM  Ack  0 <-- 
SM  Ack_Done  0 <-- 

 --- L2TCache ---
 - Event Counts -
L1_GETS  229176
L1_Write  755588
L1_Upgrade_T  0
L1_Upgrade_NT  0
L2_Atomic  0
L2_Expire  0
L2_Replacement  10
L2_Replacement_clean  4
Data  0
Data_all_Acks  3237
Ack  0
Ack_all  0
WB_Ack  831
Fwd_GETX  800
Fwd_GETS  17
Inv  0

 - Transitions -
NP  L1_GETS  40
NP  L1_Write  3197
NP  L1_Upgrade_NT  0 <-- 
NP  L2_Atomic  0 <-- 

E  L1_GETS  229136
E  L1_Write  752391
E  L1_Upgrade_NT  0 <-- 
E  L2_Atomic  0 <-- 
E  L2_Replacement  10
E  L2_Replacement_clean  4
E  Fwd_GETX  800
E  Fwd_GETS  17
E  Inv  0 <-- 

S  L1_GETS  0 <-- 
S  L1_Upgrade_T  0 <-- 
S  L2_Replacement  0 <-- 
S  L2_Replacement_clean  0 <-- 
S  Fwd_GETX  0 <-- 
S  Fwd_GETS  0 <-- 
S  Inv  0 <-- 

SS  L1_GETS  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 
SS  Fwd_GETX  0 <-- 
SS  Fwd_GETS  0 <-- 
SS  Inv  0 <-- 

IS  L1_GETS  0 <-- 
IS  Data  0 <-- 
IS  Data_all_Acks  40
IS  Ack  0 <-- 
IS  Ack_all  0 <-- 

ISS  Data  0 <-- 
ISS  Data_all_Acks  0 <-- 
ISS  Ack  0 <-- 
ISS  Ack_all  0 <-- 

IM  Data  0 <-- 
IM  Data_all_Acks  3197
IM  Ack  0 <-- 
IM  Ack_all  0 <-- 

IMA  Data  0 <-- 
IMA  Data_all_Acks  0 <-- 
IMA  Ack  0 <-- 
IMA  Ack_all  0 <-- 

MI  L2_Expire  0 <-- 
MI  Fwd_GETX  0 <-- 
MI  Fwd_GETS  0 <-- 
MI  Inv  0 <-- 

MI_Ack  WB_Ack  831
MI_Ack  Fwd_GETX  0 <-- 
MI_Ack  Fwd_GETS  0 <-- 
MI_Ack  Inv  0 <-- 

 --- L2Cache ---
 - Event Counts -
L1_GET_INSTR  0
L1_GETS  6332
L1_GETX  15856
L1_UPGRADE  0
L1_PUTX  16902
L1_PUTX_old  0
Fwd_L1_GETX  0
Fwd_L1_GETS  0
Fwd_L1_GET_INSTR  0
L2_Replacement  0
L2_Replacement_clean  0
Mem_Data  11897
WB_Data  0
WB_Data_clean  0
Ack  0
Ack_all  0
Mem_Ack  0
Unblock  0
Unblock_Cancel  0
Exclusive_Unblock  22188
PUTX_ACC  10
DATA_ACC  821

 - Transitions -
NP  L1_GET_INSTR  0 <-- 
NP  L1_GETS  3129
NP  L1_GETX  8768
NP  L1_PUTX  0 <-- 
NP  L1_PUTX_old  0 <-- 

SS  L1_GET_INSTR  0 <-- 
SS  L1_GETS  0 <-- 
SS  L1_GETX  0 <-- 
SS  L1_UPGRADE  0 <-- 
SS  L1_PUTX  0 <-- 
SS  L1_PUTX_old  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 

M  L1_GET_INSTR  0 <-- 
M  L1_GETS  3186
M  L1_GETX  6275
M  L1_PUTX  0 <-- 
M  L1_PUTX_old  0 <-- 
M  L2_Replacement  0 <-- 
M  L2_Replacement_clean  0 <-- 

MT  L1_GET_INSTR  0 <-- 
MT  L1_GETS  17
MT  L1_GETX  813
MT  L1_PUTX  16902
MT  L1_PUTX_old  0 <-- 
MT  L2_Replacement  0 <-- 
MT  L2_Replacement_clean  0 <-- 
MT  PUTX_ACC  4
MT  DATA_ACC  10

M_I  L1_GET_INSTR  0 <-- 
M_I  L1_GETS  0 <-- 
M_I  L1_GETX  0 <-- 
M_I  L1_UPGRADE  0 <-- 
M_I  Mem_Ack  0 <-- 

MT_I  L1_GET_INSTR  0 <-- 
MT_I  L1_GETS  0 <-- 
MT_I  L1_GETX  0 <-- 
MT_I  L1_UPGRADE  0 <-- 
MT_I  L1_PUTX  0 <-- 
MT_I  L1_PUTX_old  0 <-- 
MT_I  WB_Data  0 <-- 
MT_I  WB_Data_clean  0 <-- 
MT_I  Ack_all  0 <-- 
MT_I  PUTX_ACC  0 <-- 
MT_I  DATA_ACC  0 <-- 

MCT_I  L1_GET_INSTR  0 <-- 
MCT_I  L1_GETS  0 <-- 
MCT_I  L1_GETX  0 <-- 
MCT_I  L1_UPGRADE  0 <-- 
MCT_I  L1_PUTX  0 <-- 
MCT_I  L1_PUTX_old  0 <-- 
MCT_I  WB_Data  0 <-- 
MCT_I  WB_Data_clean  0 <-- 
MCT_I  Ack_all  0 <-- 
MCT_I  PUTX_ACC  0 <-- 
MCT_I  DATA_ACC  0 <-- 

I_I  L1_GET_INSTR  0 <-- 
I_I  L1_GETS  0 <-- 
I_I  L1_GETX  0 <-- 
I_I  L1_UPGRADE  0 <-- 
I_I  L1_PUTX  0 <-- 
I_I  L1_PUTX_old  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_all  0 <-- 

S_I  L1_GET_INSTR  0 <-- 
S_I  L1_GETS  0 <-- 
S_I  L1_GETX  0 <-- 
S_I  L1_UPGRADE  0 <-- 
S_I  L1_PUTX  0 <-- 
S_I  L1_PUTX_old  0 <-- 
S_I  Ack  0 <-- 
S_I  Ack_all  0 <-- 

ISS  L1_GET_INSTR  0 <-- 
ISS  L1_GETS  0 <-- 
ISS  L1_GETX  0 <-- 
ISS  L1_PUTX  0 <-- 
ISS  L1_PUTX_old  0 <-- 
ISS  L2_Replacement  0 <-- 
ISS  L2_Replacement_clean  0 <-- 
ISS  Mem_Data  3129

IS  L1_GET_INSTR  0 <-- 
IS  L1_GETS  0 <-- 
IS  L1_GETX  0 <-- 
IS  L1_PUTX  0 <-- 
IS  L1_PUTX_old  0 <-- 
IS  L2_Replacement  0 <-- 
IS  L2_Replacement_clean  0 <-- 
IS  Mem_Data  0 <-- 

IM  L1_GET_INSTR  0 <-- 
IM  L1_GETS  0 <-- 
IM  L1_GETX  0 <-- 
IM  L1_PUTX  0 <-- 
IM  L1_PUTX_old  0 <-- 
IM  L2_Replacement  0 <-- 
IM  L2_Replacement_clean  0 <-- 
IM  Mem_Data  8768

SS_MB  L1_GET_INSTR  0 <-- 
SS_MB  L1_GETS  0 <-- 
SS_MB  L1_GETX  0 <-- 
SS_MB  L1_UPGRADE  0 <-- 
SS_MB  L1_PUTX  0 <-- 
SS_MB  L1_PUTX_old  0 <-- 
SS_MB  L2_Replacement  0 <-- 
SS_MB  L2_Replacement_clean  0 <-- 
SS_MB  Exclusive_Unblock  0 <-- 

MT_MB  L1_GET_INSTR  0 <-- 
MT_MB  L1_GETS  0 <-- 
MT_MB  L1_GETX  0 <-- 
MT_MB  L1_UPGRADE  0 <-- 
MT_MB  L1_PUTX  0 <-- 
MT_MB  L1_PUTX_old  0 <-- 
MT_MB  L2_Replacement  0 <-- 
MT_MB  L2_Replacement_clean  0 <-- 
MT_MB  Exclusive_Unblock  22188
MT_MB  PUTX_ACC  0 <-- 
MT_MB  DATA_ACC  800

M_MB  L1_GET_INSTR  0 <-- 
M_MB  L1_GETS  0 <-- 
M_MB  L1_GETX  0 <-- 
M_MB  L1_UPGRADE  0 <-- 
M_MB  L1_PUTX  0 <-- 
M_MB  L1_PUTX_old  0 <-- 
M_MB  L2_Replacement  0 <-- 
M_MB  L2_Replacement_clean  0 <-- 
M_MB  Exclusive_Unblock  0 <-- 

MT_IIB  L1_GET_INSTR  0 <-- 
MT_IIB  L1_GETS  0 <-- 
MT_IIB  L1_GETX  0 <-- 
MT_IIB  L1_UPGRADE  0 <-- 
MT_IIB  L1_PUTX  0 <-- 
MT_IIB  L1_PUTX_old  0 <-- 
MT_IIB  L2_Replacement  0 <-- 
MT_IIB  L2_Replacement_clean  0 <-- 
MT_IIB  WB_Data  0 <-- 
MT_IIB  WB_Data_clean  0 <-- 
MT_IIB  Unblock  0 <-- 
MT_IIB  PUTX_ACC  6
MT_IIB  DATA_ACC  11

MT_IB  L1_GET_INSTR  0 <-- 
MT_IB  L1_GETS  0 <-- 
MT_IB  L1_GETX  0 <-- 
MT_IB  L1_UPGRADE  0 <-- 
MT_IB  L1_PUTX  0 <-- 
MT_IB  L1_PUTX_old  0 <-- 
MT_IB  L2_Replacement  0 <-- 
MT_IB  L2_Replacement_clean  0 <-- 
MT_IB  WB_Data  0 <-- 
MT_IB  WB_Data_clean  0 <-- 

MT_SB  L1_GET_INSTR  0 <-- 
MT_SB  L1_GETS  0 <-- 
MT_SB  L1_GETX  0 <-- 
MT_SB  L1_UPGRADE  0 <-- 
MT_SB  L1_PUTX  0 <-- 
MT_SB  L1_PUTX_old  0 <-- 
MT_SB  L2_Replacement  0 <-- 
MT_SB  L2_Replacement_clean  0 <-- 
MT_SB  Unblock  0 <-- 

 --- L1Cache ---
 - Event Counts -
Load  3326596
Ifetch  0
Store  596851
Inv  0
L1_Replacement  16902
Fwd_GETX  13
Fwd_GETS  0
Fwd_GET_INSTR  0
Data  0
Data_Exclusive  7132
DataS_fromL1  0
Data_all_Acks  11819
Ack  0
Ack_all  0
WB_Ack  16902

 - Transitions -
NP  Load  6332
NP  Ifetch  0 <-- 
NP  Store  12618
NP  Inv  0 <-- 
NP  L1_Replacement  0 <-- 

I  Load  0 <-- 
I  Ifetch  0 <-- 
I  Store  1
I  Inv  0 <-- 
I  L1_Replacement  0 <-- 

S  Load  0 <-- 
S  Ifetch  0 <-- 
S  Store  0 <-- 
S  Inv  0 <-- 
S  L1_Replacement  0 <-- 

E  Load  389927
E  Ifetch  0 <-- 
E  Store  14
E  Inv  0 <-- 
E  L1_Replacement  5302
E  Fwd_GETX  3
E  Fwd_GETS  0 <-- 
E  Fwd_GET_INSTR  0 <-- 

M  Load  2930337
M  Ifetch  0 <-- 
M  Store  584218
M  Inv  0 <-- 
M  L1_Replacement  11600
M  Fwd_GETX  10
M  Fwd_GETS  0 <-- 
M  Fwd_GET_INSTR  0 <-- 

IS  Load  0 <-- 
IS  Ifetch  0 <-- 
IS  Store  0 <-- 
IS  Inv  0 <-- 
IS  L1_Replacement  0 <-- 
IS  Data_Exclusive  6332
IS  DataS_fromL1  0 <-- 
IS  Data_all_Acks  0 <-- 

IM  Load  0 <-- 
IM  Ifetch  0 <-- 
IM  Store  0 <-- 
IM  Inv  0 <-- 
IM  L1_Replacement  0 <-- 
IM  Data  0 <-- 
IM  Data_Exclusive  800
IM  Data_all_Acks  11819
IM  Ack  0 <-- 

SM  Load  0 <-- 
SM  Ifetch  0 <-- 
SM  Store  0 <-- 
SM  Inv  0 <-- 
SM  L1_Replacement  0 <-- 
SM  Ack  0 <-- 
SM  Ack_all  0 <-- 

IS_I  Load  0 <-- 
IS_I  Ifetch  0 <-- 
IS_I  Store  0 <-- 
IS_I  Inv  0 <-- 
IS_I  L1_Replacement  0 <-- 
IS_I  Data_Exclusive  0 <-- 
IS_I  DataS_fromL1  0 <-- 
IS_I  Data_all_Acks  0 <-- 

M_I  Load  0 <-- 
M_I  Ifetch  0 <-- 
M_I  Store  0 <-- 
M_I  Inv  0 <-- 
M_I  L1_Replacement  0 <-- 
M_I  Fwd_GETX  0 <-- 
M_I  Fwd_GETS  0 <-- 
M_I  Fwd_GET_INSTR  0 <-- 
M_I  WB_Ack  16902

E_I  Load  0 <-- 
E_I  Ifetch  0 <-- 
E_I  Store  0 <-- 
E_I  L1_Replacement  0 <-- 

SINK_WB_ACK  Load  0 <-- 
SINK_WB_ACK  Ifetch  0 <-- 
SINK_WB_ACK  Store  0 <-- 
SINK_WB_ACK  Inv  0 <-- 
SINK_WB_ACK  L1_Replacement  0 <-- 
SINK_WB_ACK  WB_Ack  0 <-- 

 --- Directory ---
 - Event Counts -
Fetch  11897
Data  0

 - Transitions -
I  Fetch  11897
I  Data  0 <-- 


Chip Buffer Stats
----------

MessageBuffer: [Chip 0 0, L1TCache, requestFromL1Cache] stats - msgs:594716 full:0 size:[binsize: 1 max: 7 count: 594716 average: 1.1061 | standard deviation: 0.308393 | 0 531662 63032 11 5 3 2 1 ]
MessageBuffer: [Chip 0 1, L1TCache, requestFromL1Cache] stats - msgs:140954 full:0 size:[binsize: 1 max: 5 count: 140954 average: 1.0084 | standard deviation: 0.0929961 | 0 139787 1154 10 2 1 ]
MessageBuffer: [Chip 0 2, L1TCache, requestFromL1Cache] stats - msgs:249094 full:0 size:[binsize: 1 max: 5 count: 249094 average: 1.00026 | standard deviation: 0.0209186 | 0 249046 35 10 2 1 ]
MessageBuffer: [Chip 0 3, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1TCache, responseToL1Cache] stats - msgs:594716 full:0 size:[binsize: 1 max: 2 count: 594716 average: 1.00084 | standard deviation: 0.0289665 | 0 594217 499 ]
MessageBuffer: [Chip 0 1, L1TCache, responseToL1Cache] stats - msgs:140954 full:0 size:[binsize: 1 max: 2 count: 140954 average: 1.00044 | standard deviation: 0.0209729 | 0 140892 62 ]
MessageBuffer: [Chip 0 2, L1TCache, responseToL1Cache] stats - msgs:249094 full:0 size:[binsize: 1 max: 2 count: 249094 average: 1.00003 | standard deviation: 0.00566714 | 0 249086 8 ]
MessageBuffer: [Chip 0 3, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2Cache] stats - msgs:29868 full:0 size:[binsize: 1 max: 2 count: 29868 average: 1.00003 | standard deviation: 0.00578634 | 0 29867 1 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2Cache] stats - msgs:16445 full:0 size:[binsize: 1 max: 2 count: 16445 average: 1.00036 | standard deviation: 0.0191017 | 0 16439 6 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2Cache] stats - msgs:4612 full:0 size:[binsize: 1 max: 3 count: 4612 average: 1.00607 | standard deviation: 0.0858701 | 0 4587 22 3 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2Cache] stats - msgs:933839 full:0 size:[binsize: 1 max: 3 count: 933839 average: 1.03678 | standard deviation: 0.188255 | 0 899496 34338 5 ]
MessageBuffer: [Chip 0 0, L2TCache, L1RequestToL2Cache] stats - msgs:29868 full:0 size:[binsize: 1 max: 1 count: 29868 average:     1 | standard deviation: 0 | 0 29868 ]
MessageBuffer: [Chip 0 1, L2TCache, L1RequestToL2Cache] stats - msgs:16445 full:0 size:[binsize: 1 max: 2 count: 16445 average: 1.00006 | standard deviation: 0.00779823 | 0 16444 1 ]
MessageBuffer: [Chip 0 2, L2TCache, L1RequestToL2Cache] stats - msgs:4612 full:0 size:[binsize: 1 max: 2 count: 4612 average: 1.0026 | standard deviation: 0.0510144 | 0 4600 12 ]
MessageBuffer: [Chip 0 3, L2TCache, L1RequestToL2Cache] stats - msgs:933839 full:0 size:[binsize: 1 max: 2 count: 933839 average: 1.02598 | standard deviation: 0.159086 | 0 909575 24264 ]
MessageBuffer: [Chip 0 0, L2TCache, requestFromL2TCache] stats - msgs:567 full:0 size:[binsize: 1 max: 1 count: 567 average:     1 | standard deviation: 0 | 0 567 ]
MessageBuffer: [Chip 0 1, L2TCache, requestFromL2TCache] stats - msgs:2069 full:0 size:[binsize: 1 max: 2 count: 2069 average: 1.0029 | standard deviation: 0.0538642 | 0 2063 6 ]
MessageBuffer: [Chip 0 2, L2TCache, requestFromL2TCache] stats - msgs:582 full:0 size:[binsize: 1 max: 2 count: 582 average: 1.00859 | standard deviation: 0.0927677 | 0 577 5 ]
MessageBuffer: [Chip 0 3, L2TCache, requestFromL2TCache] stats - msgs:29 full:0 size:[binsize: 1 max: 2 count: 29 average: 1.03448 | standard deviation: 0.188982 | 0 28 1 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2TCache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2TCache] stats - msgs:248 full:0 size:[binsize: 1 max: 1 count: 248 average:     1 | standard deviation: 0 | 0 248 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2TCache] stats - msgs:561 full:0 size:[binsize: 1 max: 1 count: 561 average:     1 | standard deviation: 0 | 0 561 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2TCache] stats - msgs:11 full:0 size:[binsize: 1 max: 2 count: 11 average: 1.18182 | standard deviation: 0.447214 | 0 9 2 ]
MessageBuffer: [Chip 0 0, L2TCache, unblockFromL2TCache] stats - msgs:567 full:0 size:[binsize: 1 max: 1 count: 567 average:     1 | standard deviation: 0 | 0 567 ]
MessageBuffer: [Chip 0 1, L2TCache, unblockFromL2TCache] stats - msgs:2064 full:0 size:[binsize: 1 max: 2 count: 2064 average: 1.00048 | standard deviation: 0.0220166 | 0 2063 1 ]
MessageBuffer: [Chip 0 2, L2TCache, unblockFromL2TCache] stats - msgs:579 full:0 size:[binsize: 1 max: 1 count: 579 average:     1 | standard deviation: 0 | 0 579 ]
MessageBuffer: [Chip 0 3, L2TCache, unblockFromL2TCache] stats - msgs:27 full:0 size:[binsize: 1 max: 1 count: 27 average:     1 | standard deviation: 0 | 0 27 ]
MessageBuffer: [Chip 0 0, L2TCache, requestToL2TCache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 1, L2TCache, requestToL2TCache] stats - msgs:239 full:0 size:[binsize: 1 max: 1 count: 239 average:     1 | standard deviation: 0 | 0 239 ]
MessageBuffer: [Chip 0 2, L2TCache, requestToL2TCache] stats - msgs:564 full:0 size:[binsize: 1 max: 1 count: 564 average:     1 | standard deviation: 0 | 0 564 ]
MessageBuffer: [Chip 0 3, L2TCache, requestToL2TCache] stats - msgs:13 full:0 size:[binsize: 1 max: 1 count: 13 average:     1 | standard deviation: 0 | 0 13 ]
MessageBuffer: [Chip 0 0, L2TCache, responseToL2TCache] stats - msgs:568 full:0 size:[binsize: 1 max: 1 count: 568 average:     1 | standard deviation: 0 | 0 568 ]
MessageBuffer: [Chip 0 1, L2TCache, responseToL2TCache] stats - msgs:2317 full:0 size:[binsize: 1 max: 1 count: 2317 average:     1 | standard deviation: 0 | 0 2317 ]
MessageBuffer: [Chip 0 2, L2TCache, responseToL2TCache] stats - msgs:1143 full:0 size:[binsize: 1 max: 1 count: 1143 average:     1 | standard deviation: 0 | 0 1143 ]
MessageBuffer: [Chip 0 3, L2TCache, responseToL2TCache] stats - msgs:40 full:0 size:[binsize: 1 max: 1 count: 40 average:     1 | standard deviation: 0 | 0 40 ]
MessageBuffer: [Chip 0 0, L2Cache, DirRequestFromL2Cache] stats - msgs:4038 full:0 size:[binsize: 1 max: 1 count: 4038 average:     1 | standard deviation: 0 | 0 4038 ]
MessageBuffer: [Chip 0 1, L2Cache, DirRequestFromL2Cache] stats - msgs:2058 full:0 size:[binsize: 1 max: 2 count: 2058 average: 1.00097 | standard deviation: 0.0311816 | 0 2056 2 ]
MessageBuffer: [Chip 0 2, L2Cache, DirRequestFromL2Cache] stats - msgs:2068 full:0 size:[binsize: 1 max: 2 count: 2068 average: 1.00193 | standard deviation: 0.0439906 | 0 2064 4 ]
MessageBuffer: [Chip 0 3, L2Cache, DirRequestFromL2Cache] stats - msgs:3733 full:0 size:[binsize: 1 max: 2 count: 3733 average: 1.00054 | standard deviation: 0.0231496 | 0 3731 2 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestFromL2Cache] stats - msgs:2 full:0 size:[binsize: 1 max: 1 count: 2 average:     1 | standard deviation: 0 | 0 2 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestFromL2Cache] stats - msgs:241 full:0 size:[binsize: 1 max: 1 count: 241 average:     1 | standard deviation: 0 | 0 241 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestFromL2Cache] stats - msgs:567 full:0 size:[binsize: 1 max: 1 count: 567 average:     1 | standard deviation: 0 | 0 567 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestFromL2Cache] stats - msgs:20 full:0 size:[binsize: 1 max: 2 count: 20 average:  1.05 | standard deviation: 0.229416 | 0 19 1 ]
MessageBuffer: [Chip 0 0, L2Cache, responseFromL2Cache] stats - msgs:14492 full:0 size:[binsize: 1 max: 2 count: 14492 average: 1.12683 | standard deviation: 0.332804 | 0 12654 1838 ]
MessageBuffer: [Chip 0 1, L2Cache, responseFromL2Cache] stats - msgs:3232 full:0 size:[binsize: 1 max: 2 count: 3232 average: 1.07426 | standard deviation: 0.262714 | 0 2992 240 ]
MessageBuffer: [Chip 0 2, L2Cache, responseFromL2Cache] stats - msgs:9201 full:0 size:[binsize: 1 max: 3 count: 9201 average: 1.17139 | standard deviation: 0.377204 | 0 7625 1575 1 ]
MessageBuffer: [Chip 0 3, L2Cache, responseFromL2Cache] stats - msgs:12983 full:0 size:[binsize: 1 max: 3 count: 12983 average: 1.02465 | standard deviation: 0.156756 | 0 12666 314 3 ]
MessageBuffer: [Chip 0 0, L2Cache, unblockToL2Cache] stats - msgs:8034 full:0 size:[binsize: 1 max: 1 count: 8034 average:     1 | standard deviation: 0 | 0 8034 ]
MessageBuffer: [Chip 0 1, L2Cache, unblockToL2Cache] stats - msgs:2525 full:0 size:[binsize: 1 max: 1 count: 2525 average:     1 | standard deviation: 0 | 0 2525 ]
MessageBuffer: [Chip 0 2, L2Cache, unblockToL2Cache] stats - msgs:4688 full:0 size:[binsize: 1 max: 2 count: 4688 average: 1.00021 | standard deviation: 0.0146067 | 0 4687 1 ]
MessageBuffer: [Chip 0 3, L2Cache, unblockToL2Cache] stats - msgs:6941 full:0 size:[binsize: 1 max: 1 count: 6941 average:     1 | standard deviation: 0 | 0 6941 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestToL2Cache] stats - msgs:14492 full:0 size:[binsize: 1 max: 2 count: 14492 average: 1.00069 | standard deviation: 0.0262694 | 0 14482 10 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestToL2Cache] stats - msgs:2986 full:0 size:[binsize: 1 max: 2 count: 2986 average: 1.00033 | standard deviation: 0.0183032 | 0 2985 1 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestToL2Cache] stats - msgs:8643 full:0 size:[binsize: 1 max: 2 count: 8643 average: 1.00046 | standard deviation: 0.0215141 | 0 8639 4 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestToL2Cache] stats - msgs:12979 full:0 size:[binsize: 1 max: 2 count: 12979 average: 1.04777 | standard deviation: 0.213398 | 0 12359 620 ]
MessageBuffer: [Chip 0 0, L2Cache, responseToL2Cache] stats - msgs:4039 full:0 size:[binsize: 1 max: 1 count: 4039 average:     1 | standard deviation: 0 | 0 4039 ]
MessageBuffer: [Chip 0 1, L2Cache, responseToL2Cache] stats - msgs:2306 full:0 size:[binsize: 1 max: 1 count: 2306 average:     1 | standard deviation: 0 | 0 2306 ]
MessageBuffer: [Chip 0 2, L2Cache, responseToL2Cache] stats - msgs:2629 full:0 size:[binsize: 1 max: 1 count: 2629 average:     1 | standard deviation: 0 | 0 2629 ]
MessageBuffer: [Chip 0 3, L2Cache, responseToL2Cache] stats - msgs:3744 full:0 size:[binsize: 1 max: 1 count: 3744 average:     1 | standard deviation: 0 | 0 3744 ]
MessageBuffer: [Chip 0 0, L1Cache, requestFromL1Cache] stats - msgs:35853 full:0 size:[binsize: 1 max: 6 count: 35853 average: 1.47318 | standard deviation: 0.503031 | 0 18932 16895 12 11 2 1 ]
MessageBuffer: [Chip 0 1, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseFromL1Cache] stats - msgs:13 full:0 size:[binsize: 1 max: 1 count: 13 average:     1 | standard deviation: 0 | 0 13 ]
MessageBuffer: [Chip 0 1, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, unblockFromL1Cache] stats - msgs:18951 full:0 size:[binsize: 1 max: 2 count: 18951 average: 1.00021 | standard deviation: 0.0145287 | 0 18947 4 ]
MessageBuffer: [Chip 0 1, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, requestToL1Cache] stats - msgs:13 full:0 size:[binsize: 1 max: 1 count: 13 average:     1 | standard deviation: 0 | 0 13 ]
MessageBuffer: [Chip 0 1, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseToL1Cache] stats - msgs:35853 full:0 size:[binsize: 1 max: 2 count: 35853 average: 1.00084 | standard deviation: 0.028927 | 0 35823 30 ]
MessageBuffer: [Chip 0 1, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, requestToDir] stats - msgs:2974 full:0 size:[binsize: 1 max: 1 count: 2974 average:     1 | standard deviation: 0 | 0 2974 ]
MessageBuffer: [Chip 0 1, Directory, requestToDir] stats - msgs:2976 full:0 size:[binsize: 1 max: 1 count: 2976 average:     1 | standard deviation: 0 | 0 2976 ]
MessageBuffer: [Chip 0 2, Directory, requestToDir] stats - msgs:2973 full:0 size:[binsize: 1 max: 2 count: 2973 average: 1.00034 | standard deviation: 0.0183432 | 0 2972 1 ]
MessageBuffer: [Chip 0 3, Directory, requestToDir] stats - msgs:2974 full:0 size:[binsize: 1 max: 2 count: 2974 average: 1.00034 | standard deviation: 0.0183401 | 0 2973 1 ]
MessageBuffer: [Chip 0 0, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, responseFromDir] stats - msgs:2974 full:0 size:[binsize: 1 max: 3 count: 2974 average: 1.00235 | standard deviation: 0.0608273 | 0 2969 3 2 ]
MessageBuffer: [Chip 0 1, Directory, responseFromDir] stats - msgs:2976 full:0 size:[binsize: 1 max: 2 count: 2976 average: 1.00101 | standard deviation: 0.0317554 | 0 2973 3 ]
MessageBuffer: [Chip 0 2, Directory, responseFromDir] stats - msgs:2973 full:0 size:[binsize: 1 max: 3 count: 2973 average: 1.00168 | standard deviation: 0.0485316 | 0 2969 3 1 ]
MessageBuffer: [Chip 0 3, Directory, responseFromDir] stats - msgs:2974 full:0 size:[binsize: 1 max: 3 count: 2974 average: 1.00202 | standard deviation: 0.0579966 | 0 2970 2 2 ]
