Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_hdmi_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_hdmi_time_synth.sdf", for root module "tb_hdmi/vp_i".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_hdmi_time_synth.sdf", for root module "tb_hdmi/vp_i".
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hdmi_in
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.GND
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module xil_defaultlib.c_addsub_0__6
Compiling module xil_defaultlib.c_addsub_0
Compiling module xil_defaultlib.c_addsub_0__3
Compiling module xil_defaultlib.c_addsub_0__1
Compiling module xil_defaultlib.c_addsub_0__2
Compiling module xil_defaultlib.c_addsub_0__4
Compiling module xil_defaultlib.c_addsub_0__5
Compiling module xil_defaultlib.c_addsub_0__7
Compiling module xil_defaultlib.c_addsub_0__8
Compiling module xil_defaultlib.single_delay__parameterized0_7
Compiling module simprims_ver.SRL16E_default
Compiling module xil_defaultlib.single_delay__parameterized0_8
Compiling module xil_defaultlib.single_delay__parameterized0_9
Compiling module xil_defaultlib.delay_module__parameterized0
Compiling module xil_defaultlib.single_delay
Compiling module xil_defaultlib.delay_module
Compiling module xil_defaultlib.single_delay__parameterized0_4
Compiling module xil_defaultlib.single_delay__parameterized0_5
Compiling module xil_defaultlib.single_delay__parameterized0_6
Compiling module xil_defaultlib.delay_module__parameterized0_0
Compiling module xil_defaultlib.single_delay__parameterized0
Compiling module xil_defaultlib.single_delay__parameterized0_2
Compiling module xil_defaultlib.single_delay__parameterized0_3
Compiling module xil_defaultlib.delay_module__parameterized0_1
Compiling module simprims_ver.DSP48E1(ALUMODEREG=0,BCASCREG=0,...
Compiling module xil_defaultlib.mult_gen_0__7
Compiling module xil_defaultlib.mult_gen_0__8
Compiling module xil_defaultlib.mult_gen_0
Compiling module xil_defaultlib.mult_gen_0__4
Compiling module xil_defaultlib.mult_gen_0__5
Compiling module xil_defaultlib.mult_gen_0__6
Compiling module xil_defaultlib.mult_gen_0__1
Compiling module xil_defaultlib.mult_gen_0__2
Compiling module xil_defaultlib.mult_gen_0__3
Compiling module xil_defaultlib.rgb2ycbcr
Compiling module xil_defaultlib.rgb2ycbcr_0
Compiling module xil_defaultlib.vp
Compiling module xil_defaultlib.hdmi_out
Compiling module xil_defaultlib.tb_hdmi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hdmi_time_synth
