// Seed: 1097717625
`timescale 1ps / 1 ps
module module_0 (
    input id_0,
    output logic id_1,
    input id_2,
    output id_3
);
  assign id_1 = id_0 ^ id_0;
  always @(posedge 1);
  initial begin : id_4
    id_3 <= 1;
  end
endmodule
