Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Mar 13 17:19:19 2023
| Host         : BELSPC0017 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    25 |
|    Minimum number of control sets                        |    25 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    39 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    25 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     9 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    10 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             103 |           47 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              94 |           37 |
| Yes          | No                    | No                     |              16 |            7 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             132 |           39 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+-----------------------------------------+-------------------------------+------------------+----------------+
|         Clock Signal         |              Enable Signal              |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+------------------------------+-----------------------------------------+-------------------------------+------------------+----------------+
|  not_so_slow/slowclk/clk_out | ship3/edgeout                           | game/R0_0                     |                1 |              4 |
|  not_so_slow/slowclk/clk_out | ship1/edgeout                           | ship1/vertical/c3/Q3_FF[6]    |                1 |              4 |
|  not_so_slow/slowclk/clk_out | ship2/edgeout                           | game/R0                       |                1 |              4 |
|  not_so_slow/slowclk/clk_out | not_so_slow/slowclk/XLXI_38/I_36_31_n_0 |                               |                2 |              4 |
|  not_so_slow/slowclk/clk_out | not_so_slow/slowclk/XLXI_39/CEO         |                               |                2 |              4 |
|  not_so_slow/slowclk/clk_out | not_so_slow/slowclk/XLXI_40/CEO         |                               |                2 |              4 |
|  not_so_slow/slowclk/clk_out | not_so_slow/slowclk/XLXI_45/CEO         |                               |                1 |              4 |
|  not_so_slow/slowclk/clk_out | ship4/edgeout                           | game/R0_1                     |                1 |              4 |
|  not_so_slow/slowclk/clk_out | ship5/edgeout                           | game/R0_2                     |                1 |              4 |
|  not_so_slow/slowclk/clk_out |                                         | game/time_one/c0/reset_time   |                2 |              6 |
|  not_so_slow/slowclk/clk_out |                                         | ship3/total_time/c0/resettime |                3 |              8 |
|  not_so_slow/slowclk/clk_out |                                         | ship4/total_time/c0/resettime |                2 |              8 |
|  not_so_slow/slowclk/clk_out |                                         | ship2/total_time/c0/resettime |                3 |              8 |
|  not_so_slow/slowclk/clk_out |                                         | ship1/total_time/c0/resettime |                4 |              8 |
|  not_so_slow/slowclk/clk_out |                                         | ship5/total_time/c0/resettime |                5 |              8 |
|  not_so_slow/slowclk/clk_out |                                         | v_count/c1/v_reset            |                5 |             16 |
|  not_so_slow/slowclk/clk_out |                                         | h_count/c1/f2_0               |                6 |             16 |
|  not_so_slow/slowclk/clk_out |                                         | btnC_IBUF                     |                7 |             16 |
|  not_so_slow/slowclk/clk_out | ship4/vertical/c3/Q3_FF[5]              | ship1/vertical/c3/Q3_FF[6]    |                7 |             16 |
|  not_so_slow/slowclk/clk_out | ship4/vertical/c3/Q3_FF[5]              | game/R0_0                     |                6 |             16 |
|  not_so_slow/slowclk/clk_out | ship4/vertical/c3/Q3_FF[5]              | game/R0                       |                5 |             16 |
|  not_so_slow/slowclk/clk_out | ship4/vertical/c3/Q3_FF[5]              | game/R0_2                     |                4 |             16 |
|  not_so_slow/slowclk/clk_out | ship4/vertical/c3/Q3_FF[5]              | game/R0_1                     |                4 |             16 |
|  not_so_slow/slowclk/clk_out | ship4/vertical/c3/Q3_FF[5]              | ship3/Q3_FF[5]_0              |                8 |             32 |
|  not_so_slow/slowclk/clk_out |                                         |                               |               47 |            103 |
+------------------------------+-----------------------------------------+-------------------------------+------------------+----------------+


