{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669745076842 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669745076843 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 29 23:34:36 2022 " "Processing started: Tue Nov 29 23:34:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669745076843 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1669745076843 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta IITB_CPU -c IITB_CPU " "Command: quartus_sta IITB_CPU -c IITB_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1669745076843 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1669745077011 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1669745077218 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1669745077218 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669745077256 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669745077256 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "105 " "The Timing Analyzer is analyzing 105 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1669745077423 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "IITB_CPU.sdc " "Synopsys Design Constraints File file not found: 'IITB_CPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1669745077483 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1669745077483 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name IITB_CPU:add_instance\|fsm:fsm1\|ps.S1 IITB_CPU:add_instance\|fsm:fsm1\|ps.S1 " "create_clock -period 1.000 -name IITB_CPU:add_instance\|fsm:fsm1\|ps.S1 IITB_CPU:add_instance\|fsm:fsm1\|ps.S1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1669745077493 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name input_vector\[1\] input_vector\[1\] " "create_clock -period 1.000 -name input_vector\[1\] input_vector\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1669745077493 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669745077493 ""}
{ "Warning" "WSTA_SCC_LOOP" "25 " "Found combinational loop of 25 nodes" { { "Warning" "WSTA_SCC_NODE" "add_instance\|mux13\|Z\[15\]~48\|combout " "Node \"add_instance\|mux13\|Z\[15\]~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669745077497 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|mux13\|Z\[15\]~47\|datac " "Node \"add_instance\|mux13\|Z\[15\]~47\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669745077497 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|mux13\|Z\[15\]~47\|combout " "Node \"add_instance\|mux13\|Z\[15\]~47\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669745077497 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|mux13\|Z\[15\]~48\|datac " "Node \"add_instance\|mux13\|Z\[15\]~48\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669745077497 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|mux1\|Z\[15\]~12\|datab " "Node \"add_instance\|mux1\|Z\[15\]~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669745077497 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|mux1\|Z\[15\]~12\|combout " "Node \"add_instance\|mux1\|Z\[15\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669745077497 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|alu1\|tem\[15\]~17\|datad " "Node \"add_instance\|alu1\|tem\[15\]~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669745077497 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|alu1\|tem\[15\]~17\|combout " "Node \"add_instance\|alu1\|tem\[15\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669745077497 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|alu1\|tem\[15\]~48\|datac " "Node \"add_instance\|alu1\|tem\[15\]~48\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669745077497 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|alu1\|tem\[15\]~48\|combout " "Node \"add_instance\|alu1\|tem\[15\]~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669745077497 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|mux13\|Z\[15\]~48\|datad " "Node \"add_instance\|mux13\|Z\[15\]~48\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669745077497 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|mux10\|Z\[15\]~47\|datad " "Node \"add_instance\|mux10\|Z\[15\]~47\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669745077497 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|mux10\|Z\[15\]~47\|combout " "Node \"add_instance\|mux10\|Z\[15\]~47\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669745077497 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|mux10\|Z\[15\]~46\|datac " "Node \"add_instance\|mux10\|Z\[15\]~46\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669745077497 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|mux10\|Z\[15\]~46\|combout " "Node \"add_instance\|mux10\|Z\[15\]~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669745077497 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|mux10\|Z\[15\]~47\|datac " "Node \"add_instance\|mux10\|Z\[15\]~47\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669745077497 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|mux1\|Z\[15\]~12\|datad " "Node \"add_instance\|mux1\|Z\[15\]~12\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669745077497 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|alu1\|sum~2\|datad " "Node \"add_instance\|alu1\|sum~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669745077497 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|alu1\|sum~2\|combout " "Node \"add_instance\|alu1\|sum~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669745077497 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|alu1\|tem\[15\]~16\|dataa " "Node \"add_instance\|alu1\|tem\[15\]~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669745077497 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|alu1\|tem\[15\]~16\|combout " "Node \"add_instance\|alu1\|tem\[15\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669745077497 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|alu1\|tem\[15\]~48\|datab " "Node \"add_instance\|alu1\|tem\[15\]~48\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669745077497 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|alu1\|sum~5\|datad " "Node \"add_instance\|alu1\|sum~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669745077497 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|alu1\|sum~5\|combout " "Node \"add_instance\|alu1\|sum~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669745077497 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|alu1\|tem\[15\]~48\|datad " "Node \"add_instance\|alu1\|tem\[15\]~48\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669745077497 ""}  } { { "MUX_DEMUX.vhd" "" { Text "C:/Users/anway/OneDrive/Desktop/IITB_CPU-main/MUX_DEMUX.vhd" 18 -1 0 } } { "ALU.vhd" "" { Text "C:/Users/anway/OneDrive/Desktop/IITB_CPU-main/ALU.vhd" 81 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1669745077497 ""}
{ "Warning" "WSTA_SCC_LOOP" "23 " "Found combinational loop of 23 nodes" { { "Warning" "WSTA_SCC_NODE" "add_instance\|mux13\|Z\[14\]~42\|combout " "Node \"add_instance\|mux13\|Z\[14\]~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669745077498 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|mux1\|Z\[14\]~9\|datac " "Node \"add_instance\|mux1\|Z\[14\]~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669745077498 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|mux1\|Z\[14\]~9\|combout " "Node \"add_instance\|mux1\|Z\[14\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669745077498 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|alu1\|tem\[14\]~9\|datad " "Node \"add_instance\|alu1\|tem\[14\]~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669745077498 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|alu1\|tem\[14\]~9\|combout " "Node \"add_instance\|alu1\|tem\[14\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669745077498 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|alu1\|tem\[14\]~11\|datab " "Node \"add_instance\|alu1\|tem\[14\]~11\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669745077498 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|alu1\|tem\[14\]~11\|combout " "Node \"add_instance\|alu1\|tem\[14\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669745077498 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|mux10\|Z\[14\]~45\|datac " "Node \"add_instance\|mux10\|Z\[14\]~45\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669745077498 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|mux10\|Z\[14\]~45\|combout " "Node \"add_instance\|mux10\|Z\[14\]~45\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669745077498 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|mux10\|Z\[14\]~44\|dataa " "Node \"add_instance\|mux10\|Z\[14\]~44\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669745077498 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|mux10\|Z\[14\]~44\|combout " "Node \"add_instance\|mux10\|Z\[14\]~44\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669745077498 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|mux10\|Z\[14\]~45\|datad " "Node \"add_instance\|mux10\|Z\[14\]~45\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669745077498 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|mux1\|Z\[14\]~9\|datad " "Node \"add_instance\|mux1\|Z\[14\]~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669745077498 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|mux13\|Z\[14\]~42\|datac " "Node \"add_instance\|mux13\|Z\[14\]~42\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669745077498 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|alu1\|sum~1\|datac " "Node \"add_instance\|alu1\|sum~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669745077498 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|alu1\|sum~1\|combout " "Node \"add_instance\|alu1\|sum~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669745077498 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|alu1\|tem\[14\]~11\|datac " "Node \"add_instance\|alu1\|tem\[14\]~11\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669745077498 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|alu1\|tem\[14\]~8\|datab " "Node \"add_instance\|alu1\|tem\[14\]~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669745077498 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|alu1\|tem\[14\]~8\|combout " "Node \"add_instance\|alu1\|tem\[14\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669745077498 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|alu1\|tem\[14\]~11\|datad " "Node \"add_instance\|alu1\|tem\[14\]~11\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669745077498 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|mux13\|Z\[14\]~41\|datac " "Node \"add_instance\|mux13\|Z\[14\]~41\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669745077498 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|mux13\|Z\[14\]~41\|combout " "Node \"add_instance\|mux13\|Z\[14\]~41\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669745077498 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|mux13\|Z\[14\]~42\|datad " "Node \"add_instance\|mux13\|Z\[14\]~42\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669745077498 ""}  } { { "MUX_DEMUX.vhd" "" { Text "C:/Users/anway/OneDrive/Desktop/IITB_CPU-main/MUX_DEMUX.vhd" 18 -1 0 } } { "ALU.vhd" "" { Text "C:/Users/anway/OneDrive/Desktop/IITB_CPU-main/ALU.vhd" 81 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1669745077498 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|cu1\|PC_WR~0  from: dataa  to: combout " "Cell: add_instance\|cu1\|PC_WR~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669745077508 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|cu1\|PC_WR~0  from: datac  to: combout " "Cell: add_instance\|cu1\|PC_WR~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669745077508 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|cu1\|PC_WR~0  from: datad  to: combout " "Cell: add_instance\|cu1\|PC_WR~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669745077508 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1669745077508 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1669745077514 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669745077514 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1669745077517 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1669745077547 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1669745077576 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1669745077596 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -25.110 " "Worst-case setup slack is -25.110" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669745077598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669745077598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -25.110          -11546.652 input_vector\[1\]  " "  -25.110          -11546.652 input_vector\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669745077598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -20.497            -475.517 IITB_CPU:add_instance\|fsm:fsm1\|ps.S1  " "  -20.497            -475.517 IITB_CPU:add_instance\|fsm:fsm1\|ps.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669745077598 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669745077598 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.538 " "Worst-case hold slack is 0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669745077625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669745077625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.538               0.000 IITB_CPU:add_instance\|fsm:fsm1\|ps.S1  " "    0.538               0.000 IITB_CPU:add_instance\|fsm:fsm1\|ps.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669745077625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.655               0.000 input_vector\[1\]  " "    0.655               0.000 input_vector\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669745077625 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669745077625 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669745077630 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669745077635 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669745077641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669745077641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1727.920 input_vector\[1\]  " "   -3.000           -1727.920 input_vector\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669745077641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.287             -93.649 IITB_CPU:add_instance\|fsm:fsm1\|ps.S1  " "   -1.287             -93.649 IITB_CPU:add_instance\|fsm:fsm1\|ps.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669745077641 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669745077641 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1669745077711 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1669745077744 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1669745078801 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|cu1\|PC_WR~0  from: dataa  to: combout " "Cell: add_instance\|cu1\|PC_WR~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669745079037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|cu1\|PC_WR~0  from: datac  to: combout " "Cell: add_instance\|cu1\|PC_WR~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669745079037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|cu1\|PC_WR~0  from: datad  to: combout " "Cell: add_instance\|cu1\|PC_WR~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669745079037 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1669745079037 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669745079038 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1669745079111 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -24.092 " "Worst-case setup slack is -24.092" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669745079115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669745079115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -24.092          -10956.946 input_vector\[1\]  " "  -24.092          -10956.946 input_vector\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669745079115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.587            -449.931 IITB_CPU:add_instance\|fsm:fsm1\|ps.S1  " "  -19.587            -449.931 IITB_CPU:add_instance\|fsm:fsm1\|ps.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669745079115 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669745079115 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.362 " "Worst-case hold slack is 0.362" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669745079150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669745079150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 IITB_CPU:add_instance\|fsm:fsm1\|ps.S1  " "    0.362               0.000 IITB_CPU:add_instance\|fsm:fsm1\|ps.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669745079150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.633               0.000 input_vector\[1\]  " "    0.633               0.000 input_vector\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669745079150 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669745079150 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669745079156 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669745079160 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669745079166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669745079166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1727.920 input_vector\[1\]  " "   -3.000           -1727.920 input_vector\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669745079166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.390             -89.912 IITB_CPU:add_instance\|fsm:fsm1\|ps.S1  " "   -1.390             -89.912 IITB_CPU:add_instance\|fsm:fsm1\|ps.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669745079166 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669745079166 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1669745079244 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|cu1\|PC_WR~0  from: dataa  to: combout " "Cell: add_instance\|cu1\|PC_WR~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669745079441 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|cu1\|PC_WR~0  from: datac  to: combout " "Cell: add_instance\|cu1\|PC_WR~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669745079441 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|cu1\|PC_WR~0  from: datad  to: combout " "Cell: add_instance\|cu1\|PC_WR~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669745079441 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1669745079441 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669745079442 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1669745079464 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.967 " "Worst-case setup slack is -8.967" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669745079467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669745079467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.967           -4341.237 input_vector\[1\]  " "   -8.967           -4341.237 input_vector\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669745079467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.313            -161.210 IITB_CPU:add_instance\|fsm:fsm1\|ps.S1  " "   -7.313            -161.210 IITB_CPU:add_instance\|fsm:fsm1\|ps.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669745079467 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669745079467 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.164 " "Worst-case hold slack is 0.164" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669745079489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669745079489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.164               0.000 IITB_CPU:add_instance\|fsm:fsm1\|ps.S1  " "    0.164               0.000 IITB_CPU:add_instance\|fsm:fsm1\|ps.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669745079489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.217               0.000 input_vector\[1\]  " "    0.217               0.000 input_vector\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669745079489 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669745079489 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669745079494 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669745079498 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669745079501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669745079501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1217.657 input_vector\[1\]  " "   -3.000           -1217.657 input_vector\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669745079501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.190              -7.883 IITB_CPU:add_instance\|fsm:fsm1\|ps.S1  " "   -0.190              -7.883 IITB_CPU:add_instance\|fsm:fsm1\|ps.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669745079501 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669745079501 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1669745080360 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1669745080364 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 56 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4952 " "Peak virtual memory: 4952 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669745080443 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 29 23:34:40 2022 " "Processing ended: Tue Nov 29 23:34:40 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669745080443 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669745080443 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669745080443 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1669745080443 ""}
