MIG: 11:14:25 : Running customizer.xit
MIG: 11:14:25 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 11:14:25 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: c:/Users/glenn/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-106320-win7/coregen/design_1_mig_7series_0_0
MIG: 11:14:25 : synp_flow:  -- synthesis_mode: Other
MIG: 11:14:25 : outputDirectory: c:/Users/glenn/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-106320-win7/coregen/design_1_mig_7series_0_0/_tmp/
MIG: 11:14:25 : vivado_mode: xpg_bd
MIG: 11:14:25 : HDL Language: Verilog
MIG: 11:14:25 : compInfo: false
MIG: 11:14:25 : Running G:/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/glenn/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-106320-win7/coregen/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/glenn/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-106320-win7/coregen/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 11:17:28 : XML_INPUT_FILE: c:/Users/glenn/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-106320-win7/coregen/design_1_mig_7series_0_0/mig_a.prj
MIG: 11:17:28 : Component_Name: design_1_mig_7series_0_0
MIG: 11:17:28 : Moving design_1_mig_7series_0_0 ...
MIG: 11:17:28 : Moving design_1_mig_7series_0_0.veo ...
MIG: 11:17:28 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 11:17:28 : Sending back 0
MIG: 11:17:29 : xml_input_file: mig_a.prj
MIG: 11:17:29 : abs: C:/xilinx_work/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 11:17:29 : xml_input_file: mig_a.prj
MIG: 11:17:29 : abs: C:/xilinx_work/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 11:17:29 : In updateAllModelParams
MIG: 11:17:29 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 11:17:29 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 11:17:29 : XGUI hdlLanguage: Verilog
MIG: 11:17:29 : xgui vivado_mode: xpg_bd
MIG: 11:17:29 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 11:17:29 : Reading C:/xilinx_work/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0.v ...
MIG: 11:17:31 : 1
MIG: 11:17:31 : Inside fn mem: DDR3
MIG: 11:17:31 : QDRII+ Inside fn ui: 100000000
MIG: 11:17:31 : 
MIG: 11:17:31 : 1
MIG: 11:17:31 : 100000000
MIG: 11:17:31 : 
MIG: 11:17:31 :  polarity_value: 0
MIG: 11:17:31 : ACTIVE_HIGH
MIG: 11:17:31 : 
MIG: 11:17:31 : isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 11:17:30 :  paramValTrimmed: TRUE 
MIG: 11:17:30 : TRUE
MIG: 11:17:30 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 11:17:30 : isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "FALSE"
MIG: 11:17:30 :  paramValTrimmed: FALSE 
MIG: 11:17:30 : 
MIG: 11:17:30 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> FALSE
MIG: 11:17:30 : isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 11:17:30 :  paramValTrimmed: FALSE 
MIG: 11:17:30 : 
MIG: 11:17:30 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 11:17:30 : isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 11:17:30 :  paramValTrimmed: FALSE 
MIG: 11:17:30 : 
MIG: 11:17:30 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 11:17:30 : isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 11:17:30 :  paramValTrimmed: FALSE 
MIG: 11:17:30 : 
MIG: 11:17:30 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 11:17:30 : isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 4.000
MIG: 11:17:30 :  paramValTrimmed: 4.000 
MIG: 11:17:30 : 200000000.0
MIG: 11:17:30 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 200000000.0
MIG: 11:17:30 : isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 1
MIG: 11:17:30 :  paramValTrimmed: 1 
MIG: 11:17:30 : 800000000
MIG: 11:17:30 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 800000000
MIG: 11:17:30 : isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 11:17:30 :  paramValTrimmed: 1 
MIG: 11:17:30 : 800000000
MIG: 11:17:30 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 11:17:30 : isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 11:17:30 :  paramValTrimmed: 1 
MIG: 11:17:30 : 800000000
MIG: 11:17:30 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 11:17:30 : isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 11:17:30 :  paramValTrimmed: 1 
MIG: 11:17:30 : 800000000
MIG: 11:17:30 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 11:17:30 : 
MIG: 11:17:30 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 11:17:30 : 
MIG: 11:17:30 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 11:17:30 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 11:17:30 : 
MIG: 11:17:30 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 11:17:30 : 
MIG: 11:17:30 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 11:17:30 : 
MIG: 11:17:30 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 11:17:30 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 11:17:30 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 11:17:30 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 11:17:30 : 8
MIG: 11:17:30 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 11:17:30 : 64
MIG: 11:17:30 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 11:17:30 : 8
MIG: 11:17:30 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 11:17:30 : 3
MIG: 11:17:30 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 11:17:30 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 11:17:30 : 
MIG: 11:17:30 :  Valid Param: ECC ==> OFF
MIG: 11:17:30 : 64
MIG: 11:17:30 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 11:17:30 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 11:17:30 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 11:17:30 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "ROW_BANK_COLUMN"
MIG: 11:17:30 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 11:17:30 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 11:17:30 : 
MIG: 11:17:30 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 11:17:30 : 
MIG: 11:17:30 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 11:17:30 : 28
MIG: 11:17:30 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 11:17:30 : 
MIG: 11:17:30 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 11:17:30 : 
MIG: 11:17:30 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 11:17:30 : 
MIG: 11:17:30 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 11:17:30 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 11:17:30 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 11:17:30 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 11:17:30 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 11:17:30 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 11:17:30 :  Invalid Param: DDR3_AL ==> "0"
MIG: 11:17:30 :  Invalid Param: DDR3_nAL ==> 0
MIG: 11:17:30 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 11:17:30 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 11:17:30 :  Invalid Param: DDR3_CL ==> 6
MIG: 11:17:30 :  Invalid Param: DDR3_CWL ==> 5
MIG: 11:17:30 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 11:17:30 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 11:17:30 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 11:17:30 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 11:17:30 : 
MIG: 11:17:30 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 11:17:30 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 11:17:30 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 11:17:30 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 11:17:30 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 11:17:30 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 11:17:30 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 11:17:30 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 11:17:30 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 11:17:30 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 11:17:30 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 11:17:30 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 11:17:30 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "FALSE"
MIG: 11:17:30 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 11:17:30 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 11:17:30 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 11:17:30 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 4.000
MIG: 11:17:30 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 1
MIG: 11:17:30 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 11:17:30 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 11:17:30 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 11:17:30 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 11:17:30 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 11:17:30 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 11:17:30 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 11:17:30 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 11:17:30 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 11:17:30 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 11:17:30 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 11:17:30 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 11:17:30 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 11:17:30 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 11:17:30 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 11:17:30 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 11:17:30 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 11:17:30 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 11:17:30 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 11:17:30 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 11:17:30 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 11:17:30 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 11:17:30 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 11:17:30 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 11:17:30 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 11:17:30 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 11:17:30 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 11:17:30 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 11:17:30 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 11:17:30 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'hFFE_F30_CB4_000
MIG: 11:17:30 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 11:17:30 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_12
MIG: 11:17:30 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_132_136_135_133_139_124_131_129_137_134_13A_128_138_13B
MIG: 11:17:30 :  Invalid Param: DDR3_BANK_MAP ==> 36'h125_12A_12B
MIG: 11:17:30 :  Invalid Param: DDR3_CAS_MAP ==> 12'h115
MIG: 11:17:30 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 11:17:30 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 11:17:30 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_112
MIG: 11:17:30 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_114
MIG: 11:17:30 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 11:17:30 :  Invalid Param: DDR3_RAS_MAP ==> 12'h11A
MIG: 11:17:30 :  Invalid Param: DDR3_WE_MAP ==> 12'h11B
MIG: 11:17:30 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_03_02_01_00_23_22_21_20
MIG: 11:17:30 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h209_207_206_205_204_203_202_201
MIG: 11:17:30 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h219_218_217_216_215_214_213_212
MIG: 11:17:30 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h229_228_227_226_225_224_223_222
MIG: 11:17:30 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h239_238_237_236_235_234_233_232
MIG: 11:17:30 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h009_007_006_005_004_003_002_001
MIG: 11:17:30 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h019_018_017_016_015_014_013_012
MIG: 11:17:30 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h029_028_027_026_025_024_023_022
MIG: 11:17:30 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h039_038_037_036_035_034_033_032
MIG: 11:17:30 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:17:30 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:17:30 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:17:30 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:17:30 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:17:30 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:17:30 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:17:30 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:17:30 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:17:30 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:17:30 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_031_021_011_000_231_221_211_200
MIG: 11:17:30 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 11:17:30 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 11:17:30 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 11:17:30 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 11:17:30 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 11:17:30 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 11:17:30 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 11:17:30 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 11:17:30 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 11:17:30 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 11:17:30 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 11:17:30 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 11:17:30 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 11:17:30 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 11:17:30 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 11:17:30 :  Invalid Param: DDR3_IODELAY_GRP ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG"
MIG: 11:17:30 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 11:17:30 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 11:17:30 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 11:17:30 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 11:17:30 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 11:17:30 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 11:17:30 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 11:17:30 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 11:17:30 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 11:17:30 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 11:17:30 : 4
MIG: 11:17:30 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 11:17:30 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 11:17:30 : TRUE
MIG: 11:17:30 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 11:17:30 : 
MIG: 11:17:30 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 11:17:30 : 1073741824
MIG: 11:17:30 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 11:17:30 : 30
MIG: 11:17:30 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 11:17:30 : 
MIG: 11:17:30 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 11:17:30 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 11:17:30 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 11:17:30 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 11:17:30 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 11:17:30 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 11:17:30 : 
MIG: 11:17:30 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 11:17:30 : 
MIG: 11:17:30 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 11:17:30 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 11:17:30 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 11:17:30 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 11:17:30 : 
MIG: 11:17:30 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 11:17:30 : 
MIG: 11:17:30 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 11:17:30 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 11:17:30 : 
MIG: 11:17:30 : NONE
MIG: 11:17:30 : 
MIG: 11:17:30 : Same Interface
MIG: 11:17:34 : xml_input_file: mig_a.prj
MIG: 11:17:34 : abs: C:/xilinx_work/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 11:17:34 : In updateAllModelParams
MIG: 11:17:34 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 11:17:34 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 11:17:34 : XGUI hdlLanguage: Verilog
MIG: 11:17:34 : xgui vivado_mode: xpg_bd
MIG: 11:17:34 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 11:17:34 : Reading C:/xilinx_work/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0.v ...
MIG: 11:17:35 : 
MIG: 11:17:35 : Inside fn mem: DDR3
MIG: 11:17:35 : QDRII+ Inside fn ui: 100000000
MIG: 11:17:35 : 
MIG: 11:17:35 : 
MIG: 11:17:35 : 
MIG: 11:17:35 : 
MIG: 11:17:35 :  polarity_value: 0
MIG: 11:17:35 : 
MIG: 11:17:35 : 
MIG: 11:17:35 : isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 11:17:35 :  paramValTrimmed: TRUE 
MIG: 11:17:35 : 
MIG: 11:17:35 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 11:17:35 : isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "FALSE"
MIG: 11:17:35 :  paramValTrimmed: FALSE 
MIG: 11:17:35 : 
MIG: 11:17:35 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> FALSE
MIG: 11:17:35 : isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 11:17:35 :  paramValTrimmed: FALSE 
MIG: 11:17:35 : 
MIG: 11:17:35 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 11:17:35 : isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 11:17:35 :  paramValTrimmed: FALSE 
MIG: 11:17:35 : 
MIG: 11:17:35 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 11:17:35 : isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 11:17:35 :  paramValTrimmed: FALSE 
MIG: 11:17:35 : 
MIG: 11:17:35 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 11:17:35 : isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 4.000
MIG: 11:17:35 :  paramValTrimmed: 4.000 
MIG: 11:17:35 : 
MIG: 11:17:35 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 200000000.0
MIG: 11:17:35 : isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 1
MIG: 11:17:35 :  paramValTrimmed: 1 
MIG: 11:17:35 : 
MIG: 11:17:35 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 800000000
MIG: 11:17:35 : isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 11:17:35 :  paramValTrimmed: 1 
MIG: 11:17:35 : 
MIG: 11:17:35 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 11:17:35 : isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 11:17:35 :  paramValTrimmed: 1 
MIG: 11:17:35 : 
MIG: 11:17:35 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 11:17:35 : isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 11:17:35 :  paramValTrimmed: 1 
MIG: 11:17:35 : 
MIG: 11:17:35 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 11:17:35 : 
MIG: 11:17:35 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 11:17:35 : 
MIG: 11:17:35 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 11:17:35 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 11:17:35 : 
MIG: 11:17:35 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 11:17:35 : 
MIG: 11:17:35 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 11:17:35 : 
MIG: 11:17:35 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 11:17:35 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 11:17:35 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 11:17:35 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 11:17:35 : 
MIG: 11:17:35 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 11:17:35 : 
MIG: 11:17:35 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 11:17:35 : 
MIG: 11:17:35 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 11:17:35 : 
MIG: 11:17:35 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 11:17:35 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 11:17:35 : 
MIG: 11:17:35 :  Valid Param: ECC ==> OFF
MIG: 11:17:35 : 
MIG: 11:17:35 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 11:17:35 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 11:17:35 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 11:17:35 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "ROW_BANK_COLUMN"
MIG: 11:17:35 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 11:17:35 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 11:17:35 : 
MIG: 11:17:35 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 11:17:35 : 
MIG: 11:17:35 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 11:17:35 : 
MIG: 11:17:35 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 11:17:35 : 
MIG: 11:17:35 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 11:17:35 : 
MIG: 11:17:35 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 11:17:35 : 
MIG: 11:17:35 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 11:17:35 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 11:17:35 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 11:17:35 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 11:17:35 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 11:17:35 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 11:17:35 :  Invalid Param: DDR3_AL ==> "0"
MIG: 11:17:35 :  Invalid Param: DDR3_nAL ==> 0
MIG: 11:17:35 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 11:17:35 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 11:17:35 :  Invalid Param: DDR3_CL ==> 6
MIG: 11:17:35 :  Invalid Param: DDR3_CWL ==> 5
MIG: 11:17:35 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 11:17:35 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 11:17:35 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 11:17:35 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 11:17:35 : 
MIG: 11:17:35 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 11:17:35 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 11:17:35 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 11:17:35 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 11:17:35 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 11:17:35 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 11:17:35 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 11:17:35 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 11:17:35 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 11:17:35 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 11:17:35 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 11:17:35 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 11:17:35 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "FALSE"
MIG: 11:17:35 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 11:17:35 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 11:17:35 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 11:17:35 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 4.000
MIG: 11:17:35 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 1
MIG: 11:17:35 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 11:17:35 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 11:17:35 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 11:17:35 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 11:17:35 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 11:17:35 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 11:17:35 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 11:17:35 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 11:17:35 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 11:17:35 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 11:17:35 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 11:17:35 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 11:17:35 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 11:17:35 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 11:17:35 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 11:17:35 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 11:17:35 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 11:17:35 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 11:17:35 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 11:17:35 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 11:17:35 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 11:17:35 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 11:17:35 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 11:17:35 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 11:17:35 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 11:17:35 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 11:17:35 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 11:17:35 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 11:17:35 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 11:17:35 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'hFFE_F30_CB4_000
MIG: 11:17:35 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 11:17:35 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_12
MIG: 11:17:35 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_132_136_135_133_139_124_131_129_137_134_13A_128_138_13B
MIG: 11:17:35 :  Invalid Param: DDR3_BANK_MAP ==> 36'h125_12A_12B
MIG: 11:17:35 :  Invalid Param: DDR3_CAS_MAP ==> 12'h115
MIG: 11:17:35 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 11:17:35 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 11:17:35 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_112
MIG: 11:17:35 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_114
MIG: 11:17:35 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 11:17:35 :  Invalid Param: DDR3_RAS_MAP ==> 12'h11A
MIG: 11:17:35 :  Invalid Param: DDR3_WE_MAP ==> 12'h11B
MIG: 11:17:35 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_03_02_01_00_23_22_21_20
MIG: 11:17:35 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h209_207_206_205_204_203_202_201
MIG: 11:17:35 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h219_218_217_216_215_214_213_212
MIG: 11:17:35 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h229_228_227_226_225_224_223_222
MIG: 11:17:35 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h239_238_237_236_235_234_233_232
MIG: 11:17:35 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h009_007_006_005_004_003_002_001
MIG: 11:17:35 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h019_018_017_016_015_014_013_012
MIG: 11:17:35 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h029_028_027_026_025_024_023_022
MIG: 11:17:35 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h039_038_037_036_035_034_033_032
MIG: 11:17:35 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:17:35 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:17:35 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:17:35 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:17:35 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:17:35 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:17:35 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:17:35 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:17:35 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:17:35 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:17:35 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_031_021_011_000_231_221_211_200
MIG: 11:17:35 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 11:17:35 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 11:17:35 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 11:17:35 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 11:17:35 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 11:17:35 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 11:17:35 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 11:17:35 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 11:17:35 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 11:17:35 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 11:17:35 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 11:17:35 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 11:17:35 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 11:17:35 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 11:17:35 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 11:17:35 :  Invalid Param: DDR3_IODELAY_GRP ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG"
MIG: 11:17:35 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 11:17:35 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 11:17:35 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 11:17:35 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 11:17:35 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 11:17:35 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 11:17:35 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 11:17:35 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 11:17:35 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 11:17:35 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 11:17:35 : 
MIG: 11:17:35 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 11:17:35 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 11:17:35 : 
MIG: 11:17:35 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 11:17:35 : 
MIG: 11:17:35 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 11:17:35 : 
MIG: 11:17:35 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 11:17:35 : 
MIG: 11:17:35 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 11:17:35 : 
MIG: 11:17:35 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 11:17:35 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 11:17:35 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 11:17:35 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 11:17:35 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 11:17:35 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 11:17:35 : 
MIG: 11:17:35 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 11:17:35 : 
MIG: 11:17:35 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 11:17:35 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 11:17:35 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 11:17:35 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 11:17:35 : 
MIG: 11:17:35 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 11:17:35 : 
MIG: 11:17:35 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 11:17:35 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 11:17:35 : 
MIG: 11:17:35 : 
MIG: 11:17:35 : 
MIG: 11:17:35 : Same Interface
MIG: 11:17:38 : xml_input_file: mig_a.prj
MIG: 11:17:38 : abs: C:/xilinx_work/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 11:17:38 : In updateAllModelParams
MIG: 11:17:38 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 11:17:38 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 11:17:38 : XGUI hdlLanguage: Verilog
MIG: 11:17:38 : xgui vivado_mode: xpg_bd
MIG: 11:17:38 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 11:17:38 : Reading C:/xilinx_work/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0.v ...
MIG: 11:17:39 : 
MIG: 11:17:39 : Inside fn mem: DDR3
MIG: 11:17:39 : QDRII+ Inside fn ui: 100000000
MIG: 11:17:39 : 
MIG: 11:17:39 : 
MIG: 11:17:39 : 
MIG: 11:17:39 : 
MIG: 11:17:39 :  polarity_value: 0
MIG: 11:17:39 : 
MIG: 11:17:39 : 
MIG: 11:17:39 : isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 11:17:39 :  paramValTrimmed: TRUE 
MIG: 11:17:39 : 
MIG: 11:17:39 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 11:17:39 : isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "FALSE"
MIG: 11:17:39 :  paramValTrimmed: FALSE 
MIG: 11:17:39 : 
MIG: 11:17:39 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> FALSE
MIG: 11:17:39 : isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 11:17:39 :  paramValTrimmed: FALSE 
MIG: 11:17:39 : 
MIG: 11:17:39 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 11:17:39 : isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 11:17:39 :  paramValTrimmed: FALSE 
MIG: 11:17:39 : 
MIG: 11:17:39 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 11:17:39 : isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 11:17:39 :  paramValTrimmed: FALSE 
MIG: 11:17:39 : 
MIG: 11:17:39 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 11:17:39 : isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 4.000
MIG: 11:17:39 :  paramValTrimmed: 4.000 
MIG: 11:17:39 : 
MIG: 11:17:39 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 200000000.0
MIG: 11:17:39 : isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 1
MIG: 11:17:39 :  paramValTrimmed: 1 
MIG: 11:17:39 : 
MIG: 11:17:39 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 800000000
MIG: 11:17:39 : isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 11:17:39 :  paramValTrimmed: 1 
MIG: 11:17:39 : 
MIG: 11:17:39 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 11:17:39 : isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 11:17:39 :  paramValTrimmed: 1 
MIG: 11:17:39 : 
MIG: 11:17:39 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 11:17:39 : isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 11:17:39 :  paramValTrimmed: 1 
MIG: 11:17:39 : 
MIG: 11:17:39 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 11:17:39 : 
MIG: 11:17:39 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 11:17:39 : 
MIG: 11:17:39 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 11:17:39 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 11:17:39 : 
MIG: 11:17:39 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 11:17:39 : 
MIG: 11:17:39 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 11:17:39 : 
MIG: 11:17:39 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 11:17:39 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 11:17:39 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 11:17:39 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 11:17:39 : 
MIG: 11:17:39 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 11:17:39 : 
MIG: 11:17:39 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 11:17:39 : 
MIG: 11:17:39 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 11:17:39 : 
MIG: 11:17:39 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 11:17:39 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 11:17:39 : 
MIG: 11:17:39 :  Valid Param: ECC ==> OFF
MIG: 11:17:39 : 
MIG: 11:17:39 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 11:17:39 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 11:17:39 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 11:17:39 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "ROW_BANK_COLUMN"
MIG: 11:17:39 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 11:17:39 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 11:17:39 : 
MIG: 11:17:39 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 11:17:39 : 
MIG: 11:17:39 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 11:17:39 : 
MIG: 11:17:39 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 11:17:39 : 
MIG: 11:17:39 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 11:17:39 : 
MIG: 11:17:39 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 11:17:39 : 
MIG: 11:17:39 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 11:17:39 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 11:17:39 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 11:17:39 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 11:17:39 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 11:17:39 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 11:17:39 :  Invalid Param: DDR3_AL ==> "0"
MIG: 11:17:39 :  Invalid Param: DDR3_nAL ==> 0
MIG: 11:17:39 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 11:17:39 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 11:17:39 :  Invalid Param: DDR3_CL ==> 6
MIG: 11:17:39 :  Invalid Param: DDR3_CWL ==> 5
MIG: 11:17:39 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 11:17:39 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 11:17:39 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 11:17:39 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 11:17:39 : 
MIG: 11:17:39 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 11:17:39 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 11:17:39 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 11:17:39 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 11:17:39 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 11:17:39 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 11:17:39 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 11:17:39 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 11:17:39 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 11:17:39 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 11:17:39 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 11:17:39 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 11:17:39 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "FALSE"
MIG: 11:17:39 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 11:17:39 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 11:17:39 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 11:17:39 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 4.000
MIG: 11:17:39 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 1
MIG: 11:17:39 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 11:17:39 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 11:17:39 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 11:17:39 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 11:17:39 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 11:17:39 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 11:17:39 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 11:17:39 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 11:17:39 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 11:17:39 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 11:17:39 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 11:17:39 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 11:17:39 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 11:17:39 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 11:17:39 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 11:17:39 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 11:17:39 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 11:17:39 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 11:17:39 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 11:17:39 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 11:17:39 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 11:17:39 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 11:17:39 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 11:17:39 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 11:17:39 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 11:17:39 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 11:17:39 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 11:17:39 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 11:17:39 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 11:17:39 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'hFFE_F30_CB4_000
MIG: 11:17:39 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 11:17:39 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_12
MIG: 11:17:39 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_132_136_135_133_139_124_131_129_137_134_13A_128_138_13B
MIG: 11:17:39 :  Invalid Param: DDR3_BANK_MAP ==> 36'h125_12A_12B
MIG: 11:17:39 :  Invalid Param: DDR3_CAS_MAP ==> 12'h115
MIG: 11:17:39 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 11:17:39 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 11:17:39 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_112
MIG: 11:17:39 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_114
MIG: 11:17:39 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 11:17:39 :  Invalid Param: DDR3_RAS_MAP ==> 12'h11A
MIG: 11:17:39 :  Invalid Param: DDR3_WE_MAP ==> 12'h11B
MIG: 11:17:39 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_03_02_01_00_23_22_21_20
MIG: 11:17:39 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h209_207_206_205_204_203_202_201
MIG: 11:17:39 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h219_218_217_216_215_214_213_212
MIG: 11:17:39 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h229_228_227_226_225_224_223_222
MIG: 11:17:39 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h239_238_237_236_235_234_233_232
MIG: 11:17:39 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h009_007_006_005_004_003_002_001
MIG: 11:17:39 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h019_018_017_016_015_014_013_012
MIG: 11:17:39 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h029_028_027_026_025_024_023_022
MIG: 11:17:39 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h039_038_037_036_035_034_033_032
MIG: 11:17:39 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:17:39 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:17:39 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:17:39 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:17:39 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:17:39 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:17:39 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:17:39 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:17:39 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:17:39 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:17:39 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_031_021_011_000_231_221_211_200
MIG: 11:17:39 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 11:17:39 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 11:17:39 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 11:17:39 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 11:17:39 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 11:17:39 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 11:17:39 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 11:17:39 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 11:17:39 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 11:17:39 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 11:17:39 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 11:17:39 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 11:17:39 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 11:17:39 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 11:17:39 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 11:17:39 :  Invalid Param: DDR3_IODELAY_GRP ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG"
MIG: 11:17:39 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 11:17:39 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 11:17:39 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 11:17:39 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 11:17:39 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 11:17:39 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 11:17:39 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 11:17:39 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 11:17:39 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 11:17:39 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 11:17:39 : 
MIG: 11:17:39 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 11:17:39 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 11:17:39 : 
MIG: 11:17:39 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 11:17:39 : 
MIG: 11:17:39 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 11:17:39 : 
MIG: 11:17:39 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 11:17:39 : 
MIG: 11:17:39 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 11:17:39 : 
MIG: 11:17:39 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 11:17:39 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 11:17:39 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 11:17:39 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 11:17:39 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 11:17:39 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 11:17:39 : 
MIG: 11:17:39 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 11:17:39 : 
MIG: 11:17:39 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 11:17:39 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 11:17:39 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 11:17:39 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 11:17:39 : 
MIG: 11:17:39 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 11:17:39 : 
MIG: 11:17:39 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 11:17:39 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 11:17:39 : 
MIG: 11:17:39 : 
MIG: 11:17:39 : 
MIG: 11:17:39 : Same Interface
MIG: 11:21:20 : xml_input_file: mig_a.prj
MIG: 11:21:20 : abs: C:/xilinx_work/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 11:21:20 : In updateAllModelParams
MIG: 11:21:20 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 11:21:20 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 11:21:20 : XGUI hdlLanguage: Verilog
MIG: 11:21:20 : xgui vivado_mode: xpg_bd
MIG: 11:21:20 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 11:21:20 : Reading C:/xilinx_work/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0.v ...
MIG: 11:21:22 : 
MIG: 11:21:22 : Inside fn mem: DDR3
MIG: 11:21:22 : QDRII+ Inside fn ui: 100000000
MIG: 11:21:22 : 
MIG: 11:21:22 : 
MIG: 11:21:22 : 
MIG: 11:21:22 : 
MIG: 11:21:22 :  polarity_value: 0
MIG: 11:21:22 : 
MIG: 11:21:22 : 
MIG: 11:21:22 : isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 11:21:22 :  paramValTrimmed: TRUE 
MIG: 11:21:22 : 
MIG: 11:21:22 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 11:21:22 : isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "FALSE"
MIG: 11:21:22 :  paramValTrimmed: FALSE 
MIG: 11:21:22 : 
MIG: 11:21:22 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> FALSE
MIG: 11:21:22 : isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 11:21:22 :  paramValTrimmed: FALSE 
MIG: 11:21:22 : 
MIG: 11:21:22 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 11:21:22 : isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 11:21:22 :  paramValTrimmed: FALSE 
MIG: 11:21:22 : 
MIG: 11:21:22 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 11:21:22 : isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 11:21:22 :  paramValTrimmed: FALSE 
MIG: 11:21:22 : 
MIG: 11:21:22 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 11:21:22 : isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 4.000
MIG: 11:21:22 :  paramValTrimmed: 4.000 
MIG: 11:21:22 : 
MIG: 11:21:22 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 200000000.0
MIG: 11:21:22 : isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 1
MIG: 11:21:22 :  paramValTrimmed: 1 
MIG: 11:21:22 : 
MIG: 11:21:22 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 800000000
MIG: 11:21:22 : isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 11:21:22 :  paramValTrimmed: 1 
MIG: 11:21:22 : 
MIG: 11:21:22 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 11:21:22 : isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 11:21:22 :  paramValTrimmed: 1 
MIG: 11:21:22 : 
MIG: 11:21:22 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 11:21:22 : isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 11:21:22 :  paramValTrimmed: 1 
MIG: 11:21:22 : 
MIG: 11:21:22 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 11:21:22 : 
MIG: 11:21:22 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 11:21:22 : 
MIG: 11:21:22 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 11:21:22 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 11:21:22 : 
MIG: 11:21:22 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 11:21:22 : 
MIG: 11:21:22 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 11:21:22 : 
MIG: 11:21:22 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 11:21:22 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 11:21:22 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 11:21:22 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 11:21:22 : 
MIG: 11:21:22 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 11:21:22 : 
MIG: 11:21:22 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 11:21:22 : 
MIG: 11:21:22 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 11:21:22 : 
MIG: 11:21:22 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 11:21:22 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 11:21:22 : 
MIG: 11:21:22 :  Valid Param: ECC ==> OFF
MIG: 11:21:22 : 
MIG: 11:21:22 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 11:21:22 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 11:21:22 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 11:21:22 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "ROW_BANK_COLUMN"
MIG: 11:21:22 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 11:21:22 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 11:21:22 : 
MIG: 11:21:22 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 11:21:22 : 
MIG: 11:21:22 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 11:21:22 : 
MIG: 11:21:22 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 11:21:22 : 
MIG: 11:21:22 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 11:21:22 : 
MIG: 11:21:22 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 11:21:22 : 
MIG: 11:21:22 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 11:21:22 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 11:21:22 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 11:21:22 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 11:21:22 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 11:21:22 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 11:21:22 :  Invalid Param: DDR3_AL ==> "0"
MIG: 11:21:22 :  Invalid Param: DDR3_nAL ==> 0
MIG: 11:21:22 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 11:21:22 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 11:21:22 :  Invalid Param: DDR3_CL ==> 6
MIG: 11:21:22 :  Invalid Param: DDR3_CWL ==> 5
MIG: 11:21:22 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 11:21:22 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 11:21:22 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 11:21:22 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 11:21:22 : 
MIG: 11:21:22 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 11:21:22 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 11:21:22 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 11:21:22 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 11:21:22 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 11:21:22 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 11:21:22 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 11:21:22 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 11:21:22 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 11:21:22 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 11:21:22 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 11:21:22 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 11:21:22 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "FALSE"
MIG: 11:21:22 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 11:21:22 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 11:21:22 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 11:21:22 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 4.000
MIG: 11:21:22 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 1
MIG: 11:21:22 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 11:21:22 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 11:21:22 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 11:21:22 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 11:21:22 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 11:21:22 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 11:21:22 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 11:21:22 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 11:21:22 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 11:21:22 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 11:21:22 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 11:21:22 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 11:21:22 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 11:21:22 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 11:21:22 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 11:21:22 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 11:21:22 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 11:21:22 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 11:21:22 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 11:21:22 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 11:21:22 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 11:21:22 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 11:21:22 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 11:21:22 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 11:21:22 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 11:21:22 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 11:21:22 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 11:21:22 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 11:21:22 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 11:21:22 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'hFFE_F30_CB4_000
MIG: 11:21:22 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 11:21:22 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_12
MIG: 11:21:22 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_132_136_135_133_139_124_131_129_137_134_13A_128_138_13B
MIG: 11:21:22 :  Invalid Param: DDR3_BANK_MAP ==> 36'h125_12A_12B
MIG: 11:21:22 :  Invalid Param: DDR3_CAS_MAP ==> 12'h115
MIG: 11:21:22 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 11:21:22 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 11:21:22 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_112
MIG: 11:21:22 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_114
MIG: 11:21:22 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 11:21:22 :  Invalid Param: DDR3_RAS_MAP ==> 12'h11A
MIG: 11:21:22 :  Invalid Param: DDR3_WE_MAP ==> 12'h11B
MIG: 11:21:22 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_03_02_01_00_23_22_21_20
MIG: 11:21:22 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h209_207_206_205_204_203_202_201
MIG: 11:21:22 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h219_218_217_216_215_214_213_212
MIG: 11:21:22 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h229_228_227_226_225_224_223_222
MIG: 11:21:22 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h239_238_237_236_235_234_233_232
MIG: 11:21:22 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h009_007_006_005_004_003_002_001
MIG: 11:21:22 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h019_018_017_016_015_014_013_012
MIG: 11:21:22 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h029_028_027_026_025_024_023_022
MIG: 11:21:22 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h039_038_037_036_035_034_033_032
MIG: 11:21:22 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:21:22 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:21:22 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:21:22 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:21:22 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:21:22 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:21:22 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:21:22 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:21:22 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:21:22 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:21:22 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_031_021_011_000_231_221_211_200
MIG: 11:21:22 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 11:21:22 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 11:21:22 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 11:21:22 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 11:21:22 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 11:21:22 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 11:21:22 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 11:21:22 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 11:21:22 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 11:21:22 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 11:21:22 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 11:21:22 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 11:21:22 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 11:21:22 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 11:21:22 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 11:21:22 :  Invalid Param: DDR3_IODELAY_GRP ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG"
MIG: 11:21:22 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 11:21:22 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 11:21:22 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 11:21:22 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 11:21:22 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 11:21:22 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 11:21:22 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 11:21:22 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 11:21:22 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 11:21:22 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 11:21:22 : 
MIG: 11:21:22 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 11:21:22 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 11:21:22 : 
MIG: 11:21:22 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 11:21:22 : 
MIG: 11:21:22 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 11:21:22 : 
MIG: 11:21:22 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 11:21:22 : 
MIG: 11:21:22 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 11:21:22 : 
MIG: 11:21:22 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 11:21:22 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 11:21:22 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 11:21:22 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 11:21:22 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 11:21:22 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 11:21:22 : 
MIG: 11:21:22 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 11:21:22 : 
MIG: 11:21:22 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 11:21:22 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 11:21:22 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 11:21:22 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 11:21:22 : 
MIG: 11:21:22 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 11:21:22 : 
MIG: 11:21:22 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 11:21:22 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 11:21:22 : 
MIG: 11:21:22 : 
MIG: 11:21:22 : 
MIG: 11:21:22 : Same Interface
MIG: 11:22:29 : xml_input_file: mig_a.prj
MIG: 11:22:29 : abs: C:/xilinx_work/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 11:22:29 : In updateAllModelParams
MIG: 11:22:29 : XGUI hdlLanguage: Verilog
MIG: 11:22:29 : xgui vivado_mode: xpg_bd
MIG: 11:22:29 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 11:22:29 : Reading C:/xilinx_work/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0.v ...
MIG: 11:22:30 : 
MIG: 11:22:30 : Inside fn mem: DDR3
MIG: 11:22:30 : QDRII+ Inside fn ui: 100000000
MIG: 11:22:30 : 
MIG: 11:22:30 : 
MIG: 11:22:30 : 
MIG: 11:22:30 : 
MIG: 11:22:30 :  polarity_value: 0
MIG: 11:22:30 : 
MIG: 11:22:30 : 
MIG: 11:22:30 : isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 11:22:30 :  paramValTrimmed: TRUE 
MIG: 11:22:30 : 
MIG: 11:22:30 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 11:22:30 : isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "FALSE"
MIG: 11:22:30 :  paramValTrimmed: FALSE 
MIG: 11:22:30 : 
MIG: 11:22:30 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> FALSE
MIG: 11:22:30 : isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 11:22:30 :  paramValTrimmed: FALSE 
MIG: 11:22:30 : 
MIG: 11:22:30 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 11:22:30 : isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 11:22:30 :  paramValTrimmed: FALSE 
MIG: 11:22:30 : 
MIG: 11:22:30 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 11:22:30 : isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 11:22:30 :  paramValTrimmed: FALSE 
MIG: 11:22:30 : 
MIG: 11:22:30 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 11:22:30 : isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 4.000
MIG: 11:22:30 :  paramValTrimmed: 4.000 
MIG: 11:22:30 : 
MIG: 11:22:30 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 200000000.0
MIG: 11:22:30 : isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 1
MIG: 11:22:30 :  paramValTrimmed: 1 
MIG: 11:22:30 : 
MIG: 11:22:30 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 800000000
MIG: 11:22:30 : isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 11:22:30 :  paramValTrimmed: 1 
MIG: 11:22:30 : 
MIG: 11:22:30 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 11:22:30 : isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 11:22:30 :  paramValTrimmed: 1 
MIG: 11:22:30 : 
MIG: 11:22:30 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 11:22:30 : isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 11:22:30 :  paramValTrimmed: 1 
MIG: 11:22:30 : 
MIG: 11:22:30 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 11:22:30 : 
MIG: 11:22:30 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 11:22:30 : 
MIG: 11:22:30 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 11:22:30 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 11:22:30 : 
MIG: 11:22:30 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 11:22:30 : 
MIG: 11:22:30 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 11:22:30 : 
MIG: 11:22:30 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 11:22:30 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 11:22:30 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 11:22:30 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 11:22:30 : 
MIG: 11:22:30 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 11:22:30 : 
MIG: 11:22:30 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 11:22:30 : 
MIG: 11:22:30 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 11:22:30 : 
MIG: 11:22:30 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 11:22:30 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 11:22:30 : 
MIG: 11:22:30 :  Valid Param: ECC ==> OFF
MIG: 11:22:30 : 
MIG: 11:22:30 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 11:22:30 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 11:22:30 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 11:22:30 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "ROW_BANK_COLUMN"
MIG: 11:22:30 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 11:22:30 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 11:22:30 : 
MIG: 11:22:30 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 11:22:30 : 
MIG: 11:22:30 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 11:22:30 : 
MIG: 11:22:30 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 11:22:30 : 
MIG: 11:22:30 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 11:22:30 : 
MIG: 11:22:30 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 11:22:30 : 
MIG: 11:22:30 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 11:22:30 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 11:22:30 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 11:22:30 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 11:22:30 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 11:22:30 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 11:22:30 :  Invalid Param: DDR3_AL ==> "0"
MIG: 11:22:30 :  Invalid Param: DDR3_nAL ==> 0
MIG: 11:22:30 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 11:22:30 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 11:22:30 :  Invalid Param: DDR3_CL ==> 6
MIG: 11:22:30 :  Invalid Param: DDR3_CWL ==> 5
MIG: 11:22:30 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 11:22:30 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 11:22:30 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 11:22:30 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 11:22:30 : 
MIG: 11:22:30 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 11:22:30 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 11:22:30 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 11:22:30 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 11:22:30 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 11:22:30 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 11:22:30 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 11:22:30 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 11:22:30 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 11:22:30 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 11:22:30 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 11:22:30 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 11:22:30 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "FALSE"
MIG: 11:22:30 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 11:22:30 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 11:22:30 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 11:22:30 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 4.000
MIG: 11:22:30 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 1
MIG: 11:22:30 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 11:22:30 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 11:22:30 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 11:22:30 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 11:22:30 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 11:22:30 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 11:22:30 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 11:22:30 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 11:22:30 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 11:22:30 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 11:22:30 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 11:22:30 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 11:22:30 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 11:22:30 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 11:22:30 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 11:22:30 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 11:22:30 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 11:22:30 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 11:22:30 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 11:22:30 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 11:22:30 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 11:22:30 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 11:22:30 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 11:22:30 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 11:22:30 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 11:22:30 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 11:22:30 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 11:22:30 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 11:22:30 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 11:22:30 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'hFFE_F30_CB4_000
MIG: 11:22:30 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 11:22:30 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_12
MIG: 11:22:30 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_132_136_135_133_139_124_131_129_137_134_13A_128_138_13B
MIG: 11:22:30 :  Invalid Param: DDR3_BANK_MAP ==> 36'h125_12A_12B
MIG: 11:22:30 :  Invalid Param: DDR3_CAS_MAP ==> 12'h115
MIG: 11:22:30 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 11:22:30 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 11:22:30 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_112
MIG: 11:22:30 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_114
MIG: 11:22:30 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 11:22:30 :  Invalid Param: DDR3_RAS_MAP ==> 12'h11A
MIG: 11:22:30 :  Invalid Param: DDR3_WE_MAP ==> 12'h11B
MIG: 11:22:30 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_03_02_01_00_23_22_21_20
MIG: 11:22:30 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h209_207_206_205_204_203_202_201
MIG: 11:22:30 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h219_218_217_216_215_214_213_212
MIG: 11:22:30 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h229_228_227_226_225_224_223_222
MIG: 11:22:30 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h239_238_237_236_235_234_233_232
MIG: 11:22:30 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h009_007_006_005_004_003_002_001
MIG: 11:22:30 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h019_018_017_016_015_014_013_012
MIG: 11:22:30 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h029_028_027_026_025_024_023_022
MIG: 11:22:30 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h039_038_037_036_035_034_033_032
MIG: 11:22:30 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:22:30 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:22:30 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:22:30 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:22:30 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:22:30 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:22:30 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:22:30 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:22:30 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:22:30 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:22:30 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_031_021_011_000_231_221_211_200
MIG: 11:22:30 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 11:22:30 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 11:22:30 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 11:22:30 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 11:22:30 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 11:22:30 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 11:22:30 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 11:22:30 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 11:22:30 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 11:22:30 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 11:22:30 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 11:22:30 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 11:22:30 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 11:22:30 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 11:22:30 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 11:22:30 :  Invalid Param: DDR3_IODELAY_GRP ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG"
MIG: 11:22:30 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 11:22:30 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 11:22:30 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 11:22:30 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 11:22:30 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 11:22:30 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 11:22:30 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 11:22:30 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 11:22:30 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 11:22:30 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 11:22:30 : 
MIG: 11:22:30 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 11:22:30 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 11:22:30 : 
MIG: 11:22:30 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 11:22:30 : 1
MIG: 11:22:30 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 11:22:30 : 
MIG: 11:22:30 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 11:22:30 : 
MIG: 11:22:30 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 11:22:30 : 
MIG: 11:22:30 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 11:22:30 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 11:22:30 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 11:22:30 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 11:22:30 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 11:22:30 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 11:22:30 : 
MIG: 11:22:30 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 11:22:30 : 
MIG: 11:22:30 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 11:22:30 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 11:22:30 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 11:22:30 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 11:22:30 : 
MIG: 11:22:30 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 11:22:30 : 
MIG: 11:22:30 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 11:22:30 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 11:22:30 : 
MIG: 11:22:30 : 
MIG: 11:22:30 : 
MIG: 11:22:30 : Same Interface
MIG: 11:22:32 : xml_input_file: mig_a.prj
MIG: 11:22:32 : abs: C:/xilinx_work/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 11:26:32 : Running synthesis.xit
MIG: 11:26:32 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 11:26:32 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 11:26:32 : ERR:             <C0_S_AXI_ID_WIDTH>1</C0_S_AXI_ID_WIDTH> <==>             <C0_S_AXI_ID_WIDTH>4</C0_S_AXI_ID_WIDTH> 
MIG: 11:26:32 : ################# RUNNING MIG BATCH ###################
MIG: 11:26:32 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: c:/xilinx_work/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 11:26:32 : synp_flow:  -- synthesis_mode: Other
MIG: 11:26:32 : outputDirectory: c:/xilinx_work/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 11:26:32 : vivado_mode: xpg_bd
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 1
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : isPortInterface: 0
MIG: 11:26:32 : HDL Language: Verilog
MIG: 11:26:32 : compInfo: false
MIG: 11:26:32 : Vivado Options xc7a200t fbg676 -2
MIG: 11:26:32 : 1: xc7a200t 2: fbg676 3: -2
MIG: 11:26:32 : Running G:/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/nt64/mig.exe -cg_exc_inp c:/xilinx_work/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/xilinx_work/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 11:26:40 : XML_INPUT_FILE: c:/xilinx_work/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 11:26:40 : Component_Name: design_1_mig_7series_0_0
MIG: 11:26:40 : Moving design_1_mig_7series_0_0 ...
MIG: 11:26:40 : Moving design_1_mig_7series_0_0.veo ...
MIG: 11:26:40 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 11:26:40 : Added 85  files from c:/xilinx_work/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/*/*.v c:/xilinx_work/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/*/*.vhd c:/xilinx_work/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/*/*/*.v c:/xilinx_work/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/*/*/*.vhd c:/xilinx_work/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/*.xdc ..
MIG: 11:26:40 : Running vlog_synth_rpr.xit
MIG: 11:26:40 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 11:26:40 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 11:26:40 : Added 1  files from c:/xilinx_work/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0.v ..
MIG: 11:26:40 : Running implementation.xit
MIG: 11:26:41 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 11:26:41 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 11:26:41 : Added 1  files from c:/xilinx_work/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/*.xdc ..
MIG: 11:26:41 : Running vlog_synth_rpr.xit
MIG: 11:26:41 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 11:26:41 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 11:26:41 : Added 1  files from c:/xilinx_work/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0.v ..
MIG: 13:00:48 : xml_input_file: mig_a.prj
MIG: 13:00:48 : abs: C:/xilinx_work/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 13:00:48 : In updateAllModelParams
MIG: 13:00:48 : XGUI hdlLanguage: Verilog
MIG: 13:00:48 : xgui vivado_mode: xpg_bd
MIG: 13:00:48 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 13:00:48 : Reading C:/xilinx_work/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0.v ...
MIG: 13:00:50 : 
MIG: 13:00:50 : Inside fn mem: DDR3
MIG: 13:00:50 : QDRII+ Inside fn ui: 100000000
MIG: 13:00:50 : 
MIG: 13:00:50 : 
MIG: 13:00:50 : 
MIG: 13:00:50 : 
MIG: 13:00:50 :  polarity_value: 0
MIG: 13:00:50 : 
MIG: 13:00:50 : 
MIG: 13:00:50 : isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 13:00:50 :  paramValTrimmed: TRUE 
MIG: 13:00:50 : 
MIG: 13:00:50 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 13:00:50 : isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "FALSE"
MIG: 13:00:50 :  paramValTrimmed: FALSE 
MIG: 13:00:50 : 
MIG: 13:00:50 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> FALSE
MIG: 13:00:50 : isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 13:00:50 :  paramValTrimmed: FALSE 
MIG: 13:00:50 : 
MIG: 13:00:50 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 13:00:50 : isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 13:00:50 :  paramValTrimmed: FALSE 
MIG: 13:00:50 : 
MIG: 13:00:50 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 13:00:50 : isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 13:00:50 :  paramValTrimmed: FALSE 
MIG: 13:00:49 : 
MIG: 13:00:49 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 13:00:49 : isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 4.000
MIG: 13:00:49 :  paramValTrimmed: 4.000 
MIG: 13:00:49 : 
MIG: 13:00:49 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 200000000.0
MIG: 13:00:49 : isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 1
MIG: 13:00:49 :  paramValTrimmed: 1 
MIG: 13:00:49 : 
MIG: 13:00:49 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 800000000
MIG: 13:00:49 : isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 13:00:49 :  paramValTrimmed: 1 
MIG: 13:00:49 : 
MIG: 13:00:49 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 13:00:49 : isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 13:00:49 :  paramValTrimmed: 1 
MIG: 13:00:49 : 
MIG: 13:00:49 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 13:00:49 : isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 13:00:49 :  paramValTrimmed: 1 
MIG: 13:00:49 : 
MIG: 13:00:49 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 13:00:49 : 
MIG: 13:00:49 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 13:00:49 : 
MIG: 13:00:49 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 13:00:49 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 13:00:49 : 
MIG: 13:00:49 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 13:00:49 : 
MIG: 13:00:49 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 13:00:49 : 
MIG: 13:00:49 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 13:00:49 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 13:00:49 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 13:00:49 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 13:00:49 : 
MIG: 13:00:49 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 13:00:49 : 
MIG: 13:00:49 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 13:00:49 : 
MIG: 13:00:49 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 13:00:49 : 
MIG: 13:00:49 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 13:00:49 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 13:00:49 : 
MIG: 13:00:49 :  Valid Param: ECC ==> OFF
MIG: 13:00:49 : 
MIG: 13:00:49 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 13:00:49 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 13:00:49 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 13:00:49 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "ROW_BANK_COLUMN"
MIG: 13:00:49 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 13:00:49 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 13:00:49 : 
MIG: 13:00:49 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 13:00:49 : 
MIG: 13:00:49 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 13:00:49 : 
MIG: 13:00:49 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 13:00:49 : 
MIG: 13:00:49 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 13:00:49 : 
MIG: 13:00:49 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 13:00:49 : 
MIG: 13:00:49 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 13:00:49 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 13:00:49 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 13:00:49 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 13:00:49 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 13:00:49 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 13:00:49 :  Invalid Param: DDR3_AL ==> "0"
MIG: 13:00:49 :  Invalid Param: DDR3_nAL ==> 0
MIG: 13:00:49 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 13:00:49 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 13:00:49 :  Invalid Param: DDR3_CL ==> 6
MIG: 13:00:49 :  Invalid Param: DDR3_CWL ==> 5
MIG: 13:00:49 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 13:00:49 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 13:00:49 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 13:00:49 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 13:00:49 : 
MIG: 13:00:49 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 13:00:49 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 13:00:49 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 13:00:49 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 13:00:49 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 13:00:49 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 13:00:49 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 13:00:49 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 13:00:49 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 13:00:49 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 13:00:49 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 13:00:49 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 13:00:49 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "FALSE"
MIG: 13:00:49 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 13:00:49 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 13:00:49 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 13:00:49 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 4.000
MIG: 13:00:49 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 1
MIG: 13:00:49 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 13:00:49 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 13:00:49 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 13:00:49 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 13:00:49 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 13:00:49 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 13:00:49 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 13:00:49 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 13:00:49 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 13:00:49 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 13:00:49 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 13:00:49 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 13:00:49 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 13:00:49 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 13:00:49 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 13:00:49 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 13:00:49 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 13:00:49 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 13:00:49 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 13:00:49 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 13:00:49 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 13:00:50 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 13:00:50 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 13:00:50 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 13:00:50 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 13:00:50 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 13:00:50 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 13:00:50 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 13:00:50 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 13:00:50 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'hFFE_F30_CB4_000
MIG: 13:00:50 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 13:00:50 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_12
MIG: 13:00:50 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_132_136_135_133_139_124_131_129_137_134_13A_128_138_13B
MIG: 13:00:50 :  Invalid Param: DDR3_BANK_MAP ==> 36'h125_12A_12B
MIG: 13:00:50 :  Invalid Param: DDR3_CAS_MAP ==> 12'h115
MIG: 13:00:50 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 13:00:50 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 13:00:50 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_112
MIG: 13:00:50 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_114
MIG: 13:00:50 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 13:00:50 :  Invalid Param: DDR3_RAS_MAP ==> 12'h11A
MIG: 13:00:50 :  Invalid Param: DDR3_WE_MAP ==> 12'h11B
MIG: 13:00:50 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_03_02_01_00_23_22_21_20
MIG: 13:00:50 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h209_207_206_205_204_203_202_201
MIG: 13:00:50 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h219_218_217_216_215_214_213_212
MIG: 13:00:50 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h229_228_227_226_225_224_223_222
MIG: 13:00:50 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h239_238_237_236_235_234_233_232
MIG: 13:00:50 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h009_007_006_005_004_003_002_001
MIG: 13:00:50 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h019_018_017_016_015_014_013_012
MIG: 13:00:50 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h029_028_027_026_025_024_023_022
MIG: 13:00:50 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h039_038_037_036_035_034_033_032
MIG: 13:00:50 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:00:50 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:00:50 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:00:50 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:00:50 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:00:50 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:00:50 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:00:50 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:00:50 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:00:50 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:00:50 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_031_021_011_000_231_221_211_200
MIG: 13:00:50 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 13:00:50 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 13:00:50 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 13:00:50 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 13:00:50 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 13:00:50 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 13:00:50 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 13:00:50 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 13:00:50 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 13:00:50 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 13:00:50 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 13:00:50 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 13:00:50 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 13:00:50 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 13:00:50 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 13:00:50 :  Invalid Param: DDR3_IODELAY_GRP ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG"
MIG: 13:00:50 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 13:00:50 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 13:00:50 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 13:00:50 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 13:00:50 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 13:00:50 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 13:00:50 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 13:00:50 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 13:00:50 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 13:00:50 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 13:00:50 : 
MIG: 13:00:50 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 13:00:50 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 13:00:50 : 
MIG: 13:00:50 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 13:00:50 : 3
MIG: 13:00:50 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 13:00:50 : 
MIG: 13:00:50 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 13:00:50 : 
MIG: 13:00:50 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 13:00:50 : 
MIG: 13:00:50 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 13:00:50 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 13:00:50 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 13:00:50 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 13:00:50 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 13:00:50 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 13:00:50 : 
MIG: 13:00:50 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 13:00:50 : 
MIG: 13:00:50 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 13:00:50 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 13:00:50 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 13:00:50 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 13:00:50 : 
MIG: 13:00:50 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 13:00:50 : 
MIG: 13:00:50 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 13:00:50 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 13:00:50 : 
MIG: 13:00:50 : 
MIG: 13:00:50 : 
MIG: 13:00:50 : Same Interface
MIG: 13:00:52 : xml_input_file: mig_a.prj
MIG: 13:00:52 : abs: C:/xilinx_work/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 13:09:34 : xml_input_file: mig_a.prj
MIG: 13:09:34 : abs: C:/xilinx_work/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 13:09:34 : xml_input_file: mig_a.prj
MIG: 13:09:34 : abs: C:/xilinx_work/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 13:09:35 : Running synthesis.xit
MIG: 13:09:35 : ################# RUNNING MIG BATCH ###################
MIG: 13:09:35 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: g:/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: c:/xilinx_work/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 13:09:35 : synp_flow:  -- synthesis_mode: Other
MIG: 13:09:35 : outputDirectory: c:/xilinx_work/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 13:09:35 : vivado_mode: xpg_bd
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 1
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : isPortInterface: 0
MIG: 13:09:35 : HDL Language: Verilog
MIG: 13:09:35 : compInfo: false
MIG: 13:09:35 : Vivado Options xc7a200t fbg676 -2
MIG: 13:09:35 : 1: xc7a200t 2: fbg676 3: -2
MIG: 13:09:35 : Running G:/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/nt64/mig.exe -cg_exc_inp c:/xilinx_work/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/xilinx_work/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 13:09:43 : XML_INPUT_FILE: c:/xilinx_work/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 13:09:43 : Component_Name: design_1_mig_7series_0_0
MIG: 13:09:43 : Moving design_1_mig_7series_0_0 ...
MIG: 13:09:44 : Moving design_1_mig_7series_0_0.veo ...
MIG: 13:09:44 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 13:09:44 : Added 85  files from c:/xilinx_work/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/*/*.v c:/xilinx_work/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/*/*.vhd c:/xilinx_work/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/*/*/*.v c:/xilinx_work/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/*/*/*.vhd c:/xilinx_work/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/*.xdc ..
MIG: 13:09:44 : Running vlog_synth_rpr.xit
MIG: 13:09:44 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 13:09:44 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 13:09:44 : Added 1  files from c:/xilinx_work/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0.v ..
MIG: 13:09:44 : Running implementation.xit
MIG: 13:09:44 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 13:09:44 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 13:09:44 : Added 1  files from c:/xilinx_work/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/*.xdc ..
MIG: 13:09:44 : Running vlog_synth_rpr.xit
MIG: 13:09:44 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 13:09:44 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 13:09:44 : Added 1  files from c:/xilinx_work/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0.v ..
MIG: 13:46:08 : xml_input_file: mig_a.prj
MIG: 13:46:09 : Absolute path of xml_input_file: c:/OLD_HD_BACKUP/Xapp1026/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 13:46:09 : xml_input_file: mig_a.prj
MIG: 13:46:09 : Absolute path of xml_input_file: c:/OLD_HD_BACKUP/Xapp1026/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 13:46:09 : In updateAllModelParams
MIG: 13:46:09 : ################# RUNNING MIG BATCH ###################
MIG: 13:46:09 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2014.2/data/ip/xilinx/mig_7series_v2_1... instDirPath: c:/OLD_HD_BACKUP/Xapp1026/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 13:46:09 : synp_flow:  -- synthesis_mode: Other
MIG: 13:46:09 : outputDirectory: c:/OLD_HD_BACKUP/Xapp1026/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 13:46:09 : vivado_mode: xpg_bd
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:09 : isPortInterface: 0
MIG: 13:46:10 : isPortInterface: 0
MIG: 13:46:10 : isPortInterface: 0
MIG: 13:46:10 : isPortInterface: 0
MIG: 13:46:10 : isPortInterface: 0
MIG: 13:46:10 : isPortInterface: 0
MIG: 13:46:10 : isPortInterface: 0
MIG: 13:46:10 : isPortInterface: 1
MIG: 13:46:10 : isPortInterface: 0
MIG: 13:46:10 : isPortInterface: 0
MIG: 13:46:10 : isPortInterface: 0
MIG: 13:46:10 : isPortInterface: 0
MIG: 13:46:10 : isPortInterface: 0
MIG: 13:46:10 : isPortInterface: 0
MIG: 13:46:10 : isPortInterface: 0
MIG: 13:46:10 : isPortInterface: 0
MIG: 13:46:10 : isPortInterface: 0
MIG: 13:46:10 : isPortInterface: 0
MIG: 13:46:10 :  locked false  
MIG: 13:46:10 : HDL Language: Verilog
MIG: 13:46:10 : compInfo: true
MIG: 13:46:10 : Vivado Options xc7a200t fbg676 -2
MIG: 13:46:10 : 1: xc7a200t 2: fbg676 3: -2
MIG: 13:46:10 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_1/bin/nt64/mig.exe
MIG: 13:46:10 : xilinx_path: C:/Xilinx/Vivado/2014.2/ids_lite/ISE
MIG: 13:46:10 : I am in catch area
MIG: 13:46:10 : Running C:/Xilinx/Vivado/2014.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_1/bin/nt64/mig.exe -cg_exc_inp c:/OLD_HD_BACKUP/Xapp1026/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/OLD_HD_BACKUP/Xapp1026/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 13:46:33 : XML_INPUT_FILE: c:/OLD_HD_BACKUP/Xapp1026/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 13:46:33 : Component_Name: design_1_mig_7series_0_0
MIG: 13:46:33 : Moving design_1_mig_7series_0_0 ...
MIG: 13:46:33 : Moving design_1_mig_7series_0_0.veo ...
MIG: 13:46:33 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 13:46:33 : XGUI hdlLanguage: Verilog
MIG: 13:46:33 : xgui vivado_mode: xpg_bd
MIG: 13:46:33 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 13:46:33 : Reading C:/OLD_HD_BACKUP/Xapp1026/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 13:46:35 : 1
MIG: 13:46:35 : Inside fn mem: DDR3
MIG: 13:46:35 : QDRII+ Inside fn ui: 100000000
MIG: 13:46:35 : 
MIG: 13:46:35 : 1
MIG: 13:46:35 : 100000000
MIG: 13:46:35 : 
MIG: 13:46:35 :  polarity_value: 0
MIG: 13:46:35 : ACTIVE_HIGH
MIG: 13:46:35 : 
MIG: 13:46:35 : isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 13:46:35 :  paramValTrimmed: TRUE 
MIG: 13:46:35 : TRUE
MIG: 13:46:35 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 13:46:35 : isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "FALSE"
MIG: 13:46:35 :  paramValTrimmed: FALSE 
MIG: 13:46:35 : 
MIG: 13:46:35 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> FALSE
MIG: 13:46:35 : isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 13:46:35 :  paramValTrimmed: FALSE 
MIG: 13:46:35 : 
MIG: 13:46:35 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 13:46:35 : isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 13:46:35 :  paramValTrimmed: FALSE 
MIG: 13:46:35 : 
MIG: 13:46:35 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 13:46:35 : isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 13:46:35 :  paramValTrimmed: FALSE 
MIG: 13:46:35 : 
MIG: 13:46:35 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 13:46:35 : isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 4.000
MIG: 13:46:35 :  paramValTrimmed: 4.000 
MIG: 13:46:35 : 200000000.0
MIG: 13:46:35 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 200000000.0
MIG: 13:46:35 : isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 1
MIG: 13:46:35 :  paramValTrimmed: 1 
MIG: 13:46:35 : 800000000
MIG: 13:46:35 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 800000000
MIG: 13:46:35 : isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 13:46:35 :  paramValTrimmed: 1 
MIG: 13:46:35 : 800000000
MIG: 13:46:35 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 13:46:35 : isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 13:46:35 :  paramValTrimmed: 1 
MIG: 13:46:35 : 800000000
MIG: 13:46:35 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 13:46:35 : isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 13:46:35 :  paramValTrimmed: 1 
MIG: 13:46:35 : 800000000
MIG: 13:46:35 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 13:46:35 : 
MIG: 13:46:35 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 13:46:35 : 
MIG: 13:46:35 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 13:46:35 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 13:46:35 : 
MIG: 13:46:35 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 13:46:35 : 
MIG: 13:46:35 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 13:46:35 : 
MIG: 13:46:35 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 13:46:35 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 13:46:35 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 13:46:35 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 13:46:35 : 8
MIG: 13:46:35 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 13:46:35 : 64
MIG: 13:46:35 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 13:46:35 : 8
MIG: 13:46:35 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 13:46:35 : 3
MIG: 13:46:35 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 13:46:35 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 13:46:35 : 
MIG: 13:46:35 :  Valid Param: ECC ==> OFF
MIG: 13:46:35 : 64
MIG: 13:46:35 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 13:46:35 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 13:46:35 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 13:46:35 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "ROW_BANK_COLUMN"
MIG: 13:46:35 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 13:46:35 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 13:46:35 : 
MIG: 13:46:35 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 13:46:35 : 
MIG: 13:46:35 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 13:46:35 : 28
MIG: 13:46:35 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 13:46:35 : 
MIG: 13:46:35 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 13:46:35 : 
MIG: 13:46:35 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 13:46:35 : 
MIG: 13:46:35 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 13:46:35 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 13:46:35 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 13:46:35 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 13:46:35 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 13:46:35 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 13:46:35 :  Invalid Param: DDR3_AL ==> "0"
MIG: 13:46:35 :  Invalid Param: DDR3_nAL ==> 0
MIG: 13:46:35 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 13:46:35 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 13:46:35 :  Invalid Param: DDR3_CL ==> 6
MIG: 13:46:35 :  Invalid Param: DDR3_CWL ==> 5
MIG: 13:46:35 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 13:46:35 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 13:46:35 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 13:46:35 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 13:46:35 : 
MIG: 13:46:35 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 13:46:35 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 13:46:35 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 13:46:35 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 13:46:35 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 13:46:35 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 13:46:35 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 13:46:35 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 13:46:35 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 13:46:35 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 13:46:35 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 13:46:35 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 13:46:35 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "FALSE"
MIG: 13:46:35 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 13:46:35 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 13:46:35 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 13:46:35 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 4.000
MIG: 13:46:35 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 1
MIG: 13:46:35 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 13:46:35 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 13:46:35 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 13:46:35 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 13:46:35 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 13:46:35 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 13:46:35 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 13:46:35 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 13:46:35 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 13:46:35 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 13:46:35 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 13:46:35 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 13:46:35 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 13:46:35 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 13:46:35 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 13:46:35 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 13:46:35 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 13:46:35 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 13:46:35 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 13:46:35 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 13:46:35 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 13:46:35 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 13:46:35 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 13:46:35 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 13:46:35 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 13:46:35 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 13:46:35 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 13:46:35 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 13:46:35 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 13:46:35 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'hFFE_F30_CB4_000
MIG: 13:46:35 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 13:46:35 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_12
MIG: 13:46:35 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_132_136_135_133_139_124_131_129_137_134_13A_128_138_13B
MIG: 13:46:35 :  Invalid Param: DDR3_BANK_MAP ==> 36'h125_12A_12B
MIG: 13:46:35 :  Invalid Param: DDR3_CAS_MAP ==> 12'h115
MIG: 13:46:35 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 13:46:35 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 13:46:35 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_112
MIG: 13:46:35 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_114
MIG: 13:46:35 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 13:46:35 :  Invalid Param: DDR3_RAS_MAP ==> 12'h11A
MIG: 13:46:35 :  Invalid Param: DDR3_WE_MAP ==> 12'h11B
MIG: 13:46:35 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_03_02_01_00_23_22_21_20
MIG: 13:46:35 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h209_207_206_205_204_203_202_201
MIG: 13:46:35 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h219_218_217_216_215_214_213_212
MIG: 13:46:35 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h229_228_227_226_225_224_223_222
MIG: 13:46:35 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h239_238_237_236_235_234_233_232
MIG: 13:46:35 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h009_007_006_005_004_003_002_001
MIG: 13:46:35 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h019_018_017_016_015_014_013_012
MIG: 13:46:35 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h029_028_027_026_025_024_023_022
MIG: 13:46:35 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h039_038_037_036_035_034_033_032
MIG: 13:46:35 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:46:36 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:46:36 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:46:36 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:46:36 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:46:36 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:46:36 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:46:36 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:46:36 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:46:36 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:46:36 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_031_021_011_000_231_221_211_200
MIG: 13:46:36 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 13:46:36 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 13:46:36 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 13:46:36 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 13:46:36 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 13:46:36 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 13:46:36 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 13:46:36 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 13:46:36 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 13:46:36 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 13:46:36 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 13:46:36 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 13:46:36 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 13:46:36 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 13:46:36 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 13:46:36 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 13:46:36 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 13:46:36 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 13:46:36 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 13:46:36 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 13:46:36 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 13:46:36 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 13:46:36 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 13:46:36 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 13:46:36 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 13:46:36 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 13:46:36 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 13:46:36 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 13:46:36 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 13:46:36 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 13:46:36 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 13:46:36 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 13:46:36 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 13:46:36 : 4
MIG: 13:46:36 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 13:46:36 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 13:46:36 : TRUE
MIG: 13:46:36 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 13:46:36 : 3
MIG: 13:46:36 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 13:46:36 : 1073741824
MIG: 13:46:36 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 13:46:36 : 30
MIG: 13:46:36 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 13:46:36 : 
MIG: 13:46:36 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 13:46:36 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 13:46:36 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 13:46:36 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 13:46:36 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 13:46:36 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 13:46:36 : 
MIG: 13:46:36 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 13:46:36 : 
MIG: 13:46:36 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 13:46:36 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 13:46:36 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 13:46:36 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 13:46:36 : 
MIG: 13:46:36 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 13:46:36 : 
MIG: 13:46:36 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 13:46:36 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 13:46:36 : 
MIG: 13:46:36 : NONE
MIG: 13:46:36 : 
MIG: 13:46:36 : Same Interface
MIG: 17:36:03 : xml_input_file: mig_a.prj
MIG: 17:36:03 : Absolute path of xml_input_file: c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 17:36:03 : xml_input_file: mig_a.prj
MIG: 17:36:03 : Absolute path of xml_input_file: c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 17:36:03 : In updateAllModelParams
MIG: 17:36:03 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 17:36:03 : ERR:     <Version>2.0</Version> <==>     <Version>2.1</Version> 
MIG: 17:36:03 : ################# RUNNING MIG BATCH ###################
MIG: 17:36:03 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2014.3/data/ip/xilinx/mig_7series_v2_2... instDirPath: c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:36:03 : synp_flow:  -- synthesis_mode: Other
MIG: 17:36:03 : outputDirectory: c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:36:03 : vivado_mode: xpg_bd
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 1
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 :  locked false  
MIG: 17:36:04 : HDL Language: Verilog
MIG: 17:36:04 : compInfo: true
MIG: 17:36:04 : Vivado Options xc7a200t fbg676 -2
MIG: 17:36:04 : 1: xc7a200t 2: fbg676 3: -2
MIG: 17:36:04 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_2/bin/nt64/mig.exe
MIG: 17:36:04 : xilinx_path: C:/Xilinx/Vivado/2014.3/ids_lite/ISE
MIG: 17:36:04 : I am in catch area
MIG: 17:36:04 : Running C:/Xilinx/Vivado/2014.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_2/bin/nt64/mig.exe -cg_exc_inp c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:36:22 : XML_INPUT_FILE: c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 17:36:22 : Component_Name: design_1_mig_7series_0_0
MIG: 17:36:22 : Moving design_1_mig_7series_0_0 ...
MIG: 17:36:23 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:36:23 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:36:23 : XGUI hdlLanguage: Verilog
MIG: 17:36:23 : xgui vivado_mode: xpg_bd
MIG: 17:36:23 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 17:36:23 : Reading C:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 17:36:24 : 1
MIG: 17:36:24 : Inside fn mem: DDR3
MIG: 17:36:24 : QDRII+ Inside fn ui: 100000000
MIG: 17:36:24 : 
MIG: 17:36:24 : 1
MIG: 17:36:24 : 100000000
MIG: 17:36:24 : 
MIG: 17:36:24 :  polarity_value: 0
MIG: 17:36:24 : ACTIVE_HIGH
MIG: 17:36:24 : 
MIG: 17:36:24 : isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 17:36:24 :  paramValTrimmed: TRUE 
MIG: 17:36:24 : TRUE
MIG: 17:36:24 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 17:36:24 : isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "FALSE"
MIG: 17:36:24 :  paramValTrimmed: FALSE 
MIG: 17:36:24 : 
MIG: 17:36:24 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> FALSE
MIG: 17:36:24 : isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 17:36:24 :  paramValTrimmed: FALSE 
MIG: 17:36:24 : 
MIG: 17:36:24 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 17:36:24 : isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 17:36:24 :  paramValTrimmed: FALSE 
MIG: 17:36:24 : 
MIG: 17:36:24 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 17:36:24 : isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 17:36:24 :  paramValTrimmed: FALSE 
MIG: 17:36:24 : 
MIG: 17:36:24 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 17:36:24 : isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 4.000
MIG: 17:36:24 :  paramValTrimmed: 4.000 
MIG: 17:36:24 : 200000000
MIG: 17:36:24 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 200000000
MIG: 17:36:24 : isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 1
MIG: 17:36:24 :  paramValTrimmed: 1 
MIG: 17:36:24 : 800000000
MIG: 17:36:25 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 800000000
MIG: 17:36:25 : isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 17:36:25 :  paramValTrimmed: 1 
MIG: 17:36:25 : 800000000
MIG: 17:36:25 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 17:36:25 : isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 17:36:25 :  paramValTrimmed: 1 
MIG: 17:36:25 : 800000000
MIG: 17:36:25 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 17:36:25 : isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 17:36:25 :  paramValTrimmed: 1 
MIG: 17:36:25 : 800000000
MIG: 17:36:25 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 17:36:25 : 
MIG: 17:36:25 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 17:36:25 : 
MIG: 17:36:25 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 17:36:25 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 17:36:25 : 
MIG: 17:36:25 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 17:36:25 : 
MIG: 17:36:25 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 17:36:25 : 
MIG: 17:36:25 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 17:36:25 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 17:36:25 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 17:36:25 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 17:36:25 : 8
MIG: 17:36:25 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 17:36:25 : 64
MIG: 17:36:25 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 17:36:25 : 8
MIG: 17:36:25 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 17:36:25 : 3
MIG: 17:36:25 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 17:36:25 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 17:36:25 : 
MIG: 17:36:25 :  Valid Param: ECC ==> OFF
MIG: 17:36:25 : 64
MIG: 17:36:25 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 17:36:25 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 17:36:25 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 17:36:25 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "ROW_BANK_COLUMN"
MIG: 17:36:25 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 17:36:25 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 17:36:25 : 
MIG: 17:36:25 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 17:36:25 : 
MIG: 17:36:25 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 17:36:25 : 28
MIG: 17:36:25 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 17:36:25 : 
MIG: 17:36:25 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 17:36:25 : 
MIG: 17:36:25 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 17:36:25 : 
MIG: 17:36:25 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 17:36:25 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 17:36:25 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 17:36:25 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 17:36:25 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 17:36:25 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 17:36:25 :  Invalid Param: DDR3_AL ==> "0"
MIG: 17:36:25 :  Invalid Param: DDR3_nAL ==> 0
MIG: 17:36:25 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 17:36:25 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 17:36:25 :  Invalid Param: DDR3_CL ==> 6
MIG: 17:36:25 :  Invalid Param: DDR3_CWL ==> 5
MIG: 17:36:25 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 17:36:25 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 17:36:25 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 17:36:25 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 17:36:25 : 
MIG: 17:36:25 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 17:36:25 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 17:36:25 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 17:36:25 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 17:36:25 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 17:36:25 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 17:36:25 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 17:36:25 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 17:36:25 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 17:36:25 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 17:36:25 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 17:36:25 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 17:36:25 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "FALSE"
MIG: 17:36:25 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 17:36:25 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 17:36:25 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 17:36:25 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 4.000
MIG: 17:36:25 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 1
MIG: 17:36:25 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 17:36:25 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 17:36:25 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 17:36:25 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 17:36:25 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 17:36:25 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 17:36:25 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 17:36:25 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 17:36:25 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 17:36:25 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 17:36:25 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 17:36:25 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 17:36:25 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 17:36:25 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 17:36:25 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 17:36:25 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 17:36:25 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 17:36:25 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 17:36:25 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 17:36:25 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 17:36:25 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 17:36:25 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 17:36:25 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 17:36:25 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 17:36:25 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 17:36:25 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 17:36:25 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 17:36:25 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 17:36:25 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 17:36:25 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'hFFE_F30_CB4_000
MIG: 17:36:25 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 17:36:25 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_12
MIG: 17:36:25 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_132_136_135_133_139_124_131_129_137_134_13A_128_138_13B
MIG: 17:36:25 :  Invalid Param: DDR3_BANK_MAP ==> 36'h125_12A_12B
MIG: 17:36:25 :  Invalid Param: DDR3_CAS_MAP ==> 12'h115
MIG: 17:36:25 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 17:36:25 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 17:36:25 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_112
MIG: 17:36:25 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_114
MIG: 17:36:25 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 17:36:25 :  Invalid Param: DDR3_RAS_MAP ==> 12'h11A
MIG: 17:36:25 :  Invalid Param: DDR3_WE_MAP ==> 12'h11B
MIG: 17:36:25 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_03_02_01_00_23_22_21_20
MIG: 17:36:25 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h209_207_206_205_204_203_202_201
MIG: 17:36:25 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h219_218_217_216_215_214_213_212
MIG: 17:36:25 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h229_228_227_226_225_224_223_222
MIG: 17:36:25 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h239_238_237_236_235_234_233_232
MIG: 17:36:25 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h009_007_006_005_004_003_002_001
MIG: 17:36:25 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h019_018_017_016_015_014_013_012
MIG: 17:36:25 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h029_028_027_026_025_024_023_022
MIG: 17:36:25 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h039_038_037_036_035_034_033_032
MIG: 17:36:25 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:36:25 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:36:25 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:36:25 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:36:25 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:36:25 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:36:25 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:36:25 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:36:25 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:36:25 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:36:25 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_031_021_011_000_231_221_211_200
MIG: 17:36:25 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 17:36:25 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 17:36:25 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 17:36:25 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 17:36:25 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 17:36:25 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 17:36:25 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 17:36:25 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 17:36:25 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 17:36:25 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 17:36:25 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 17:36:25 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 17:36:25 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 17:36:25 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 17:36:25 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 17:36:25 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 17:36:25 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 17:36:25 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 17:36:25 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 17:36:25 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 17:36:25 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 17:36:25 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 17:36:25 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 17:36:25 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 17:36:25 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 17:36:25 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 17:36:25 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 17:36:25 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 17:36:25 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 17:36:25 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 17:36:25 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 17:36:25 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 17:36:25 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 17:36:25 : 4
MIG: 17:36:25 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 17:36:25 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 17:36:25 : TRUE
MIG: 17:36:25 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 17:36:25 : 3
MIG: 17:36:25 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 17:36:25 : 1073741824
MIG: 17:36:25 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 17:36:25 : 30
MIG: 17:36:25 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 17:36:25 : 
MIG: 17:36:25 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 17:36:25 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 17:36:25 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 17:36:25 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 17:36:25 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 17:36:25 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 17:36:25 : 
MIG: 17:36:25 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 17:36:25 : 
MIG: 17:36:25 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 17:36:25 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 17:36:25 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 17:36:25 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 17:36:25 : 
MIG: 17:36:25 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 17:36:25 : 
MIG: 17:36:25 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 17:36:25 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 17:36:25 : 
MIG: 17:36:25 : NONE
MIG: 17:36:25 : 
MIG: 17:36:25 : Same Interface
MIG: 17:40:16 : Running synthesis.xit
MIG: 17:40:16 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 17:40:16 : ERR:     <Version>2.0</Version> <==>     <Version>2.2</Version> 
MIG: 17:40:16 : ################# RUNNING MIG BATCH ###################
MIG: 17:40:16 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2014.3/data/ip/xilinx/mig_7series_v2_2... instDirPath: c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:40:16 : synp_flow:  -- synthesis_mode: Other
MIG: 17:40:16 : outputDirectory: c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:40:16 : vivado_mode: xpg_bd
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:16 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 1
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 : isPortInterface: 0
MIG: 17:40:17 :  locked false  
MIG: 17:40:17 : HDL Language: Verilog
MIG: 17:40:17 : compInfo: false
MIG: 17:40:17 : Vivado Options xc7a200t fbg676 -2
MIG: 17:40:17 : 1: xc7a200t 2: fbg676 3: -2
MIG: 17:40:17 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_2/bin/nt64/mig.exe
MIG: 17:40:17 : xilinx_path: C:/Xilinx/Vivado/2014.3/ids_lite/ISE
MIG: 17:40:17 : I am in catch area
MIG: 17:40:17 : Running C:/Xilinx/Vivado/2014.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_2/bin/nt64/mig.exe -cg_exc_inp c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:40:42 : XML_INPUT_FILE: c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 17:40:42 : Component_Name: design_1_mig_7series_0_0
MIG: 17:40:42 : Moving design_1_mig_7series_0_0 ...
MIG: 17:40:42 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:40:42 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:40:45 : Running vlog_synth_rpr.xit
MIG: 17:40:45 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 17:40:45 : ERR:     <Version>2.0</Version> <==>     <Version>2.2</Version> 
MIG: 17:40:45 : ################# RUNNING MIG BATCH ###################
MIG: 17:40:45 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2014.3/data/ip/xilinx/mig_7series_v2_2... instDirPath: c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:40:45 : synp_flow:  -- synthesis_mode: Other
MIG: 17:40:45 : outputDirectory: c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:40:45 : vivado_mode: xpg_bd
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:45 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 1
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 : isPortInterface: 0
MIG: 17:40:46 :  locked false  
MIG: 17:40:46 : HDL Language: Verilog
MIG: 17:40:46 : compInfo: false
MIG: 17:40:46 : Vivado Options xc7a200t fbg676 -2
MIG: 17:40:46 : 1: xc7a200t 2: fbg676 3: -2
MIG: 17:40:46 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_2/bin/nt64/mig.exe
MIG: 17:40:46 : xilinx_path: C:/Xilinx/Vivado/2014.3/ids_lite/ISE
MIG: 17:40:46 : I am in catch area
MIG: 17:40:46 : Running C:/Xilinx/Vivado/2014.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_2/bin/nt64/mig.exe -cg_exc_inp c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:41:04 : XML_INPUT_FILE: c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 17:41:04 : Component_Name: design_1_mig_7series_0_0
MIG: 17:41:04 : Moving design_1_mig_7series_0_0 ...
MIG: 17:41:05 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:41:05 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:41:07 : Running implementation.xit
MIG: 17:41:07 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 17:41:07 : ERR:     <Version>2.0</Version> <==>     <Version>2.2</Version> 
MIG: 17:41:07 : ################# RUNNING MIG BATCH ###################
MIG: 17:41:07 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2014.3/data/ip/xilinx/mig_7series_v2_2... instDirPath: c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:41:07 : synp_flow:  -- synthesis_mode: Other
MIG: 17:41:07 : outputDirectory: c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:41:07 : vivado_mode: xpg_bd
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:07 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 1
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 : isPortInterface: 0
MIG: 17:41:08 :  locked false  
MIG: 17:41:08 : HDL Language: Verilog
MIG: 17:41:08 : compInfo: false
MIG: 17:41:08 : Vivado Options xc7a200t fbg676 -2
MIG: 17:41:08 : 1: xc7a200t 2: fbg676 3: -2
MIG: 17:41:08 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_2/bin/nt64/mig.exe
MIG: 17:41:08 : xilinx_path: C:/Xilinx/Vivado/2014.3/ids_lite/ISE
MIG: 17:41:08 : I am in catch area
MIG: 17:41:08 : Running C:/Xilinx/Vivado/2014.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_2/bin/nt64/mig.exe -cg_exc_inp c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:41:26 : XML_INPUT_FILE: c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 17:41:26 : Component_Name: design_1_mig_7series_0_0
MIG: 17:41:26 : Moving design_1_mig_7series_0_0 ...
MIG: 17:41:26 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:41:26 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 11:04:42 : Running synthesis.xit
MIG: 11:04:43 : ################# RUNNING MIG BATCH ###################
MIG: 11:04:43 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2014.3/data/ip/xilinx/mig_7series_v2_2... instDirPath: c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 11:04:43 : synp_flow:  -- synthesis_mode: Other
MIG: 11:04:43 : outputDirectory: c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 11:04:43 : vivado_mode: xpg_bd
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 0
MIG: 11:04:43 : isPortInterface: 1
MIG: 11:04:44 : isPortInterface: 0
MIG: 11:04:44 : isPortInterface: 0
MIG: 11:04:44 : isPortInterface: 0
MIG: 11:04:44 : isPortInterface: 0
MIG: 11:04:44 : isPortInterface: 0
MIG: 11:04:44 : isPortInterface: 0
MIG: 11:04:44 : isPortInterface: 0
MIG: 11:04:44 : isPortInterface: 0
MIG: 11:04:44 : isPortInterface: 0
MIG: 11:04:44 : isPortInterface: 0
MIG: 11:04:44 :  locked false  
MIG: 11:04:44 : HDL Language: Verilog
MIG: 11:04:44 : compInfo: false
MIG: 11:04:44 : Vivado Options xc7a200t fbg676 -2
MIG: 11:04:44 : 1: xc7a200t 2: fbg676 3: -2
MIG: 11:04:44 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_2/bin/nt64/mig.exe
MIG: 11:04:44 : xilinx_path: C:/Xilinx/Vivado/2014.3/ids_lite/ISE
MIG: 11:04:44 : I am in catch area
MIG: 11:04:44 : Running C:/Xilinx/Vivado/2014.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_2/bin/nt64/mig.exe -cg_exc_inp c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 11:05:16 : XML_INPUT_FILE: c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 11:05:16 : Component_Name: design_1_mig_7series_0_0
MIG: 11:05:16 : Moving design_1_mig_7series_0_0 ...
MIG: 11:05:16 : Moving design_1_mig_7series_0_0.veo ...
MIG: 11:05:16 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 11:05:19 : Running vlog_synth_rpr.xit
MIG: 11:05:19 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 11:05:19 : ERR:     <Version>2.0</Version> <==>     <Version>2.2</Version> 
MIG: 11:05:19 : ################# RUNNING MIG BATCH ###################
MIG: 11:05:19 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2014.3/data/ip/xilinx/mig_7series_v2_2... instDirPath: c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 11:05:19 : synp_flow:  -- synthesis_mode: Other
MIG: 11:05:19 : outputDirectory: c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 11:05:19 : vivado_mode: xpg_bd
MIG: 11:05:19 : isPortInterface: 0
MIG: 11:05:19 : isPortInterface: 0
MIG: 11:05:19 : isPortInterface: 0
MIG: 11:05:19 : isPortInterface: 0
MIG: 11:05:19 : isPortInterface: 0
MIG: 11:05:19 : isPortInterface: 0
MIG: 11:05:19 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 1
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 : isPortInterface: 0
MIG: 11:05:20 :  locked false  
MIG: 11:05:20 : HDL Language: Verilog
MIG: 11:05:20 : compInfo: false
MIG: 11:05:20 : Vivado Options xc7a200t fbg676 -2
MIG: 11:05:20 : 1: xc7a200t 2: fbg676 3: -2
MIG: 11:05:20 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_2/bin/nt64/mig.exe
MIG: 11:05:20 : xilinx_path: C:/Xilinx/Vivado/2014.3/ids_lite/ISE
MIG: 11:05:20 : I am in catch area
MIG: 11:05:20 : Running C:/Xilinx/Vivado/2014.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_2/bin/nt64/mig.exe -cg_exc_inp c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 11:05:46 : XML_INPUT_FILE: c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 11:05:46 : Component_Name: design_1_mig_7series_0_0
MIG: 11:05:46 : Moving design_1_mig_7series_0_0 ...
MIG: 11:05:46 : Moving design_1_mig_7series_0_0.veo ...
MIG: 11:05:46 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 11:05:48 : Running implementation.xit
MIG: 11:05:48 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 11:05:48 : ERR:     <Version>2.0</Version> <==>     <Version>2.2</Version> 
MIG: 11:05:48 : ################# RUNNING MIG BATCH ###################
MIG: 11:05:48 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2014.3/data/ip/xilinx/mig_7series_v2_2... instDirPath: c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 11:05:48 : synp_flow:  -- synthesis_mode: Other
MIG: 11:05:48 : outputDirectory: c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 11:05:48 : vivado_mode: xpg_bd
MIG: 11:05:48 : isPortInterface: 0
MIG: 11:05:48 : isPortInterface: 0
MIG: 11:05:48 : isPortInterface: 0
MIG: 11:05:48 : isPortInterface: 0
MIG: 11:05:48 : isPortInterface: 0
MIG: 11:05:48 : isPortInterface: 0
MIG: 11:05:48 : isPortInterface: 0
MIG: 11:05:48 : isPortInterface: 0
MIG: 11:05:48 : isPortInterface: 0
MIG: 11:05:48 : isPortInterface: 0
MIG: 11:05:48 : isPortInterface: 0
MIG: 11:05:48 : isPortInterface: 0
MIG: 11:05:48 : isPortInterface: 0
MIG: 11:05:48 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 1
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 : isPortInterface: 0
MIG: 11:05:49 :  locked false  
MIG: 11:05:49 : HDL Language: Verilog
MIG: 11:05:49 : compInfo: false
MIG: 11:05:49 : Vivado Options xc7a200t fbg676 -2
MIG: 11:05:49 : 1: xc7a200t 2: fbg676 3: -2
MIG: 11:05:49 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_2/bin/nt64/mig.exe
MIG: 11:05:49 : xilinx_path: C:/Xilinx/Vivado/2014.3/ids_lite/ISE
MIG: 11:05:49 : I am in catch area
MIG: 11:05:49 : Running C:/Xilinx/Vivado/2014.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_2/bin/nt64/mig.exe -cg_exc_inp c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 11:06:08 : XML_INPUT_FILE: c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 11:06:08 : Component_Name: design_1_mig_7series_0_0
MIG: 11:06:08 : Moving design_1_mig_7series_0_0 ...
MIG: 11:06:08 : Moving design_1_mig_7series_0_0.veo ...
MIG: 11:06:08 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 13:02:49 : xml_input_file: mig_a.prj
MIG: 13:02:49 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 13:02:49 : xml_input_file: mig_a.prj
MIG: 13:02:49 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 13:02:49 : In updateAllModelParams
MIG: 13:02:49 : ################# RUNNING MIG BATCH ###################
MIG: 13:02:49 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 13:02:49 : synp_flow:  -- synthesis_mode: Other
MIG: 13:02:49 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 13:02:49 : vivado_mode: xpg_bd
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 1
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 : isPortInterface: 0
MIG: 13:02:49 :  locked false  
MIG: 13:02:49 : HDL Language: Verilog
MIG: 13:02:49 : compInfo: true
MIG: 13:02:49 : Vivado Options xc7a200t fbg676 -2
MIG: 13:02:49 : 1: xc7a200t 2: fbg676 3: -2
MIG: 13:02:49 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 13:02:49 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 13:02:49 : I am in catch area
MIG: 13:02:49 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 13:03:06 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 13:03:06 : Component_Name: design_1_mig_7series_0_0
MIG: 13:03:06 : Moving design_1_mig_7series_0_0 ...
MIG: 13:03:06 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 13:03:06 : Moving design_1_mig_7series_0_0.veo ...
MIG: 13:03:06 : XGUI hdlLanguage: Verilog
MIG: 13:03:06 : xgui vivado_mode: xpg_bd
MIG: 13:03:06 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 13:03:06 : Reading /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 13:03:08 : 1
MIG: 13:03:08 : Inside fn mem: DDR3
MIG: 13:03:08 : Inside fn detect_uiclk: 100000000
MIG: 13:03:08 : cntrl:  memtype: DDR3
MIG: 13:03:08 : 800
MIG: 13:03:08 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 13:03:08 : 
MIG: 13:03:08 : 1
MIG: 13:03:08 : 100000000
MIG: 13:03:08 : 
MIG: 13:03:08 :  polarity_value: 0
MIG: 13:03:08 : ACTIVE_HIGH
MIG: 13:03:08 : 
MIG: 13:03:08 : cntrl:  memtype: DDR3
MIG: 13:03:08 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 13:03:08 : TRUE
MIG: 13:03:08 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 13:03:08 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "FALSE"
MIG: 13:03:08 : 
MIG: 13:03:08 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> FALSE
MIG: 13:03:08 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 13:03:08 : 
MIG: 13:03:08 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 13:03:08 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 13:03:08 : 
MIG: 13:03:08 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 13:03:08 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 13:03:08 : 
MIG: 13:03:08 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 13:03:08 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 4.000
MIG: 13:03:08 : Prasad ----: possibleMaxVcoVal:: 800
MIG: 13:03:08 : 200000000
MIG: 13:03:08 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 200000000
MIG: 13:03:08 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 1
MIG: 13:03:08 : Prasad ----: possibleMaxVcoVal:: 800
MIG: 13:03:08 : 800000000
MIG: 13:03:08 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 800000000
MIG: 13:03:08 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 13:03:08 : Prasad ----: possibleMaxVcoVal:: 800
MIG: 13:03:08 : 800000000
MIG: 13:03:08 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 13:03:08 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 13:03:08 : Prasad ----: possibleMaxVcoVal:: 800
MIG: 13:03:08 : 800000000
MIG: 13:03:08 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 13:03:08 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 13:03:08 : Prasad ----: possibleMaxVcoVal:: 800
MIG: 13:03:08 : 800000000
MIG: 13:03:08 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 13:03:08 : 
MIG: 13:03:08 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 13:03:08 : 
MIG: 13:03:08 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 13:03:08 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 13:03:08 : 
MIG: 13:03:08 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 13:03:08 : 
MIG: 13:03:08 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 13:03:08 : 
MIG: 13:03:08 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 13:03:08 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 13:03:08 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 13:03:08 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 13:03:08 : 8
MIG: 13:03:08 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 13:03:08 : 64
MIG: 13:03:08 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 13:03:08 : 8
MIG: 13:03:08 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 13:03:08 : 3
MIG: 13:03:08 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 13:03:08 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 13:03:08 : 
MIG: 13:03:08 :  Valid Param: ECC ==> OFF
MIG: 13:03:08 : 64
MIG: 13:03:08 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 13:03:08 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 13:03:08 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 13:03:08 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "ROW_BANK_COLUMN"
MIG: 13:03:08 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 13:03:08 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 13:03:08 : 
MIG: 13:03:08 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 13:03:08 : 
MIG: 13:03:08 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 13:03:08 : 28
MIG: 13:03:08 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 13:03:08 : 
MIG: 13:03:08 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 13:03:08 : 
MIG: 13:03:08 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 13:03:08 : 
MIG: 13:03:08 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 13:03:08 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 13:03:08 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 13:03:08 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 13:03:08 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 13:03:08 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 13:03:08 :  Invalid Param: DDR3_AL ==> "0"
MIG: 13:03:08 :  Invalid Param: DDR3_nAL ==> 0
MIG: 13:03:08 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 13:03:08 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 13:03:08 :  Invalid Param: DDR3_CL ==> 6
MIG: 13:03:08 :  Invalid Param: DDR3_CWL ==> 5
MIG: 13:03:08 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 13:03:08 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 13:03:08 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 13:03:08 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 13:03:08 : 
MIG: 13:03:08 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 13:03:08 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 13:03:08 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 13:03:08 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 13:03:08 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 13:03:08 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 13:03:08 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 13:03:08 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 13:03:08 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 13:03:08 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 13:03:08 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 13:03:08 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 13:03:08 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 13:03:08 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 13:03:08 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 13:03:08 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "FALSE"
MIG: 13:03:08 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 13:03:08 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 13:03:08 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 13:03:08 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 4.000
MIG: 13:03:08 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 1
MIG: 13:03:08 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 13:03:08 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 13:03:08 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 13:03:08 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 13:03:08 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 13:03:08 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 13:03:08 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 13:03:08 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 13:03:08 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 13:03:08 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 13:03:08 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 13:03:08 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 13:03:08 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 13:03:08 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 13:03:08 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 13:03:08 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 13:03:08 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 13:03:08 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 13:03:08 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 13:03:08 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 13:03:08 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 13:03:08 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 13:03:08 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 13:03:08 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 13:03:08 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 13:03:08 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 13:03:08 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 13:03:08 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 13:03:08 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 13:03:08 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'hFFE_F30_CB4_000
MIG: 13:03:08 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 13:03:08 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_12
MIG: 13:03:08 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_132_136_135_133_139_124_131_129_137_134_13A_128_138_13B
MIG: 13:03:08 :  Invalid Param: DDR3_BANK_MAP ==> 36'h125_12A_12B
MIG: 13:03:08 :  Invalid Param: DDR3_CAS_MAP ==> 12'h115
MIG: 13:03:08 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 13:03:08 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 13:03:08 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_112
MIG: 13:03:08 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_114
MIG: 13:03:08 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 13:03:08 :  Invalid Param: DDR3_RAS_MAP ==> 12'h11A
MIG: 13:03:08 :  Invalid Param: DDR3_WE_MAP ==> 12'h11B
MIG: 13:03:08 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_03_02_01_00_23_22_21_20
MIG: 13:03:08 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h209_207_206_205_204_203_202_201
MIG: 13:03:08 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h219_218_217_216_215_214_213_212
MIG: 13:03:08 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h229_228_227_226_225_224_223_222
MIG: 13:03:08 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h239_238_237_236_235_234_233_232
MIG: 13:03:08 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h009_007_006_005_004_003_002_001
MIG: 13:03:08 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h019_018_017_016_015_014_013_012
MIG: 13:03:08 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h029_028_027_026_025_024_023_022
MIG: 13:03:08 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h039_038_037_036_035_034_033_032
MIG: 13:03:08 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:03:08 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:03:08 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:03:08 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:03:08 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:03:08 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:03:08 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:03:08 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:03:08 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:03:08 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:03:08 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_031_021_011_000_231_221_211_200
MIG: 13:03:08 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 13:03:08 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 13:03:08 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 13:03:08 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 13:03:08 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 13:03:08 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 13:03:08 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 13:03:08 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 13:03:08 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 13:03:08 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 13:03:08 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 13:03:08 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 13:03:08 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 13:03:08 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 13:03:08 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 13:03:08 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 13:03:08 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 13:03:08 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 13:03:08 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 13:03:08 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 13:03:08 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 13:03:08 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 13:03:08 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 13:03:08 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 13:03:08 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 13:03:08 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 13:03:08 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 13:03:08 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 13:03:08 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 13:03:08 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 13:03:08 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 13:03:08 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 13:03:08 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 13:03:08 : 4
MIG: 13:03:08 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 13:03:08 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 13:03:08 : TRUE
MIG: 13:03:08 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 13:03:08 : 3
MIG: 13:03:08 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 13:03:08 : 1073741824
MIG: 13:03:08 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 13:03:08 : 30
MIG: 13:03:08 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 13:03:08 : 
MIG: 13:03:08 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 13:03:08 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 13:03:08 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 13:03:08 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 13:03:08 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 13:03:08 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 13:03:08 : 
MIG: 13:03:08 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 13:03:08 : 
MIG: 13:03:08 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 13:03:08 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 13:03:08 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 13:03:08 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 13:03:08 : 
MIG: 13:03:08 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 13:03:08 : 
MIG: 13:03:08 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 13:03:08 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 13:03:08 : 
MIG: 13:03:08 : NONE
MIG: 13:03:08 : 
MIG: 13:03:08 : Same Interface
MIG: 13:05:52 : Running synthesis.xit
MIG: 13:05:52 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 13:05:52 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 13:05:52 : ################# RUNNING MIG BATCH ###################
MIG: 13:05:52 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 13:05:52 : synp_flow:  -- synthesis_mode: Other
MIG: 13:05:52 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 13:05:52 : vivado_mode: xpg_bd
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 1
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 : isPortInterface: 0
MIG: 13:05:52 :  locked false  
MIG: 13:05:52 : HDL Language: Verilog
MIG: 13:05:52 : compInfo: false
MIG: 13:05:52 : Vivado Options xc7a200t fbg676 -2
MIG: 13:05:52 : 1: xc7a200t 2: fbg676 3: -2
MIG: 13:05:52 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 13:05:52 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 13:05:52 : I am in catch area
MIG: 13:05:52 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 13:06:09 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 13:06:09 : Component_Name: design_1_mig_7series_0_0
MIG: 13:06:09 : Moving design_1_mig_7series_0_0 ...
MIG: 13:06:09 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 13:06:09 : Moving design_1_mig_7series_0_0.veo ...
MIG: 13:06:09 : Running vlog_synth_rpr.xit
MIG: 13:06:10 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 13:06:10 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 13:06:10 : ################# RUNNING MIG BATCH ###################
MIG: 13:06:10 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 13:06:10 : synp_flow:  -- synthesis_mode: Other
MIG: 13:06:10 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 13:06:10 : vivado_mode: xpg_bd
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 1
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 : isPortInterface: 0
MIG: 13:06:10 :  locked false  
MIG: 13:06:10 : HDL Language: Verilog
MIG: 13:06:10 : compInfo: false
MIG: 13:06:10 : Vivado Options xc7a200t fbg676 -2
MIG: 13:06:10 : 1: xc7a200t 2: fbg676 3: -2
MIG: 13:06:10 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 13:06:10 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 13:06:10 : I am in catch area
MIG: 13:06:10 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 13:06:27 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 13:06:27 : Component_Name: design_1_mig_7series_0_0
MIG: 13:06:27 : Moving design_1_mig_7series_0_0 ...
MIG: 13:06:27 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 13:06:27 : Moving design_1_mig_7series_0_0.veo ...
MIG: 13:06:27 : Running implementation.xit
MIG: 13:06:27 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 13:06:27 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 13:06:27 : ################# RUNNING MIG BATCH ###################
MIG: 13:06:27 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 13:06:27 : synp_flow:  -- synthesis_mode: Other
MIG: 13:06:27 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 13:06:27 : vivado_mode: xpg_bd
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 1
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 : isPortInterface: 0
MIG: 13:06:27 :  locked false  
MIG: 13:06:27 : HDL Language: Verilog
MIG: 13:06:27 : compInfo: false
MIG: 13:06:27 : Vivado Options xc7a200t fbg676 -2
MIG: 13:06:27 : 1: xc7a200t 2: fbg676 3: -2
MIG: 13:06:27 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 13:06:27 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 13:06:27 : I am in catch area
MIG: 13:06:27 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 13:06:45 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 13:06:45 : Component_Name: design_1_mig_7series_0_0
MIG: 13:06:45 : Moving design_1_mig_7series_0_0 ...
MIG: 13:06:45 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 13:06:45 : Moving design_1_mig_7series_0_0.veo ...
MIG: 10:38:19 : xml_input_file: mig_a.prj
MIG: 10:38:20 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 10:38:20 : xml_input_file: mig_a.prj
MIG: 10:38:20 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 10:38:20 : xml_input_file: mig_a.prj
MIG: 10:38:20 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 10:38:20 : xml_input_file: mig_a.prj
MIG: 10:38:20 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 10:38:20 : In updateAllModelParams
MIG: 10:38:20 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 10:38:20 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 10:38:20 : ################# RUNNING MIG BATCH ###################
MIG: 10:38:20 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 10:38:20 : synp_flow:  -- synthesis_mode: Other
MIG: 10:38:20 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 10:38:20 : vivado_mode: xpg_bd
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 1
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 : isPortInterface: 0
MIG: 10:38:20 :  locked false  
MIG: 10:38:20 : HDL Language: Verilog
MIG: 10:38:20 : compInfo: true
MIG: 10:38:20 : Vivado Options xc7a200t fbg676 -2
MIG: 10:38:20 : 1: xc7a200t 2: fbg676 3: -2
MIG: 10:38:20 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 10:38:20 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 10:38:20 : I am in catch area
MIG: 10:38:20 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 10:38:40 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 10:38:40 : Component_Name: design_1_mig_7series_0_0
MIG: 10:38:40 : Moving design_1_mig_7series_0_0.veo ...
MIG: 10:38:40 : Moving design_1_mig_7series_0_0 ...
MIG: 10:38:40 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 10:38:40 : XGUI hdlLanguage: Verilog
MIG: 10:38:40 : xgui vivado_mode: xpg_bd
MIG: 10:38:40 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 10:38:40 : Reading /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 10:38:41 : 
MIG: 10:38:41 : Inside fn mem: DDR3
MIG: 10:38:41 : Inside fn detect_uiclk: 100000000
MIG: 10:38:41 : cntrl:  memtype: DDR3
MIG: 10:38:41 : 
MIG: 10:38:41 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 10:38:41 : 
MIG: 10:38:41 : 
MIG: 10:38:41 : 
MIG: 10:38:41 : 
MIG: 10:38:41 :  polarity_value: 0
MIG: 10:38:41 : 
MIG: 10:38:41 : 
MIG: 10:38:41 : cntrl:  memtype: DDR3
MIG: 10:38:41 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 10:38:41 : 
MIG: 10:38:41 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 10:38:41 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "FALSE"
MIG: 10:38:41 : 
MIG: 10:38:41 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> FALSE
MIG: 10:38:41 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 10:38:41 : 
MIG: 10:38:41 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 10:38:41 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 10:38:41 : 
MIG: 10:38:41 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 10:38:41 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 10:38:41 : 
MIG: 10:38:41 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 10:38:41 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 4.000
MIG: 10:38:41 : Prasad ----: possibleMaxVcoVal:: 800
MIG: 10:38:41 : 
MIG: 10:38:41 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 200000000
MIG: 10:38:41 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 1
MIG: 10:38:41 : Prasad ----: possibleMaxVcoVal:: 800
MIG: 10:38:41 : 
MIG: 10:38:41 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 800000000
MIG: 10:38:41 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 10:38:41 : Prasad ----: possibleMaxVcoVal:: 800
MIG: 10:38:41 : 
MIG: 10:38:41 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 10:38:41 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 10:38:41 : Prasad ----: possibleMaxVcoVal:: 800
MIG: 10:38:41 : 
MIG: 10:38:41 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 10:38:41 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 10:38:41 : Prasad ----: possibleMaxVcoVal:: 800
MIG: 10:38:41 : 
MIG: 10:38:41 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 10:38:41 : 
MIG: 10:38:41 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 10:38:41 : 
MIG: 10:38:41 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 10:38:41 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 10:38:41 : 
MIG: 10:38:41 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 10:38:41 : 
MIG: 10:38:41 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 10:38:41 : 
MIG: 10:38:41 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 10:38:41 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 10:38:41 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 10:38:41 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 10:38:41 : 
MIG: 10:38:41 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 10:38:41 : 
MIG: 10:38:41 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 10:38:41 : 
MIG: 10:38:41 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 10:38:41 : 
MIG: 10:38:41 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 10:38:41 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 10:38:41 : 
MIG: 10:38:41 :  Valid Param: ECC ==> OFF
MIG: 10:38:41 : 
MIG: 10:38:41 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 10:38:41 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 10:38:41 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 10:38:41 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "ROW_BANK_COLUMN"
MIG: 10:38:41 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 10:38:41 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 10:38:41 : 
MIG: 10:38:41 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 10:38:41 : 
MIG: 10:38:41 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 10:38:41 : 
MIG: 10:38:41 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 10:38:41 : 
MIG: 10:38:41 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 10:38:41 : 
MIG: 10:38:41 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 10:38:41 : 
MIG: 10:38:41 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 10:38:41 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 10:38:41 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 10:38:41 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 10:38:41 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 10:38:41 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 10:38:41 :  Invalid Param: DDR3_AL ==> "0"
MIG: 10:38:41 :  Invalid Param: DDR3_nAL ==> 0
MIG: 10:38:41 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 10:38:41 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 10:38:41 :  Invalid Param: DDR3_CL ==> 6
MIG: 10:38:41 :  Invalid Param: DDR3_CWL ==> 5
MIG: 10:38:41 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 10:38:41 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 10:38:41 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 10:38:41 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 10:38:41 : 
MIG: 10:38:41 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 10:38:41 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 10:38:41 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 10:38:41 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 10:38:41 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 10:38:41 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 10:38:41 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 10:38:41 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 10:38:41 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 10:38:41 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 10:38:41 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 10:38:41 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 10:38:41 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 10:38:41 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 10:38:41 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 10:38:41 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "FALSE"
MIG: 10:38:41 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 10:38:41 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 10:38:41 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 10:38:41 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 4.000
MIG: 10:38:41 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 1
MIG: 10:38:41 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 10:38:41 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 10:38:41 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 10:38:41 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 10:38:41 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 10:38:41 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 10:38:41 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 10:38:41 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 10:38:41 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 10:38:41 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 10:38:41 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 10:38:41 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 10:38:41 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 10:38:41 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 10:38:41 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 10:38:41 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 10:38:41 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 10:38:41 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 10:38:41 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 10:38:41 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 10:38:41 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 10:38:41 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 10:38:41 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 10:38:41 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 10:38:41 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 10:38:41 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 10:38:41 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 10:38:41 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 10:38:41 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 10:38:41 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'hFFE_F30_CB4_000
MIG: 10:38:41 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 10:38:41 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_12
MIG: 10:38:41 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_132_136_135_133_139_124_131_129_137_134_13A_128_138_13B
MIG: 10:38:41 :  Invalid Param: DDR3_BANK_MAP ==> 36'h125_12A_12B
MIG: 10:38:41 :  Invalid Param: DDR3_CAS_MAP ==> 12'h115
MIG: 10:38:41 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 10:38:41 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 10:38:41 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_112
MIG: 10:38:41 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_114
MIG: 10:38:41 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 10:38:41 :  Invalid Param: DDR3_RAS_MAP ==> 12'h11A
MIG: 10:38:41 :  Invalid Param: DDR3_WE_MAP ==> 12'h11B
MIG: 10:38:41 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_03_02_01_00_23_22_21_20
MIG: 10:38:41 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h209_207_206_205_204_203_202_201
MIG: 10:38:41 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h219_218_217_216_215_214_213_212
MIG: 10:38:41 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h229_228_227_226_225_224_223_222
MIG: 10:38:41 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h239_238_237_236_235_234_233_232
MIG: 10:38:41 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h009_007_006_005_004_003_002_001
MIG: 10:38:41 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h019_018_017_016_015_014_013_012
MIG: 10:38:41 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h029_028_027_026_025_024_023_022
MIG: 10:38:41 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h039_038_037_036_035_034_033_032
MIG: 10:38:41 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:38:41 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:38:41 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:38:41 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:38:41 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:38:41 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:38:41 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:38:41 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:38:41 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:38:41 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:38:41 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_031_021_011_000_231_221_211_200
MIG: 10:38:41 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 10:38:41 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 10:38:41 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 10:38:41 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 10:38:41 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 10:38:41 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 10:38:41 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 10:38:41 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 10:38:41 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 10:38:41 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 10:38:41 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 10:38:41 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 10:38:41 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 10:38:41 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 10:38:41 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 10:38:41 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 10:38:41 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 10:38:41 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 10:38:41 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 10:38:41 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 10:38:41 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 10:38:41 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 10:38:41 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 10:38:41 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 10:38:41 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 10:38:41 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 10:38:41 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 10:38:41 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 10:38:41 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 10:38:41 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 10:38:41 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 10:38:41 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 10:38:41 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 10:38:41 : 
MIG: 10:38:41 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 10:38:41 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 10:38:41 : 
MIG: 10:38:41 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 10:38:41 : 
MIG: 10:38:41 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 10:38:41 : 
MIG: 10:38:41 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 10:38:41 : 
MIG: 10:38:41 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 10:38:41 : 
MIG: 10:38:41 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 10:38:41 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 10:38:41 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 10:38:41 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 10:38:41 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 10:38:41 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 10:38:41 : 
MIG: 10:38:41 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 10:38:41 : 
MIG: 10:38:41 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 10:38:41 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 10:38:41 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 10:38:41 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 10:38:41 : 
MIG: 10:38:41 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 10:38:41 : 
MIG: 10:38:41 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 10:38:41 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 10:38:41 : 
MIG: 10:38:41 : 
MIG: 10:38:41 : 
MIG: 10:38:41 : Same Interface
MIG: 17:31:28 : xml_input_file: mig_a.prj
MIG: 17:31:28 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 17:31:28 : xml_input_file: mig_a.prj
MIG: 17:31:28 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 17:31:28 : xml_input_file: mig_a.prj
MIG: 17:31:28 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 17:31:28 : xml_input_file: mig_a.prj
MIG: 17:31:28 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 17:31:28 : In updateAllModelParams
MIG: 17:31:28 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 17:31:28 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 17:31:28 : ################# RUNNING MIG BATCH ###################
MIG: 17:31:28 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:31:28 : synp_flow:  -- synthesis_mode: Other
MIG: 17:31:28 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:31:28 : vivado_mode: xpg_bd
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 1
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 : isPortInterface: 0
MIG: 17:31:28 :  locked false  
MIG: 17:31:28 : HDL Language: Verilog
MIG: 17:31:28 : compInfo: true
MIG: 17:31:28 : Vivado Options xc7a200t fbg676 -2
MIG: 17:31:28 : 1: xc7a200t 2: fbg676 3: -2
MIG: 17:31:29 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 17:31:29 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 17:31:29 : I am in catch area
MIG: 17:31:29 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:31:53 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 17:31:53 : Component_Name: design_1_mig_7series_0_0
MIG: 17:31:53 : Moving design_1_mig_7series_0_0 ...
MIG: 17:31:54 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:31:54 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:31:54 : XGUI hdlLanguage: Verilog
MIG: 17:31:54 : xgui vivado_mode: xpg_bd
MIG: 17:31:54 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 17:31:54 : Reading /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 17:31:55 : 
MIG: 17:31:55 : Inside fn mem: DDR3
MIG: 17:31:55 : Inside fn detect_uiclk: 100000000
MIG: 17:31:55 : cntrl:  memtype: DDR3
MIG: 17:31:55 : 
MIG: 17:31:55 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 17:31:55 : 
MIG: 17:31:55 : 
MIG: 17:31:55 : 
MIG: 17:31:55 : 
MIG: 17:31:55 :  polarity_value: 0
MIG: 17:31:55 : 
MIG: 17:31:55 : 
MIG: 17:31:55 : cntrl:  memtype: DDR3
MIG: 17:31:55 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 17:31:55 : 
MIG: 17:31:55 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 17:31:55 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "FALSE"
MIG: 17:31:55 : 
MIG: 17:31:55 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> FALSE
MIG: 17:31:55 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 17:31:55 : 
MIG: 17:31:55 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 17:31:55 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 17:31:55 : 
MIG: 17:31:55 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 17:31:55 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 17:31:55 : 
MIG: 17:31:55 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 17:31:55 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 4.000
MIG: 17:31:55 : Prasad ----: possibleMaxVcoVal:: 800
MIG: 17:31:55 : 
MIG: 17:31:55 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 200000000
MIG: 17:31:55 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 1
MIG: 17:31:55 : Prasad ----: possibleMaxVcoVal:: 800
MIG: 17:31:55 : 
MIG: 17:31:55 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 800000000
MIG: 17:31:55 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 17:31:55 : Prasad ----: possibleMaxVcoVal:: 800
MIG: 17:31:55 : 
MIG: 17:31:55 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 17:31:55 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 17:31:55 : Prasad ----: possibleMaxVcoVal:: 800
MIG: 17:31:55 : 
MIG: 17:31:55 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 17:31:55 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 17:31:55 : Prasad ----: possibleMaxVcoVal:: 800
MIG: 17:31:55 : 
MIG: 17:31:55 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 17:31:55 : 
MIG: 17:31:55 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 17:31:55 : 
MIG: 17:31:55 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 17:31:55 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 17:31:55 : 
MIG: 17:31:55 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 17:31:55 : 
MIG: 17:31:55 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 17:31:55 : 
MIG: 17:31:55 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 17:31:55 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 17:31:55 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 17:31:55 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 17:31:55 : 
MIG: 17:31:55 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 17:31:55 : 
MIG: 17:31:55 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 17:31:55 : 
MIG: 17:31:55 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 17:31:55 : 
MIG: 17:31:55 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 17:31:55 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 17:31:55 : 
MIG: 17:31:55 :  Valid Param: ECC ==> OFF
MIG: 17:31:55 : 
MIG: 17:31:55 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 17:31:55 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 17:31:55 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 17:31:55 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "ROW_BANK_COLUMN"
MIG: 17:31:55 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 17:31:55 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 17:31:55 : 
MIG: 17:31:55 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 17:31:55 : 
MIG: 17:31:55 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 17:31:55 : 
MIG: 17:31:55 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 17:31:55 : 
MIG: 17:31:55 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 17:31:55 : 
MIG: 17:31:55 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 17:31:55 : 
MIG: 17:31:55 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 17:31:55 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 17:31:55 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 17:31:55 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 17:31:55 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 17:31:55 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 17:31:55 :  Invalid Param: DDR3_AL ==> "0"
MIG: 17:31:55 :  Invalid Param: DDR3_nAL ==> 0
MIG: 17:31:55 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 17:31:55 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 17:31:55 :  Invalid Param: DDR3_CL ==> 6
MIG: 17:31:55 :  Invalid Param: DDR3_CWL ==> 5
MIG: 17:31:55 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 17:31:55 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 17:31:55 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 17:31:55 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 17:31:55 : 
MIG: 17:31:55 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 17:31:55 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 17:31:55 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 17:31:55 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 17:31:55 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 17:31:55 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 17:31:55 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 17:31:55 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 17:31:55 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 17:31:55 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 17:31:55 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 17:31:55 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 17:31:55 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 17:31:55 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 17:31:55 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 17:31:55 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "FALSE"
MIG: 17:31:55 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 17:31:55 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 17:31:55 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 17:31:55 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 4.000
MIG: 17:31:55 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 1
MIG: 17:31:55 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 17:31:55 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 17:31:55 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 17:31:55 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 17:31:55 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 17:31:55 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 17:31:55 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 17:31:55 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 17:31:55 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 17:31:55 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 17:31:55 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 17:31:55 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 17:31:55 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 17:31:55 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 17:31:55 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 17:31:55 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 17:31:55 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 17:31:55 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 17:31:55 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 17:31:55 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 17:31:55 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 17:31:55 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 17:31:55 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 17:31:55 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 17:31:55 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 17:31:55 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 17:31:55 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 17:31:55 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 17:31:55 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 17:31:55 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'hFFE_F30_CB4_000
MIG: 17:31:55 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 17:31:55 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_12
MIG: 17:31:55 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_132_136_135_133_139_124_131_129_137_134_13A_128_138_13B
MIG: 17:31:55 :  Invalid Param: DDR3_BANK_MAP ==> 36'h125_12A_12B
MIG: 17:31:55 :  Invalid Param: DDR3_CAS_MAP ==> 12'h115
MIG: 17:31:55 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 17:31:55 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 17:31:55 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_112
MIG: 17:31:55 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_114
MIG: 17:31:55 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 17:31:55 :  Invalid Param: DDR3_RAS_MAP ==> 12'h11A
MIG: 17:31:55 :  Invalid Param: DDR3_WE_MAP ==> 12'h11B
MIG: 17:31:55 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_03_02_01_00_23_22_21_20
MIG: 17:31:55 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h209_207_206_205_204_203_202_201
MIG: 17:31:55 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h219_218_217_216_215_214_213_212
MIG: 17:31:55 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h229_228_227_226_225_224_223_222
MIG: 17:31:55 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h239_238_237_236_235_234_233_232
MIG: 17:31:55 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h009_007_006_005_004_003_002_001
MIG: 17:31:55 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h019_018_017_016_015_014_013_012
MIG: 17:31:55 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h029_028_027_026_025_024_023_022
MIG: 17:31:55 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h039_038_037_036_035_034_033_032
MIG: 17:31:55 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:31:55 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:31:55 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:31:55 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:31:55 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:31:55 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:31:55 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:31:55 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:31:55 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:31:55 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:31:55 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_031_021_011_000_231_221_211_200
MIG: 17:31:55 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 17:31:55 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 17:31:55 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 17:31:55 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 17:31:55 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 17:31:55 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 17:31:55 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 17:31:55 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 17:31:55 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 17:31:55 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 17:31:55 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 17:31:55 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 17:31:55 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 17:31:55 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 17:31:55 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 17:31:55 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 17:31:55 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 17:31:55 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 17:31:55 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 17:31:55 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 17:31:55 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 17:31:55 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 17:31:55 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 17:31:55 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 17:31:55 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 17:31:55 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 17:31:55 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 17:31:55 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 17:31:55 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 17:31:55 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 17:31:55 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 17:31:55 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 17:31:55 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 17:31:55 : 
MIG: 17:31:55 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 17:31:55 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 17:31:55 : 
MIG: 17:31:55 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 17:31:55 : 
MIG: 17:31:55 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 17:31:55 : 
MIG: 17:31:55 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 17:31:55 : 
MIG: 17:31:55 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 17:31:55 : 
MIG: 17:31:55 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 17:31:55 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 17:31:55 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 17:31:55 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 17:31:55 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 17:31:55 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 17:31:55 : 
MIG: 17:31:55 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 17:31:55 : 
MIG: 17:31:55 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 17:31:55 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 17:31:55 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 17:31:55 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 17:31:55 : 
MIG: 17:31:55 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 17:31:55 : 
MIG: 17:31:55 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 17:31:55 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 17:31:55 : 
MIG: 17:31:55 : 
MIG: 17:31:55 : 
MIG: 17:31:55 : Same Interface
MIG: 10:37:18 : Running simulation.xit
MIG: 10:37:18 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 10:37:18 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 10:37:18 : ################# RUNNING MIG BATCH ###################
MIG: 10:37:18 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 10:37:18 : synp_flow:  -- synthesis_mode: Other
MIG: 10:37:18 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 10:37:18 : vivado_mode: xpg_bd
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 1
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 : isPortInterface: 0
MIG: 10:37:18 :  locked false  
MIG: 10:37:18 : HDL Language: Verilog
MIG: 10:37:18 : compInfo: false
MIG: 10:37:18 : Vivado Options xc7a200t fbg676 -2
MIG: 10:37:18 : 1: xc7a200t 2: fbg676 3: -2
MIG: 10:37:18 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 10:37:18 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 10:37:18 : I am in catch area
MIG: 10:37:18 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 10:37:39 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 10:37:39 : Component_Name: design_1_mig_7series_0_0
MIG: 10:37:39 : Moving design_1_mig_7series_0_0 ...
MIG: 10:37:39 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 10:37:39 : Moving design_1_mig_7series_0_0.veo ...
MIG: 10:37:39 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 10:37:39 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 10:37:39 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 10:37:39 : ################# RUNNING MIG BATCH ###################
MIG: 10:37:39 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 10:37:39 : synp_flow:  -- synthesis_mode: Other
MIG: 10:37:39 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 10:37:39 : vivado_mode: xpg_bd
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 1
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 : isPortInterface: 0
MIG: 10:37:39 :  locked false  
MIG: 10:37:39 : HDL Language: Verilog
MIG: 10:37:39 : compInfo: false
MIG: 10:37:39 : Vivado Options xc7a200t fbg676 -2
MIG: 10:37:39 : 1: xc7a200t 2: fbg676 3: -2
MIG: 10:37:39 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 10:37:39 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 10:37:39 : I am in catch area
MIG: 10:37:39 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 10:38:01 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 10:38:01 : Component_Name: design_1_mig_7series_0_0
MIG: 10:38:01 : Moving design_1_mig_7series_0_0 ...
MIG: 10:38:01 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 10:38:01 : Moving design_1_mig_7series_0_0.veo ...
MIG: 18:39:36 : xml_input_file: mig_a.prj
MIG: 18:39:36 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 18:39:36 : xml_input_file: mig_a.prj
MIG: 18:39:36 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 18:39:47 : ################# RUNNING MIG BATCH ###################
MIG: 18:39:47 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 18:39:47 : synp_flow:  -- synthesis_mode: Other
MIG: 18:39:47 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 18:39:47 : vivado_mode: xpg_bd
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 1
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 : isPortInterface: 0
MIG: 18:39:47 :  locked false  
MIG: 18:39:47 : HDL Language: Verilog
MIG: 18:39:47 : compInfo: false
MIG: 18:39:47 : Vivado Options xc7a200t fbg676 -2
MIG: 18:39:47 : 1: xc7a200t 2: fbg676 3: -2
MIG: 18:39:47 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 18:39:47 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 18:39:47 : I am in catch area
MIG: 18:39:47 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 18:40:09 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 18:40:09 : Component_Name: design_1_mig_7series_0_0
MIG: 18:40:09 : Moving design_1_mig_7series_0_0 ...
MIG: 18:40:09 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 18:40:09 : Moving design_1_mig_7series_0_0.veo ...
MIG: 18:40:09 : Running synthesis.xit
MIG: 18:40:09 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 18:40:09 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 18:40:09 : ################# RUNNING MIG BATCH ###################
MIG: 18:40:09 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 18:40:09 : synp_flow:  -- synthesis_mode: Other
MIG: 18:40:09 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 18:40:09 : vivado_mode: xpg_bd
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 1
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 : isPortInterface: 0
MIG: 18:40:09 :  locked false  
MIG: 18:40:09 : HDL Language: Verilog
MIG: 18:40:09 : compInfo: false
MIG: 18:40:09 : Vivado Options xc7a200t fbg676 -2
MIG: 18:40:09 : 1: xc7a200t 2: fbg676 3: -2
MIG: 18:40:09 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 18:40:09 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 18:40:09 : I am in catch area
MIG: 18:40:09 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 18:40:30 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 18:40:30 : Component_Name: design_1_mig_7series_0_0
MIG: 18:40:30 : Moving design_1_mig_7series_0_0 ...
MIG: 18:40:30 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 18:40:30 : Moving design_1_mig_7series_0_0.veo ...
MIG: 18:40:30 : Running vlog_synth_rpr.xit
MIG: 18:40:30 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 18:40:30 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 18:40:30 : ################# RUNNING MIG BATCH ###################
MIG: 18:40:30 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 18:40:30 : synp_flow:  -- synthesis_mode: Other
MIG: 18:40:30 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 18:40:30 : vivado_mode: xpg_bd
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 1
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 :  locked false  
MIG: 18:40:30 : HDL Language: Verilog
MIG: 18:40:30 : compInfo: false
MIG: 18:40:30 : Vivado Options xc7a200t fbg676 -2
MIG: 18:40:30 : 1: xc7a200t 2: fbg676 3: -2
MIG: 18:40:30 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 18:40:30 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 18:40:30 : I am in catch area
MIG: 18:40:30 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 18:40:51 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 18:40:51 : Component_Name: design_1_mig_7series_0_0
MIG: 18:40:51 : Moving design_1_mig_7series_0_0 ...
MIG: 18:40:51 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 18:40:51 : Moving design_1_mig_7series_0_0.veo ...
MIG: 18:40:52 : Running simulation.xit
MIG: 18:40:52 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 18:40:52 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 18:40:52 : ################# RUNNING MIG BATCH ###################
MIG: 18:40:52 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 18:40:52 : synp_flow:  -- synthesis_mode: Other
MIG: 18:40:52 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 18:40:52 : vivado_mode: xpg_bd
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 1
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 : isPortInterface: 0
MIG: 18:40:52 :  locked false  
MIG: 18:40:52 : HDL Language: Verilog
MIG: 18:40:52 : compInfo: false
MIG: 18:40:52 : Vivado Options xc7a200t fbg676 -2
MIG: 18:40:52 : 1: xc7a200t 2: fbg676 3: -2
MIG: 18:40:52 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 18:40:52 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 18:40:52 : I am in catch area
MIG: 18:40:52 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 18:41:13 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 18:41:13 : Component_Name: design_1_mig_7series_0_0
MIG: 18:41:13 : Moving design_1_mig_7series_0_0 ...
MIG: 18:41:13 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 18:41:13 : Moving design_1_mig_7series_0_0.veo ...
MIG: 18:41:13 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 18:41:13 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 18:41:13 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 18:41:13 : ################# RUNNING MIG BATCH ###################
MIG: 18:41:13 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 18:41:13 : synp_flow:  -- synthesis_mode: Other
MIG: 18:41:13 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 18:41:13 : vivado_mode: xpg_bd
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 1
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 : isPortInterface: 0
MIG: 18:41:13 :  locked false  
MIG: 18:41:13 : HDL Language: Verilog
MIG: 18:41:13 : compInfo: false
MIG: 18:41:13 : Vivado Options xc7a200t fbg676 -2
MIG: 18:41:13 : 1: xc7a200t 2: fbg676 3: -2
MIG: 18:41:13 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 18:41:13 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 18:41:13 : I am in catch area
MIG: 18:41:13 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 18:41:34 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 18:41:34 : Component_Name: design_1_mig_7series_0_0
MIG: 18:41:34 : Moving design_1_mig_7series_0_0 ...
MIG: 18:41:34 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 18:41:34 : Moving design_1_mig_7series_0_0.veo ...
MIG: 18:41:35 : Running implementation.xit
MIG: 18:41:35 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 18:41:35 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 18:41:35 : ################# RUNNING MIG BATCH ###################
MIG: 18:41:35 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 18:41:35 : synp_flow:  -- synthesis_mode: Other
MIG: 18:41:35 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 18:41:35 : vivado_mode: xpg_bd
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 1
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 : isPortInterface: 0
MIG: 18:41:35 :  locked false  
MIG: 18:41:35 : HDL Language: Verilog
MIG: 18:41:35 : compInfo: false
MIG: 18:41:35 : Vivado Options xc7a200t fbg676 -2
MIG: 18:41:35 : 1: xc7a200t 2: fbg676 3: -2
MIG: 18:41:35 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 18:41:35 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 18:41:35 : I am in catch area
MIG: 18:41:35 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 18:41:56 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 18:41:56 : Component_Name: design_1_mig_7series_0_0
MIG: 18:41:56 : Moving design_1_mig_7series_0_0 ...
MIG: 18:41:56 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 18:41:56 : Moving design_1_mig_7series_0_0.veo ...
MIG: 09:30:40 : Running synthesis.xit
MIG: 09:30:40 : ################# RUNNING MIG BATCH ###################
MIG: 09:30:40 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 09:30:40 : synp_flow:  -- synthesis_mode: Other
MIG: 09:30:40 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 09:30:40 : vivado_mode: xpg_bd
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 1
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 : isPortInterface: 0
MIG: 09:30:40 :  locked false  
MIG: 09:30:40 : HDL Language: Verilog
MIG: 09:30:40 : compInfo: false
MIG: 09:30:40 : Vivado Options xc7a200t fbg676 -2
MIG: 09:30:40 : 1: xc7a200t 2: fbg676 3: -2
MIG: 09:30:40 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 09:30:40 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 09:30:40 : I am in catch area
MIG: 09:30:40 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 09:31:01 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 09:31:01 : Component_Name: design_1_mig_7series_0_0
MIG: 09:31:01 : Moving design_1_mig_7series_0_0 ...
MIG: 09:31:01 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 09:31:01 : Moving design_1_mig_7series_0_0.veo ...
MIG: 09:31:01 : Running vlog_synth_rpr.xit
MIG: 09:31:01 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 09:31:01 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 09:31:01 : ################# RUNNING MIG BATCH ###################
MIG: 09:31:01 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 09:31:01 : synp_flow:  -- synthesis_mode: Other
MIG: 09:31:01 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 09:31:01 : vivado_mode: xpg_bd
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 1
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 : isPortInterface: 0
MIG: 09:31:01 :  locked false  
MIG: 09:31:01 : HDL Language: Verilog
MIG: 09:31:01 : compInfo: false
MIG: 09:31:01 : Vivado Options xc7a200t fbg676 -2
MIG: 09:31:01 : 1: xc7a200t 2: fbg676 3: -2
MIG: 09:31:01 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 09:31:01 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 09:31:01 : I am in catch area
MIG: 09:31:01 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 09:31:23 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 09:31:23 : Component_Name: design_1_mig_7series_0_0
MIG: 09:31:23 : Moving design_1_mig_7series_0_0 ...
MIG: 09:31:23 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 09:31:23 : Moving design_1_mig_7series_0_0.veo ...
MIG: 09:31:23 : Running implementation.xit
MIG: 09:31:23 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 09:31:23 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 09:31:23 : ################# RUNNING MIG BATCH ###################
MIG: 09:31:23 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 09:31:23 : synp_flow:  -- synthesis_mode: Other
MIG: 09:31:23 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 09:31:23 : vivado_mode: xpg_bd
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 1
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 : isPortInterface: 0
MIG: 09:31:23 :  locked false  
MIG: 09:31:23 : HDL Language: Verilog
MIG: 09:31:23 : compInfo: false
MIG: 09:31:23 : Vivado Options xc7a200t fbg676 -2
MIG: 09:31:23 : 1: xc7a200t 2: fbg676 3: -2
MIG: 09:31:23 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 09:31:23 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 09:31:23 : I am in catch area
MIG: 09:31:23 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 09:31:44 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 09:31:44 : Component_Name: design_1_mig_7series_0_0
MIG: 09:31:44 : Moving design_1_mig_7series_0_0 ...
MIG: 09:31:44 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 09:31:44 : Moving design_1_mig_7series_0_0.veo ...
MIG: 11:17:54 : Running synthesis.xit
MIG: 11:17:54 : ################# RUNNING MIG BATCH ###################
MIG: 11:17:54 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 11:17:54 : synp_flow:  -- synthesis_mode: Other
MIG: 11:17:54 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 11:17:54 : vivado_mode: xpg_bd
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 1
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 : isPortInterface: 0
MIG: 11:17:54 :  locked false  
MIG: 11:17:54 : HDL Language: Verilog
MIG: 11:17:54 : compInfo: false
MIG: 11:17:54 : Vivado Options xc7a200t fbg676 -2
MIG: 11:17:54 : 1: xc7a200t 2: fbg676 3: -2
MIG: 11:17:54 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 11:17:54 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 11:17:54 : I am in catch area
MIG: 11:17:54 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 11:18:16 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 11:18:16 : Component_Name: design_1_mig_7series_0_0
MIG: 11:18:16 : Moving design_1_mig_7series_0_0 ...
MIG: 11:18:16 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 11:18:16 : Moving design_1_mig_7series_0_0.veo ...
MIG: 11:18:16 : Running vlog_synth_rpr.xit
MIG: 11:18:16 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 11:18:16 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 11:18:16 : ################# RUNNING MIG BATCH ###################
MIG: 11:18:16 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 11:18:16 : synp_flow:  -- synthesis_mode: Other
MIG: 11:18:16 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 11:18:16 : vivado_mode: xpg_bd
MIG: 11:18:16 : isPortInterface: 0
MIG: 11:18:16 : isPortInterface: 0
MIG: 11:18:16 : isPortInterface: 0
MIG: 11:18:16 : isPortInterface: 0
MIG: 11:18:16 : isPortInterface: 0
MIG: 11:18:16 : isPortInterface: 0
MIG: 11:18:16 : isPortInterface: 0
MIG: 11:18:16 : isPortInterface: 0
MIG: 11:18:16 : isPortInterface: 0
MIG: 11:18:16 : isPortInterface: 0
MIG: 11:18:16 : isPortInterface: 0
MIG: 11:18:16 : isPortInterface: 0
MIG: 11:18:16 : isPortInterface: 0
MIG: 11:18:16 : isPortInterface: 0
MIG: 11:18:16 : isPortInterface: 0
MIG: 11:18:16 : isPortInterface: 0
MIG: 11:18:16 : isPortInterface: 0
MIG: 11:18:16 : isPortInterface: 0
MIG: 11:18:16 : isPortInterface: 0
MIG: 11:18:16 : isPortInterface: 0
MIG: 11:18:16 : isPortInterface: 0
MIG: 11:18:16 : isPortInterface: 0
MIG: 11:18:16 : isPortInterface: 0
MIG: 11:18:16 : isPortInterface: 0
MIG: 11:18:16 : isPortInterface: 0
MIG: 11:18:16 : isPortInterface: 0
MIG: 11:18:16 : isPortInterface: 0
MIG: 11:18:16 : isPortInterface: 0
MIG: 11:18:16 : isPortInterface: 0
MIG: 11:18:16 : isPortInterface: 0
MIG: 11:18:16 : isPortInterface: 0
MIG: 11:18:16 : isPortInterface: 0
MIG: 11:18:16 : isPortInterface: 0
MIG: 11:18:16 : isPortInterface: 0
MIG: 11:18:16 : isPortInterface: 0
MIG: 11:18:16 : isPortInterface: 0
MIG: 11:18:16 : isPortInterface: 0
MIG: 11:18:16 : isPortInterface: 0
MIG: 11:18:16 : isPortInterface: 0
MIG: 11:18:16 : isPortInterface: 0
MIG: 11:18:16 : isPortInterface: 0
MIG: 11:18:16 : isPortInterface: 0
MIG: 11:18:16 : isPortInterface: 0
MIG: 11:18:16 : isPortInterface: 0
MIG: 11:18:16 : isPortInterface: 0
MIG: 11:18:16 : isPortInterface: 0
MIG: 11:18:16 : isPortInterface: 0
MIG: 11:18:16 : isPortInterface: 0
MIG: 11:18:16 : isPortInterface: 0
MIG: 11:18:16 : isPortInterface: 0
MIG: 11:18:16 : isPortInterface: 0
MIG: 11:18:16 : isPortInterface: 0
MIG: 11:18:16 : isPortInterface: 0
MIG: 11:18:16 : isPortInterface: 0
MIG: 11:18:16 : isPortInterface: 0
MIG: 11:18:16 : isPortInterface: 0
MIG: 11:18:16 : isPortInterface: 0
MIG: 11:18:16 : isPortInterface: 0
MIG: 11:18:16 : isPortInterface: 0
MIG: 11:18:16 : isPortInterface: 0
MIG: 11:18:16 : isPortInterface: 0
MIG: 11:18:16 : isPortInterface: 0
MIG: 11:18:16 : isPortInterface: 0
MIG: 11:18:16 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 1
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 : isPortInterface: 0
MIG: 11:18:17 :  locked false  
MIG: 11:18:17 : HDL Language: Verilog
MIG: 11:18:17 : compInfo: false
MIG: 11:18:17 : Vivado Options xc7a200t fbg676 -2
MIG: 11:18:17 : 1: xc7a200t 2: fbg676 3: -2
MIG: 11:18:17 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 11:18:17 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 11:18:17 : I am in catch area
MIG: 11:18:17 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 11:18:38 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 11:18:38 : Component_Name: design_1_mig_7series_0_0
MIG: 11:18:38 : Moving design_1_mig_7series_0_0 ...
MIG: 11:18:38 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 11:18:38 : Moving design_1_mig_7series_0_0.veo ...
MIG: 11:18:38 : Running implementation.xit
MIG: 11:18:38 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 11:18:38 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 11:18:38 : ################# RUNNING MIG BATCH ###################
MIG: 11:18:38 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 11:18:38 : synp_flow:  -- synthesis_mode: Other
MIG: 11:18:38 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 11:18:38 : vivado_mode: xpg_bd
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 1
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 : isPortInterface: 0
MIG: 11:18:38 :  locked false  
MIG: 11:18:38 : HDL Language: Verilog
MIG: 11:18:38 : compInfo: false
MIG: 11:18:38 : Vivado Options xc7a200t fbg676 -2
MIG: 11:18:38 : 1: xc7a200t 2: fbg676 3: -2
MIG: 11:18:38 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 11:18:38 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 11:18:38 : I am in catch area
MIG: 11:18:38 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 11:18:59 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 11:18:59 : Component_Name: design_1_mig_7series_0_0
MIG: 11:18:59 : Moving design_1_mig_7series_0_0 ...
MIG: 11:18:59 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 11:18:59 : Moving design_1_mig_7series_0_0.veo ...
MIG: 11:23:06 : Running synthesis.xit
MIG: 11:23:06 : ################# RUNNING MIG BATCH ###################
MIG: 11:23:06 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 11:23:06 : synp_flow:  -- synthesis_mode: Other
MIG: 11:23:06 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 11:23:06 : vivado_mode: xpg_bd
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 1
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 : isPortInterface: 0
MIG: 11:23:06 :  locked false  
MIG: 11:23:06 : HDL Language: Verilog
MIG: 11:23:06 : compInfo: false
MIG: 11:23:06 : Vivado Options xc7a200t fbg676 -2
MIG: 11:23:06 : 1: xc7a200t 2: fbg676 3: -2
MIG: 11:23:06 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 11:23:06 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 11:23:06 : I am in catch area
MIG: 11:23:06 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 11:23:27 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 11:23:27 : Component_Name: design_1_mig_7series_0_0
MIG: 11:23:27 : Moving design_1_mig_7series_0_0 ...
MIG: 11:23:27 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 11:23:27 : Moving design_1_mig_7series_0_0.veo ...
MIG: 11:23:27 : Running vlog_synth_rpr.xit
MIG: 11:23:27 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 11:23:27 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 11:23:27 : ################# RUNNING MIG BATCH ###################
MIG: 11:23:27 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 11:23:27 : synp_flow:  -- synthesis_mode: Other
MIG: 11:23:27 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 11:23:27 : vivado_mode: xpg_bd
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 1
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 : isPortInterface: 0
MIG: 11:23:27 :  locked false  
MIG: 11:23:27 : HDL Language: Verilog
MIG: 11:23:27 : compInfo: false
MIG: 11:23:27 : Vivado Options xc7a200t fbg676 -2
MIG: 11:23:27 : 1: xc7a200t 2: fbg676 3: -2
MIG: 11:23:27 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 11:23:27 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 11:23:27 : I am in catch area
MIG: 11:23:27 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 11:23:49 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 11:23:49 : Component_Name: design_1_mig_7series_0_0
MIG: 11:23:49 : Moving design_1_mig_7series_0_0 ...
MIG: 11:23:49 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 11:23:49 : Moving design_1_mig_7series_0_0.veo ...
MIG: 11:23:49 : Running implementation.xit
MIG: 11:23:49 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 11:23:49 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 11:23:49 : ################# RUNNING MIG BATCH ###################
MIG: 11:23:49 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 11:23:49 : synp_flow:  -- synthesis_mode: Other
MIG: 11:23:49 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 11:23:49 : vivado_mode: xpg_bd
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 1
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 : isPortInterface: 0
MIG: 11:23:49 :  locked false  
MIG: 11:23:49 : HDL Language: Verilog
MIG: 11:23:49 : compInfo: false
MIG: 11:23:49 : Vivado Options xc7a200t fbg676 -2
MIG: 11:23:49 : 1: xc7a200t 2: fbg676 3: -2
MIG: 11:23:49 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 11:23:49 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 11:23:49 : I am in catch area
MIG: 11:23:49 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 11:24:10 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 11:24:10 : Component_Name: design_1_mig_7series_0_0
MIG: 11:24:10 : Moving design_1_mig_7series_0_0 ...
MIG: 11:24:10 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 11:24:10 : Moving design_1_mig_7series_0_0.veo ...
MIG: 11:41:55 : Running synthesis.xit
MIG: 11:41:55 : ################# RUNNING MIG BATCH ###################
MIG: 11:41:55 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 11:41:55 : synp_flow:  -- synthesis_mode: Other
MIG: 11:41:55 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 11:41:55 : vivado_mode: xpg_bd
MIG: 11:41:55 : isPortInterface: 0
MIG: 11:41:55 : isPortInterface: 0
MIG: 11:41:55 : isPortInterface: 0
MIG: 11:41:55 : isPortInterface: 0
MIG: 11:41:55 : isPortInterface: 0
MIG: 11:41:55 : isPortInterface: 0
MIG: 11:41:55 : isPortInterface: 0
MIG: 11:41:55 : isPortInterface: 0
MIG: 11:41:55 : isPortInterface: 0
MIG: 11:41:55 : isPortInterface: 0
MIG: 11:41:55 : isPortInterface: 0
MIG: 11:41:55 : isPortInterface: 0
MIG: 11:41:55 : isPortInterface: 0
MIG: 11:41:55 : isPortInterface: 0
MIG: 11:41:55 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 1
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 : isPortInterface: 0
MIG: 11:41:56 :  locked false  
MIG: 11:41:56 : HDL Language: Verilog
MIG: 11:41:56 : compInfo: false
MIG: 11:41:56 : Vivado Options xc7a200t fbg676 -2
MIG: 11:41:56 : 1: xc7a200t 2: fbg676 3: -2
MIG: 11:41:56 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 11:41:56 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 11:41:56 : I am in catch area
MIG: 11:41:56 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 11:42:17 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 11:42:17 : Component_Name: design_1_mig_7series_0_0
MIG: 11:42:17 : Moving design_1_mig_7series_0_0 ...
MIG: 11:42:17 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 11:42:17 : Moving design_1_mig_7series_0_0.veo ...
MIG: 11:42:17 : Running vlog_synth_rpr.xit
MIG: 11:42:17 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 11:42:17 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 11:42:17 : ################# RUNNING MIG BATCH ###################
MIG: 11:42:17 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 11:42:17 : synp_flow:  -- synthesis_mode: Other
MIG: 11:42:17 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 11:42:17 : vivado_mode: xpg_bd
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 1
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 : isPortInterface: 0
MIG: 11:42:17 :  locked false  
MIG: 11:42:17 : HDL Language: Verilog
MIG: 11:42:17 : compInfo: false
MIG: 11:42:17 : Vivado Options xc7a200t fbg676 -2
MIG: 11:42:17 : 1: xc7a200t 2: fbg676 3: -2
MIG: 11:42:17 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 11:42:17 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 11:42:17 : I am in catch area
MIG: 11:42:17 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 11:42:39 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 11:42:39 : Component_Name: design_1_mig_7series_0_0
MIG: 11:42:39 : Moving design_1_mig_7series_0_0 ...
MIG: 11:42:39 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 11:42:39 : Moving design_1_mig_7series_0_0.veo ...
MIG: 11:42:39 : Running implementation.xit
MIG: 11:42:39 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 11:42:39 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 11:42:39 : ################# RUNNING MIG BATCH ###################
MIG: 11:42:39 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 11:42:39 : synp_flow:  -- synthesis_mode: Other
MIG: 11:42:39 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 11:42:39 : vivado_mode: xpg_bd
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 1
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 : isPortInterface: 0
MIG: 11:42:39 :  locked false  
MIG: 11:42:39 : HDL Language: Verilog
MIG: 11:42:39 : compInfo: false
MIG: 11:42:39 : Vivado Options xc7a200t fbg676 -2
MIG: 11:42:39 : 1: xc7a200t 2: fbg676 3: -2
MIG: 11:42:39 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 11:42:39 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 11:42:39 : I am in catch area
MIG: 11:42:39 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 11:43:00 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 11:43:00 : Component_Name: design_1_mig_7series_0_0
MIG: 11:43:00 : Moving design_1_mig_7series_0_0 ...
MIG: 11:43:00 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 11:43:00 : Moving design_1_mig_7series_0_0.veo ...
MIG: 14:53:50 : Running synthesis.xit
MIG: 14:53:50 : ################# RUNNING MIG BATCH ###################
MIG: 14:53:50 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 14:53:50 : synp_flow:  -- synthesis_mode: Other
MIG: 14:53:50 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 14:53:50 : vivado_mode: xpg_bd
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 1
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 : isPortInterface: 0
MIG: 14:53:50 :  locked false  
MIG: 14:53:50 : HDL Language: Verilog
MIG: 14:53:50 : compInfo: false
MIG: 14:53:50 : Vivado Options xc7a200t fbg676 -2
MIG: 14:53:50 : 1: xc7a200t 2: fbg676 3: -2
MIG: 14:53:50 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 14:53:50 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 14:53:50 : I am in catch area
MIG: 14:53:50 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 14:54:11 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 14:54:11 : Component_Name: design_1_mig_7series_0_0
MIG: 14:54:11 : Moving design_1_mig_7series_0_0 ...
MIG: 14:54:11 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 14:54:11 : Moving design_1_mig_7series_0_0.veo ...
MIG: 14:54:11 : Running vlog_synth_rpr.xit
MIG: 14:54:11 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 14:54:11 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 14:54:11 : ################# RUNNING MIG BATCH ###################
MIG: 14:54:11 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 14:54:11 : synp_flow:  -- synthesis_mode: Other
MIG: 14:54:11 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 14:54:11 : vivado_mode: xpg_bd
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 1
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 : isPortInterface: 0
MIG: 14:54:11 :  locked false  
MIG: 14:54:11 : HDL Language: Verilog
MIG: 14:54:11 : compInfo: false
MIG: 14:54:11 : Vivado Options xc7a200t fbg676 -2
MIG: 14:54:11 : 1: xc7a200t 2: fbg676 3: -2
MIG: 14:54:11 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 14:54:11 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 14:54:11 : I am in catch area
MIG: 14:54:11 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 14:54:33 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 14:54:33 : Component_Name: design_1_mig_7series_0_0
MIG: 14:54:33 : Moving design_1_mig_7series_0_0 ...
MIG: 14:54:33 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 14:54:33 : Moving design_1_mig_7series_0_0.veo ...
MIG: 14:54:33 : Running implementation.xit
MIG: 14:54:33 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 14:54:33 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 14:54:33 : ################# RUNNING MIG BATCH ###################
MIG: 14:54:33 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 14:54:33 : synp_flow:  -- synthesis_mode: Other
MIG: 14:54:33 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 14:54:33 : vivado_mode: xpg_bd
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 1
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 : isPortInterface: 0
MIG: 14:54:33 :  locked false  
MIG: 14:54:33 : HDL Language: Verilog
MIG: 14:54:33 : compInfo: false
MIG: 14:54:33 : Vivado Options xc7a200t fbg676 -2
MIG: 14:54:33 : 1: xc7a200t 2: fbg676 3: -2
MIG: 14:54:33 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 14:54:33 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 14:54:33 : I am in catch area
MIG: 14:54:33 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 14:54:54 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 14:54:54 : Component_Name: design_1_mig_7series_0_0
MIG: 14:54:54 : Moving design_1_mig_7series_0_0 ...
MIG: 14:54:54 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 14:54:54 : Moving design_1_mig_7series_0_0.veo ...
MIG: 15:19:37 : Running synthesis.xit
MIG: 15:19:37 : ################# RUNNING MIG BATCH ###################
MIG: 15:19:37 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 15:19:37 : synp_flow:  -- synthesis_mode: Other
MIG: 15:19:37 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 15:19:37 : vivado_mode: xpg_bd
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 1
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 : isPortInterface: 0
MIG: 15:19:37 :  locked false  
MIG: 15:19:37 : HDL Language: Verilog
MIG: 15:19:37 : compInfo: false
MIG: 15:19:37 : Vivado Options xc7a200t fbg676 -2
MIG: 15:19:37 : 1: xc7a200t 2: fbg676 3: -2
MIG: 15:19:37 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 15:19:37 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 15:19:37 : I am in catch area
MIG: 15:19:37 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:19:58 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 15:19:58 : Component_Name: design_1_mig_7series_0_0
MIG: 15:19:58 : Moving design_1_mig_7series_0_0 ...
MIG: 15:19:58 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:19:58 : Moving design_1_mig_7series_0_0.veo ...
MIG: 15:19:59 : Running vlog_synth_rpr.xit
MIG: 15:19:59 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 15:19:59 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 15:19:59 : ################# RUNNING MIG BATCH ###################
MIG: 15:19:59 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 15:19:59 : synp_flow:  -- synthesis_mode: Other
MIG: 15:19:59 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 15:19:59 : vivado_mode: xpg_bd
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 1
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 : isPortInterface: 0
MIG: 15:19:59 :  locked false  
MIG: 15:19:59 : HDL Language: Verilog
MIG: 15:19:59 : compInfo: false
MIG: 15:19:59 : Vivado Options xc7a200t fbg676 -2
MIG: 15:19:59 : 1: xc7a200t 2: fbg676 3: -2
MIG: 15:19:59 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 15:19:59 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 15:19:59 : I am in catch area
MIG: 15:19:59 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:20:20 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 15:20:20 : Component_Name: design_1_mig_7series_0_0
MIG: 15:20:20 : Moving design_1_mig_7series_0_0 ...
MIG: 15:20:20 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:20:20 : Moving design_1_mig_7series_0_0.veo ...
MIG: 15:20:20 : Running implementation.xit
MIG: 15:20:20 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 15:20:20 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 15:20:20 : ################# RUNNING MIG BATCH ###################
MIG: 15:20:20 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 15:20:20 : synp_flow:  -- synthesis_mode: Other
MIG: 15:20:20 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 15:20:20 : vivado_mode: xpg_bd
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 1
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 : isPortInterface: 0
MIG: 15:20:20 :  locked false  
MIG: 15:20:20 : HDL Language: Verilog
MIG: 15:20:20 : compInfo: false
MIG: 15:20:20 : Vivado Options xc7a200t fbg676 -2
MIG: 15:20:20 : 1: xc7a200t 2: fbg676 3: -2
MIG: 15:20:20 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 15:20:20 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 15:20:20 : I am in catch area
MIG: 15:20:20 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:20:42 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 15:20:42 : Component_Name: design_1_mig_7series_0_0
MIG: 15:20:42 : Moving design_1_mig_7series_0_0 ...
MIG: 15:20:42 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:20:42 : Moving design_1_mig_7series_0_0.veo ...
MIG: 23:48:57 : xml_input_file: mig_a.prj
MIG: 23:48:57 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 23:48:57 : xml_input_file: mig_a.prj
MIG: 23:48:57 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 23:49:20 : Running synthesis.xit
MIG: 23:49:20 : ################# RUNNING MIG BATCH ###################
MIG: 23:49:20 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 23:49:20 : synp_flow:  -- synthesis_mode: Other
MIG: 23:49:20 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 23:49:20 : vivado_mode: xpg_bd
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 1
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 : isPortInterface: 0
MIG: 23:49:20 :  locked false  
MIG: 23:49:20 : HDL Language: Verilog
MIG: 23:49:20 : compInfo: false
MIG: 23:49:20 : Vivado Options xc7a200t fbg676 -2
MIG: 23:49:20 : 1: xc7a200t 2: fbg676 3: -2
MIG: 23:49:20 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 23:49:20 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 23:49:20 : I am in catch area
MIG: 23:49:20 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 23:49:41 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 23:49:41 : Component_Name: design_1_mig_7series_0_0
MIG: 23:49:41 : Moving design_1_mig_7series_0_0 ...
MIG: 23:49:41 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 23:49:41 : Moving design_1_mig_7series_0_0.veo ...
MIG: 23:49:41 : Running vlog_synth_rpr.xit
MIG: 23:49:41 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 23:49:41 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 23:49:41 : ################# RUNNING MIG BATCH ###################
MIG: 23:49:41 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 23:49:41 : synp_flow:  -- synthesis_mode: Other
MIG: 23:49:41 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 23:49:41 : vivado_mode: xpg_bd
MIG: 23:49:41 : isPortInterface: 0
MIG: 23:49:41 : isPortInterface: 0
MIG: 23:49:41 : isPortInterface: 0
MIG: 23:49:41 : isPortInterface: 0
MIG: 23:49:41 : isPortInterface: 0
MIG: 23:49:41 : isPortInterface: 0
MIG: 23:49:41 : isPortInterface: 0
MIG: 23:49:41 : isPortInterface: 0
MIG: 23:49:41 : isPortInterface: 0
MIG: 23:49:41 : isPortInterface: 0
MIG: 23:49:41 : isPortInterface: 0
MIG: 23:49:41 : isPortInterface: 0
MIG: 23:49:41 : isPortInterface: 0
MIG: 23:49:41 : isPortInterface: 0
MIG: 23:49:41 : isPortInterface: 0
MIG: 23:49:41 : isPortInterface: 0
MIG: 23:49:41 : isPortInterface: 0
MIG: 23:49:41 : isPortInterface: 0
MIG: 23:49:41 : isPortInterface: 0
MIG: 23:49:41 : isPortInterface: 0
MIG: 23:49:41 : isPortInterface: 0
MIG: 23:49:41 : isPortInterface: 0
MIG: 23:49:41 : isPortInterface: 0
MIG: 23:49:41 : isPortInterface: 0
MIG: 23:49:41 : isPortInterface: 0
MIG: 23:49:41 : isPortInterface: 0
MIG: 23:49:41 : isPortInterface: 0
MIG: 23:49:41 : isPortInterface: 0
MIG: 23:49:41 : isPortInterface: 0
MIG: 23:49:41 : isPortInterface: 0
MIG: 23:49:41 : isPortInterface: 0
MIG: 23:49:41 : isPortInterface: 0
MIG: 23:49:41 : isPortInterface: 0
MIG: 23:49:41 : isPortInterface: 0
MIG: 23:49:41 : isPortInterface: 0
MIG: 23:49:41 : isPortInterface: 0
MIG: 23:49:41 : isPortInterface: 0
MIG: 23:49:41 : isPortInterface: 0
MIG: 23:49:41 : isPortInterface: 0
MIG: 23:49:41 : isPortInterface: 0
MIG: 23:49:41 : isPortInterface: 0
MIG: 23:49:41 : isPortInterface: 0
MIG: 23:49:41 : isPortInterface: 0
MIG: 23:49:41 : isPortInterface: 0
MIG: 23:49:41 : isPortInterface: 0
MIG: 23:49:41 : isPortInterface: 0
MIG: 23:49:41 : isPortInterface: 0
MIG: 23:49:41 : isPortInterface: 0
MIG: 23:49:41 : isPortInterface: 0
MIG: 23:49:41 : isPortInterface: 0
MIG: 23:49:41 : isPortInterface: 0
MIG: 23:49:41 : isPortInterface: 0
MIG: 23:49:41 : isPortInterface: 0
MIG: 23:49:41 : isPortInterface: 0
MIG: 23:49:41 : isPortInterface: 0
MIG: 23:49:41 : isPortInterface: 0
MIG: 23:49:41 : isPortInterface: 0
MIG: 23:49:41 : isPortInterface: 0
MIG: 23:49:41 : isPortInterface: 0
MIG: 23:49:41 : isPortInterface: 0
MIG: 23:49:41 : isPortInterface: 0
MIG: 23:49:41 : isPortInterface: 0
MIG: 23:49:41 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 1
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 : isPortInterface: 0
MIG: 23:49:42 :  locked false  
MIG: 23:49:42 : HDL Language: Verilog
MIG: 23:49:42 : compInfo: false
MIG: 23:49:42 : Vivado Options xc7a200t fbg676 -2
MIG: 23:49:42 : 1: xc7a200t 2: fbg676 3: -2
MIG: 23:49:42 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 23:49:42 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 23:49:42 : I am in catch area
MIG: 23:49:42 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 23:50:03 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 23:50:03 : Component_Name: design_1_mig_7series_0_0
MIG: 23:50:03 : Moving design_1_mig_7series_0_0 ...
MIG: 23:50:03 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 23:50:03 : Moving design_1_mig_7series_0_0.veo ...
MIG: 23:50:03 : Running implementation.xit
MIG: 23:50:03 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 23:50:03 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 23:50:03 : ################# RUNNING MIG BATCH ###################
MIG: 23:50:03 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 23:50:03 : synp_flow:  -- synthesis_mode: Other
MIG: 23:50:03 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 23:50:03 : vivado_mode: xpg_bd
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 1
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 : isPortInterface: 0
MIG: 23:50:03 :  locked false  
MIG: 23:50:03 : HDL Language: Verilog
MIG: 23:50:03 : compInfo: false
MIG: 23:50:03 : Vivado Options xc7a200t fbg676 -2
MIG: 23:50:03 : 1: xc7a200t 2: fbg676 3: -2
MIG: 23:50:03 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 23:50:03 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 23:50:03 : I am in catch area
MIG: 23:50:03 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 23:50:24 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 23:50:24 : Component_Name: design_1_mig_7series_0_0
MIG: 23:50:24 : Moving design_1_mig_7series_0_0 ...
MIG: 23:50:24 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 23:50:24 : Moving design_1_mig_7series_0_0.veo ...
MIG: 01:20:29 : xml_input_file: mig_a.prj
MIG: 01:20:29 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 01:20:29 : xml_input_file: mig_a.prj
MIG: 01:20:29 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 14:14:13 : xml_input_file: mig_a.prj
MIG: 14:14:13 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 14:14:13 : xml_input_file: mig_a.prj
MIG: 14:14:13 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 14:14:24 : Running synthesis.xit
MIG: 14:14:24 : ################# RUNNING MIG BATCH ###################
MIG: 14:14:24 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 14:14:24 : synp_flow:  -- synthesis_mode: Other
MIG: 14:14:24 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 14:14:24 : vivado_mode: xpg_bd
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 1
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 : isPortInterface: 0
MIG: 14:14:24 :  locked false  
MIG: 14:14:24 : HDL Language: Verilog
MIG: 14:14:24 : compInfo: false
MIG: 14:14:24 : Vivado Options xc7a200t fbg676 -2
MIG: 14:14:24 : 1: xc7a200t 2: fbg676 3: -2
MIG: 14:14:24 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 14:14:24 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 14:14:24 : I am in catch area
MIG: 14:14:24 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 14:14:45 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 14:14:45 : Component_Name: design_1_mig_7series_0_0
MIG: 14:14:45 : Moving design_1_mig_7series_0_0 ...
MIG: 14:14:45 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 14:14:45 : Moving design_1_mig_7series_0_0.veo ...
MIG: 14:14:46 : Running vlog_synth_rpr.xit
MIG: 14:14:46 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 14:14:46 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 14:14:46 : ################# RUNNING MIG BATCH ###################
MIG: 14:14:46 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 14:14:46 : synp_flow:  -- synthesis_mode: Other
MIG: 14:14:46 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 14:14:46 : vivado_mode: xpg_bd
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 1
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 : isPortInterface: 0
MIG: 14:14:46 :  locked false  
MIG: 14:14:46 : HDL Language: Verilog
MIG: 14:14:46 : compInfo: false
MIG: 14:14:46 : Vivado Options xc7a200t fbg676 -2
MIG: 14:14:46 : 1: xc7a200t 2: fbg676 3: -2
MIG: 14:14:46 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 14:14:46 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 14:14:46 : I am in catch area
MIG: 14:14:46 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 14:15:07 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 14:15:07 : Component_Name: design_1_mig_7series_0_0
MIG: 14:15:07 : Moving design_1_mig_7series_0_0 ...
MIG: 14:15:07 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 14:15:07 : Moving design_1_mig_7series_0_0.veo ...
MIG: 14:15:07 : Running implementation.xit
MIG: 14:15:07 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 14:15:07 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 14:15:07 : ################# RUNNING MIG BATCH ###################
MIG: 14:15:07 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 14:15:07 : synp_flow:  -- synthesis_mode: Other
MIG: 14:15:07 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 14:15:07 : vivado_mode: xpg_bd
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 1
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 : isPortInterface: 0
MIG: 14:15:07 :  locked false  
MIG: 14:15:07 : HDL Language: Verilog
MIG: 14:15:07 : compInfo: false
MIG: 14:15:07 : Vivado Options xc7a200t fbg676 -2
MIG: 14:15:07 : 1: xc7a200t 2: fbg676 3: -2
MIG: 14:15:07 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 14:15:07 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 14:15:07 : I am in catch area
MIG: 14:15:07 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 14:15:29 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 14:15:29 : Component_Name: design_1_mig_7series_0_0
MIG: 14:15:29 : Moving design_1_mig_7series_0_0 ...
MIG: 14:15:29 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 14:15:29 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:21:00 : Running synthesis.xit
MIG: 17:21:00 : ################# RUNNING MIG BATCH ###################
MIG: 17:21:00 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:21:00 : synp_flow:  -- synthesis_mode: Other
MIG: 17:21:00 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:21:00 : vivado_mode: xpg_bd
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 1
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 : isPortInterface: 0
MIG: 17:21:00 :  locked false  
MIG: 17:21:00 : HDL Language: Verilog
MIG: 17:21:00 : compInfo: false
MIG: 17:21:00 : Vivado Options xc7a200t fbg676 -2
MIG: 17:21:00 : 1: xc7a200t 2: fbg676 3: -2
MIG: 17:21:00 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 17:21:00 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 17:21:00 : I am in catch area
MIG: 17:21:00 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:21:21 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 17:21:21 : Component_Name: design_1_mig_7series_0_0
MIG: 17:21:21 : Moving design_1_mig_7series_0_0 ...
MIG: 17:21:21 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:21:21 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:21:21 : Running vlog_synth_rpr.xit
MIG: 17:21:21 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 17:21:21 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 17:21:21 : ################# RUNNING MIG BATCH ###################
MIG: 17:21:21 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:21:21 : synp_flow:  -- synthesis_mode: Other
MIG: 17:21:21 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:21:21 : vivado_mode: xpg_bd
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 1
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 : isPortInterface: 0
MIG: 17:21:21 :  locked false  
MIG: 17:21:21 : HDL Language: Verilog
MIG: 17:21:21 : compInfo: false
MIG: 17:21:21 : Vivado Options xc7a200t fbg676 -2
MIG: 17:21:21 : 1: xc7a200t 2: fbg676 3: -2
MIG: 17:21:21 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 17:21:21 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 17:21:21 : I am in catch area
MIG: 17:21:21 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:21:43 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 17:21:43 : Component_Name: design_1_mig_7series_0_0
MIG: 17:21:43 : Moving design_1_mig_7series_0_0 ...
MIG: 17:21:43 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:21:43 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:21:43 : Running implementation.xit
MIG: 17:21:43 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 17:21:43 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 17:21:43 : ################# RUNNING MIG BATCH ###################
MIG: 17:21:43 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:21:43 : synp_flow:  -- synthesis_mode: Other
MIG: 17:21:43 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:21:43 : vivado_mode: xpg_bd
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 1
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 : isPortInterface: 0
MIG: 17:21:43 :  locked false  
MIG: 17:21:43 : HDL Language: Verilog
MIG: 17:21:43 : compInfo: false
MIG: 17:21:43 : Vivado Options xc7a200t fbg676 -2
MIG: 17:21:43 : 1: xc7a200t 2: fbg676 3: -2
MIG: 17:21:43 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 17:21:43 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 17:21:43 : I am in catch area
MIG: 17:21:43 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:22:04 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 17:22:04 : Component_Name: design_1_mig_7series_0_0
MIG: 17:22:04 : Moving design_1_mig_7series_0_0 ...
MIG: 17:22:04 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:22:04 : Moving design_1_mig_7series_0_0.veo ...
MIG: 09:15:25 : Running synthesis.xit
MIG: 09:15:25 : ################# RUNNING MIG BATCH ###################
MIG: 09:15:25 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 09:15:25 : synp_flow:  -- synthesis_mode: Other
MIG: 09:15:25 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 09:15:25 : vivado_mode: xpg_bd
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 1
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 : isPortInterface: 0
MIG: 09:15:25 :  locked false  
MIG: 09:15:25 : HDL Language: Verilog
MIG: 09:15:25 : compInfo: false
MIG: 09:15:25 : Vivado Options xc7a200t fbg676 -2
MIG: 09:15:25 : 1: xc7a200t 2: fbg676 3: -2
MIG: 09:15:25 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 09:15:25 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 09:15:25 : I am in catch area
MIG: 09:15:25 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 09:15:46 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 09:15:46 : Component_Name: design_1_mig_7series_0_0
MIG: 09:15:46 : Moving design_1_mig_7series_0_0 ...
MIG: 09:15:46 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 09:15:46 : Moving design_1_mig_7series_0_0.veo ...
MIG: 09:15:47 : Running vlog_synth_rpr.xit
MIG: 09:15:47 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 09:15:47 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 09:15:47 : ################# RUNNING MIG BATCH ###################
MIG: 09:15:47 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 09:15:47 : synp_flow:  -- synthesis_mode: Other
MIG: 09:15:47 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 09:15:47 : vivado_mode: xpg_bd
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 1
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 : isPortInterface: 0
MIG: 09:15:47 :  locked false  
MIG: 09:15:47 : HDL Language: Verilog
MIG: 09:15:47 : compInfo: false
MIG: 09:15:47 : Vivado Options xc7a200t fbg676 -2
MIG: 09:15:47 : 1: xc7a200t 2: fbg676 3: -2
MIG: 09:15:47 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 09:15:47 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 09:15:47 : I am in catch area
MIG: 09:15:47 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 09:16:08 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 09:16:08 : Component_Name: design_1_mig_7series_0_0
MIG: 09:16:08 : Moving design_1_mig_7series_0_0 ...
MIG: 09:16:08 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 09:16:08 : Moving design_1_mig_7series_0_0.veo ...
MIG: 09:16:08 : Running implementation.xit
MIG: 09:16:08 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 09:16:08 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 09:16:08 : ################# RUNNING MIG BATCH ###################
MIG: 09:16:08 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 09:16:08 : synp_flow:  -- synthesis_mode: Other
MIG: 09:16:08 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 09:16:08 : vivado_mode: xpg_bd
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 1
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 : isPortInterface: 0
MIG: 09:16:08 :  locked false  
MIG: 09:16:08 : HDL Language: Verilog
MIG: 09:16:08 : compInfo: false
MIG: 09:16:08 : Vivado Options xc7a200t fbg676 -2
MIG: 09:16:08 : 1: xc7a200t 2: fbg676 3: -2
MIG: 09:16:08 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 09:16:08 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 09:16:08 : I am in catch area
MIG: 09:16:08 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 09:16:30 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 09:16:30 : Component_Name: design_1_mig_7series_0_0
MIG: 09:16:30 : Moving design_1_mig_7series_0_0 ...
MIG: 09:16:30 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 09:16:30 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:36:49 : xml_input_file: mig_a.prj
MIG: 16:36:49 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 16:36:49 : xml_input_file: mig_a.prj
MIG: 16:36:49 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 16:37:18 : Running synthesis.xit
MIG: 16:37:18 : ################# RUNNING MIG BATCH ###################
MIG: 16:37:18 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:37:18 : synp_flow:  -- synthesis_mode: Other
MIG: 16:37:18 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:37:18 : vivado_mode: xpg_bd
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 1
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 : isPortInterface: 0
MIG: 16:37:18 :  locked false  
MIG: 16:37:18 : HDL Language: Verilog
MIG: 16:37:18 : compInfo: false
MIG: 16:37:18 : Vivado Options xc7a200t fbg676 -2
MIG: 16:37:18 : 1: xc7a200t 2: fbg676 3: -2
MIG: 16:37:18 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 16:37:18 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 16:37:18 : I am in catch area
MIG: 16:37:18 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:37:40 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 16:37:40 : Component_Name: design_1_mig_7series_0_0
MIG: 16:37:40 : Moving design_1_mig_7series_0_0 ...
MIG: 16:37:40 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:37:40 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:37:40 : Running vhdl_synth_rpr.xit
MIG: 16:37:40 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 16:37:40 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 16:37:40 : ################# RUNNING MIG BATCH ###################
MIG: 16:37:40 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:37:40 : synp_flow:  -- synthesis_mode: Other
MIG: 16:37:40 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:37:40 : vivado_mode: xpg_bd
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 1
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 : isPortInterface: 0
MIG: 16:37:40 :  locked false  
MIG: 16:37:40 : HDL Language: Verilog
MIG: 16:37:40 : compInfo: false
MIG: 16:37:40 : Vivado Options xc7a200t fbg676 -2
MIG: 16:37:40 : 1: xc7a200t 2: fbg676 3: -2
MIG: 16:37:40 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 16:37:40 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 16:37:40 : I am in catch area
MIG: 16:37:40 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:38:01 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 16:38:01 : Component_Name: design_1_mig_7series_0_0
MIG: 16:38:01 : Moving design_1_mig_7series_0_0 ...
MIG: 16:38:01 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:38:01 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:38:01 : Running implementation.xit
MIG: 16:38:02 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 16:38:02 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 16:38:02 : ################# RUNNING MIG BATCH ###################
MIG: 16:38:02 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:38:02 : synp_flow:  -- synthesis_mode: Other
MIG: 16:38:02 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:38:02 : vivado_mode: xpg_bd
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 1
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 : isPortInterface: 0
MIG: 16:38:02 :  locked false  
MIG: 16:38:02 : HDL Language: Verilog
MIG: 16:38:02 : compInfo: false
MIG: 16:38:02 : Vivado Options xc7a200t fbg676 -2
MIG: 16:38:02 : 1: xc7a200t 2: fbg676 3: -2
MIG: 16:38:02 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 16:38:02 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 16:38:02 : I am in catch area
MIG: 16:38:02 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:38:23 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 16:38:23 : Component_Name: design_1_mig_7series_0_0
MIG: 16:38:23 : Moving design_1_mig_7series_0_0 ...
MIG: 16:38:23 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:38:23 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:42:33 : Running synthesis.xit
MIG: 16:42:33 : ################# RUNNING MIG BATCH ###################
MIG: 16:42:33 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:42:33 : synp_flow:  -- synthesis_mode: Other
MIG: 16:42:33 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:42:33 : vivado_mode: xpg_bd
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 1
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 : isPortInterface: 0
MIG: 16:42:33 :  locked false  
MIG: 16:42:33 : HDL Language: Verilog
MIG: 16:42:33 : compInfo: false
MIG: 16:42:33 : Vivado Options xc7a200t fbg676 -2
MIG: 16:42:33 : 1: xc7a200t 2: fbg676 3: -2
MIG: 16:42:33 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 16:42:33 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 16:42:33 : I am in catch area
MIG: 16:42:33 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:42:54 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 16:42:54 : Component_Name: design_1_mig_7series_0_0
MIG: 16:42:54 : Moving design_1_mig_7series_0_0 ...
MIG: 16:42:54 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:42:54 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:42:54 : Running vhdl_synth_rpr.xit
MIG: 16:42:54 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 16:42:54 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 16:42:54 : ################# RUNNING MIG BATCH ###################
MIG: 16:42:54 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:42:54 : synp_flow:  -- synthesis_mode: Other
MIG: 16:42:54 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:42:54 : vivado_mode: xpg_bd
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 1
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 : isPortInterface: 0
MIG: 16:42:54 :  locked false  
MIG: 16:42:54 : HDL Language: Verilog
MIG: 16:42:54 : compInfo: false
MIG: 16:42:54 : Vivado Options xc7a200t fbg676 -2
MIG: 16:42:54 : 1: xc7a200t 2: fbg676 3: -2
MIG: 16:42:54 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 16:42:54 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 16:42:54 : I am in catch area
MIG: 16:42:54 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:43:16 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 16:43:16 : Component_Name: design_1_mig_7series_0_0
MIG: 16:43:16 : Moving design_1_mig_7series_0_0 ...
MIG: 16:43:16 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:43:16 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:43:16 : Running implementation.xit
MIG: 16:43:16 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 16:43:16 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 16:43:16 : ################# RUNNING MIG BATCH ###################
MIG: 16:43:16 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:43:16 : synp_flow:  -- synthesis_mode: Other
MIG: 16:43:16 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:43:16 : vivado_mode: xpg_bd
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 1
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 : isPortInterface: 0
MIG: 16:43:16 :  locked false  
MIG: 16:43:16 : HDL Language: Verilog
MIG: 16:43:16 : compInfo: false
MIG: 16:43:16 : Vivado Options xc7a200t fbg676 -2
MIG: 16:43:16 : 1: xc7a200t 2: fbg676 3: -2
MIG: 16:43:16 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 16:43:16 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 16:43:16 : I am in catch area
MIG: 16:43:16 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:43:37 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 16:43:37 : Component_Name: design_1_mig_7series_0_0
MIG: 16:43:37 : Moving design_1_mig_7series_0_0 ...
MIG: 16:43:37 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:43:37 : Moving design_1_mig_7series_0_0.veo ...
MIG: 11:32:13 : xml_input_file: mig_a.prj
MIG: 11:32:13 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 11:32:13 : xml_input_file: mig_a.prj
MIG: 11:32:13 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 11:32:24 : Running synthesis.xit
MIG: 11:32:24 : ################# RUNNING MIG BATCH ###################
MIG: 11:32:24 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 11:32:24 : synp_flow:  -- synthesis_mode: Other
MIG: 11:32:24 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 11:32:24 : vivado_mode: xpg_bd
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 1
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 : isPortInterface: 0
MIG: 11:32:24 :  locked false  
MIG: 11:32:24 : HDL Language: Verilog
MIG: 11:32:24 : compInfo: false
MIG: 11:32:24 : Vivado Options xc7a200t fbg676 -2
MIG: 11:32:24 : 1: xc7a200t 2: fbg676 3: -2
MIG: 11:32:24 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 11:32:24 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 11:32:24 : I am in catch area
MIG: 11:32:24 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 11:32:46 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 11:32:46 : Component_Name: design_1_mig_7series_0_0
MIG: 11:32:46 : Moving design_1_mig_7series_0_0 ...
MIG: 11:32:46 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 11:32:46 : Moving design_1_mig_7series_0_0.veo ...
MIG: 11:32:46 : Running vhdl_synth_rpr.xit
MIG: 11:32:46 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 11:32:46 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 11:32:46 : ################# RUNNING MIG BATCH ###################
MIG: 11:32:46 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 11:32:46 : synp_flow:  -- synthesis_mode: Other
MIG: 11:32:46 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 11:32:46 : vivado_mode: xpg_bd
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 1
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 : isPortInterface: 0
MIG: 11:32:46 :  locked false  
MIG: 11:32:46 : HDL Language: Verilog
MIG: 11:32:46 : compInfo: false
MIG: 11:32:46 : Vivado Options xc7a200t fbg676 -2
MIG: 11:32:46 : 1: xc7a200t 2: fbg676 3: -2
MIG: 11:32:46 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 11:32:46 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 11:32:46 : I am in catch area
MIG: 11:32:46 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 11:33:07 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 11:33:07 : Component_Name: design_1_mig_7series_0_0
MIG: 11:33:07 : Moving design_1_mig_7series_0_0 ...
MIG: 11:33:07 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 11:33:07 : Moving design_1_mig_7series_0_0.veo ...
MIG: 11:33:07 : Running implementation.xit
MIG: 11:33:07 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 11:33:07 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 11:33:07 : ################# RUNNING MIG BATCH ###################
MIG: 11:33:07 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 11:33:07 : synp_flow:  -- synthesis_mode: Other
MIG: 11:33:07 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 11:33:07 : vivado_mode: xpg_bd
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 1
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 : isPortInterface: 0
MIG: 11:33:07 :  locked false  
MIG: 11:33:07 : HDL Language: Verilog
MIG: 11:33:07 : compInfo: false
MIG: 11:33:07 : Vivado Options xc7a200t fbg676 -2
MIG: 11:33:07 : 1: xc7a200t 2: fbg676 3: -2
MIG: 11:33:07 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 11:33:07 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 11:33:07 : I am in catch area
MIG: 11:33:07 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 11:33:29 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 11:33:29 : Component_Name: design_1_mig_7series_0_0
MIG: 11:33:29 : Moving design_1_mig_7series_0_0 ...
MIG: 11:33:29 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 11:33:29 : Moving design_1_mig_7series_0_0.veo ...
MIG: 14:32:46 : xml_input_file: mig_a.prj
MIG: 14:32:47 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 14:32:47 : xml_input_file: mig_a.prj
MIG: 14:32:47 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 14:37:22 : Running synthesis.xit
MIG: 14:37:22 : ################# RUNNING MIG BATCH ###################
MIG: 14:37:22 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 14:37:22 : synp_flow:  -- synthesis_mode: Other
MIG: 14:37:22 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 14:37:22 : vivado_mode: xpg_bd
MIG: 14:37:22 : isPortInterface: 0
MIG: 14:37:22 : isPortInterface: 0
MIG: 14:37:22 : isPortInterface: 0
MIG: 14:37:22 : isPortInterface: 0
MIG: 14:37:22 : isPortInterface: 0
MIG: 14:37:22 : isPortInterface: 0
MIG: 14:37:22 : isPortInterface: 0
MIG: 14:37:22 : isPortInterface: 0
MIG: 14:37:22 : isPortInterface: 0
MIG: 14:37:22 : isPortInterface: 0
MIG: 14:37:22 : isPortInterface: 0
MIG: 14:37:22 : isPortInterface: 0
MIG: 14:37:22 : isPortInterface: 0
MIG: 14:37:22 : isPortInterface: 0
MIG: 14:37:22 : isPortInterface: 0
MIG: 14:37:22 : isPortInterface: 0
MIG: 14:37:22 : isPortInterface: 0
MIG: 14:37:22 : isPortInterface: 0
MIG: 14:37:22 : isPortInterface: 0
MIG: 14:37:22 : isPortInterface: 0
MIG: 14:37:22 : isPortInterface: 0
MIG: 14:37:22 : isPortInterface: 0
MIG: 14:37:22 : isPortInterface: 0
MIG: 14:37:22 : isPortInterface: 0
MIG: 14:37:22 : isPortInterface: 0
MIG: 14:37:22 : isPortInterface: 0
MIG: 14:37:22 : isPortInterface: 0
MIG: 14:37:22 : isPortInterface: 0
MIG: 14:37:22 : isPortInterface: 0
MIG: 14:37:22 : isPortInterface: 0
MIG: 14:37:22 : isPortInterface: 0
MIG: 14:37:22 : isPortInterface: 0
MIG: 14:37:22 : isPortInterface: 0
MIG: 14:37:22 : isPortInterface: 0
MIG: 14:37:22 : isPortInterface: 0
MIG: 14:37:22 : isPortInterface: 0
MIG: 14:37:22 : isPortInterface: 0
MIG: 14:37:22 : isPortInterface: 0
MIG: 14:37:22 : isPortInterface: 0
MIG: 14:37:22 : isPortInterface: 0
MIG: 14:37:22 : isPortInterface: 0
MIG: 14:37:22 : isPortInterface: 0
MIG: 14:37:22 : isPortInterface: 0
MIG: 14:37:22 : isPortInterface: 0
MIG: 14:37:22 : isPortInterface: 0
MIG: 14:37:22 : isPortInterface: 0
MIG: 14:37:22 : isPortInterface: 0
MIG: 14:37:22 : isPortInterface: 0
MIG: 14:37:22 : isPortInterface: 0
MIG: 14:37:22 : isPortInterface: 0
MIG: 14:37:22 : isPortInterface: 0
MIG: 14:37:22 : isPortInterface: 0
MIG: 14:37:22 : isPortInterface: 0
MIG: 14:37:22 : isPortInterface: 0
MIG: 14:37:22 : isPortInterface: 0
MIG: 14:37:22 : isPortInterface: 0
MIG: 14:37:22 : isPortInterface: 0
MIG: 14:37:22 : isPortInterface: 0
MIG: 14:37:22 : isPortInterface: 0
MIG: 14:37:22 : isPortInterface: 0
MIG: 14:37:22 : isPortInterface: 0
MIG: 14:37:22 : isPortInterface: 0
MIG: 14:37:22 : isPortInterface: 0
MIG: 14:37:22 : isPortInterface: 0
MIG: 14:37:22 : isPortInterface: 0
MIG: 14:37:22 : isPortInterface: 0
MIG: 14:37:22 : isPortInterface: 0
MIG: 14:37:22 : isPortInterface: 0
MIG: 14:37:22 : isPortInterface: 0
MIG: 14:37:22 : isPortInterface: 0
MIG: 14:37:22 : isPortInterface: 0
MIG: 14:37:22 : isPortInterface: 0
MIG: 14:37:22 : isPortInterface: 0
MIG: 14:37:22 : isPortInterface: 0
MIG: 14:37:22 : isPortInterface: 0
MIG: 14:37:22 : isPortInterface: 0
MIG: 14:37:22 : isPortInterface: 0
MIG: 14:37:22 : isPortInterface: 0
MIG: 14:37:22 : isPortInterface: 0
MIG: 14:37:22 : isPortInterface: 0
MIG: 14:37:22 : isPortInterface: 0
MIG: 14:37:22 : isPortInterface: 0
MIG: 14:37:22 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 1
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 : isPortInterface: 0
MIG: 14:37:23 :  locked false  
MIG: 14:37:23 : HDL Language: Verilog
MIG: 14:37:23 : compInfo: false
MIG: 14:37:23 : Vivado Options xc7a200t fbg676 -2
MIG: 14:37:23 : 1: xc7a200t 2: fbg676 3: -2
MIG: 14:37:23 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 14:37:23 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 14:37:23 : I am in catch area
MIG: 14:37:23 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 14:37:44 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 14:37:44 : Component_Name: design_1_mig_7series_0_0
MIG: 14:37:44 : Moving design_1_mig_7series_0_0 ...
MIG: 14:37:44 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 14:37:44 : Moving design_1_mig_7series_0_0.veo ...
MIG: 14:37:44 : Running vhdl_synth_rpr.xit
MIG: 14:37:44 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 14:37:44 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 14:37:44 : ################# RUNNING MIG BATCH ###################
MIG: 14:37:44 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 14:37:44 : synp_flow:  -- synthesis_mode: Other
MIG: 14:37:44 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 14:37:44 : vivado_mode: xpg_bd
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 1
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 : isPortInterface: 0
MIG: 14:37:44 :  locked false  
MIG: 14:37:44 : HDL Language: Verilog
MIG: 14:37:44 : compInfo: false
MIG: 14:37:44 : Vivado Options xc7a200t fbg676 -2
MIG: 14:37:44 : 1: xc7a200t 2: fbg676 3: -2
MIG: 14:37:44 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 14:37:44 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 14:37:44 : I am in catch area
MIG: 14:37:44 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 14:38:05 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 14:38:05 : Component_Name: design_1_mig_7series_0_0
MIG: 14:38:05 : Moving design_1_mig_7series_0_0 ...
MIG: 14:38:05 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 14:38:05 : Moving design_1_mig_7series_0_0.veo ...
MIG: 14:38:06 : Running implementation.xit
MIG: 14:38:06 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 14:38:06 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 14:38:06 : ################# RUNNING MIG BATCH ###################
MIG: 14:38:06 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 14:38:06 : synp_flow:  -- synthesis_mode: Other
MIG: 14:38:06 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 14:38:06 : vivado_mode: xpg_bd
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 1
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 : isPortInterface: 0
MIG: 14:38:06 :  locked false  
MIG: 14:38:06 : HDL Language: Verilog
MIG: 14:38:06 : compInfo: false
MIG: 14:38:06 : Vivado Options xc7a200t fbg676 -2
MIG: 14:38:06 : 1: xc7a200t 2: fbg676 3: -2
MIG: 14:38:06 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 14:38:06 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 14:38:06 : I am in catch area
MIG: 14:38:06 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 14:38:27 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 14:38:27 : Component_Name: design_1_mig_7series_0_0
MIG: 14:38:27 : Moving design_1_mig_7series_0_0 ...
MIG: 14:38:27 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 14:38:27 : Moving design_1_mig_7series_0_0.veo ...
MIG: 18:22:44 : Running synthesis.xit
MIG: 18:22:44 : ################# RUNNING MIG BATCH ###################
MIG: 18:22:44 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 18:22:44 : synp_flow:  -- synthesis_mode: Other
MIG: 18:22:44 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 18:22:44 : vivado_mode: xpg_bd
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 1
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 : isPortInterface: 0
MIG: 18:22:44 :  locked false  
MIG: 18:22:44 : HDL Language: Verilog
MIG: 18:22:44 : compInfo: false
MIG: 18:22:44 : Vivado Options xc7a200t fbg676 -2
MIG: 18:22:44 : 1: xc7a200t 2: fbg676 3: -2
MIG: 18:22:44 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 18:22:44 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 18:22:44 : I am in catch area
MIG: 18:22:44 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 18:23:06 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 18:23:06 : Component_Name: design_1_mig_7series_0_0
MIG: 18:23:06 : Moving design_1_mig_7series_0_0 ...
MIG: 18:23:06 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 18:23:06 : Moving design_1_mig_7series_0_0.veo ...
MIG: 18:23:06 : Running vhdl_synth_rpr.xit
MIG: 18:23:06 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 18:23:06 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 18:23:06 : ################# RUNNING MIG BATCH ###################
MIG: 18:23:06 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 18:23:06 : synp_flow:  -- synthesis_mode: Other
MIG: 18:23:06 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 18:23:06 : vivado_mode: xpg_bd
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 1
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 : isPortInterface: 0
MIG: 18:23:06 :  locked false  
MIG: 18:23:06 : HDL Language: Verilog
MIG: 18:23:06 : compInfo: false
MIG: 18:23:06 : Vivado Options xc7a200t fbg676 -2
MIG: 18:23:06 : 1: xc7a200t 2: fbg676 3: -2
MIG: 18:23:06 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 18:23:06 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 18:23:06 : I am in catch area
MIG: 18:23:06 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 18:23:27 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 18:23:27 : Component_Name: design_1_mig_7series_0_0
MIG: 18:23:27 : Moving design_1_mig_7series_0_0 ...
MIG: 18:23:27 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 18:23:27 : Moving design_1_mig_7series_0_0.veo ...
MIG: 18:23:28 : Running implementation.xit
MIG: 18:23:28 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 18:23:28 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 18:23:28 : ################# RUNNING MIG BATCH ###################
MIG: 18:23:28 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 18:23:28 : synp_flow:  -- synthesis_mode: Other
MIG: 18:23:28 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 18:23:28 : vivado_mode: xpg_bd
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 1
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 : isPortInterface: 0
MIG: 18:23:28 :  locked false  
MIG: 18:23:28 : HDL Language: Verilog
MIG: 18:23:28 : compInfo: false
MIG: 18:23:28 : Vivado Options xc7a200t fbg676 -2
MIG: 18:23:28 : 1: xc7a200t 2: fbg676 3: -2
MIG: 18:23:28 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 18:23:28 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 18:23:28 : I am in catch area
MIG: 18:23:28 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 18:23:49 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 18:23:49 : Component_Name: design_1_mig_7series_0_0
MIG: 18:23:49 : Moving design_1_mig_7series_0_0 ...
MIG: 18:23:49 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 18:23:49 : Moving design_1_mig_7series_0_0.veo ...
MIG: 11:58:10 : xml_input_file: mig_a.prj
MIG: 11:58:10 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 11:58:10 : xml_input_file: mig_a.prj
MIG: 11:58:10 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 12:03:09 : Running synthesis.xit
MIG: 12:03:10 : ################# RUNNING MIG BATCH ###################
MIG: 12:03:10 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 12:03:10 : synp_flow:  -- synthesis_mode: Other
MIG: 12:03:10 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 12:03:10 : vivado_mode: xpg_bd
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 1
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 : isPortInterface: 0
MIG: 12:03:10 :  locked false  
MIG: 12:03:10 : HDL Language: Verilog
MIG: 12:03:10 : compInfo: false
MIG: 12:03:10 : Vivado Options xc7a200t fbg676 -2
MIG: 12:03:10 : 1: xc7a200t 2: fbg676 3: -2
MIG: 12:03:10 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 12:03:10 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 12:03:10 : I am in catch area
MIG: 12:03:10 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 12:03:31 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 12:03:31 : Component_Name: design_1_mig_7series_0_0
MIG: 12:03:31 : Moving design_1_mig_7series_0_0 ...
MIG: 12:03:31 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 12:03:31 : Moving design_1_mig_7series_0_0.veo ...
MIG: 12:03:31 : Running vhdl_synth_rpr.xit
MIG: 12:03:31 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 12:03:31 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 12:03:31 : ################# RUNNING MIG BATCH ###################
MIG: 12:03:31 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 12:03:31 : synp_flow:  -- synthesis_mode: Other
MIG: 12:03:31 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 12:03:31 : vivado_mode: xpg_bd
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 1
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 : isPortInterface: 0
MIG: 12:03:31 :  locked false  
MIG: 12:03:31 : HDL Language: Verilog
MIG: 12:03:31 : compInfo: false
MIG: 12:03:31 : Vivado Options xc7a200t fbg676 -2
MIG: 12:03:31 : 1: xc7a200t 2: fbg676 3: -2
MIG: 12:03:31 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 12:03:31 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 12:03:31 : I am in catch area
MIG: 12:03:31 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 12:03:53 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 12:03:53 : Component_Name: design_1_mig_7series_0_0
MIG: 12:03:53 : Moving design_1_mig_7series_0_0 ...
MIG: 12:03:53 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 12:03:53 : Moving design_1_mig_7series_0_0.veo ...
MIG: 12:03:53 : Running implementation.xit
MIG: 12:03:53 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 12:03:53 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 12:03:53 : ################# RUNNING MIG BATCH ###################
MIG: 12:03:53 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 12:03:53 : synp_flow:  -- synthesis_mode: Other
MIG: 12:03:53 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 12:03:53 : vivado_mode: xpg_bd
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 1
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 : isPortInterface: 0
MIG: 12:03:53 :  locked false  
MIG: 12:03:53 : HDL Language: Verilog
MIG: 12:03:53 : compInfo: false
MIG: 12:03:53 : Vivado Options xc7a200t fbg676 -2
MIG: 12:03:53 : 1: xc7a200t 2: fbg676 3: -2
MIG: 12:03:53 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 12:03:53 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 12:03:53 : I am in catch area
MIG: 12:03:53 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 12:04:14 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 12:04:14 : Component_Name: design_1_mig_7series_0_0
MIG: 12:04:14 : Moving design_1_mig_7series_0_0 ...
MIG: 12:04:14 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 12:04:14 : Moving design_1_mig_7series_0_0.veo ...
MIG: 13:13:21 : Running synthesis.xit
MIG: 13:13:21 : ################# RUNNING MIG BATCH ###################
MIG: 13:13:21 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 13:13:21 : synp_flow:  -- synthesis_mode: Other
MIG: 13:13:21 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 13:13:21 : vivado_mode: xpg_bd
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 1
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 : isPortInterface: 0
MIG: 13:13:21 :  locked false  
MIG: 13:13:21 : HDL Language: Verilog
MIG: 13:13:21 : compInfo: false
MIG: 13:13:21 : Vivado Options xc7a200t fbg676 -2
MIG: 13:13:21 : 1: xc7a200t 2: fbg676 3: -2
MIG: 13:13:21 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 13:13:21 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 13:13:21 : I am in catch area
MIG: 13:13:21 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 13:13:42 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 13:13:42 : Component_Name: design_1_mig_7series_0_0
MIG: 13:13:42 : Moving design_1_mig_7series_0_0 ...
MIG: 13:13:42 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 13:13:42 : Moving design_1_mig_7series_0_0.veo ...
MIG: 13:13:42 : Running vhdl_synth_rpr.xit
MIG: 13:13:42 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 13:13:42 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 13:13:42 : ################# RUNNING MIG BATCH ###################
MIG: 13:13:42 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 13:13:42 : synp_flow:  -- synthesis_mode: Other
MIG: 13:13:42 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 13:13:42 : vivado_mode: xpg_bd
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 1
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 : isPortInterface: 0
MIG: 13:13:42 :  locked false  
MIG: 13:13:42 : HDL Language: Verilog
MIG: 13:13:42 : compInfo: false
MIG: 13:13:42 : Vivado Options xc7a200t fbg676 -2
MIG: 13:13:42 : 1: xc7a200t 2: fbg676 3: -2
MIG: 13:13:42 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 13:13:42 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 13:13:42 : I am in catch area
MIG: 13:13:42 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 13:14:04 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 13:14:04 : Component_Name: design_1_mig_7series_0_0
MIG: 13:14:04 : Moving design_1_mig_7series_0_0 ...
MIG: 13:14:04 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 13:14:04 : Moving design_1_mig_7series_0_0.veo ...
MIG: 13:14:04 : Running implementation.xit
MIG: 13:14:04 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 13:14:04 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 13:14:04 : ################# RUNNING MIG BATCH ###################
MIG: 13:14:04 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 13:14:04 : synp_flow:  -- synthesis_mode: Other
MIG: 13:14:04 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 13:14:04 : vivado_mode: xpg_bd
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 1
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 : isPortInterface: 0
MIG: 13:14:04 :  locked false  
MIG: 13:14:04 : HDL Language: Verilog
MIG: 13:14:04 : compInfo: false
MIG: 13:14:04 : Vivado Options xc7a200t fbg676 -2
MIG: 13:14:04 : 1: xc7a200t 2: fbg676 3: -2
MIG: 13:14:04 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 13:14:04 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 13:14:04 : I am in catch area
MIG: 13:14:04 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 13:14:25 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 13:14:25 : Component_Name: design_1_mig_7series_0_0
MIG: 13:14:25 : Moving design_1_mig_7series_0_0 ...
MIG: 13:14:25 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 13:14:25 : Moving design_1_mig_7series_0_0.veo ...
MIG: 15:19:30 : Running simulation.xit
MIG: 15:19:31 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 15:19:31 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 15:19:31 : ################# RUNNING MIG BATCH ###################
MIG: 15:19:31 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 15:19:31 : synp_flow:  -- synthesis_mode: Other
MIG: 15:19:31 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 15:19:31 : vivado_mode: xpg_bd
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 1
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 : isPortInterface: 0
MIG: 15:19:31 :  locked false  
MIG: 15:19:31 : HDL Language: Verilog
MIG: 15:19:31 : compInfo: false
MIG: 15:19:31 : Vivado Options xc7a200t fbg676 -2
MIG: 15:19:31 : 1: xc7a200t 2: fbg676 3: -2
MIG: 15:19:31 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 15:19:31 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 15:19:31 : I am in catch area
MIG: 15:19:31 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:19:52 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 15:19:52 : Component_Name: design_1_mig_7series_0_0
MIG: 15:19:52 : Moving design_1_mig_7series_0_0 ...
MIG: 15:19:52 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:19:52 : Moving design_1_mig_7series_0_0.veo ...
MIG: 15:19:52 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 15:19:52 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 15:19:52 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 15:19:52 : ################# RUNNING MIG BATCH ###################
MIG: 15:19:52 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 15:19:52 : synp_flow:  -- synthesis_mode: Other
MIG: 15:19:52 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 15:19:52 : vivado_mode: xpg_bd
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 1
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 : isPortInterface: 0
MIG: 15:19:52 :  locked false  
MIG: 15:19:52 : HDL Language: Verilog
MIG: 15:19:52 : compInfo: false
MIG: 15:19:52 : Vivado Options xc7a200t fbg676 -2
MIG: 15:19:52 : 1: xc7a200t 2: fbg676 3: -2
MIG: 15:19:52 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 15:19:52 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 15:19:52 : I am in catch area
MIG: 15:19:52 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:20:14 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 15:20:14 : Component_Name: design_1_mig_7series_0_0
MIG: 15:20:14 : Moving design_1_mig_7series_0_0 ...
MIG: 15:20:14 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:20:14 : Moving design_1_mig_7series_0_0.veo ...
MIG: 15:47:34 : Running synthesis.xit
MIG: 15:47:34 : ################# RUNNING MIG BATCH ###################
MIG: 15:47:34 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 15:47:34 : synp_flow:  -- synthesis_mode: Other
MIG: 15:47:34 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 15:47:34 : vivado_mode: xpg_bd
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 1
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 : isPortInterface: 0
MIG: 15:47:34 :  locked false  
MIG: 15:47:34 : HDL Language: Verilog
MIG: 15:47:34 : compInfo: false
MIG: 15:47:34 : Vivado Options xc7a200t fbg676 -2
MIG: 15:47:34 : 1: xc7a200t 2: fbg676 3: -2
MIG: 15:47:34 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 15:47:34 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 15:47:34 : I am in catch area
MIG: 15:47:34 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:47:55 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 15:47:55 : Component_Name: design_1_mig_7series_0_0
MIG: 15:47:55 : Moving design_1_mig_7series_0_0 ...
MIG: 15:47:55 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:47:55 : Moving design_1_mig_7series_0_0.veo ...
MIG: 15:47:55 : Running vhdl_synth_rpr.xit
MIG: 15:47:55 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 15:47:55 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 15:47:55 : ################# RUNNING MIG BATCH ###################
MIG: 15:47:55 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 15:47:55 : synp_flow:  -- synthesis_mode: Other
MIG: 15:47:55 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 15:47:55 : vivado_mode: xpg_bd
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 1
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 : isPortInterface: 0
MIG: 15:47:55 :  locked false  
MIG: 15:47:55 : HDL Language: Verilog
MIG: 15:47:55 : compInfo: false
MIG: 15:47:55 : Vivado Options xc7a200t fbg676 -2
MIG: 15:47:55 : 1: xc7a200t 2: fbg676 3: -2
MIG: 15:47:55 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 15:47:55 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 15:47:55 : I am in catch area
MIG: 15:47:55 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:48:17 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 15:48:17 : Component_Name: design_1_mig_7series_0_0
MIG: 15:48:17 : Moving design_1_mig_7series_0_0 ...
MIG: 15:48:17 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:48:17 : Moving design_1_mig_7series_0_0.veo ...
MIG: 15:48:17 : Running implementation.xit
MIG: 15:48:17 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 15:48:17 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 15:48:17 : ################# RUNNING MIG BATCH ###################
MIG: 15:48:17 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 15:48:17 : synp_flow:  -- synthesis_mode: Other
MIG: 15:48:17 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 15:48:17 : vivado_mode: xpg_bd
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 1
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 : isPortInterface: 0
MIG: 15:48:17 :  locked false  
MIG: 15:48:17 : HDL Language: Verilog
MIG: 15:48:17 : compInfo: false
MIG: 15:48:17 : Vivado Options xc7a200t fbg676 -2
MIG: 15:48:17 : 1: xc7a200t 2: fbg676 3: -2
MIG: 15:48:17 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 15:48:17 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 15:48:17 : I am in catch area
MIG: 15:48:17 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:48:39 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 15:48:39 : Component_Name: design_1_mig_7series_0_0
MIG: 15:48:39 : Moving design_1_mig_7series_0_0 ...
MIG: 15:48:39 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:48:39 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:55:54 : xml_input_file: mig_a.prj
MIG: 17:55:54 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 17:55:54 : xml_input_file: mig_a.prj
MIG: 17:55:54 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 17:56:07 : Running synthesis.xit
MIG: 17:56:07 : ################# RUNNING MIG BATCH ###################
MIG: 17:56:07 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:56:07 : synp_flow:  -- synthesis_mode: Other
MIG: 17:56:07 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:56:07 : vivado_mode: xpg_bd
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 1
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 : isPortInterface: 0
MIG: 17:56:07 :  locked false  
MIG: 17:56:07 : HDL Language: Verilog
MIG: 17:56:07 : compInfo: false
MIG: 17:56:07 : Vivado Options xc7a200t fbg676 -2
MIG: 17:56:07 : 1: xc7a200t 2: fbg676 3: -2
MIG: 17:56:07 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 17:56:07 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 17:56:07 : I am in catch area
MIG: 17:56:07 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:56:31 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 17:56:31 : Component_Name: design_1_mig_7series_0_0
MIG: 17:56:31 : Moving design_1_mig_7series_0_0 ...
MIG: 17:56:31 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:56:31 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:56:31 : Running vhdl_synth_rpr.xit
MIG: 17:56:31 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 17:56:31 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 17:56:31 : ################# RUNNING MIG BATCH ###################
MIG: 17:56:31 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:56:31 : synp_flow:  -- synthesis_mode: Other
MIG: 17:56:31 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:56:31 : vivado_mode: xpg_bd
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 1
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 : isPortInterface: 0
MIG: 17:56:31 :  locked false  
MIG: 17:56:31 : HDL Language: Verilog
MIG: 17:56:31 : compInfo: false
MIG: 17:56:31 : Vivado Options xc7a200t fbg676 -2
MIG: 17:56:31 : 1: xc7a200t 2: fbg676 3: -2
MIG: 17:56:31 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 17:56:31 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 17:56:31 : I am in catch area
MIG: 17:56:31 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:56:54 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 17:56:54 : Component_Name: design_1_mig_7series_0_0
MIG: 17:56:54 : Moving design_1_mig_7series_0_0 ...
MIG: 17:56:54 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:56:54 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:56:54 : Running implementation.xit
MIG: 17:56:54 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 17:56:54 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 17:56:54 : ################# RUNNING MIG BATCH ###################
MIG: 17:56:54 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:56:54 : synp_flow:  -- synthesis_mode: Other
MIG: 17:56:54 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:56:54 : vivado_mode: xpg_bd
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 1
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 : isPortInterface: 0
MIG: 17:56:54 :  locked false  
MIG: 17:56:54 : HDL Language: Verilog
MIG: 17:56:54 : compInfo: false
MIG: 17:56:54 : Vivado Options xc7a200t fbg676 -2
MIG: 17:56:54 : 1: xc7a200t 2: fbg676 3: -2
MIG: 17:56:54 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 17:56:54 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 17:56:54 : I am in catch area
MIG: 17:56:54 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:57:19 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 17:57:19 : Component_Name: design_1_mig_7series_0_0
MIG: 17:57:19 : Moving design_1_mig_7series_0_0 ...
MIG: 17:57:19 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:57:19 : Moving design_1_mig_7series_0_0.veo ...
MIG: 12:22:12 : xml_input_file: mig_a.prj
MIG: 12:22:12 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 12:22:12 : xml_input_file: mig_a.prj
MIG: 12:22:12 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 12:22:26 : Running synthesis.xit
MIG: 12:22:26 : ################# RUNNING MIG BATCH ###################
MIG: 12:22:26 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 12:22:26 : synp_flow:  -- synthesis_mode: Other
MIG: 12:22:26 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 12:22:26 : vivado_mode: xpg_bd
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 1
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 : isPortInterface: 0
MIG: 12:22:26 :  locked false  
MIG: 12:22:26 : HDL Language: Verilog
MIG: 12:22:26 : compInfo: false
MIG: 12:22:26 : Vivado Options xc7a200t fbg676 -2
MIG: 12:22:26 : 1: xc7a200t 2: fbg676 3: -2
MIG: 12:22:26 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 12:22:26 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 12:22:26 : I am in catch area
MIG: 12:22:26 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 12:22:47 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 12:22:47 : Component_Name: design_1_mig_7series_0_0
MIG: 12:22:47 : Moving design_1_mig_7series_0_0 ...
MIG: 12:22:47 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 12:22:47 : Moving design_1_mig_7series_0_0.veo ...
MIG: 12:22:48 : Running vhdl_synth_rpr.xit
MIG: 12:22:48 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 12:22:48 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 12:22:48 : ################# RUNNING MIG BATCH ###################
MIG: 12:22:48 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 12:22:48 : synp_flow:  -- synthesis_mode: Other
MIG: 12:22:48 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 12:22:48 : vivado_mode: xpg_bd
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 1
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 :  locked false  
MIG: 12:22:48 : HDL Language: Verilog
MIG: 12:22:48 : compInfo: false
MIG: 12:22:48 : Vivado Options xc7a200t fbg676 -2
MIG: 12:22:48 : 1: xc7a200t 2: fbg676 3: -2
MIG: 12:22:48 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 12:22:48 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 12:22:48 : I am in catch area
MIG: 12:22:48 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 12:23:09 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 12:23:09 : Component_Name: design_1_mig_7series_0_0
MIG: 12:23:09 : Moving design_1_mig_7series_0_0 ...
MIG: 12:23:09 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 12:23:09 : Moving design_1_mig_7series_0_0.veo ...
MIG: 12:23:09 : Running implementation.xit
MIG: 12:23:09 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 12:23:09 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 12:23:09 : ################# RUNNING MIG BATCH ###################
MIG: 12:23:09 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 12:23:09 : synp_flow:  -- synthesis_mode: Other
MIG: 12:23:09 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 12:23:09 : vivado_mode: xpg_bd
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 1
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 : isPortInterface: 0
MIG: 12:23:09 :  locked false  
MIG: 12:23:09 : HDL Language: Verilog
MIG: 12:23:09 : compInfo: false
MIG: 12:23:09 : Vivado Options xc7a200t fbg676 -2
MIG: 12:23:09 : 1: xc7a200t 2: fbg676 3: -2
MIG: 12:23:09 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 12:23:09 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 12:23:09 : I am in catch area
MIG: 12:23:09 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 12:23:31 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 12:23:31 : Component_Name: design_1_mig_7series_0_0
MIG: 12:23:31 : Moving design_1_mig_7series_0_0 ...
MIG: 12:23:31 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 12:23:31 : Moving design_1_mig_7series_0_0.veo ...
MIG: 14:50:32 : xml_input_file: mig_a.prj
MIG: 14:50:33 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 14:50:33 : xml_input_file: mig_a.prj
MIG: 14:50:33 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 14:50:44 : Running synthesis.xit
MIG: 14:50:44 : ################# RUNNING MIG BATCH ###################
MIG: 14:50:44 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 14:50:44 : synp_flow:  -- synthesis_mode: Other
MIG: 14:50:44 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 14:50:44 : vivado_mode: xpg_bd
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 1
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 : isPortInterface: 0
MIG: 14:50:44 :  locked false  
MIG: 14:50:44 : HDL Language: Verilog
MIG: 14:50:44 : compInfo: false
MIG: 14:50:44 : Vivado Options xc7a200t fbg676 -2
MIG: 14:50:44 : 1: xc7a200t 2: fbg676 3: -2
MIG: 14:50:44 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 14:50:44 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 14:50:44 : I am in catch area
MIG: 14:50:44 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 14:51:08 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 14:51:08 : Component_Name: design_1_mig_7series_0_0
MIG: 14:51:08 : Moving design_1_mig_7series_0_0 ...
MIG: 14:51:08 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 14:51:08 : Moving design_1_mig_7series_0_0.veo ...
MIG: 14:51:08 : Running vhdl_synth_rpr.xit
MIG: 14:51:08 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 14:51:08 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 14:51:08 : ################# RUNNING MIG BATCH ###################
MIG: 14:51:08 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 14:51:08 : synp_flow:  -- synthesis_mode: Other
MIG: 14:51:08 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 14:51:08 : vivado_mode: xpg_bd
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 1
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 : isPortInterface: 0
MIG: 14:51:08 :  locked false  
MIG: 14:51:08 : HDL Language: Verilog
MIG: 14:51:08 : compInfo: false
MIG: 14:51:08 : Vivado Options xc7a200t fbg676 -2
MIG: 14:51:08 : 1: xc7a200t 2: fbg676 3: -2
MIG: 14:51:08 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 14:51:08 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 14:51:08 : I am in catch area
MIG: 14:51:08 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 14:51:32 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 14:51:32 : Component_Name: design_1_mig_7series_0_0
MIG: 14:51:32 : Moving design_1_mig_7series_0_0 ...
MIG: 14:51:32 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 14:51:32 : Moving design_1_mig_7series_0_0.veo ...
MIG: 14:51:32 : Running implementation.xit
MIG: 14:51:32 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 14:51:32 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 14:51:32 : ################# RUNNING MIG BATCH ###################
MIG: 14:51:32 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 14:51:32 : synp_flow:  -- synthesis_mode: Other
MIG: 14:51:32 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 14:51:32 : vivado_mode: xpg_bd
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 1
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 : isPortInterface: 0
MIG: 14:51:32 :  locked false  
MIG: 14:51:32 : HDL Language: Verilog
MIG: 14:51:32 : compInfo: false
MIG: 14:51:32 : Vivado Options xc7a200t fbg676 -2
MIG: 14:51:32 : 1: xc7a200t 2: fbg676 3: -2
MIG: 14:51:32 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 14:51:32 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 14:51:32 : I am in catch area
MIG: 14:51:32 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 14:51:54 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 14:51:54 : Component_Name: design_1_mig_7series_0_0
MIG: 14:51:54 : Moving design_1_mig_7series_0_0 ...
MIG: 14:51:54 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 14:51:54 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:04:26 : xml_input_file: mig_a.prj
MIG: 17:04:26 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 17:04:26 : xml_input_file: mig_a.prj
MIG: 17:04:26 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 17:04:37 : Running synthesis.xit
MIG: 17:04:37 : ################# RUNNING MIG BATCH ###################
MIG: 17:04:37 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:04:37 : synp_flow:  -- synthesis_mode: Other
MIG: 17:04:37 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:04:37 : vivado_mode: xpg_bd
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 1
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 : isPortInterface: 0
MIG: 17:04:37 :  locked false  
MIG: 17:04:37 : HDL Language: Verilog
MIG: 17:04:37 : compInfo: false
MIG: 17:04:37 : Vivado Options xc7a200t fbg676 -2
MIG: 17:04:37 : 1: xc7a200t 2: fbg676 3: -2
MIG: 17:04:37 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 17:04:37 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 17:04:37 : I am in catch area
MIG: 17:04:37 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:04:59 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 17:04:59 : Component_Name: design_1_mig_7series_0_0
MIG: 17:04:59 : Moving design_1_mig_7series_0_0 ...
MIG: 17:04:59 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:04:59 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:04:59 : Running vhdl_synth_rpr.xit
MIG: 17:04:59 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 17:04:59 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 17:04:59 : ################# RUNNING MIG BATCH ###################
MIG: 17:04:59 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:04:59 : synp_flow:  -- synthesis_mode: Other
MIG: 17:04:59 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:04:59 : vivado_mode: xpg_bd
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 1
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 : isPortInterface: 0
MIG: 17:04:59 :  locked false  
MIG: 17:04:59 : HDL Language: Verilog
MIG: 17:04:59 : compInfo: false
MIG: 17:04:59 : Vivado Options xc7a200t fbg676 -2
MIG: 17:04:59 : 1: xc7a200t 2: fbg676 3: -2
MIG: 17:04:59 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 17:04:59 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 17:04:59 : I am in catch area
MIG: 17:04:59 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:05:20 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 17:05:20 : Component_Name: design_1_mig_7series_0_0
MIG: 17:05:20 : Moving design_1_mig_7series_0_0 ...
MIG: 17:05:20 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:05:20 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:05:20 : Running implementation.xit
MIG: 17:05:20 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 17:05:20 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 17:05:20 : ################# RUNNING MIG BATCH ###################
MIG: 17:05:20 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:05:20 : synp_flow:  -- synthesis_mode: Other
MIG: 17:05:20 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:05:20 : vivado_mode: xpg_bd
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 1
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 : isPortInterface: 0
MIG: 17:05:20 :  locked false  
MIG: 17:05:20 : HDL Language: Verilog
MIG: 17:05:20 : compInfo: false
MIG: 17:05:20 : Vivado Options xc7a200t fbg676 -2
MIG: 17:05:20 : 1: xc7a200t 2: fbg676 3: -2
MIG: 17:05:20 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 17:05:20 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 17:05:20 : I am in catch area
MIG: 17:05:20 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:05:42 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 17:05:42 : Component_Name: design_1_mig_7series_0_0
MIG: 17:05:42 : Moving design_1_mig_7series_0_0 ...
MIG: 17:05:42 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:05:42 : Moving design_1_mig_7series_0_0.veo ...
MIG: 00:03:16 : xml_input_file: mig_a.prj
MIG: 00:03:16 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 00:03:16 : xml_input_file: mig_a.prj
MIG: 00:03:16 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 00:03:26 : Running synthesis.xit
MIG: 00:03:26 : ################# RUNNING MIG BATCH ###################
MIG: 00:03:26 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 00:03:26 : synp_flow:  -- synthesis_mode: Other
MIG: 00:03:26 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 00:03:26 : vivado_mode: xpg_bd
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:26 : isPortInterface: 0
MIG: 00:03:27 : isPortInterface: 0
MIG: 00:03:27 : isPortInterface: 0
MIG: 00:03:27 : isPortInterface: 0
MIG: 00:03:27 : isPortInterface: 0
MIG: 00:03:27 : isPortInterface: 0
MIG: 00:03:27 : isPortInterface: 0
MIG: 00:03:27 : isPortInterface: 0
MIG: 00:03:27 : isPortInterface: 0
MIG: 00:03:27 : isPortInterface: 1
MIG: 00:03:27 : isPortInterface: 0
MIG: 00:03:27 : isPortInterface: 0
MIG: 00:03:27 : isPortInterface: 0
MIG: 00:03:27 : isPortInterface: 0
MIG: 00:03:27 : isPortInterface: 0
MIG: 00:03:27 : isPortInterface: 0
MIG: 00:03:27 : isPortInterface: 0
MIG: 00:03:27 : isPortInterface: 0
MIG: 00:03:27 : isPortInterface: 0
MIG: 00:03:27 : isPortInterface: 0
MIG: 00:03:27 :  locked false  
MIG: 00:03:27 : HDL Language: Verilog
MIG: 00:03:27 : compInfo: false
MIG: 00:03:27 : Vivado Options xc7a200t fbg676 -2
MIG: 00:03:27 : 1: xc7a200t 2: fbg676 3: -2
MIG: 00:03:27 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 00:03:27 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 00:03:27 : I am in catch area
MIG: 00:03:27 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 00:03:48 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 00:03:48 : Component_Name: design_1_mig_7series_0_0
MIG: 00:03:48 : Moving design_1_mig_7series_0_0 ...
MIG: 00:03:48 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 00:03:48 : Moving design_1_mig_7series_0_0.veo ...
MIG: 00:03:48 : Running vhdl_synth_rpr.xit
MIG: 00:03:48 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 00:03:48 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 00:03:48 : ################# RUNNING MIG BATCH ###################
MIG: 00:03:48 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 00:03:48 : synp_flow:  -- synthesis_mode: Other
MIG: 00:03:48 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 00:03:48 : vivado_mode: xpg_bd
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 1
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 : isPortInterface: 0
MIG: 00:03:48 :  locked false  
MIG: 00:03:48 : HDL Language: Verilog
MIG: 00:03:48 : compInfo: false
MIG: 00:03:48 : Vivado Options xc7a200t fbg676 -2
MIG: 00:03:48 : 1: xc7a200t 2: fbg676 3: -2
MIG: 00:03:48 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 00:03:48 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 00:03:48 : I am in catch area
MIG: 00:03:48 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 00:04:09 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 00:04:09 : Component_Name: design_1_mig_7series_0_0
MIG: 00:04:09 : Moving design_1_mig_7series_0_0 ...
MIG: 00:04:09 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 00:04:09 : Moving design_1_mig_7series_0_0.veo ...
MIG: 00:04:10 : Running implementation.xit
MIG: 00:04:10 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 00:04:10 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 00:04:10 : ################# RUNNING MIG BATCH ###################
MIG: 00:04:10 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 00:04:10 : synp_flow:  -- synthesis_mode: Other
MIG: 00:04:10 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 00:04:10 : vivado_mode: xpg_bd
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 1
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 : isPortInterface: 0
MIG: 00:04:10 :  locked false  
MIG: 00:04:10 : HDL Language: Verilog
MIG: 00:04:10 : compInfo: false
MIG: 00:04:10 : Vivado Options xc7a200t fbg676 -2
MIG: 00:04:10 : 1: xc7a200t 2: fbg676 3: -2
MIG: 00:04:10 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 00:04:10 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 00:04:10 : I am in catch area
MIG: 00:04:10 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 00:04:31 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 00:04:31 : Component_Name: design_1_mig_7series_0_0
MIG: 00:04:31 : Moving design_1_mig_7series_0_0 ...
MIG: 00:04:31 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 00:04:31 : Moving design_1_mig_7series_0_0.veo ...
MIG: 08:07:31 : xml_input_file: mig_a.prj
MIG: 08:07:31 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 08:07:31 : xml_input_file: mig_a.prj
MIG: 08:07:31 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 08:07:42 : Running synthesis.xit
MIG: 08:07:42 : ################# RUNNING MIG BATCH ###################
MIG: 08:07:42 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 08:07:42 : synp_flow:  -- synthesis_mode: Other
MIG: 08:07:42 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 08:07:42 : vivado_mode: xpg_bd
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 1
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 : isPortInterface: 0
MIG: 08:07:42 :  locked false  
MIG: 08:07:42 : HDL Language: Verilog
MIG: 08:07:42 : compInfo: false
MIG: 08:07:42 : Vivado Options xc7a200t fbg676 -2
MIG: 08:07:42 : 1: xc7a200t 2: fbg676 3: -2
MIG: 08:07:42 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 08:07:42 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 08:07:42 : I am in catch area
MIG: 08:07:42 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 08:08:03 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 08:08:03 : Component_Name: design_1_mig_7series_0_0
MIG: 08:08:03 : Moving design_1_mig_7series_0_0 ...
MIG: 08:08:03 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 08:08:03 : Moving design_1_mig_7series_0_0.veo ...
MIG: 08:08:04 : Running vhdl_synth_rpr.xit
MIG: 08:08:04 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 08:08:04 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 08:08:04 : ################# RUNNING MIG BATCH ###################
MIG: 08:08:04 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 08:08:04 : synp_flow:  -- synthesis_mode: Other
MIG: 08:08:04 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 08:08:04 : vivado_mode: xpg_bd
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 1
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 : isPortInterface: 0
MIG: 08:08:04 :  locked false  
MIG: 08:08:04 : HDL Language: Verilog
MIG: 08:08:04 : compInfo: false
MIG: 08:08:04 : Vivado Options xc7a200t fbg676 -2
MIG: 08:08:04 : 1: xc7a200t 2: fbg676 3: -2
MIG: 08:08:04 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 08:08:04 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 08:08:04 : I am in catch area
MIG: 08:08:04 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 08:08:25 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 08:08:25 : Component_Name: design_1_mig_7series_0_0
MIG: 08:08:25 : Moving design_1_mig_7series_0_0 ...
MIG: 08:08:25 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 08:08:25 : Moving design_1_mig_7series_0_0.veo ...
MIG: 08:08:25 : Running implementation.xit
MIG: 08:08:25 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 08:08:25 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 08:08:25 : ################# RUNNING MIG BATCH ###################
MIG: 08:08:25 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 08:08:25 : synp_flow:  -- synthesis_mode: Other
MIG: 08:08:25 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 08:08:25 : vivado_mode: xpg_bd
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 1
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 : isPortInterface: 0
MIG: 08:08:25 :  locked false  
MIG: 08:08:25 : HDL Language: Verilog
MIG: 08:08:25 : compInfo: false
MIG: 08:08:25 : Vivado Options xc7a200t fbg676 -2
MIG: 08:08:25 : 1: xc7a200t 2: fbg676 3: -2
MIG: 08:08:25 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 08:08:25 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 08:08:25 : I am in catch area
MIG: 08:08:25 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 08:08:47 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 08:08:47 : Component_Name: design_1_mig_7series_0_0
MIG: 08:08:47 : Moving design_1_mig_7series_0_0 ...
MIG: 08:08:47 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 08:08:47 : Moving design_1_mig_7series_0_0.veo ...
MIG: 13:17:05 : xml_input_file: mig_a.prj
MIG: 13:17:06 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 13:17:06 : xml_input_file: mig_a.prj
MIG: 13:17:06 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 13:17:16 : Running synthesis.xit
MIG: 13:17:16 : ################# RUNNING MIG BATCH ###################
MIG: 13:17:16 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 13:17:16 : synp_flow:  -- synthesis_mode: Other
MIG: 13:17:16 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 13:17:16 : vivado_mode: xpg_bd
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 1
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 : isPortInterface: 0
MIG: 13:17:16 :  locked false  
MIG: 13:17:16 : HDL Language: Verilog
MIG: 13:17:16 : compInfo: false
MIG: 13:17:16 : Vivado Options xc7a200t fbg676 -2
MIG: 13:17:16 : 1: xc7a200t 2: fbg676 3: -2
MIG: 13:17:16 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 13:17:16 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 13:17:16 : I am in catch area
MIG: 13:17:16 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 13:17:37 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 13:17:37 : Component_Name: design_1_mig_7series_0_0
MIG: 13:17:37 : Moving design_1_mig_7series_0_0 ...
MIG: 13:17:37 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 13:17:37 : Moving design_1_mig_7series_0_0.veo ...
MIG: 13:17:38 : Running vhdl_synth_rpr.xit
MIG: 13:17:38 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 13:17:38 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 13:17:38 : ################# RUNNING MIG BATCH ###################
MIG: 13:17:38 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 13:17:38 : synp_flow:  -- synthesis_mode: Other
MIG: 13:17:38 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 13:17:38 : vivado_mode: xpg_bd
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 1
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 : isPortInterface: 0
MIG: 13:17:38 :  locked false  
MIG: 13:17:38 : HDL Language: Verilog
MIG: 13:17:38 : compInfo: false
MIG: 13:17:38 : Vivado Options xc7a200t fbg676 -2
MIG: 13:17:38 : 1: xc7a200t 2: fbg676 3: -2
MIG: 13:17:38 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 13:17:38 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 13:17:38 : I am in catch area
MIG: 13:17:38 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 13:17:59 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 13:17:59 : Component_Name: design_1_mig_7series_0_0
MIG: 13:17:59 : Moving design_1_mig_7series_0_0 ...
MIG: 13:17:59 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 13:17:59 : Moving design_1_mig_7series_0_0.veo ...
MIG: 13:17:59 : Running implementation.xit
MIG: 13:17:59 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 13:17:59 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 13:17:59 : ################# RUNNING MIG BATCH ###################
MIG: 13:17:59 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 13:17:59 : synp_flow:  -- synthesis_mode: Other
MIG: 13:17:59 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 13:17:59 : vivado_mode: xpg_bd
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 1
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 : isPortInterface: 0
MIG: 13:17:59 :  locked false  
MIG: 13:17:59 : HDL Language: Verilog
MIG: 13:17:59 : compInfo: false
MIG: 13:17:59 : Vivado Options xc7a200t fbg676 -2
MIG: 13:17:59 : 1: xc7a200t 2: fbg676 3: -2
MIG: 13:17:59 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 13:17:59 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 13:17:59 : I am in catch area
MIG: 13:17:59 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 13:18:21 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 13:18:21 : Component_Name: design_1_mig_7series_0_0
MIG: 13:18:21 : Moving design_1_mig_7series_0_0 ...
MIG: 13:18:21 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 13:18:21 : Moving design_1_mig_7series_0_0.veo ...
MIG: 15:01:06 : Running synthesis.xit
MIG: 15:01:06 : ################# RUNNING MIG BATCH ###################
MIG: 15:01:06 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 15:01:06 : synp_flow:  -- synthesis_mode: Other
MIG: 15:01:06 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 15:01:06 : vivado_mode: xpg_bd
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 1
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 : isPortInterface: 0
MIG: 15:01:06 :  locked false  
MIG: 15:01:06 : HDL Language: Verilog
MIG: 15:01:06 : compInfo: false
MIG: 15:01:06 : Vivado Options xc7a200t fbg676 -2
MIG: 15:01:06 : 1: xc7a200t 2: fbg676 3: -2
MIG: 15:01:06 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 15:01:06 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 15:01:06 : I am in catch area
MIG: 15:01:06 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:01:27 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 15:01:27 : Component_Name: design_1_mig_7series_0_0
MIG: 15:01:27 : Moving design_1_mig_7series_0_0 ...
MIG: 15:01:27 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:01:27 : Moving design_1_mig_7series_0_0.veo ...
MIG: 15:01:27 : Running vhdl_synth_rpr.xit
MIG: 15:01:27 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 15:01:27 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 15:01:27 : ################# RUNNING MIG BATCH ###################
MIG: 15:01:27 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 15:01:27 : synp_flow:  -- synthesis_mode: Other
MIG: 15:01:27 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 15:01:27 : vivado_mode: xpg_bd
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 1
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 : isPortInterface: 0
MIG: 15:01:27 :  locked false  
MIG: 15:01:27 : HDL Language: Verilog
MIG: 15:01:27 : compInfo: false
MIG: 15:01:27 : Vivado Options xc7a200t fbg676 -2
MIG: 15:01:27 : 1: xc7a200t 2: fbg676 3: -2
MIG: 15:01:27 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 15:01:27 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 15:01:27 : I am in catch area
MIG: 15:01:27 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:01:49 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 15:01:49 : Component_Name: design_1_mig_7series_0_0
MIG: 15:01:49 : Moving design_1_mig_7series_0_0 ...
MIG: 15:01:49 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:01:49 : Moving design_1_mig_7series_0_0.veo ...
MIG: 15:01:49 : Running implementation.xit
MIG: 15:01:49 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 15:01:49 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 15:01:49 : ################# RUNNING MIG BATCH ###################
MIG: 15:01:49 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 15:01:49 : synp_flow:  -- synthesis_mode: Other
MIG: 15:01:49 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 15:01:49 : vivado_mode: xpg_bd
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 1
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 : isPortInterface: 0
MIG: 15:01:49 :  locked false  
MIG: 15:01:49 : HDL Language: Verilog
MIG: 15:01:49 : compInfo: false
MIG: 15:01:49 : Vivado Options xc7a200t fbg676 -2
MIG: 15:01:49 : 1: xc7a200t 2: fbg676 3: -2
MIG: 15:01:49 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 15:01:49 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 15:01:49 : I am in catch area
MIG: 15:01:49 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:02:10 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 15:02:10 : Component_Name: design_1_mig_7series_0_0
MIG: 15:02:10 : Moving design_1_mig_7series_0_0 ...
MIG: 15:02:10 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:02:10 : Moving design_1_mig_7series_0_0.veo ...
MIG: 15:58:21 : Running synthesis.xit
MIG: 15:58:21 : ################# RUNNING MIG BATCH ###################
MIG: 15:58:21 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 15:58:21 : synp_flow:  -- synthesis_mode: Other
MIG: 15:58:21 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 15:58:21 : vivado_mode: xpg_bd
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:21 : isPortInterface: 0
MIG: 15:58:22 : isPortInterface: 0
MIG: 15:58:22 : isPortInterface: 0
MIG: 15:58:22 : isPortInterface: 0
MIG: 15:58:22 : isPortInterface: 0
MIG: 15:58:22 : isPortInterface: 0
MIG: 15:58:22 : isPortInterface: 0
MIG: 15:58:22 : isPortInterface: 0
MIG: 15:58:22 : isPortInterface: 0
MIG: 15:58:22 : isPortInterface: 0
MIG: 15:58:22 : isPortInterface: 0
MIG: 15:58:22 : isPortInterface: 0
MIG: 15:58:22 : isPortInterface: 0
MIG: 15:58:22 : isPortInterface: 0
MIG: 15:58:22 : isPortInterface: 0
MIG: 15:58:22 : isPortInterface: 0
MIG: 15:58:22 : isPortInterface: 0
MIG: 15:58:22 : isPortInterface: 0
MIG: 15:58:22 : isPortInterface: 0
MIG: 15:58:22 : isPortInterface: 0
MIG: 15:58:22 : isPortInterface: 0
MIG: 15:58:22 : isPortInterface: 0
MIG: 15:58:22 : isPortInterface: 0
MIG: 15:58:22 : isPortInterface: 0
MIG: 15:58:22 : isPortInterface: 0
MIG: 15:58:22 : isPortInterface: 0
MIG: 15:58:22 : isPortInterface: 0
MIG: 15:58:22 : isPortInterface: 0
MIG: 15:58:22 : isPortInterface: 0
MIG: 15:58:22 : isPortInterface: 0
MIG: 15:58:22 : isPortInterface: 0
MIG: 15:58:22 : isPortInterface: 0
MIG: 15:58:22 : isPortInterface: 0
MIG: 15:58:22 : isPortInterface: 0
MIG: 15:58:22 : isPortInterface: 0
MIG: 15:58:22 : isPortInterface: 0
MIG: 15:58:22 : isPortInterface: 0
MIG: 15:58:22 : isPortInterface: 0
MIG: 15:58:22 : isPortInterface: 0
MIG: 15:58:22 : isPortInterface: 0
MIG: 15:58:22 : isPortInterface: 0
MIG: 15:58:22 : isPortInterface: 0
MIG: 15:58:22 : isPortInterface: 0
MIG: 15:58:22 : isPortInterface: 0
MIG: 15:58:22 : isPortInterface: 0
MIG: 15:58:22 : isPortInterface: 0
MIG: 15:58:22 : isPortInterface: 0
MIG: 15:58:22 : isPortInterface: 0
MIG: 15:58:22 : isPortInterface: 1
MIG: 15:58:22 : isPortInterface: 0
MIG: 15:58:22 : isPortInterface: 0
MIG: 15:58:22 : isPortInterface: 0
MIG: 15:58:22 : isPortInterface: 0
MIG: 15:58:22 : isPortInterface: 0
MIG: 15:58:22 : isPortInterface: 0
MIG: 15:58:22 : isPortInterface: 0
MIG: 15:58:22 : isPortInterface: 0
MIG: 15:58:22 : isPortInterface: 0
MIG: 15:58:22 : isPortInterface: 0
MIG: 15:58:22 :  locked false  
MIG: 15:58:22 : HDL Language: Verilog
MIG: 15:58:22 : compInfo: false
MIG: 15:58:22 : Vivado Options xc7a200t fbg676 -2
MIG: 15:58:22 : 1: xc7a200t 2: fbg676 3: -2
MIG: 15:58:22 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 15:58:22 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 15:58:22 : I am in catch area
MIG: 15:58:22 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:58:43 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 15:58:43 : Component_Name: design_1_mig_7series_0_0
MIG: 15:58:43 : Moving design_1_mig_7series_0_0 ...
MIG: 15:58:43 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:58:43 : Moving design_1_mig_7series_0_0.veo ...
MIG: 15:58:43 : Running vhdl_synth_rpr.xit
MIG: 15:58:43 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 15:58:43 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 15:58:43 : ################# RUNNING MIG BATCH ###################
MIG: 15:58:43 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 15:58:43 : synp_flow:  -- synthesis_mode: Other
MIG: 15:58:43 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 15:58:43 : vivado_mode: xpg_bd
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 1
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 : isPortInterface: 0
MIG: 15:58:43 :  locked false  
MIG: 15:58:43 : HDL Language: Verilog
MIG: 15:58:43 : compInfo: false
MIG: 15:58:43 : Vivado Options xc7a200t fbg676 -2
MIG: 15:58:43 : 1: xc7a200t 2: fbg676 3: -2
MIG: 15:58:43 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 15:58:43 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 15:58:43 : I am in catch area
MIG: 15:58:43 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:59:05 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 15:59:05 : Component_Name: design_1_mig_7series_0_0
MIG: 15:59:05 : Moving design_1_mig_7series_0_0 ...
MIG: 15:59:05 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:59:05 : Moving design_1_mig_7series_0_0.veo ...
MIG: 15:59:05 : Running implementation.xit
MIG: 15:59:05 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 15:59:05 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 15:59:05 : ################# RUNNING MIG BATCH ###################
MIG: 15:59:05 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 15:59:05 : synp_flow:  -- synthesis_mode: Other
MIG: 15:59:05 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 15:59:05 : vivado_mode: xpg_bd
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 1
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 : isPortInterface: 0
MIG: 15:59:05 :  locked false  
MIG: 15:59:05 : HDL Language: Verilog
MIG: 15:59:05 : compInfo: false
MIG: 15:59:05 : Vivado Options xc7a200t fbg676 -2
MIG: 15:59:05 : 1: xc7a200t 2: fbg676 3: -2
MIG: 15:59:05 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 15:59:05 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 15:59:05 : I am in catch area
MIG: 15:59:05 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:59:26 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 15:59:26 : Component_Name: design_1_mig_7series_0_0
MIG: 15:59:26 : Moving design_1_mig_7series_0_0 ...
MIG: 15:59:26 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:59:26 : Moving design_1_mig_7series_0_0.veo ...
MIG: 21:55:24 : xml_input_file: mig_a.prj
MIG: 21:55:24 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 21:55:24 : xml_input_file: mig_a.prj
MIG: 21:55:24 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 21:57:22 : Running synthesis.xit
MIG: 21:57:22 : ################# RUNNING MIG BATCH ###################
MIG: 21:57:22 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 21:57:22 : synp_flow:  -- synthesis_mode: Other
MIG: 21:57:22 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 21:57:22 : vivado_mode: xpg_bd
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 1
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 : isPortInterface: 0
MIG: 21:57:22 :  locked false  
MIG: 21:57:22 : HDL Language: Verilog
MIG: 21:57:22 : compInfo: false
MIG: 21:57:22 : Vivado Options xc7a200t fbg676 -2
MIG: 21:57:22 : 1: xc7a200t 2: fbg676 3: -2
MIG: 21:57:22 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 21:57:22 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 21:57:22 : I am in catch area
MIG: 21:57:22 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 21:57:43 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 21:57:43 : Component_Name: design_1_mig_7series_0_0
MIG: 21:57:43 : Moving design_1_mig_7series_0_0 ...
MIG: 21:57:43 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 21:57:43 : Moving design_1_mig_7series_0_0.veo ...
MIG: 21:57:44 : Running vhdl_synth_rpr.xit
MIG: 21:57:44 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 21:57:44 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 21:57:44 : ################# RUNNING MIG BATCH ###################
MIG: 21:57:44 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 21:57:44 : synp_flow:  -- synthesis_mode: Other
MIG: 21:57:44 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 21:57:44 : vivado_mode: xpg_bd
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 1
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 : isPortInterface: 0
MIG: 21:57:44 :  locked false  
MIG: 21:57:44 : HDL Language: Verilog
MIG: 21:57:44 : compInfo: false
MIG: 21:57:44 : Vivado Options xc7a200t fbg676 -2
MIG: 21:57:44 : 1: xc7a200t 2: fbg676 3: -2
MIG: 21:57:44 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 21:57:44 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 21:57:44 : I am in catch area
MIG: 21:57:44 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 21:58:05 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 21:58:05 : Component_Name: design_1_mig_7series_0_0
MIG: 21:58:05 : Moving design_1_mig_7series_0_0 ...
MIG: 21:58:05 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 21:58:05 : Moving design_1_mig_7series_0_0.veo ...
MIG: 21:58:05 : Running implementation.xit
MIG: 21:58:05 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 21:58:05 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 21:58:05 : ################# RUNNING MIG BATCH ###################
MIG: 21:58:05 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 21:58:05 : synp_flow:  -- synthesis_mode: Other
MIG: 21:58:05 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 21:58:05 : vivado_mode: xpg_bd
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 1
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 : isPortInterface: 0
MIG: 21:58:05 :  locked false  
MIG: 21:58:05 : HDL Language: Verilog
MIG: 21:58:05 : compInfo: false
MIG: 21:58:05 : Vivado Options xc7a200t fbg676 -2
MIG: 21:58:05 : 1: xc7a200t 2: fbg676 3: -2
MIG: 21:58:05 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 21:58:05 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 21:58:05 : I am in catch area
MIG: 21:58:05 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 21:58:27 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 21:58:27 : Component_Name: design_1_mig_7series_0_0
MIG: 21:58:27 : Moving design_1_mig_7series_0_0 ...
MIG: 21:58:27 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 21:58:27 : Moving design_1_mig_7series_0_0.veo ...
MIG: 10:27:52 : xml_input_file: mig_a.prj
MIG: 10:27:52 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 10:27:52 : xml_input_file: mig_a.prj
MIG: 10:27:52 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 10:28:03 : Running synthesis.xit
MIG: 10:28:03 : ################# RUNNING MIG BATCH ###################
MIG: 10:28:03 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 10:28:03 : synp_flow:  -- synthesis_mode: Other
MIG: 10:28:03 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 10:28:03 : vivado_mode: xpg_bd
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 1
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 : isPortInterface: 0
MIG: 10:28:03 :  locked false  
MIG: 10:28:03 : HDL Language: Verilog
MIG: 10:28:03 : compInfo: false
MIG: 10:28:03 : Vivado Options xc7a200t fbg676 -2
MIG: 10:28:03 : 1: xc7a200t 2: fbg676 3: -2
MIG: 10:28:03 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 10:28:03 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 10:28:03 : I am in catch area
MIG: 10:28:03 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 10:28:24 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 10:28:24 : Component_Name: design_1_mig_7series_0_0
MIG: 10:28:24 : Moving design_1_mig_7series_0_0 ...
MIG: 10:28:24 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 10:28:24 : Moving design_1_mig_7series_0_0.veo ...
MIG: 10:28:24 : Running vhdl_synth_rpr.xit
MIG: 10:28:24 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 10:28:24 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 10:28:24 : ################# RUNNING MIG BATCH ###################
MIG: 10:28:24 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 10:28:24 : synp_flow:  -- synthesis_mode: Other
MIG: 10:28:24 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 10:28:24 : vivado_mode: xpg_bd
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 1
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 : isPortInterface: 0
MIG: 10:28:24 :  locked false  
MIG: 10:28:24 : HDL Language: Verilog
MIG: 10:28:24 : compInfo: false
MIG: 10:28:24 : Vivado Options xc7a200t fbg676 -2
MIG: 10:28:24 : 1: xc7a200t 2: fbg676 3: -2
MIG: 10:28:24 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 10:28:24 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 10:28:24 : I am in catch area
MIG: 10:28:24 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 10:28:46 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 10:28:46 : Component_Name: design_1_mig_7series_0_0
MIG: 10:28:46 : Moving design_1_mig_7series_0_0 ...
MIG: 10:28:46 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 10:28:46 : Moving design_1_mig_7series_0_0.veo ...
MIG: 10:28:46 : Running implementation.xit
MIG: 10:28:46 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 10:28:46 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 10:28:46 : ################# RUNNING MIG BATCH ###################
MIG: 10:28:46 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 10:28:46 : synp_flow:  -- synthesis_mode: Other
MIG: 10:28:46 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 10:28:46 : vivado_mode: xpg_bd
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 1
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 : isPortInterface: 0
MIG: 10:28:46 :  locked false  
MIG: 10:28:46 : HDL Language: Verilog
MIG: 10:28:46 : compInfo: false
MIG: 10:28:46 : Vivado Options xc7a200t fbg676 -2
MIG: 10:28:46 : 1: xc7a200t 2: fbg676 3: -2
MIG: 10:28:46 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 10:28:46 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 10:28:46 : I am in catch area
MIG: 10:28:46 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 10:29:07 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 10:29:07 : Component_Name: design_1_mig_7series_0_0
MIG: 10:29:07 : Moving design_1_mig_7series_0_0 ...
MIG: 10:29:07 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 10:29:07 : Moving design_1_mig_7series_0_0.veo ...
MIG: 10:40:39 : Running synthesis.xit
MIG: 10:40:39 : ################# RUNNING MIG BATCH ###################
MIG: 10:40:39 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 10:40:39 : synp_flow:  -- synthesis_mode: Other
MIG: 10:40:39 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 10:40:39 : vivado_mode: xpg_bd
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 1
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 :  locked false  
MIG: 10:40:39 : HDL Language: Verilog
MIG: 10:40:39 : compInfo: false
MIG: 10:40:39 : Vivado Options xc7a200t fbg676 -2
MIG: 10:40:39 : 1: xc7a200t 2: fbg676 3: -2
MIG: 10:40:39 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 10:40:39 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 10:40:39 : I am in catch area
MIG: 10:40:39 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 10:41:00 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 10:41:00 : Component_Name: design_1_mig_7series_0_0
MIG: 10:41:00 : Moving design_1_mig_7series_0_0 ...
MIG: 10:41:00 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 10:41:00 : Moving design_1_mig_7series_0_0.veo ...
MIG: 10:41:01 : Running vhdl_synth_rpr.xit
MIG: 10:41:01 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 10:41:01 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 10:41:01 : ################# RUNNING MIG BATCH ###################
MIG: 10:41:01 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 10:41:01 : synp_flow:  -- synthesis_mode: Other
MIG: 10:41:01 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 10:41:01 : vivado_mode: xpg_bd
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 1
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 : isPortInterface: 0
MIG: 10:41:01 :  locked false  
MIG: 10:41:01 : HDL Language: Verilog
MIG: 10:41:01 : compInfo: false
MIG: 10:41:01 : Vivado Options xc7a200t fbg676 -2
MIG: 10:41:01 : 1: xc7a200t 2: fbg676 3: -2
MIG: 10:41:01 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 10:41:01 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 10:41:01 : I am in catch area
MIG: 10:41:01 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 10:41:22 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 10:41:22 : Component_Name: design_1_mig_7series_0_0
MIG: 10:41:22 : Moving design_1_mig_7series_0_0 ...
MIG: 10:41:22 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 10:41:22 : Moving design_1_mig_7series_0_0.veo ...
MIG: 10:41:22 : Running implementation.xit
MIG: 10:41:22 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 10:41:22 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 10:41:22 : ################# RUNNING MIG BATCH ###################
MIG: 10:41:22 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 10:41:22 : synp_flow:  -- synthesis_mode: Other
MIG: 10:41:22 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 10:41:22 : vivado_mode: xpg_bd
MIG: 10:41:22 : isPortInterface: 0
MIG: 10:41:22 : isPortInterface: 0
MIG: 10:41:22 : isPortInterface: 0
MIG: 10:41:22 : isPortInterface: 0
MIG: 10:41:22 : isPortInterface: 0
MIG: 10:41:22 : isPortInterface: 0
MIG: 10:41:22 : isPortInterface: 0
MIG: 10:41:22 : isPortInterface: 0
MIG: 10:41:22 : isPortInterface: 0
MIG: 10:41:22 : isPortInterface: 0
MIG: 10:41:22 : isPortInterface: 0
MIG: 10:41:22 : isPortInterface: 0
MIG: 10:41:22 : isPortInterface: 0
MIG: 10:41:22 : isPortInterface: 0
MIG: 10:41:22 : isPortInterface: 0
MIG: 10:41:22 : isPortInterface: 0
MIG: 10:41:22 : isPortInterface: 0
MIG: 10:41:22 : isPortInterface: 0
MIG: 10:41:22 : isPortInterface: 0
MIG: 10:41:22 : isPortInterface: 0
MIG: 10:41:22 : isPortInterface: 0
MIG: 10:41:22 : isPortInterface: 0
MIG: 10:41:22 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 1
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 : isPortInterface: 0
MIG: 10:41:23 :  locked false  
MIG: 10:41:23 : HDL Language: Verilog
MIG: 10:41:23 : compInfo: false
MIG: 10:41:23 : Vivado Options xc7a200t fbg676 -2
MIG: 10:41:23 : 1: xc7a200t 2: fbg676 3: -2
MIG: 10:41:23 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 10:41:23 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 10:41:23 : I am in catch area
MIG: 10:41:23 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 10:41:44 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 10:41:44 : Component_Name: design_1_mig_7series_0_0
MIG: 10:41:44 : Moving design_1_mig_7series_0_0 ...
MIG: 10:41:44 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 10:41:44 : Moving design_1_mig_7series_0_0.veo ...
MIG: 12:34:40 : Running synthesis.xit
MIG: 12:34:40 : ################# RUNNING MIG BATCH ###################
MIG: 12:34:40 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 12:34:40 : synp_flow:  -- synthesis_mode: Other
MIG: 12:34:40 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 12:34:40 : vivado_mode: xpg_bd
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 1
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 : isPortInterface: 0
MIG: 12:34:40 :  locked false  
MIG: 12:34:40 : HDL Language: Verilog
MIG: 12:34:40 : compInfo: false
MIG: 12:34:40 : Vivado Options xc7a200t fbg676 -2
MIG: 12:34:40 : 1: xc7a200t 2: fbg676 3: -2
MIG: 12:34:40 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 12:34:40 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 12:34:40 : I am in catch area
MIG: 12:34:40 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 12:35:01 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 12:35:01 : Component_Name: design_1_mig_7series_0_0
MIG: 12:35:01 : Moving design_1_mig_7series_0_0 ...
MIG: 12:35:01 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 12:35:01 : Moving design_1_mig_7series_0_0.veo ...
MIG: 12:35:01 : Running vhdl_synth_rpr.xit
MIG: 12:35:02 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 12:35:02 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 12:35:02 : ################# RUNNING MIG BATCH ###################
MIG: 12:35:02 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 12:35:02 : synp_flow:  -- synthesis_mode: Other
MIG: 12:35:02 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 12:35:02 : vivado_mode: xpg_bd
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 1
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 : isPortInterface: 0
MIG: 12:35:02 :  locked false  
MIG: 12:35:02 : HDL Language: Verilog
MIG: 12:35:02 : compInfo: false
MIG: 12:35:02 : Vivado Options xc7a200t fbg676 -2
MIG: 12:35:02 : 1: xc7a200t 2: fbg676 3: -2
MIG: 12:35:02 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 12:35:02 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 12:35:02 : I am in catch area
MIG: 12:35:02 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 12:35:23 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 12:35:23 : Component_Name: design_1_mig_7series_0_0
MIG: 12:35:23 : Moving design_1_mig_7series_0_0 ...
MIG: 12:35:23 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 12:35:23 : Moving design_1_mig_7series_0_0.veo ...
MIG: 12:35:23 : Running implementation.xit
MIG: 12:35:23 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 12:35:23 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 12:35:23 : ################# RUNNING MIG BATCH ###################
MIG: 12:35:23 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 12:35:23 : synp_flow:  -- synthesis_mode: Other
MIG: 12:35:23 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 12:35:23 : vivado_mode: xpg_bd
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 1
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 : isPortInterface: 0
MIG: 12:35:23 :  locked false  
MIG: 12:35:23 : HDL Language: Verilog
MIG: 12:35:23 : compInfo: false
MIG: 12:35:23 : Vivado Options xc7a200t fbg676 -2
MIG: 12:35:23 : 1: xc7a200t 2: fbg676 3: -2
MIG: 12:35:23 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 12:35:23 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 12:35:23 : I am in catch area
MIG: 12:35:23 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 12:35:44 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 12:35:44 : Component_Name: design_1_mig_7series_0_0
MIG: 12:35:44 : Moving design_1_mig_7series_0_0 ...
MIG: 12:35:44 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 12:35:44 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:08:33 : xml_input_file: mig_a.prj
MIG: 16:08:33 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 16:08:33 : xml_input_file: mig_a.prj
MIG: 16:08:33 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 16:08:59 : Running synthesis.xit
MIG: 16:08:59 : ################# RUNNING MIG BATCH ###################
MIG: 16:08:59 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:08:59 : synp_flow:  -- synthesis_mode: Other
MIG: 16:08:59 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:08:59 : vivado_mode: xpg_bd
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 1
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 :  locked false  
MIG: 16:08:59 : HDL Language: Verilog
MIG: 16:08:59 : compInfo: false
MIG: 16:08:59 : Vivado Options xc7a200t fbg676 -2
MIG: 16:08:59 : 1: xc7a200t 2: fbg676 3: -2
MIG: 16:08:59 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 16:08:59 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 16:08:59 : I am in catch area
MIG: 16:08:59 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:09:20 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 16:09:20 : Component_Name: design_1_mig_7series_0_0
MIG: 16:09:20 : Moving design_1_mig_7series_0_0 ...
MIG: 16:09:20 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:09:20 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:09:20 : Running vhdl_synth_rpr.xit
MIG: 16:09:20 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 16:09:20 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 16:09:20 : ################# RUNNING MIG BATCH ###################
MIG: 16:09:20 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:09:20 : synp_flow:  -- synthesis_mode: Other
MIG: 16:09:20 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:09:20 : vivado_mode: xpg_bd
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 1
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 :  locked false  
MIG: 16:09:20 : HDL Language: Verilog
MIG: 16:09:20 : compInfo: false
MIG: 16:09:20 : Vivado Options xc7a200t fbg676 -2
MIG: 16:09:20 : 1: xc7a200t 2: fbg676 3: -2
MIG: 16:09:20 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 16:09:20 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 16:09:20 : I am in catch area
MIG: 16:09:20 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:09:42 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 16:09:42 : Component_Name: design_1_mig_7series_0_0
MIG: 16:09:42 : Moving design_1_mig_7series_0_0 ...
MIG: 16:09:42 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:09:42 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:09:42 : Running implementation.xit
MIG: 16:09:42 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 16:09:42 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 16:09:42 : ################# RUNNING MIG BATCH ###################
MIG: 16:09:42 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:09:42 : synp_flow:  -- synthesis_mode: Other
MIG: 16:09:42 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:09:42 : vivado_mode: xpg_bd
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 1
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 : isPortInterface: 0
MIG: 16:09:42 :  locked false  
MIG: 16:09:42 : HDL Language: Verilog
MIG: 16:09:42 : compInfo: false
MIG: 16:09:42 : Vivado Options xc7a200t fbg676 -2
MIG: 16:09:42 : 1: xc7a200t 2: fbg676 3: -2
MIG: 16:09:42 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 16:09:42 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 16:09:42 : I am in catch area
MIG: 16:09:42 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:10:04 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 16:10:04 : Component_Name: design_1_mig_7series_0_0
MIG: 16:10:04 : Moving design_1_mig_7series_0_0 ...
MIG: 16:10:04 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:10:04 : Moving design_1_mig_7series_0_0.veo ...
MIG: 19:31:09 : xml_input_file: mig_a.prj
MIG: 19:31:09 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 19:31:09 : xml_input_file: mig_a.prj
MIG: 19:31:09 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 19:40:40 : Running synthesis.xit
MIG: 19:40:40 : ################# RUNNING MIG BATCH ###################
MIG: 19:40:40 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 19:40:40 : synp_flow:  -- synthesis_mode: Other
MIG: 19:40:40 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 19:40:40 : vivado_mode: xpg_bd
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 1
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 : isPortInterface: 0
MIG: 19:40:40 :  locked false  
MIG: 19:40:40 : HDL Language: Verilog
MIG: 19:40:40 : compInfo: false
MIG: 19:40:40 : Vivado Options xc7a200t fbg676 -2
MIG: 19:40:40 : 1: xc7a200t 2: fbg676 3: -2
MIG: 19:40:40 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 19:40:40 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 19:40:40 : I am in catch area
MIG: 19:40:40 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 19:41:02 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 19:41:02 : Component_Name: design_1_mig_7series_0_0
MIG: 19:41:02 : Moving design_1_mig_7series_0_0 ...
MIG: 19:41:02 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 19:41:02 : Moving design_1_mig_7series_0_0.veo ...
MIG: 19:41:02 : Running vhdl_synth_rpr.xit
MIG: 19:41:02 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 19:41:02 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 19:41:02 : ################# RUNNING MIG BATCH ###################
MIG: 19:41:02 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 19:41:02 : synp_flow:  -- synthesis_mode: Other
MIG: 19:41:02 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 19:41:02 : vivado_mode: xpg_bd
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 1
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 : isPortInterface: 0
MIG: 19:41:02 :  locked false  
MIG: 19:41:02 : HDL Language: Verilog
MIG: 19:41:02 : compInfo: false
MIG: 19:41:02 : Vivado Options xc7a200t fbg676 -2
MIG: 19:41:02 : 1: xc7a200t 2: fbg676 3: -2
MIG: 19:41:02 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 19:41:02 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 19:41:02 : I am in catch area
MIG: 19:41:02 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 19:41:23 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 19:41:23 : Component_Name: design_1_mig_7series_0_0
MIG: 19:41:23 : Moving design_1_mig_7series_0_0 ...
MIG: 19:41:23 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 19:41:23 : Moving design_1_mig_7series_0_0.veo ...
MIG: 19:41:23 : Running implementation.xit
MIG: 19:41:23 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 19:41:23 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 19:41:23 : ################# RUNNING MIG BATCH ###################
MIG: 19:41:23 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 19:41:23 : synp_flow:  -- synthesis_mode: Other
MIG: 19:41:23 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 19:41:23 : vivado_mode: xpg_bd
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 1
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 : isPortInterface: 0
MIG: 19:41:23 :  locked false  
MIG: 19:41:23 : HDL Language: Verilog
MIG: 19:41:23 : compInfo: false
MIG: 19:41:23 : Vivado Options xc7a200t fbg676 -2
MIG: 19:41:23 : 1: xc7a200t 2: fbg676 3: -2
MIG: 19:41:23 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 19:41:23 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 19:41:23 : I am in catch area
MIG: 19:41:23 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 19:41:45 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 19:41:45 : Component_Name: design_1_mig_7series_0_0
MIG: 19:41:45 : Moving design_1_mig_7series_0_0 ...
MIG: 19:41:45 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 19:41:45 : Moving design_1_mig_7series_0_0.veo ...
MIG: 20:38:45 : Running synthesis.xit
MIG: 20:38:45 : ################# RUNNING MIG BATCH ###################
MIG: 20:38:45 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 20:38:45 : synp_flow:  -- synthesis_mode: Other
MIG: 20:38:45 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 20:38:45 : vivado_mode: xpg_bd
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 1
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 : isPortInterface: 0
MIG: 20:38:45 :  locked false  
MIG: 20:38:45 : HDL Language: Verilog
MIG: 20:38:45 : compInfo: false
MIG: 20:38:45 : Vivado Options xc7a200t fbg676 -2
MIG: 20:38:45 : 1: xc7a200t 2: fbg676 3: -2
MIG: 20:38:45 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 20:38:45 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 20:38:45 : I am in catch area
MIG: 20:38:45 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 20:39:06 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 20:39:06 : Component_Name: design_1_mig_7series_0_0
MIG: 20:39:06 : Moving design_1_mig_7series_0_0 ...
MIG: 20:39:06 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 20:39:06 : Moving design_1_mig_7series_0_0.veo ...
MIG: 20:39:07 : Running vhdl_synth_rpr.xit
MIG: 20:39:07 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 20:39:07 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 20:39:07 : ################# RUNNING MIG BATCH ###################
MIG: 20:39:07 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 20:39:07 : synp_flow:  -- synthesis_mode: Other
MIG: 20:39:07 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 20:39:07 : vivado_mode: xpg_bd
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 1
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 : isPortInterface: 0
MIG: 20:39:07 :  locked false  
MIG: 20:39:07 : HDL Language: Verilog
MIG: 20:39:07 : compInfo: false
MIG: 20:39:07 : Vivado Options xc7a200t fbg676 -2
MIG: 20:39:07 : 1: xc7a200t 2: fbg676 3: -2
MIG: 20:39:07 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 20:39:07 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 20:39:07 : I am in catch area
MIG: 20:39:07 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 20:39:28 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 20:39:28 : Component_Name: design_1_mig_7series_0_0
MIG: 20:39:28 : Moving design_1_mig_7series_0_0 ...
MIG: 20:39:28 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 20:39:28 : Moving design_1_mig_7series_0_0.veo ...
MIG: 20:39:28 : Running implementation.xit
MIG: 20:39:28 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 20:39:28 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 20:39:28 : ################# RUNNING MIG BATCH ###################
MIG: 20:39:28 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 20:39:28 : synp_flow:  -- synthesis_mode: Other
MIG: 20:39:28 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 20:39:28 : vivado_mode: xpg_bd
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 1
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 : isPortInterface: 0
MIG: 20:39:28 :  locked false  
MIG: 20:39:28 : HDL Language: Verilog
MIG: 20:39:28 : compInfo: false
MIG: 20:39:28 : Vivado Options xc7a200t fbg676 -2
MIG: 20:39:28 : 1: xc7a200t 2: fbg676 3: -2
MIG: 20:39:28 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 20:39:28 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 20:39:28 : I am in catch area
MIG: 20:39:28 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 20:39:50 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 20:39:50 : Component_Name: design_1_mig_7series_0_0
MIG: 20:39:50 : Moving design_1_mig_7series_0_0 ...
MIG: 20:39:50 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 20:39:50 : Moving design_1_mig_7series_0_0.veo ...
MIG: 00:17:44 : xml_input_file: mig_a.prj
MIG: 00:17:44 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 00:17:44 : xml_input_file: mig_a.prj
MIG: 00:17:44 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 00:18:24 : Running synthesis.xit
MIG: 00:18:24 : ################# RUNNING MIG BATCH ###################
MIG: 00:18:24 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 00:18:24 : synp_flow:  -- synthesis_mode: Other
MIG: 00:18:24 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 00:18:24 : vivado_mode: xpg_bd
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 1
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 : isPortInterface: 0
MIG: 00:18:24 :  locked false  
MIG: 00:18:24 : HDL Language: Verilog
MIG: 00:18:24 : compInfo: false
MIG: 00:18:24 : Vivado Options xc7a200t fbg676 -2
MIG: 00:18:24 : 1: xc7a200t 2: fbg676 3: -2
MIG: 00:18:24 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 00:18:24 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 00:18:24 : I am in catch area
MIG: 00:18:24 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 00:18:45 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 00:18:45 : Component_Name: design_1_mig_7series_0_0
MIG: 00:18:45 : Moving design_1_mig_7series_0_0 ...
MIG: 00:18:45 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 00:18:45 : Moving design_1_mig_7series_0_0.veo ...
MIG: 00:18:46 : Running vhdl_synth_rpr.xit
MIG: 00:18:46 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 00:18:46 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 00:18:46 : ################# RUNNING MIG BATCH ###################
MIG: 00:18:46 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 00:18:46 : synp_flow:  -- synthesis_mode: Other
MIG: 00:18:46 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 00:18:46 : vivado_mode: xpg_bd
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 1
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 : isPortInterface: 0
MIG: 00:18:46 :  locked false  
MIG: 00:18:46 : HDL Language: Verilog
MIG: 00:18:46 : compInfo: false
MIG: 00:18:46 : Vivado Options xc7a200t fbg676 -2
MIG: 00:18:46 : 1: xc7a200t 2: fbg676 3: -2
MIG: 00:18:46 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 00:18:46 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 00:18:46 : I am in catch area
MIG: 00:18:46 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 00:19:07 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 00:19:07 : Component_Name: design_1_mig_7series_0_0
MIG: 00:19:07 : Moving design_1_mig_7series_0_0 ...
MIG: 00:19:07 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 00:19:07 : Moving design_1_mig_7series_0_0.veo ...
MIG: 00:19:07 : Running implementation.xit
MIG: 00:19:07 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 00:19:07 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 00:19:07 : ################# RUNNING MIG BATCH ###################
MIG: 00:19:07 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 00:19:07 : synp_flow:  -- synthesis_mode: Other
MIG: 00:19:07 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 00:19:07 : vivado_mode: xpg_bd
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 1
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 : isPortInterface: 0
MIG: 00:19:07 :  locked false  
MIG: 00:19:07 : HDL Language: Verilog
MIG: 00:19:07 : compInfo: false
MIG: 00:19:07 : Vivado Options xc7a200t fbg676 -2
MIG: 00:19:07 : 1: xc7a200t 2: fbg676 3: -2
MIG: 00:19:07 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 00:19:07 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 00:19:07 : I am in catch area
MIG: 00:19:07 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 00:19:29 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 00:19:29 : Component_Name: design_1_mig_7series_0_0
MIG: 00:19:29 : Moving design_1_mig_7series_0_0 ...
MIG: 00:19:29 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 00:19:29 : Moving design_1_mig_7series_0_0.veo ...
MIG: 10:42:34 : xml_input_file: mig_a.prj
MIG: 10:42:34 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 10:42:34 : xml_input_file: mig_a.prj
MIG: 10:42:34 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 10:42:46 : Running synthesis.xit
MIG: 10:42:46 : ################# RUNNING MIG BATCH ###################
MIG: 10:42:46 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 10:42:46 : synp_flow:  -- synthesis_mode: Other
MIG: 10:42:46 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 10:42:46 : vivado_mode: xpg_bd
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 1
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 : isPortInterface: 0
MIG: 10:42:46 :  locked false  
MIG: 10:42:46 : HDL Language: Verilog
MIG: 10:42:46 : compInfo: false
MIG: 10:42:46 : Vivado Options xc7a200t fbg676 -2
MIG: 10:42:46 : 1: xc7a200t 2: fbg676 3: -2
MIG: 10:42:46 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 10:42:46 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 10:42:46 : I am in catch area
MIG: 10:42:46 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 10:43:07 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 10:43:07 : Component_Name: design_1_mig_7series_0_0
MIG: 10:43:07 : Moving design_1_mig_7series_0_0 ...
MIG: 10:43:07 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 10:43:07 : Moving design_1_mig_7series_0_0.veo ...
MIG: 10:43:07 : Running vhdl_synth_rpr.xit
MIG: 10:43:07 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 10:43:07 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 10:43:07 : ################# RUNNING MIG BATCH ###################
MIG: 10:43:07 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 10:43:07 : synp_flow:  -- synthesis_mode: Other
MIG: 10:43:07 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 10:43:07 : vivado_mode: xpg_bd
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:07 : isPortInterface: 0
MIG: 10:43:08 : isPortInterface: 0
MIG: 10:43:08 : isPortInterface: 0
MIG: 10:43:08 : isPortInterface: 0
MIG: 10:43:08 : isPortInterface: 0
MIG: 10:43:08 : isPortInterface: 0
MIG: 10:43:08 : isPortInterface: 0
MIG: 10:43:08 : isPortInterface: 0
MIG: 10:43:08 : isPortInterface: 0
MIG: 10:43:08 : isPortInterface: 0
MIG: 10:43:08 : isPortInterface: 0
MIG: 10:43:08 : isPortInterface: 0
MIG: 10:43:08 : isPortInterface: 0
MIG: 10:43:08 : isPortInterface: 0
MIG: 10:43:08 : isPortInterface: 0
MIG: 10:43:08 : isPortInterface: 0
MIG: 10:43:08 : isPortInterface: 0
MIG: 10:43:08 : isPortInterface: 0
MIG: 10:43:08 : isPortInterface: 0
MIG: 10:43:08 : isPortInterface: 0
MIG: 10:43:08 : isPortInterface: 0
MIG: 10:43:08 : isPortInterface: 0
MIG: 10:43:08 : isPortInterface: 0
MIG: 10:43:08 : isPortInterface: 0
MIG: 10:43:08 : isPortInterface: 0
MIG: 10:43:08 : isPortInterface: 0
MIG: 10:43:08 : isPortInterface: 0
MIG: 10:43:08 : isPortInterface: 0
MIG: 10:43:08 : isPortInterface: 0
MIG: 10:43:08 : isPortInterface: 0
MIG: 10:43:08 : isPortInterface: 0
MIG: 10:43:08 : isPortInterface: 0
MIG: 10:43:08 : isPortInterface: 0
MIG: 10:43:08 : isPortInterface: 0
MIG: 10:43:08 : isPortInterface: 0
MIG: 10:43:08 : isPortInterface: 0
MIG: 10:43:08 : isPortInterface: 0
MIG: 10:43:08 : isPortInterface: 0
MIG: 10:43:08 : isPortInterface: 0
MIG: 10:43:08 : isPortInterface: 0
MIG: 10:43:08 : isPortInterface: 0
MIG: 10:43:08 : isPortInterface: 0
MIG: 10:43:08 : isPortInterface: 0
MIG: 10:43:08 : isPortInterface: 0
MIG: 10:43:08 : isPortInterface: 0
MIG: 10:43:08 : isPortInterface: 0
MIG: 10:43:08 : isPortInterface: 0
MIG: 10:43:08 : isPortInterface: 0
MIG: 10:43:08 : isPortInterface: 0
MIG: 10:43:08 : isPortInterface: 0
MIG: 10:43:08 : isPortInterface: 0
MIG: 10:43:08 : isPortInterface: 0
MIG: 10:43:08 : isPortInterface: 0
MIG: 10:43:08 : isPortInterface: 0
MIG: 10:43:08 : isPortInterface: 0
MIG: 10:43:08 : isPortInterface: 0
MIG: 10:43:08 : isPortInterface: 0
MIG: 10:43:08 : isPortInterface: 0
MIG: 10:43:08 : isPortInterface: 0
MIG: 10:43:08 : isPortInterface: 0
MIG: 10:43:08 : isPortInterface: 0
MIG: 10:43:08 : isPortInterface: 0
MIG: 10:43:08 : isPortInterface: 0
MIG: 10:43:08 : isPortInterface: 0
MIG: 10:43:08 : isPortInterface: 0
MIG: 10:43:08 : isPortInterface: 0
MIG: 10:43:08 : isPortInterface: 0
MIG: 10:43:08 : isPortInterface: 0
MIG: 10:43:08 : isPortInterface: 0
MIG: 10:43:08 : isPortInterface: 0
MIG: 10:43:08 : isPortInterface: 0
MIG: 10:43:08 : isPortInterface: 0
MIG: 10:43:08 : isPortInterface: 0
MIG: 10:43:08 : isPortInterface: 0
MIG: 10:43:08 : isPortInterface: 0
MIG: 10:43:08 : isPortInterface: 0
MIG: 10:43:08 : isPortInterface: 0
MIG: 10:43:08 : isPortInterface: 1
MIG: 10:43:08 : isPortInterface: 0
MIG: 10:43:08 : isPortInterface: 0
MIG: 10:43:08 : isPortInterface: 0
MIG: 10:43:08 : isPortInterface: 0
MIG: 10:43:08 : isPortInterface: 0
MIG: 10:43:08 : isPortInterface: 0
MIG: 10:43:08 : isPortInterface: 0
MIG: 10:43:08 : isPortInterface: 0
MIG: 10:43:08 : isPortInterface: 0
MIG: 10:43:08 : isPortInterface: 0
MIG: 10:43:08 :  locked false  
MIG: 10:43:08 : HDL Language: Verilog
MIG: 10:43:08 : compInfo: false
MIG: 10:43:08 : Vivado Options xc7a200t fbg676 -2
MIG: 10:43:08 : 1: xc7a200t 2: fbg676 3: -2
MIG: 10:43:08 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 10:43:08 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 10:43:08 : I am in catch area
MIG: 10:43:08 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 10:43:29 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 10:43:29 : Component_Name: design_1_mig_7series_0_0
MIG: 10:43:29 : Moving design_1_mig_7series_0_0 ...
MIG: 10:43:29 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 10:43:29 : Moving design_1_mig_7series_0_0.veo ...
MIG: 10:43:29 : Running implementation.xit
MIG: 10:43:29 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 10:43:29 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 10:43:29 : ################# RUNNING MIG BATCH ###################
MIG: 10:43:29 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 10:43:29 : synp_flow:  -- synthesis_mode: Other
MIG: 10:43:29 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 10:43:29 : vivado_mode: xpg_bd
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 1
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 : isPortInterface: 0
MIG: 10:43:29 :  locked false  
MIG: 10:43:29 : HDL Language: Verilog
MIG: 10:43:29 : compInfo: false
MIG: 10:43:29 : Vivado Options xc7a200t fbg676 -2
MIG: 10:43:29 : 1: xc7a200t 2: fbg676 3: -2
MIG: 10:43:29 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 10:43:29 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 10:43:29 : I am in catch area
MIG: 10:43:29 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 10:43:50 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 10:43:50 : Component_Name: design_1_mig_7series_0_0
MIG: 10:43:50 : Moving design_1_mig_7series_0_0 ...
MIG: 10:43:50 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 10:43:50 : Moving design_1_mig_7series_0_0.veo ...
MIG: 18:36:19 : xml_input_file: mig_a.prj
MIG: 18:36:19 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 18:36:19 : xml_input_file: mig_a.prj
MIG: 18:36:19 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 19:14:48 : xml_input_file: mig_a.prj
MIG: 19:14:48 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 19:14:48 : xml_input_file: mig_a.prj
MIG: 19:14:48 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 20:07:41 : Running synthesis.xit
MIG: 20:07:42 : ################# RUNNING MIG BATCH ###################
MIG: 20:07:42 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 20:07:42 : synp_flow:  -- synthesis_mode: Other
MIG: 20:07:42 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 20:07:42 : vivado_mode: xpg_bd
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 1
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 : isPortInterface: 0
MIG: 20:07:42 :  locked false  
MIG: 20:07:42 : HDL Language: Verilog
MIG: 20:07:42 : compInfo: false
MIG: 20:07:42 : Vivado Options xc7a200t fbg676 -2
MIG: 20:07:42 : 1: xc7a200t 2: fbg676 3: -2
MIG: 20:07:42 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 20:07:42 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 20:07:42 : I am in catch area
MIG: 20:07:42 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 20:08:03 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 20:08:03 : Component_Name: design_1_mig_7series_0_0
MIG: 20:08:03 : Moving design_1_mig_7series_0_0 ...
MIG: 20:08:03 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 20:08:03 : Moving design_1_mig_7series_0_0.veo ...
MIG: 20:08:03 : Running vhdl_synth_rpr.xit
MIG: 20:08:03 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 20:08:03 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 20:08:03 : ################# RUNNING MIG BATCH ###################
MIG: 20:08:03 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 20:08:03 : synp_flow:  -- synthesis_mode: Other
MIG: 20:08:03 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 20:08:03 : vivado_mode: xpg_bd
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 1
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 : isPortInterface: 0
MIG: 20:08:03 :  locked false  
MIG: 20:08:03 : HDL Language: Verilog
MIG: 20:08:03 : compInfo: false
MIG: 20:08:03 : Vivado Options xc7a200t fbg676 -2
MIG: 20:08:03 : 1: xc7a200t 2: fbg676 3: -2
MIG: 20:08:03 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 20:08:03 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 20:08:03 : I am in catch area
MIG: 20:08:03 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 20:08:24 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 20:08:24 : Component_Name: design_1_mig_7series_0_0
MIG: 20:08:24 : Moving design_1_mig_7series_0_0 ...
MIG: 20:08:24 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 20:08:24 : Moving design_1_mig_7series_0_0.veo ...
MIG: 20:08:25 : Running implementation.xit
MIG: 20:08:25 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 20:08:25 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 20:08:25 : ################# RUNNING MIG BATCH ###################
MIG: 20:08:25 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 20:08:25 : synp_flow:  -- synthesis_mode: Other
MIG: 20:08:25 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 20:08:25 : vivado_mode: xpg_bd
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 1
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 : isPortInterface: 0
MIG: 20:08:25 :  locked false  
MIG: 20:08:25 : HDL Language: Verilog
MIG: 20:08:25 : compInfo: false
MIG: 20:08:25 : Vivado Options xc7a200t fbg676 -2
MIG: 20:08:25 : 1: xc7a200t 2: fbg676 3: -2
MIG: 20:08:25 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 20:08:25 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 20:08:25 : I am in catch area
MIG: 20:08:25 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 20:08:46 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 20:08:46 : Component_Name: design_1_mig_7series_0_0
MIG: 20:08:46 : Moving design_1_mig_7series_0_0 ...
MIG: 20:08:46 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 20:08:46 : Moving design_1_mig_7series_0_0.veo ...
MIG: 23:08:14 : xml_input_file: mig_a.prj
MIG: 23:08:14 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 23:08:14 : xml_input_file: mig_a.prj
MIG: 23:08:14 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 23:08:25 : Running synthesis.xit
MIG: 23:08:25 : ################# RUNNING MIG BATCH ###################
MIG: 23:08:25 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 23:08:25 : synp_flow:  -- synthesis_mode: Other
MIG: 23:08:25 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 23:08:25 : vivado_mode: xpg_bd
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 1
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 : isPortInterface: 0
MIG: 23:08:25 :  locked false  
MIG: 23:08:25 : HDL Language: Verilog
MIG: 23:08:25 : compInfo: false
MIG: 23:08:25 : Vivado Options xc7a200t fbg676 -2
MIG: 23:08:25 : 1: xc7a200t 2: fbg676 3: -2
MIG: 23:08:25 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 23:08:25 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 23:08:25 : I am in catch area
MIG: 23:08:25 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 23:08:46 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 23:08:46 : Component_Name: design_1_mig_7series_0_0
MIG: 23:08:46 : Moving design_1_mig_7series_0_0 ...
MIG: 23:08:46 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 23:08:46 : Moving design_1_mig_7series_0_0.veo ...
MIG: 23:08:46 : Running vhdl_synth_rpr.xit
MIG: 23:08:46 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 23:08:46 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 23:08:46 : ################# RUNNING MIG BATCH ###################
MIG: 23:08:46 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 23:08:46 : synp_flow:  -- synthesis_mode: Other
MIG: 23:08:46 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 23:08:46 : vivado_mode: xpg_bd
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 1
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 : isPortInterface: 0
MIG: 23:08:46 :  locked false  
MIG: 23:08:46 : HDL Language: Verilog
MIG: 23:08:46 : compInfo: false
MIG: 23:08:46 : Vivado Options xc7a200t fbg676 -2
MIG: 23:08:46 : 1: xc7a200t 2: fbg676 3: -2
MIG: 23:08:46 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 23:08:46 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 23:08:46 : I am in catch area
MIG: 23:08:46 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 23:09:08 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 23:09:08 : Component_Name: design_1_mig_7series_0_0
MIG: 23:09:08 : Moving design_1_mig_7series_0_0 ...
MIG: 23:09:08 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 23:09:08 : Moving design_1_mig_7series_0_0.veo ...
MIG: 23:09:08 : Running implementation.xit
MIG: 23:09:08 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 23:09:08 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 23:09:08 : ################# RUNNING MIG BATCH ###################
MIG: 23:09:08 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 23:09:08 : synp_flow:  -- synthesis_mode: Other
MIG: 23:09:08 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 23:09:08 : vivado_mode: xpg_bd
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 1
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 : isPortInterface: 0
MIG: 23:09:08 :  locked false  
MIG: 23:09:08 : HDL Language: Verilog
MIG: 23:09:08 : compInfo: false
MIG: 23:09:08 : Vivado Options xc7a200t fbg676 -2
MIG: 23:09:08 : 1: xc7a200t 2: fbg676 3: -2
MIG: 23:09:08 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 23:09:08 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 23:09:08 : I am in catch area
MIG: 23:09:08 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 23:09:29 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 23:09:29 : Component_Name: design_1_mig_7series_0_0
MIG: 23:09:29 : Moving design_1_mig_7series_0_0 ...
MIG: 23:09:29 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 23:09:29 : Moving design_1_mig_7series_0_0.veo ...
MIG: 12:00:49 : xml_input_file: mig_a.prj
MIG: 12:00:49 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 12:00:49 : xml_input_file: mig_a.prj
MIG: 12:00:49 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 12:01:01 : Running synthesis.xit
MIG: 12:01:01 : ################# RUNNING MIG BATCH ###################
MIG: 12:01:01 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 12:01:01 : synp_flow:  -- synthesis_mode: Other
MIG: 12:01:01 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 12:01:01 : vivado_mode: xpg_bd
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 1
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 : isPortInterface: 0
MIG: 12:01:01 :  locked false  
MIG: 12:01:01 : HDL Language: Verilog
MIG: 12:01:01 : compInfo: false
MIG: 12:01:01 : Vivado Options xc7a200t fbg676 -2
MIG: 12:01:01 : 1: xc7a200t 2: fbg676 3: -2
MIG: 12:01:01 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 12:01:01 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 12:01:01 : I am in catch area
MIG: 12:01:01 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 12:01:22 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 12:01:22 : Component_Name: design_1_mig_7series_0_0
MIG: 12:01:22 : Moving design_1_mig_7series_0_0 ...
MIG: 12:01:22 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 12:01:22 : Moving design_1_mig_7series_0_0.veo ...
MIG: 12:01:22 : Running vhdl_synth_rpr.xit
MIG: 12:01:22 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 12:01:22 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 12:01:22 : ################# RUNNING MIG BATCH ###################
MIG: 12:01:22 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 12:01:22 : synp_flow:  -- synthesis_mode: Other
MIG: 12:01:22 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 12:01:22 : vivado_mode: xpg_bd
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:22 : isPortInterface: 0
MIG: 12:01:23 : isPortInterface: 0
MIG: 12:01:23 : isPortInterface: 0
MIG: 12:01:23 : isPortInterface: 0
MIG: 12:01:23 : isPortInterface: 0
MIG: 12:01:23 : isPortInterface: 0
MIG: 12:01:23 : isPortInterface: 0
MIG: 12:01:23 : isPortInterface: 0
MIG: 12:01:23 : isPortInterface: 0
MIG: 12:01:23 : isPortInterface: 0
MIG: 12:01:23 : isPortInterface: 0
MIG: 12:01:23 : isPortInterface: 0
MIG: 12:01:23 : isPortInterface: 0
MIG: 12:01:23 : isPortInterface: 0
MIG: 12:01:23 : isPortInterface: 0
MIG: 12:01:23 : isPortInterface: 0
MIG: 12:01:23 : isPortInterface: 0
MIG: 12:01:23 : isPortInterface: 0
MIG: 12:01:23 : isPortInterface: 0
MIG: 12:01:23 : isPortInterface: 0
MIG: 12:01:23 : isPortInterface: 0
MIG: 12:01:23 : isPortInterface: 0
MIG: 12:01:23 : isPortInterface: 0
MIG: 12:01:23 : isPortInterface: 0
MIG: 12:01:23 : isPortInterface: 1
MIG: 12:01:23 : isPortInterface: 0
MIG: 12:01:23 : isPortInterface: 0
MIG: 12:01:23 : isPortInterface: 0
MIG: 12:01:23 : isPortInterface: 0
MIG: 12:01:23 : isPortInterface: 0
MIG: 12:01:23 : isPortInterface: 0
MIG: 12:01:23 : isPortInterface: 0
MIG: 12:01:23 : isPortInterface: 0
MIG: 12:01:23 : isPortInterface: 0
MIG: 12:01:23 : isPortInterface: 0
MIG: 12:01:23 :  locked false  
MIG: 12:01:23 : HDL Language: Verilog
MIG: 12:01:23 : compInfo: false
MIG: 12:01:23 : Vivado Options xc7a200t fbg676 -2
MIG: 12:01:23 : 1: xc7a200t 2: fbg676 3: -2
MIG: 12:01:23 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 12:01:23 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 12:01:23 : I am in catch area
MIG: 12:01:23 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 12:01:44 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 12:01:44 : Component_Name: design_1_mig_7series_0_0
MIG: 12:01:44 : Moving design_1_mig_7series_0_0 ...
MIG: 12:01:44 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 12:01:44 : Moving design_1_mig_7series_0_0.veo ...
MIG: 12:01:44 : Running implementation.xit
MIG: 12:01:44 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 12:01:44 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 12:01:44 : ################# RUNNING MIG BATCH ###################
MIG: 12:01:44 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 12:01:44 : synp_flow:  -- synthesis_mode: Other
MIG: 12:01:44 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 12:01:44 : vivado_mode: xpg_bd
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 1
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 : isPortInterface: 0
MIG: 12:01:44 :  locked false  
MIG: 12:01:44 : HDL Language: Verilog
MIG: 12:01:44 : compInfo: false
MIG: 12:01:44 : Vivado Options xc7a200t fbg676 -2
MIG: 12:01:44 : 1: xc7a200t 2: fbg676 3: -2
MIG: 12:01:44 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 12:01:44 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 12:01:44 : I am in catch area
MIG: 12:01:44 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 12:02:05 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 12:02:05 : Component_Name: design_1_mig_7series_0_0
MIG: 12:02:05 : Moving design_1_mig_7series_0_0 ...
MIG: 12:02:05 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 12:02:05 : Moving design_1_mig_7series_0_0.veo ...
MIG: 14:09:51 : xml_input_file: mig_a.prj
MIG: 14:09:51 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 14:09:51 : xml_input_file: mig_a.prj
MIG: 14:09:51 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 14:10:02 : Running synthesis.xit
MIG: 14:10:02 : ################# RUNNING MIG BATCH ###################
MIG: 14:10:02 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 14:10:02 : synp_flow:  -- synthesis_mode: Other
MIG: 14:10:02 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 14:10:02 : vivado_mode: xpg_bd
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 1
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 : isPortInterface: 0
MIG: 14:10:02 :  locked false  
MIG: 14:10:02 : HDL Language: Verilog
MIG: 14:10:02 : compInfo: false
MIG: 14:10:02 : Vivado Options xc7a200t fbg676 -2
MIG: 14:10:02 : 1: xc7a200t 2: fbg676 3: -2
MIG: 14:10:02 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 14:10:02 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 14:10:02 : I am in catch area
MIG: 14:10:02 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 14:10:23 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 14:10:23 : Component_Name: design_1_mig_7series_0_0
MIG: 14:10:23 : Moving design_1_mig_7series_0_0 ...
MIG: 14:10:23 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 14:10:23 : Moving design_1_mig_7series_0_0.veo ...
MIG: 14:10:24 : Running vhdl_synth_rpr.xit
MIG: 14:10:24 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 14:10:24 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 14:10:24 : ################# RUNNING MIG BATCH ###################
MIG: 14:10:24 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 14:10:24 : synp_flow:  -- synthesis_mode: Other
MIG: 14:10:24 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 14:10:24 : vivado_mode: xpg_bd
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 1
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 : isPortInterface: 0
MIG: 14:10:24 :  locked false  
MIG: 14:10:24 : HDL Language: Verilog
MIG: 14:10:24 : compInfo: false
MIG: 14:10:24 : Vivado Options xc7a200t fbg676 -2
MIG: 14:10:24 : 1: xc7a200t 2: fbg676 3: -2
MIG: 14:10:24 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 14:10:24 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 14:10:24 : I am in catch area
MIG: 14:10:24 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 14:10:45 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 14:10:45 : Component_Name: design_1_mig_7series_0_0
MIG: 14:10:45 : Moving design_1_mig_7series_0_0 ...
MIG: 14:10:45 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 14:10:45 : Moving design_1_mig_7series_0_0.veo ...
MIG: 14:10:45 : Running implementation.xit
MIG: 14:10:45 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 14:10:45 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 14:10:45 : ################# RUNNING MIG BATCH ###################
MIG: 14:10:45 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 14:10:45 : synp_flow:  -- synthesis_mode: Other
MIG: 14:10:45 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 14:10:45 : vivado_mode: xpg_bd
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 1
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 : isPortInterface: 0
MIG: 14:10:45 :  locked false  
MIG: 14:10:45 : HDL Language: Verilog
MIG: 14:10:45 : compInfo: false
MIG: 14:10:45 : Vivado Options xc7a200t fbg676 -2
MIG: 14:10:45 : 1: xc7a200t 2: fbg676 3: -2
MIG: 14:10:45 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 14:10:45 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 14:10:45 : I am in catch area
MIG: 14:10:45 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 14:11:07 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 14:11:07 : Component_Name: design_1_mig_7series_0_0
MIG: 14:11:07 : Moving design_1_mig_7series_0_0 ...
MIG: 14:11:07 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 14:11:07 : Moving design_1_mig_7series_0_0.veo ...
MIG: 22:08:46 : xml_input_file: mig_a.prj
MIG: 22:08:46 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 22:08:46 : xml_input_file: mig_a.prj
MIG: 22:08:46 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 22:17:52 : Running synthesis.xit
MIG: 22:17:52 : ################# RUNNING MIG BATCH ###################
MIG: 22:17:52 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 22:17:52 : synp_flow:  -- synthesis_mode: Other
MIG: 22:17:52 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 22:17:52 : vivado_mode: xpg_bd
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 1
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 : isPortInterface: 0
MIG: 22:17:52 :  locked false  
MIG: 22:17:52 : HDL Language: Verilog
MIG: 22:17:52 : compInfo: false
MIG: 22:17:52 : Vivado Options xc7a200t fbg676 -2
MIG: 22:17:52 : 1: xc7a200t 2: fbg676 3: -2
MIG: 22:17:52 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 22:17:52 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 22:17:52 : I am in catch area
MIG: 22:17:52 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 22:18:13 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 22:18:13 : Component_Name: design_1_mig_7series_0_0
MIG: 22:18:13 : Moving design_1_mig_7series_0_0 ...
MIG: 22:18:13 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 22:18:13 : Moving design_1_mig_7series_0_0.veo ...
MIG: 22:18:13 : Running vhdl_synth_rpr.xit
MIG: 22:18:13 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 22:18:13 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 22:18:13 : ################# RUNNING MIG BATCH ###################
MIG: 22:18:13 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 22:18:13 : synp_flow:  -- synthesis_mode: Other
MIG: 22:18:13 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 22:18:13 : vivado_mode: xpg_bd
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 1
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 : isPortInterface: 0
MIG: 22:18:13 :  locked false  
MIG: 22:18:13 : HDL Language: Verilog
MIG: 22:18:13 : compInfo: false
MIG: 22:18:13 : Vivado Options xc7a200t fbg676 -2
MIG: 22:18:13 : 1: xc7a200t 2: fbg676 3: -2
MIG: 22:18:13 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 22:18:13 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 22:18:13 : I am in catch area
MIG: 22:18:13 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 22:18:34 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 22:18:34 : Component_Name: design_1_mig_7series_0_0
MIG: 22:18:34 : Moving design_1_mig_7series_0_0 ...
MIG: 22:18:34 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 22:18:34 : Moving design_1_mig_7series_0_0.veo ...
MIG: 22:18:35 : Running implementation.xit
MIG: 22:18:35 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 22:18:35 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 22:18:35 : ################# RUNNING MIG BATCH ###################
MIG: 22:18:35 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 22:18:35 : synp_flow:  -- synthesis_mode: Other
MIG: 22:18:35 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 22:18:35 : vivado_mode: xpg_bd
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 1
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 : isPortInterface: 0
MIG: 22:18:35 :  locked false  
MIG: 22:18:35 : HDL Language: Verilog
MIG: 22:18:35 : compInfo: false
MIG: 22:18:35 : Vivado Options xc7a200t fbg676 -2
MIG: 22:18:35 : 1: xc7a200t 2: fbg676 3: -2
MIG: 22:18:35 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 22:18:35 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 22:18:35 : I am in catch area
MIG: 22:18:35 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 22:18:56 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 22:18:56 : Component_Name: design_1_mig_7series_0_0
MIG: 22:18:56 : Moving design_1_mig_7series_0_0 ...
MIG: 22:18:56 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 22:18:56 : Moving design_1_mig_7series_0_0.veo ...
MIG: 08:19:29 : Running simulation.xit
MIG: 08:19:29 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 08:19:29 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 08:19:29 : ################# RUNNING MIG BATCH ###################
MIG: 08:19:29 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 08:19:29 : synp_flow:  -- synthesis_mode: Other
MIG: 08:19:29 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 08:19:29 : vivado_mode: xpg_bd
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 1
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 : isPortInterface: 0
MIG: 08:19:29 :  locked false  
MIG: 08:19:29 : HDL Language: Verilog
MIG: 08:19:29 : compInfo: false
MIG: 08:19:29 : Vivado Options xc7a200t fbg676 -2
MIG: 08:19:29 : 1: xc7a200t 2: fbg676 3: -2
MIG: 08:19:29 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 08:19:29 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 08:19:29 : I am in catch area
MIG: 08:19:29 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 08:19:50 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 08:19:50 : Component_Name: design_1_mig_7series_0_0
MIG: 08:19:50 : Moving design_1_mig_7series_0_0 ...
MIG: 08:19:50 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 08:19:50 : Moving design_1_mig_7series_0_0.veo ...
MIG: 08:19:51 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 08:19:51 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 08:19:51 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 08:19:51 : ################# RUNNING MIG BATCH ###################
MIG: 08:19:51 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 08:19:51 : synp_flow:  -- synthesis_mode: Other
MIG: 08:19:51 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 08:19:51 : vivado_mode: xpg_bd
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 1
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 : isPortInterface: 0
MIG: 08:19:51 :  locked false  
MIG: 08:19:51 : HDL Language: Verilog
MIG: 08:19:51 : compInfo: false
MIG: 08:19:51 : Vivado Options xc7a200t fbg676 -2
MIG: 08:19:51 : 1: xc7a200t 2: fbg676 3: -2
MIG: 08:19:51 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 08:19:51 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 08:19:51 : I am in catch area
MIG: 08:19:51 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 08:20:12 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 08:20:12 : Component_Name: design_1_mig_7series_0_0
MIG: 08:20:12 : Moving design_1_mig_7series_0_0 ...
MIG: 08:20:12 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 08:20:12 : Moving design_1_mig_7series_0_0.veo ...
MIG: 10:06:24 : xml_input_file: mig_a.prj
MIG: 10:06:24 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 10:06:24 : xml_input_file: mig_a.prj
MIG: 10:06:24 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 10:10:41 : ################# RUNNING MIG BATCH ###################
MIG: 10:10:41 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 10:10:41 : synp_flow:  -- synthesis_mode: Other
MIG: 10:10:41 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 10:10:41 : vivado_mode: xpg_bd
MIG: 10:10:41 : isPortInterface: 0
MIG: 10:10:41 : isPortInterface: 0
MIG: 10:10:41 : isPortInterface: 0
MIG: 10:10:41 : isPortInterface: 0
MIG: 10:10:41 : isPortInterface: 0
MIG: 10:10:41 : isPortInterface: 0
MIG: 10:10:41 : isPortInterface: 0
MIG: 10:10:41 : isPortInterface: 0
MIG: 10:10:41 : isPortInterface: 0
MIG: 10:10:41 : isPortInterface: 0
MIG: 10:10:41 : isPortInterface: 0
MIG: 10:10:41 : isPortInterface: 0
MIG: 10:10:41 : isPortInterface: 0
MIG: 10:10:41 : isPortInterface: 0
MIG: 10:10:41 : isPortInterface: 0
MIG: 10:10:41 : isPortInterface: 0
MIG: 10:10:41 : isPortInterface: 0
MIG: 10:10:41 : isPortInterface: 0
MIG: 10:10:41 : isPortInterface: 0
MIG: 10:10:41 : isPortInterface: 0
MIG: 10:10:41 : isPortInterface: 0
MIG: 10:10:41 : isPortInterface: 0
MIG: 10:10:41 : isPortInterface: 0
MIG: 10:10:41 : isPortInterface: 0
MIG: 10:10:41 : isPortInterface: 0
MIG: 10:10:41 : isPortInterface: 0
MIG: 10:10:41 : isPortInterface: 0
MIG: 10:10:41 : isPortInterface: 0
MIG: 10:10:41 : isPortInterface: 0
MIG: 10:10:41 : isPortInterface: 0
MIG: 10:10:41 : isPortInterface: 0
MIG: 10:10:41 : isPortInterface: 0
MIG: 10:10:41 : isPortInterface: 0
MIG: 10:10:41 : isPortInterface: 0
MIG: 10:10:41 : isPortInterface: 0
MIG: 10:10:41 : isPortInterface: 0
MIG: 10:10:41 : isPortInterface: 0
MIG: 10:10:41 : isPortInterface: 0
MIG: 10:10:41 : isPortInterface: 0
MIG: 10:10:41 : isPortInterface: 0
MIG: 10:10:41 : isPortInterface: 0
MIG: 10:10:41 : isPortInterface: 0
MIG: 10:10:41 : isPortInterface: 0
MIG: 10:10:41 : isPortInterface: 0
MIG: 10:10:41 : isPortInterface: 0
MIG: 10:10:41 : isPortInterface: 0
MIG: 10:10:41 : isPortInterface: 0
MIG: 10:10:41 : isPortInterface: 0
MIG: 10:10:41 : isPortInterface: 0
MIG: 10:10:41 : isPortInterface: 0
MIG: 10:10:41 : isPortInterface: 0
MIG: 10:10:41 : isPortInterface: 0
MIG: 10:10:41 : isPortInterface: 0
MIG: 10:10:41 : isPortInterface: 0
MIG: 10:10:41 : isPortInterface: 0
MIG: 10:10:41 : isPortInterface: 0
MIG: 10:10:41 : isPortInterface: 0
MIG: 10:10:41 : isPortInterface: 0
MIG: 10:10:41 : isPortInterface: 0
MIG: 10:10:41 : isPortInterface: 0
MIG: 10:10:41 : isPortInterface: 0
MIG: 10:10:41 : isPortInterface: 0
MIG: 10:10:41 : isPortInterface: 0
MIG: 10:10:41 : isPortInterface: 0
MIG: 10:10:41 : isPortInterface: 0
MIG: 10:10:41 : isPortInterface: 0
MIG: 10:10:41 : isPortInterface: 0
MIG: 10:10:41 : isPortInterface: 0
MIG: 10:10:41 : isPortInterface: 0
MIG: 10:10:41 : isPortInterface: 0
MIG: 10:10:41 : isPortInterface: 0
MIG: 10:10:41 : isPortInterface: 0
MIG: 10:10:41 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 1
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 : isPortInterface: 0
MIG: 10:10:42 :  locked false  
MIG: 10:10:42 : HDL Language: Verilog
MIG: 10:10:42 : compInfo: false
MIG: 10:10:42 : Vivado Options xc7a200t fbg676 -2
MIG: 10:10:42 : 1: xc7a200t 2: fbg676 3: -2
MIG: 10:10:42 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 10:10:42 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 10:10:42 : I am in catch area
MIG: 10:10:42 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 10:11:08 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 10:11:08 : Component_Name: design_1_mig_7series_0_0
MIG: 10:11:08 : Moving design_1_mig_7series_0_0 ...
MIG: 10:11:08 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 10:11:08 : Moving design_1_mig_7series_0_0.veo ...
MIG: 10:11:08 : Running synthesis.xit
MIG: 10:11:08 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 10:11:08 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 10:11:08 : ################# RUNNING MIG BATCH ###################
MIG: 10:11:08 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 10:11:08 : synp_flow:  -- synthesis_mode: Other
MIG: 10:11:08 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 10:11:08 : vivado_mode: xpg_bd
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 1
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 : isPortInterface: 0
MIG: 10:11:08 :  locked false  
MIG: 10:11:08 : HDL Language: Verilog
MIG: 10:11:08 : compInfo: false
MIG: 10:11:08 : Vivado Options xc7a200t fbg676 -2
MIG: 10:11:08 : 1: xc7a200t 2: fbg676 3: -2
MIG: 10:11:08 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 10:11:08 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 10:11:08 : I am in catch area
MIG: 10:11:08 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 10:11:29 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 10:11:29 : Component_Name: design_1_mig_7series_0_0
MIG: 10:11:29 : Moving design_1_mig_7series_0_0 ...
MIG: 10:11:29 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 10:11:29 : Moving design_1_mig_7series_0_0.veo ...
MIG: 10:11:30 : Running vhdl_synth_rpr.xit
MIG: 10:11:30 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 10:11:30 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 10:11:30 : ################# RUNNING MIG BATCH ###################
MIG: 10:11:30 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 10:11:30 : synp_flow:  -- synthesis_mode: Other
MIG: 10:11:30 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 10:11:30 : vivado_mode: xpg_bd
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 1
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 : isPortInterface: 0
MIG: 10:11:30 :  locked false  
MIG: 10:11:30 : HDL Language: Verilog
MIG: 10:11:30 : compInfo: false
MIG: 10:11:30 : Vivado Options xc7a200t fbg676 -2
MIG: 10:11:30 : 1: xc7a200t 2: fbg676 3: -2
MIG: 10:11:30 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 10:11:30 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 10:11:30 : I am in catch area
MIG: 10:11:30 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 10:11:51 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 10:11:51 : Component_Name: design_1_mig_7series_0_0
MIG: 10:11:51 : Moving design_1_mig_7series_0_0 ...
MIG: 10:11:51 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 10:11:51 : Moving design_1_mig_7series_0_0.veo ...
MIG: 10:11:51 : Running simulation.xit
MIG: 10:11:51 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 10:11:51 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 10:11:51 : ################# RUNNING MIG BATCH ###################
MIG: 10:11:51 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 10:11:51 : synp_flow:  -- synthesis_mode: Other
MIG: 10:11:51 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 10:11:51 : vivado_mode: xpg_bd
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 1
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 : isPortInterface: 0
MIG: 10:11:51 :  locked false  
MIG: 10:11:51 : HDL Language: Verilog
MIG: 10:11:51 : compInfo: false
MIG: 10:11:51 : Vivado Options xc7a200t fbg676 -2
MIG: 10:11:51 : 1: xc7a200t 2: fbg676 3: -2
MIG: 10:11:51 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 10:11:51 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 10:11:51 : I am in catch area
MIG: 10:11:51 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 10:12:12 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 10:12:12 : Component_Name: design_1_mig_7series_0_0
MIG: 10:12:12 : Moving design_1_mig_7series_0_0 ...
MIG: 10:12:12 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 10:12:12 : Moving design_1_mig_7series_0_0.veo ...
MIG: 10:12:13 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 10:12:13 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 10:12:13 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 10:12:13 : ################# RUNNING MIG BATCH ###################
MIG: 10:12:13 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 10:12:13 : synp_flow:  -- synthesis_mode: Other
MIG: 10:12:13 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 10:12:13 : vivado_mode: xpg_bd
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 1
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 : isPortInterface: 0
MIG: 10:12:13 :  locked false  
MIG: 10:12:13 : HDL Language: Verilog
MIG: 10:12:13 : compInfo: false
MIG: 10:12:13 : Vivado Options xc7a200t fbg676 -2
MIG: 10:12:13 : 1: xc7a200t 2: fbg676 3: -2
MIG: 10:12:13 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 10:12:13 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 10:12:13 : I am in catch area
MIG: 10:12:13 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 10:12:34 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 10:12:34 : Component_Name: design_1_mig_7series_0_0
MIG: 10:12:34 : Moving design_1_mig_7series_0_0 ...
MIG: 10:12:34 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 10:12:34 : Moving design_1_mig_7series_0_0.veo ...
MIG: 10:12:34 : Running implementation.xit
MIG: 10:12:34 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 10:12:34 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 10:12:34 : ################# RUNNING MIG BATCH ###################
MIG: 10:12:34 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 10:12:34 : synp_flow:  -- synthesis_mode: Other
MIG: 10:12:34 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 10:12:34 : vivado_mode: xpg_bd
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 1
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 : isPortInterface: 0
MIG: 10:12:34 :  locked false  
MIG: 10:12:34 : HDL Language: Verilog
MIG: 10:12:34 : compInfo: false
MIG: 10:12:34 : Vivado Options xc7a200t fbg676 -2
MIG: 10:12:34 : 1: xc7a200t 2: fbg676 3: -2
MIG: 10:12:34 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 10:12:34 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 10:12:34 : I am in catch area
MIG: 10:12:34 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 10:12:56 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 10:12:56 : Component_Name: design_1_mig_7series_0_0
MIG: 10:12:56 : Moving design_1_mig_7series_0_0 ...
MIG: 10:12:56 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 10:12:56 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:58:40 : xml_input_file: mig_a.prj
MIG: 17:58:40 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 17:58:40 : xml_input_file: mig_a.prj
MIG: 17:58:40 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 14:16:07 : xml_input_file: mig_a.prj
MIG: 14:16:07 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 14:16:07 : xml_input_file: mig_a.prj
MIG: 14:16:07 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 14:16:22 : Running synthesis.xit
MIG: 14:16:22 : ################# RUNNING MIG BATCH ###################
MIG: 14:16:22 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 14:16:22 : synp_flow:  -- synthesis_mode: Other
MIG: 14:16:22 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 14:16:22 : vivado_mode: xpg_bd
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 1
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 : isPortInterface: 0
MIG: 14:16:22 :  locked false  
MIG: 14:16:22 : HDL Language: Verilog
MIG: 14:16:22 : compInfo: false
MIG: 14:16:22 : Vivado Options xc7a200t fbg676 -2
MIG: 14:16:22 : 1: xc7a200t 2: fbg676 3: -2
MIG: 14:16:22 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 14:16:22 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 14:16:22 : I am in catch area
MIG: 14:16:22 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 14:16:44 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 14:16:44 : Component_Name: design_1_mig_7series_0_0
MIG: 14:16:44 : Moving design_1_mig_7series_0_0 ...
MIG: 14:16:44 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 14:16:44 : Moving design_1_mig_7series_0_0.veo ...
MIG: 14:16:44 : Running vhdl_synth_rpr.xit
MIG: 14:16:44 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 14:16:44 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 14:16:44 : ################# RUNNING MIG BATCH ###################
MIG: 14:16:44 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 14:16:44 : synp_flow:  -- synthesis_mode: Other
MIG: 14:16:44 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 14:16:44 : vivado_mode: xpg_bd
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 1
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 : isPortInterface: 0
MIG: 14:16:44 :  locked false  
MIG: 14:16:44 : HDL Language: Verilog
MIG: 14:16:44 : compInfo: false
MIG: 14:16:44 : Vivado Options xc7a200t fbg676 -2
MIG: 14:16:44 : 1: xc7a200t 2: fbg676 3: -2
MIG: 14:16:44 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 14:16:44 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 14:16:44 : I am in catch area
MIG: 14:16:44 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 14:17:06 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 14:17:06 : Component_Name: design_1_mig_7series_0_0
MIG: 14:17:06 : Moving design_1_mig_7series_0_0 ...
MIG: 14:17:06 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 14:17:06 : Moving design_1_mig_7series_0_0.veo ...
MIG: 14:17:06 : Running implementation.xit
MIG: 14:17:06 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 14:17:06 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 14:17:06 : ################# RUNNING MIG BATCH ###################
MIG: 14:17:06 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 14:17:06 : synp_flow:  -- synthesis_mode: Other
MIG: 14:17:06 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 14:17:06 : vivado_mode: xpg_bd
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 1
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 : isPortInterface: 0
MIG: 14:17:06 :  locked false  
MIG: 14:17:06 : HDL Language: Verilog
MIG: 14:17:06 : compInfo: false
MIG: 14:17:06 : Vivado Options xc7a200t fbg676 -2
MIG: 14:17:06 : 1: xc7a200t 2: fbg676 3: -2
MIG: 14:17:06 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 14:17:06 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 14:17:06 : I am in catch area
MIG: 14:17:06 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 14:17:27 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 14:17:27 : Component_Name: design_1_mig_7series_0_0
MIG: 14:17:27 : Moving design_1_mig_7series_0_0 ...
MIG: 14:17:27 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 14:17:27 : Moving design_1_mig_7series_0_0.veo ...
MIG: 18:10:00 : xml_input_file: mig_a.prj
MIG: 18:10:00 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 18:10:00 : xml_input_file: mig_a.prj
MIG: 18:10:00 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 18:10:13 : Running synthesis.xit
MIG: 18:10:13 : ################# RUNNING MIG BATCH ###################
MIG: 18:10:13 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 18:10:13 : synp_flow:  -- synthesis_mode: Other
MIG: 18:10:13 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 18:10:13 : vivado_mode: xpg_bd
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 1
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 : isPortInterface: 0
MIG: 18:10:13 :  locked false  
MIG: 18:10:13 : HDL Language: Verilog
MIG: 18:10:13 : compInfo: false
MIG: 18:10:13 : Vivado Options xc7a200t fbg676 -2
MIG: 18:10:13 : 1: xc7a200t 2: fbg676 3: -2
MIG: 18:10:13 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 18:10:13 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 18:10:13 : I am in catch area
MIG: 18:10:13 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 18:10:34 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 18:10:34 : Component_Name: design_1_mig_7series_0_0
MIG: 18:10:34 : Moving design_1_mig_7series_0_0 ...
MIG: 18:10:34 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 18:10:34 : Moving design_1_mig_7series_0_0.veo ...
MIG: 18:10:34 : Running vhdl_synth_rpr.xit
MIG: 18:10:35 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 18:10:35 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 18:10:35 : ################# RUNNING MIG BATCH ###################
MIG: 18:10:35 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 18:10:35 : synp_flow:  -- synthesis_mode: Other
MIG: 18:10:35 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 18:10:35 : vivado_mode: xpg_bd
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 1
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 : isPortInterface: 0
MIG: 18:10:35 :  locked false  
MIG: 18:10:35 : HDL Language: Verilog
MIG: 18:10:35 : compInfo: false
MIG: 18:10:35 : Vivado Options xc7a200t fbg676 -2
MIG: 18:10:35 : 1: xc7a200t 2: fbg676 3: -2
MIG: 18:10:35 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 18:10:35 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 18:10:35 : I am in catch area
MIG: 18:10:35 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 18:10:56 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 18:10:56 : Component_Name: design_1_mig_7series_0_0
MIG: 18:10:56 : Moving design_1_mig_7series_0_0 ...
MIG: 18:10:56 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 18:10:56 : Moving design_1_mig_7series_0_0.veo ...
MIG: 18:10:56 : Running implementation.xit
MIG: 18:10:56 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 18:10:56 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 18:10:56 : ################# RUNNING MIG BATCH ###################
MIG: 18:10:56 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 18:10:56 : synp_flow:  -- synthesis_mode: Other
MIG: 18:10:56 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 18:10:56 : vivado_mode: xpg_bd
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 1
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 :  locked false  
MIG: 18:10:56 : HDL Language: Verilog
MIG: 18:10:56 : compInfo: false
MIG: 18:10:56 : Vivado Options xc7a200t fbg676 -2
MIG: 18:10:56 : 1: xc7a200t 2: fbg676 3: -2
MIG: 18:10:56 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 18:10:56 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 18:10:56 : I am in catch area
MIG: 18:10:56 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 18:11:18 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 18:11:18 : Component_Name: design_1_mig_7series_0_0
MIG: 18:11:18 : Moving design_1_mig_7series_0_0 ...
MIG: 18:11:18 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 18:11:18 : Moving design_1_mig_7series_0_0.veo ...
MIG: 18:17:22 : Running synthesis.xit
MIG: 18:17:22 : ################# RUNNING MIG BATCH ###################
MIG: 18:17:22 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 18:17:22 : synp_flow:  -- synthesis_mode: Other
MIG: 18:17:22 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 18:17:22 : vivado_mode: xpg_bd
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 1
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 : isPortInterface: 0
MIG: 18:17:22 :  locked false  
MIG: 18:17:22 : HDL Language: Verilog
MIG: 18:17:22 : compInfo: false
MIG: 18:17:22 : Vivado Options xc7a200t fbg676 -2
MIG: 18:17:22 : 1: xc7a200t 2: fbg676 3: -2
MIG: 18:17:22 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 18:17:22 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 18:17:22 : I am in catch area
MIG: 18:17:22 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 18:17:43 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 18:17:43 : Component_Name: design_1_mig_7series_0_0
MIG: 18:17:43 : Moving design_1_mig_7series_0_0 ...
MIG: 18:17:43 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 18:17:43 : Moving design_1_mig_7series_0_0.veo ...
MIG: 18:17:44 : Running vhdl_synth_rpr.xit
MIG: 18:17:44 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 18:17:44 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 18:17:44 : ################# RUNNING MIG BATCH ###################
MIG: 18:17:44 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 18:17:44 : synp_flow:  -- synthesis_mode: Other
MIG: 18:17:44 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 18:17:44 : vivado_mode: xpg_bd
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 1
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 : isPortInterface: 0
MIG: 18:17:44 :  locked false  
MIG: 18:17:44 : HDL Language: Verilog
MIG: 18:17:44 : compInfo: false
MIG: 18:17:44 : Vivado Options xc7a200t fbg676 -2
MIG: 18:17:44 : 1: xc7a200t 2: fbg676 3: -2
MIG: 18:17:44 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 18:17:44 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 18:17:44 : I am in catch area
MIG: 18:17:44 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 18:18:05 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 18:18:05 : Component_Name: design_1_mig_7series_0_0
MIG: 18:18:05 : Moving design_1_mig_7series_0_0 ...
MIG: 18:18:05 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 18:18:05 : Moving design_1_mig_7series_0_0.veo ...
MIG: 18:18:05 : Running implementation.xit
MIG: 18:18:05 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 18:18:05 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 18:18:05 : ################# RUNNING MIG BATCH ###################
MIG: 18:18:05 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 18:18:05 : synp_flow:  -- synthesis_mode: Other
MIG: 18:18:05 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 18:18:05 : vivado_mode: xpg_bd
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 1
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 : isPortInterface: 0
MIG: 18:18:05 :  locked false  
MIG: 18:18:05 : HDL Language: Verilog
MIG: 18:18:05 : compInfo: false
MIG: 18:18:05 : Vivado Options xc7a200t fbg676 -2
MIG: 18:18:05 : 1: xc7a200t 2: fbg676 3: -2
MIG: 18:18:05 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 18:18:05 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 18:18:05 : I am in catch area
MIG: 18:18:05 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 18:18:27 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 18:18:27 : Component_Name: design_1_mig_7series_0_0
MIG: 18:18:27 : Moving design_1_mig_7series_0_0 ...
MIG: 18:18:27 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 18:18:27 : Moving design_1_mig_7series_0_0.veo ...
MIG: 10:05:35 : Running synthesis.xit
MIG: 10:05:35 : ################# RUNNING MIG BATCH ###################
MIG: 10:05:35 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 10:05:35 : synp_flow:  -- synthesis_mode: Other
MIG: 10:05:35 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 10:05:35 : vivado_mode: xpg_bd
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 1
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 : isPortInterface: 0
MIG: 10:05:35 :  locked false  
MIG: 10:05:35 : HDL Language: Verilog
MIG: 10:05:35 : compInfo: false
MIG: 10:05:35 : Vivado Options xc7a200t fbg676 -2
MIG: 10:05:35 : 1: xc7a200t 2: fbg676 3: -2
MIG: 10:05:35 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 10:05:35 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 10:05:35 : I am in catch area
MIG: 10:05:35 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 10:05:56 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 10:05:56 : Component_Name: design_1_mig_7series_0_0
MIG: 10:05:56 : Moving design_1_mig_7series_0_0 ...
MIG: 10:05:56 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 10:05:56 : Moving design_1_mig_7series_0_0.veo ...
MIG: 10:05:56 : Running vhdl_synth_rpr.xit
MIG: 10:05:56 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 10:05:56 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 10:05:56 : ################# RUNNING MIG BATCH ###################
MIG: 10:05:56 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 10:05:56 : synp_flow:  -- synthesis_mode: Other
MIG: 10:05:56 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 10:05:56 : vivado_mode: xpg_bd
MIG: 10:05:56 : isPortInterface: 0
MIG: 10:05:56 : isPortInterface: 0
MIG: 10:05:56 : isPortInterface: 0
MIG: 10:05:56 : isPortInterface: 0
MIG: 10:05:56 : isPortInterface: 0
MIG: 10:05:56 : isPortInterface: 0
MIG: 10:05:56 : isPortInterface: 0
MIG: 10:05:56 : isPortInterface: 0
MIG: 10:05:56 : isPortInterface: 0
MIG: 10:05:56 : isPortInterface: 0
MIG: 10:05:56 : isPortInterface: 0
MIG: 10:05:56 : isPortInterface: 0
MIG: 10:05:56 : isPortInterface: 0
MIG: 10:05:56 : isPortInterface: 0
MIG: 10:05:56 : isPortInterface: 0
MIG: 10:05:56 : isPortInterface: 0
MIG: 10:05:56 : isPortInterface: 0
MIG: 10:05:56 : isPortInterface: 0
MIG: 10:05:56 : isPortInterface: 0
MIG: 10:05:56 : isPortInterface: 0
MIG: 10:05:56 : isPortInterface: 0
MIG: 10:05:56 : isPortInterface: 0
MIG: 10:05:56 : isPortInterface: 0
MIG: 10:05:56 : isPortInterface: 0
MIG: 10:05:56 : isPortInterface: 0
MIG: 10:05:56 : isPortInterface: 0
MIG: 10:05:56 : isPortInterface: 0
MIG: 10:05:56 : isPortInterface: 0
MIG: 10:05:56 : isPortInterface: 0
MIG: 10:05:56 : isPortInterface: 0
MIG: 10:05:56 : isPortInterface: 0
MIG: 10:05:56 : isPortInterface: 0
MIG: 10:05:56 : isPortInterface: 0
MIG: 10:05:56 : isPortInterface: 0
MIG: 10:05:56 : isPortInterface: 0
MIG: 10:05:56 : isPortInterface: 0
MIG: 10:05:56 : isPortInterface: 0
MIG: 10:05:56 : isPortInterface: 0
MIG: 10:05:56 : isPortInterface: 0
MIG: 10:05:56 : isPortInterface: 0
MIG: 10:05:56 : isPortInterface: 0
MIG: 10:05:56 : isPortInterface: 0
MIG: 10:05:56 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 1
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 : isPortInterface: 0
MIG: 10:05:57 :  locked false  
MIG: 10:05:57 : HDL Language: Verilog
MIG: 10:05:57 : compInfo: false
MIG: 10:05:57 : Vivado Options xc7a200t fbg676 -2
MIG: 10:05:57 : 1: xc7a200t 2: fbg676 3: -2
MIG: 10:05:57 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 10:05:57 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 10:05:57 : I am in catch area
MIG: 10:05:57 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 10:06:18 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 10:06:18 : Component_Name: design_1_mig_7series_0_0
MIG: 10:06:18 : Moving design_1_mig_7series_0_0 ...
MIG: 10:06:18 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 10:06:18 : Moving design_1_mig_7series_0_0.veo ...
MIG: 10:06:18 : Running implementation.xit
MIG: 10:06:18 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 10:06:18 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 10:06:18 : ################# RUNNING MIG BATCH ###################
MIG: 10:06:18 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 10:06:18 : synp_flow:  -- synthesis_mode: Other
MIG: 10:06:18 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 10:06:18 : vivado_mode: xpg_bd
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 1
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 : isPortInterface: 0
MIG: 10:06:18 :  locked false  
MIG: 10:06:18 : HDL Language: Verilog
MIG: 10:06:18 : compInfo: false
MIG: 10:06:18 : Vivado Options xc7a200t fbg676 -2
MIG: 10:06:18 : 1: xc7a200t 2: fbg676 3: -2
MIG: 10:06:18 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 10:06:18 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 10:06:18 : I am in catch area
MIG: 10:06:18 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 10:06:40 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 10:06:40 : Component_Name: design_1_mig_7series_0_0
MIG: 10:06:40 : Moving design_1_mig_7series_0_0 ...
MIG: 10:06:40 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 10:06:40 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:35:29 : xml_input_file: mig_a.prj
MIG: 17:35:29 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 17:35:29 : xml_input_file: mig_a.prj
MIG: 17:35:29 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 17:35:42 : Running synthesis.xit
MIG: 17:35:42 : ################# RUNNING MIG BATCH ###################
MIG: 17:35:42 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:35:42 : synp_flow:  -- synthesis_mode: Other
MIG: 17:35:42 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:35:42 : vivado_mode: xpg_bd
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 1
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 :  locked false  
MIG: 17:35:42 : HDL Language: Verilog
MIG: 17:35:42 : compInfo: false
MIG: 17:35:42 : Vivado Options xc7a200t fbg676 -2
MIG: 17:35:42 : 1: xc7a200t 2: fbg676 3: -2
MIG: 17:35:42 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 17:35:42 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 17:35:42 : I am in catch area
MIG: 17:35:42 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:36:04 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 17:36:04 : Component_Name: design_1_mig_7series_0_0
MIG: 17:36:04 : Moving design_1_mig_7series_0_0 ...
MIG: 17:36:04 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:36:04 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:36:04 : Running vhdl_synth_rpr.xit
MIG: 17:36:04 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 17:36:04 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 17:36:04 : ################# RUNNING MIG BATCH ###################
MIG: 17:36:04 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:36:04 : synp_flow:  -- synthesis_mode: Other
MIG: 17:36:04 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:36:04 : vivado_mode: xpg_bd
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 1
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 :  locked false  
MIG: 17:36:04 : HDL Language: Verilog
MIG: 17:36:04 : compInfo: false
MIG: 17:36:04 : Vivado Options xc7a200t fbg676 -2
MIG: 17:36:04 : 1: xc7a200t 2: fbg676 3: -2
MIG: 17:36:04 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 17:36:04 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 17:36:04 : I am in catch area
MIG: 17:36:04 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:36:26 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 17:36:26 : Component_Name: design_1_mig_7series_0_0
MIG: 17:36:26 : Moving design_1_mig_7series_0_0 ...
MIG: 17:36:26 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:36:26 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:36:26 : Running implementation.xit
MIG: 17:36:26 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 17:36:26 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 17:36:26 : ################# RUNNING MIG BATCH ###################
MIG: 17:36:26 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:36:26 : synp_flow:  -- synthesis_mode: Other
MIG: 17:36:26 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:36:26 : vivado_mode: xpg_bd
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 1
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 : isPortInterface: 0
MIG: 17:36:26 :  locked false  
MIG: 17:36:26 : HDL Language: Verilog
MIG: 17:36:26 : compInfo: false
MIG: 17:36:26 : Vivado Options xc7a200t fbg676 -2
MIG: 17:36:26 : 1: xc7a200t 2: fbg676 3: -2
MIG: 17:36:26 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 17:36:26 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 17:36:26 : I am in catch area
MIG: 17:36:26 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:36:47 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 17:36:47 : Component_Name: design_1_mig_7series_0_0
MIG: 17:36:47 : Moving design_1_mig_7series_0_0 ...
MIG: 17:36:47 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:36:47 : Moving design_1_mig_7series_0_0.veo ...
MIG: 10:45:16 : xml_input_file: mig_a.prj
MIG: 10:45:16 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 10:45:16 : xml_input_file: mig_a.prj
MIG: 10:45:16 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 11:41:32 : xml_input_file: mig_a.prj
MIG: 11:41:32 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 11:41:32 : xml_input_file: mig_a.prj
MIG: 11:41:32 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 12:55:55 : xml_input_file: mig_a.prj
MIG: 12:55:55 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 12:55:55 : xml_input_file: mig_a.prj
MIG: 12:55:55 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 13:01:40 : Running synthesis.xit
MIG: 13:01:40 : ################# RUNNING MIG BATCH ###################
MIG: 13:01:40 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 13:01:40 : synp_flow:  -- synthesis_mode: Other
MIG: 13:01:40 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 13:01:40 : vivado_mode: xpg_bd
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 1
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 : isPortInterface: 0
MIG: 13:01:40 :  locked false  
MIG: 13:01:40 : HDL Language: Verilog
MIG: 13:01:40 : compInfo: false
MIG: 13:01:40 : Vivado Options xc7a200t fbg676 -2
MIG: 13:01:40 : 1: xc7a200t 2: fbg676 3: -2
MIG: 13:01:40 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 13:01:40 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 13:01:40 : I am in catch area
MIG: 13:01:40 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 13:02:02 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 13:02:02 : Component_Name: design_1_mig_7series_0_0
MIG: 13:02:02 : Moving design_1_mig_7series_0_0 ...
MIG: 13:02:02 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 13:02:02 : Moving design_1_mig_7series_0_0.veo ...
MIG: 13:02:02 : Running vhdl_synth_rpr.xit
MIG: 13:02:02 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 13:02:02 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 13:02:02 : ################# RUNNING MIG BATCH ###################
MIG: 13:02:02 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 13:02:02 : synp_flow:  -- synthesis_mode: Other
MIG: 13:02:02 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 13:02:02 : vivado_mode: xpg_bd
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 1
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 : isPortInterface: 0
MIG: 13:02:02 :  locked false  
MIG: 13:02:02 : HDL Language: Verilog
MIG: 13:02:02 : compInfo: false
MIG: 13:02:02 : Vivado Options xc7a200t fbg676 -2
MIG: 13:02:02 : 1: xc7a200t 2: fbg676 3: -2
MIG: 13:02:02 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 13:02:02 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 13:02:02 : I am in catch area
MIG: 13:02:02 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 13:02:23 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 13:02:23 : Component_Name: design_1_mig_7series_0_0
MIG: 13:02:23 : Moving design_1_mig_7series_0_0 ...
MIG: 13:02:24 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 13:02:24 : Moving design_1_mig_7series_0_0.veo ...
MIG: 13:02:24 : Running implementation.xit
MIG: 13:02:24 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 13:02:24 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 13:02:24 : ################# RUNNING MIG BATCH ###################
MIG: 13:02:24 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 13:02:24 : synp_flow:  -- synthesis_mode: Other
MIG: 13:02:24 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 13:02:24 : vivado_mode: xpg_bd
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 1
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 : isPortInterface: 0
MIG: 13:02:24 :  locked false  
MIG: 13:02:24 : HDL Language: Verilog
MIG: 13:02:24 : compInfo: false
MIG: 13:02:24 : Vivado Options xc7a200t fbg676 -2
MIG: 13:02:24 : 1: xc7a200t 2: fbg676 3: -2
MIG: 13:02:24 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 13:02:24 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 13:02:24 : I am in catch area
MIG: 13:02:24 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 13:02:45 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 13:02:45 : Component_Name: design_1_mig_7series_0_0
MIG: 13:02:45 : Moving design_1_mig_7series_0_0 ...
MIG: 13:02:45 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 13:02:45 : Moving design_1_mig_7series_0_0.veo ...
MIG: 13:17:43 : xml_input_file: mig_a.prj
MIG: 13:17:43 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 13:17:43 : xml_input_file: mig_a.prj
MIG: 13:17:43 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 13:18:07 : Running synthesis.xit
MIG: 13:18:07 : ################# RUNNING MIG BATCH ###################
MIG: 13:18:07 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 13:18:07 : synp_flow:  -- synthesis_mode: Other
MIG: 13:18:07 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 13:18:07 : vivado_mode: xpg_bd
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 1
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 : isPortInterface: 0
MIG: 13:18:07 :  locked false  
MIG: 13:18:07 : HDL Language: Verilog
MIG: 13:18:07 : compInfo: false
MIG: 13:18:07 : Vivado Options xc7a200t fbg676 -2
MIG: 13:18:07 : 1: xc7a200t 2: fbg676 3: -2
MIG: 13:18:07 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 13:18:07 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 13:18:07 : I am in catch area
MIG: 13:18:07 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 13:18:41 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 13:18:41 : Component_Name: design_1_mig_7series_0_0
MIG: 13:18:41 : Moving design_1_mig_7series_0_0 ...
MIG: 13:18:41 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 13:18:41 : Moving design_1_mig_7series_0_0.veo ...
MIG: 13:18:41 : Running vhdl_synth_rpr.xit
MIG: 13:18:41 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 13:18:41 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 13:18:41 : ################# RUNNING MIG BATCH ###################
MIG: 13:18:41 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 13:18:41 : synp_flow:  -- synthesis_mode: Other
MIG: 13:18:41 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 13:18:41 : vivado_mode: xpg_bd
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 1
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 : isPortInterface: 0
MIG: 13:18:41 :  locked false  
MIG: 13:18:41 : HDL Language: Verilog
MIG: 13:18:41 : compInfo: false
MIG: 13:18:41 : Vivado Options xc7a200t fbg676 -2
MIG: 13:18:41 : 1: xc7a200t 2: fbg676 3: -2
MIG: 13:18:41 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 13:18:41 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 13:18:41 : I am in catch area
MIG: 13:18:41 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 13:19:13 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 13:19:13 : Component_Name: design_1_mig_7series_0_0
MIG: 13:19:13 : Moving design_1_mig_7series_0_0 ...
MIG: 13:19:13 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 13:19:13 : Moving design_1_mig_7series_0_0.veo ...
MIG: 13:19:13 : Running implementation.xit
MIG: 13:19:13 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 13:19:13 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 13:19:13 : ################# RUNNING MIG BATCH ###################
MIG: 13:19:13 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 13:19:13 : synp_flow:  -- synthesis_mode: Other
MIG: 13:19:13 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 13:19:13 : vivado_mode: xpg_bd
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 1
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 : isPortInterface: 0
MIG: 13:19:13 :  locked false  
MIG: 13:19:13 : HDL Language: Verilog
MIG: 13:19:13 : compInfo: false
MIG: 13:19:13 : Vivado Options xc7a200t fbg676 -2
MIG: 13:19:13 : 1: xc7a200t 2: fbg676 3: -2
MIG: 13:19:13 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 13:19:13 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 13:19:13 : I am in catch area
MIG: 13:19:13 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 13:19:44 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 13:19:44 : Component_Name: design_1_mig_7series_0_0
MIG: 13:19:44 : Moving design_1_mig_7series_0_0 ...
MIG: 13:19:44 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 13:19:44 : Moving design_1_mig_7series_0_0.veo ...
MIG: 18:06:44 : xml_input_file: mig_a.prj
MIG: 18:06:44 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 18:06:44 : xml_input_file: mig_a.prj
MIG: 18:06:44 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 18:10:34 : Running synthesis.xit
MIG: 18:10:34 : ################# RUNNING MIG BATCH ###################
MIG: 18:10:34 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 18:10:34 : synp_flow:  -- synthesis_mode: Other
MIG: 18:10:34 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 18:10:34 : vivado_mode: xpg_bd
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 1
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 : isPortInterface: 0
MIG: 18:10:34 :  locked false  
MIG: 18:10:34 : HDL Language: Verilog
MIG: 18:10:34 : compInfo: false
MIG: 18:10:34 : Vivado Options xc7a200t fbg676 -2
MIG: 18:10:34 : 1: xc7a200t 2: fbg676 3: -2
MIG: 18:10:34 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 18:10:34 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 18:10:34 : I am in catch area
MIG: 18:10:34 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 18:11:05 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 18:11:05 : Component_Name: design_1_mig_7series_0_0
MIG: 18:11:05 : Moving design_1_mig_7series_0_0 ...
MIG: 18:11:05 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 18:11:05 : Moving design_1_mig_7series_0_0.veo ...
MIG: 18:11:05 : Running vhdl_synth_rpr.xit
MIG: 18:11:05 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 18:11:05 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 18:11:05 : ################# RUNNING MIG BATCH ###################
MIG: 18:11:05 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 18:11:05 : synp_flow:  -- synthesis_mode: Other
MIG: 18:11:05 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 18:11:05 : vivado_mode: xpg_bd
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 1
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 : isPortInterface: 0
MIG: 18:11:05 :  locked false  
MIG: 18:11:05 : HDL Language: Verilog
MIG: 18:11:05 : compInfo: false
MIG: 18:11:05 : Vivado Options xc7a200t fbg676 -2
MIG: 18:11:05 : 1: xc7a200t 2: fbg676 3: -2
MIG: 18:11:05 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 18:11:05 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 18:11:05 : I am in catch area
MIG: 18:11:05 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 18:11:37 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 18:11:37 : Component_Name: design_1_mig_7series_0_0
MIG: 18:11:37 : Moving design_1_mig_7series_0_0 ...
MIG: 18:11:37 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 18:11:37 : Moving design_1_mig_7series_0_0.veo ...
MIG: 18:11:38 : Running implementation.xit
MIG: 18:11:38 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 18:11:38 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 18:11:38 : ################# RUNNING MIG BATCH ###################
MIG: 18:11:38 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 18:11:38 : synp_flow:  -- synthesis_mode: Other
MIG: 18:11:38 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 18:11:38 : vivado_mode: xpg_bd
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 1
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 : isPortInterface: 0
MIG: 18:11:38 :  locked false  
MIG: 18:11:38 : HDL Language: Verilog
MIG: 18:11:38 : compInfo: false
MIG: 18:11:38 : Vivado Options xc7a200t fbg676 -2
MIG: 18:11:38 : 1: xc7a200t 2: fbg676 3: -2
MIG: 18:11:38 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 18:11:38 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 18:11:38 : I am in catch area
MIG: 18:11:38 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 18:12:08 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 18:12:08 : Component_Name: design_1_mig_7series_0_0
MIG: 18:12:08 : Moving design_1_mig_7series_0_0 ...
MIG: 18:12:08 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 18:12:08 : Moving design_1_mig_7series_0_0.veo ...
MIG: 14:28:34 : Running synthesis.xit
MIG: 14:28:34 : ################# RUNNING MIG BATCH ###################
MIG: 14:28:34 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 14:28:34 : synp_flow:  -- synthesis_mode: Other
MIG: 14:28:34 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 14:28:34 : vivado_mode: xpg_bd
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 1
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 :  locked false  
MIG: 14:28:34 : HDL Language: Verilog
MIG: 14:28:34 : compInfo: false
MIG: 14:28:34 : Vivado Options xc7a200t fbg676 -2
MIG: 14:28:34 : 1: xc7a200t 2: fbg676 3: -2
MIG: 14:28:34 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 14:28:34 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 14:28:34 : I am in catch area
MIG: 14:28:34 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 14:29:05 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 14:29:05 : Component_Name: design_1_mig_7series_0_0
MIG: 14:29:05 : Moving design_1_mig_7series_0_0 ...
MIG: 14:29:05 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 14:29:05 : Moving design_1_mig_7series_0_0.veo ...
MIG: 14:29:06 : Running vhdl_synth_rpr.xit
MIG: 14:29:06 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 14:29:06 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 14:29:06 : ################# RUNNING MIG BATCH ###################
MIG: 14:29:06 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 14:29:06 : synp_flow:  -- synthesis_mode: Other
MIG: 14:29:06 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 14:29:06 : vivado_mode: xpg_bd
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 1
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 : isPortInterface: 0
MIG: 14:29:06 :  locked false  
MIG: 14:29:06 : HDL Language: Verilog
MIG: 14:29:06 : compInfo: false
MIG: 14:29:06 : Vivado Options xc7a200t fbg676 -2
MIG: 14:29:06 : 1: xc7a200t 2: fbg676 3: -2
MIG: 14:29:06 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 14:29:06 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 14:29:06 : I am in catch area
MIG: 14:29:06 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 14:29:37 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 14:29:37 : Component_Name: design_1_mig_7series_0_0
MIG: 14:29:37 : Moving design_1_mig_7series_0_0 ...
MIG: 14:29:37 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 14:29:37 : Moving design_1_mig_7series_0_0.veo ...
MIG: 14:29:38 : Running implementation.xit
MIG: 14:29:38 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 14:29:38 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 14:29:38 : ################# RUNNING MIG BATCH ###################
MIG: 14:29:38 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 14:29:38 : synp_flow:  -- synthesis_mode: Other
MIG: 14:29:38 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 14:29:38 : vivado_mode: xpg_bd
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 1
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 : isPortInterface: 0
MIG: 14:29:38 :  locked false  
MIG: 14:29:38 : HDL Language: Verilog
MIG: 14:29:38 : compInfo: false
MIG: 14:29:38 : Vivado Options xc7a200t fbg676 -2
MIG: 14:29:38 : 1: xc7a200t 2: fbg676 3: -2
MIG: 14:29:38 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 14:29:38 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 14:29:38 : I am in catch area
MIG: 14:29:38 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 14:30:09 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 14:30:09 : Component_Name: design_1_mig_7series_0_0
MIG: 14:30:09 : Moving design_1_mig_7series_0_0 ...
MIG: 14:30:09 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 14:30:09 : Moving design_1_mig_7series_0_0.veo ...
MIG: 12:21:51 : xml_input_file: mig_a.prj
MIG: 12:21:51 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 12:21:51 : xml_input_file: mig_a.prj
MIG: 12:21:51 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 12:23:28 : Running synthesis.xit
MIG: 12:23:28 : ################# RUNNING MIG BATCH ###################
MIG: 12:23:28 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 12:23:28 : synp_flow:  -- synthesis_mode: Other
MIG: 12:23:28 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 12:23:28 : vivado_mode: xpg_bd
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 1
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 : isPortInterface: 0
MIG: 12:23:28 :  locked false  
MIG: 12:23:28 : HDL Language: Verilog
MIG: 12:23:28 : compInfo: false
MIG: 12:23:28 : Vivado Options xc7a200t fbg676 -2
MIG: 12:23:28 : 1: xc7a200t 2: fbg676 3: -2
MIG: 12:23:28 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 12:23:28 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 12:23:28 : I am in catch area
MIG: 12:23:28 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 12:23:50 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 12:23:50 : Component_Name: design_1_mig_7series_0_0
MIG: 12:23:50 : Moving design_1_mig_7series_0_0 ...
MIG: 12:23:50 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 12:23:50 : Moving design_1_mig_7series_0_0.veo ...
MIG: 12:23:50 : Running vhdl_synth_rpr.xit
MIG: 12:23:50 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 12:23:50 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 12:23:50 : ################# RUNNING MIG BATCH ###################
MIG: 12:23:50 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 12:23:50 : synp_flow:  -- synthesis_mode: Other
MIG: 12:23:50 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 12:23:50 : vivado_mode: xpg_bd
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 1
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 : isPortInterface: 0
MIG: 12:23:50 :  locked false  
MIG: 12:23:50 : HDL Language: Verilog
MIG: 12:23:50 : compInfo: false
MIG: 12:23:50 : Vivado Options xc7a200t fbg676 -2
MIG: 12:23:50 : 1: xc7a200t 2: fbg676 3: -2
MIG: 12:23:50 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 12:23:50 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 12:23:50 : I am in catch area
MIG: 12:23:50 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 12:24:11 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 12:24:11 : Component_Name: design_1_mig_7series_0_0
MIG: 12:24:11 : Moving design_1_mig_7series_0_0 ...
MIG: 12:24:11 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 12:24:11 : Moving design_1_mig_7series_0_0.veo ...
MIG: 12:24:12 : Running implementation.xit
MIG: 12:24:12 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 12:24:12 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 12:24:12 : ################# RUNNING MIG BATCH ###################
MIG: 12:24:12 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 12:24:12 : synp_flow:  -- synthesis_mode: Other
MIG: 12:24:12 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 12:24:12 : vivado_mode: xpg_bd
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 1
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 : isPortInterface: 0
MIG: 12:24:12 :  locked false  
MIG: 12:24:12 : HDL Language: Verilog
MIG: 12:24:12 : compInfo: false
MIG: 12:24:12 : Vivado Options xc7a200t fbg676 -2
MIG: 12:24:12 : 1: xc7a200t 2: fbg676 3: -2
MIG: 12:24:12 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 12:24:12 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 12:24:12 : I am in catch area
MIG: 12:24:12 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 12:24:33 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 12:24:33 : Component_Name: design_1_mig_7series_0_0
MIG: 12:24:33 : Moving design_1_mig_7series_0_0 ...
MIG: 12:24:33 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 12:24:33 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:36:16 : xml_input_file: mig_a.prj
MIG: 16:36:16 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 16:36:16 : xml_input_file: mig_a.prj
MIG: 16:36:16 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 16:36:32 : Running synthesis.xit
MIG: 16:36:32 : ################# RUNNING MIG BATCH ###################
MIG: 16:36:32 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:36:32 : synp_flow:  -- synthesis_mode: Other
MIG: 16:36:32 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:36:32 : vivado_mode: xpg_bd
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 1
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 : isPortInterface: 0
MIG: 16:36:32 :  locked false  
MIG: 16:36:32 : HDL Language: Verilog
MIG: 16:36:32 : compInfo: false
MIG: 16:36:32 : Vivado Options xc7a200t fbg676 -2
MIG: 16:36:32 : 1: xc7a200t 2: fbg676 3: -2
MIG: 16:36:32 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 16:36:32 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 16:36:32 : I am in catch area
MIG: 16:36:32 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:36:54 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 16:36:54 : Component_Name: design_1_mig_7series_0_0
MIG: 16:36:54 : Moving design_1_mig_7series_0_0 ...
MIG: 16:36:54 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:36:54 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:36:54 : Running vhdl_synth_rpr.xit
MIG: 16:36:54 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 16:36:54 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 16:36:54 : ################# RUNNING MIG BATCH ###################
MIG: 16:36:54 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:36:54 : synp_flow:  -- synthesis_mode: Other
MIG: 16:36:54 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:36:54 : vivado_mode: xpg_bd
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 1
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 : isPortInterface: 0
MIG: 16:36:54 :  locked false  
MIG: 16:36:54 : HDL Language: Verilog
MIG: 16:36:54 : compInfo: false
MIG: 16:36:54 : Vivado Options xc7a200t fbg676 -2
MIG: 16:36:54 : 1: xc7a200t 2: fbg676 3: -2
MIG: 16:36:54 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 16:36:54 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 16:36:54 : I am in catch area
MIG: 16:36:54 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:37:15 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 16:37:15 : Component_Name: design_1_mig_7series_0_0
MIG: 16:37:15 : Moving design_1_mig_7series_0_0 ...
MIG: 16:37:15 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:37:15 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:37:15 : Running implementation.xit
MIG: 16:37:15 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 16:37:15 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 16:37:15 : ################# RUNNING MIG BATCH ###################
MIG: 16:37:15 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:37:15 : synp_flow:  -- synthesis_mode: Other
MIG: 16:37:15 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:37:15 : vivado_mode: xpg_bd
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 1
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 : isPortInterface: 0
MIG: 16:37:15 :  locked false  
MIG: 16:37:15 : HDL Language: Verilog
MIG: 16:37:15 : compInfo: false
MIG: 16:37:15 : Vivado Options xc7a200t fbg676 -2
MIG: 16:37:15 : 1: xc7a200t 2: fbg676 3: -2
MIG: 16:37:15 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 16:37:15 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 16:37:15 : I am in catch area
MIG: 16:37:15 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:37:37 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 16:37:37 : Component_Name: design_1_mig_7series_0_0
MIG: 16:37:37 : Moving design_1_mig_7series_0_0 ...
MIG: 16:37:37 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:37:37 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:42:09 : xml_input_file: mig_a.prj
MIG: 17:42:09 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 17:42:09 : xml_input_file: mig_a.prj
MIG: 17:42:09 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 17:42:23 : Running synthesis.xit
MIG: 17:42:23 : ################# RUNNING MIG BATCH ###################
MIG: 17:42:23 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:42:23 : synp_flow:  -- synthesis_mode: Other
MIG: 17:42:23 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:42:23 : vivado_mode: xpg_bd
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 1
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 : isPortInterface: 0
MIG: 17:42:23 :  locked false  
MIG: 17:42:23 : HDL Language: Verilog
MIG: 17:42:23 : compInfo: false
MIG: 17:42:23 : Vivado Options xc7a200t fbg676 -2
MIG: 17:42:23 : 1: xc7a200t 2: fbg676 3: -2
MIG: 17:42:23 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 17:42:23 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 17:42:23 : I am in catch area
MIG: 17:42:23 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:42:45 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 17:42:45 : Component_Name: design_1_mig_7series_0_0
MIG: 17:42:45 : Moving design_1_mig_7series_0_0 ...
MIG: 17:42:45 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:42:45 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:42:45 : Running vhdl_synth_rpr.xit
MIG: 17:42:45 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 17:42:45 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 17:42:45 : ################# RUNNING MIG BATCH ###################
MIG: 17:42:45 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:42:45 : synp_flow:  -- synthesis_mode: Other
MIG: 17:42:45 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:42:45 : vivado_mode: xpg_bd
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 1
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 : isPortInterface: 0
MIG: 17:42:45 :  locked false  
MIG: 17:42:45 : HDL Language: Verilog
MIG: 17:42:45 : compInfo: false
MIG: 17:42:45 : Vivado Options xc7a200t fbg676 -2
MIG: 17:42:45 : 1: xc7a200t 2: fbg676 3: -2
MIG: 17:42:45 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 17:42:45 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 17:42:45 : I am in catch area
MIG: 17:42:45 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:43:06 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 17:43:06 : Component_Name: design_1_mig_7series_0_0
MIG: 17:43:06 : Moving design_1_mig_7series_0_0 ...
MIG: 17:43:06 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:43:06 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:43:07 : Running implementation.xit
MIG: 17:43:07 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 17:43:07 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 17:43:07 : ################# RUNNING MIG BATCH ###################
MIG: 17:43:07 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:43:07 : synp_flow:  -- synthesis_mode: Other
MIG: 17:43:07 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:43:07 : vivado_mode: xpg_bd
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 1
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 : isPortInterface: 0
MIG: 17:43:07 :  locked false  
MIG: 17:43:07 : HDL Language: Verilog
MIG: 17:43:07 : compInfo: false
MIG: 17:43:07 : Vivado Options xc7a200t fbg676 -2
MIG: 17:43:07 : 1: xc7a200t 2: fbg676 3: -2
MIG: 17:43:07 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 17:43:07 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 17:43:07 : I am in catch area
MIG: 17:43:07 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:43:28 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 17:43:28 : Component_Name: design_1_mig_7series_0_0
MIG: 17:43:28 : Moving design_1_mig_7series_0_0 ...
MIG: 17:43:28 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:43:28 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:35:07 : xml_input_file: mig_a.prj
MIG: 17:35:07 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 17:35:07 : xml_input_file: mig_a.prj
MIG: 17:35:07 : Absolute path of xml_input_file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 17:35:20 : Running synthesis.xit
MIG: 17:35:20 : ################# RUNNING MIG BATCH ###################
MIG: 17:35:20 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:35:20 : synp_flow:  -- synthesis_mode: Other
MIG: 17:35:20 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:35:20 : vivado_mode: xpg_bd
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 1
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 : isPortInterface: 0
MIG: 17:35:20 :  locked false  
MIG: 17:35:20 : HDL Language: Verilog
MIG: 17:35:20 : compInfo: false
MIG: 17:35:20 : Vivado Options xc7a200t fbg676 -2
MIG: 17:35:20 : 1: xc7a200t 2: fbg676 3: -2
MIG: 17:35:20 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 17:35:20 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 17:35:20 : I am in catch area
MIG: 17:35:20 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:35:42 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 17:35:42 : Component_Name: design_1_mig_7series_0_0
MIG: 17:35:42 : Moving design_1_mig_7series_0_0 ...
MIG: 17:35:42 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:35:42 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:35:42 : Running vhdl_synth_rpr.xit
MIG: 17:35:42 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 17:35:42 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 17:35:42 : ################# RUNNING MIG BATCH ###################
MIG: 17:35:42 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:35:42 : synp_flow:  -- synthesis_mode: Other
MIG: 17:35:42 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:35:42 : vivado_mode: xpg_bd
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 1
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 : isPortInterface: 0
MIG: 17:35:42 :  locked false  
MIG: 17:35:42 : HDL Language: Verilog
MIG: 17:35:42 : compInfo: false
MIG: 17:35:42 : Vivado Options xc7a200t fbg676 -2
MIG: 17:35:42 : 1: xc7a200t 2: fbg676 3: -2
MIG: 17:35:42 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 17:35:42 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 17:35:42 : I am in catch area
MIG: 17:35:42 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:36:03 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 17:36:03 : Component_Name: design_1_mig_7series_0_0
MIG: 17:36:03 : Moving design_1_mig_7series_0_0 ...
MIG: 17:36:03 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:36:03 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:36:04 : Running simulation.xit
MIG: 17:36:04 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 17:36:04 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 17:36:04 : ################# RUNNING MIG BATCH ###################
MIG: 17:36:04 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:36:04 : synp_flow:  -- synthesis_mode: Other
MIG: 17:36:04 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:36:04 : vivado_mode: xpg_bd
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 1
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 : isPortInterface: 0
MIG: 17:36:04 :  locked false  
MIG: 17:36:04 : HDL Language: Verilog
MIG: 17:36:04 : compInfo: false
MIG: 17:36:04 : Vivado Options xc7a200t fbg676 -2
MIG: 17:36:04 : 1: xc7a200t 2: fbg676 3: -2
MIG: 17:36:04 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 17:36:04 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 17:36:04 : I am in catch area
MIG: 17:36:04 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:36:25 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 17:36:25 : Component_Name: design_1_mig_7series_0_0
MIG: 17:36:25 : Moving design_1_mig_7series_0_0 ...
MIG: 17:36:25 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:36:25 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:36:25 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 17:36:25 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 17:36:25 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 17:36:25 : ################# RUNNING MIG BATCH ###################
MIG: 17:36:25 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:36:25 : synp_flow:  -- synthesis_mode: Other
MIG: 17:36:25 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:36:25 : vivado_mode: xpg_bd
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 1
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 : isPortInterface: 0
MIG: 17:36:25 :  locked false  
MIG: 17:36:25 : HDL Language: Verilog
MIG: 17:36:25 : compInfo: false
MIG: 17:36:25 : Vivado Options xc7a200t fbg676 -2
MIG: 17:36:25 : 1: xc7a200t 2: fbg676 3: -2
MIG: 17:36:25 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 17:36:25 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 17:36:25 : I am in catch area
MIG: 17:36:25 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:36:47 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 17:36:47 : Component_Name: design_1_mig_7series_0_0
MIG: 17:36:47 : Moving design_1_mig_7series_0_0 ...
MIG: 17:36:47 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:36:47 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:36:47 : Running implementation.xit
MIG: 17:36:47 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 17:36:47 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 17:36:47 : ################# RUNNING MIG BATCH ###################
MIG: 17:36:47 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:36:47 : synp_flow:  -- synthesis_mode: Other
MIG: 17:36:47 : outputDirectory: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:36:47 : vivado_mode: xpg_bd
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 1
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 :  locked false  
MIG: 17:36:47 : HDL Language: Verilog
MIG: 17:36:47 : compInfo: false
MIG: 17:36:47 : Vivado Options xc7a200t fbg676 -2
MIG: 17:36:47 : 1: xc7a200t 2: fbg676 3: -2
MIG: 17:36:47 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 17:36:47 : xilinx_path: /opt/xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 17:36:47 : I am in catch area
MIG: 17:36:47 : Running /opt/xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:37:08 : XML_INPUT_FILE: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 17:37:08 : Component_Name: design_1_mig_7series_0_0
MIG: 17:37:08 : Moving design_1_mig_7series_0_0 ...
MIG: 17:37:08 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:37:08 : Moving design_1_mig_7series_0_0.veo ...
