INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TimeMachine/Desktop/Architecture/task2/src/CPU.srcs/sim_1/new/test0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test0
