-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity TOP_AWGN_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    SNR_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    SNR_empty_n : IN STD_LOGIC;
    SNR_read : OUT STD_LOGIC;
    channel_out_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    channel_out_empty_n : IN STD_LOGIC;
    channel_out_read : OUT STD_LOGIC;
    noise_out_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    noise_out_full_n : IN STD_LOGIC;
    noise_out_write : OUT STD_LOGIC );
end;


architecture behav of TOP_AWGN_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv6_14 : STD_LOGIC_VECTOR (5 downto 0) := "010100";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";

attribute shreg_extract : string;
    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal SNR_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal SNR_read_reg_103 : STD_LOGIC_VECTOR (15 downto 0);
    signal rngMT19937ICN_uniformRNG_x_k_p_0_V_reg_108 : STD_LOGIC_VECTOR (31 downto 0);
    signal rngMT19937ICN_uniformRNG_x_k_p_1_V_reg_113 : STD_LOGIC_VECTOR (31 downto 0);
    signal rngMT19937ICN_uniformRNG_x_k_p_2_V_reg_118 : STD_LOGIC_VECTOR (31 downto 0);
    signal rngMT19937ICN_uniformRNG_x_k_p_m_V_reg_123 : STD_LOGIC_VECTOR (31 downto 0);
    signal rngMT19937ICN_uniformRNG_mt_odd_0_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0 : STD_LOGIC;
    signal rngMT19937ICN_uniformRNG_mt_odd_0_V_we0 : STD_LOGIC;
    signal rngMT19937ICN_uniformRNG_mt_odd_0_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rngMT19937ICN_uniformRNG_mt_odd_0_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rngMT19937ICN_uniformRNG_mt_odd_0_V_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1 : STD_LOGIC;
    signal rngMT19937ICN_uniformRNG_mt_odd_0_V_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rngMT19937ICN_uniformRNG_mt_even_0_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rngMT19937ICN_uniformRNG_mt_even_0_V_ce0 : STD_LOGIC;
    signal rngMT19937ICN_uniformRNG_mt_even_0_V_we0 : STD_LOGIC;
    signal rngMT19937ICN_uniformRNG_mt_even_0_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rngMT19937ICN_uniformRNG_mt_even_0_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rngMT19937ICN_uniformRNG_mt_even_0_V_ce1 : STD_LOGIC;
    signal rngMT19937ICN_uniformRNG_mt_even_0_V_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_seedInitialization_fu_58_ap_start : STD_LOGIC;
    signal grp_seedInitialization_fu_58_ap_done : STD_LOGIC;
    signal grp_seedInitialization_fu_58_ap_idle : STD_LOGIC;
    signal grp_seedInitialization_fu_58_ap_ready : STD_LOGIC;
    signal grp_seedInitialization_fu_58_this_mt_odd_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_seedInitialization_fu_58_this_mt_odd_0_ce0 : STD_LOGIC;
    signal grp_seedInitialization_fu_58_this_mt_odd_0_we0 : STD_LOGIC;
    signal grp_seedInitialization_fu_58_this_mt_odd_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_seedInitialization_fu_58_this_mt_odd_0_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_seedInitialization_fu_58_this_mt_odd_0_ce1 : STD_LOGIC;
    signal grp_seedInitialization_fu_58_this_mt_odd_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_seedInitialization_fu_58_this_mt_odd_1_ce0 : STD_LOGIC;
    signal grp_seedInitialization_fu_58_this_mt_odd_1_we0 : STD_LOGIC;
    signal grp_seedInitialization_fu_58_this_mt_odd_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_seedInitialization_fu_58_this_mt_even_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_seedInitialization_fu_58_this_mt_even_0_ce0 : STD_LOGIC;
    signal grp_seedInitialization_fu_58_this_mt_even_0_we0 : STD_LOGIC;
    signal grp_seedInitialization_fu_58_this_mt_even_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_seedInitialization_fu_58_this_mt_even_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_seedInitialization_fu_58_this_mt_even_1_ce0 : STD_LOGIC;
    signal grp_seedInitialization_fu_58_this_mt_even_1_we0 : STD_LOGIC;
    signal grp_seedInitialization_fu_58_this_mt_even_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_seedInitialization_fu_58_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_seedInitialization_fu_58_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_seedInitialization_fu_58_ap_return_2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_seedInitialization_fu_58_ap_return_3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_ap_start : STD_LOGIC;
    signal grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_ap_done : STD_LOGIC;
    signal grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_ap_idle : STD_LOGIC;
    signal grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_ap_ready : STD_LOGIC;
    signal grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_channel_out_read : STD_LOGIC;
    signal grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_noise_out_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_noise_out_write : STD_LOGIC;
    signal grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_rngMT19937ICN_uniformRNG_mt_even_0_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_rngMT19937ICN_uniformRNG_mt_even_0_V_ce0 : STD_LOGIC;
    signal grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_rngMT19937ICN_uniformRNG_mt_even_0_V_we0 : STD_LOGIC;
    signal grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_rngMT19937ICN_uniformRNG_mt_even_0_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_rngMT19937ICN_uniformRNG_mt_even_0_V_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_rngMT19937ICN_uniformRNG_mt_even_0_V_ce1 : STD_LOGIC;
    signal grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_rngMT19937ICN_uniformRNG_mt_odd_0_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0 : STD_LOGIC;
    signal grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_rngMT19937ICN_uniformRNG_mt_odd_0_V_we0 : STD_LOGIC;
    signal grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_rngMT19937ICN_uniformRNG_mt_odd_0_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_rngMT19937ICN_uniformRNG_mt_odd_0_V_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1 : STD_LOGIC;
    signal grp_seedInitialization_fu_58_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state1_ignore_call14 : BOOLEAN;
    signal grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component TOP_seedInitialization IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        this_mt_odd_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        this_mt_odd_0_ce0 : OUT STD_LOGIC;
        this_mt_odd_0_we0 : OUT STD_LOGIC;
        this_mt_odd_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        this_mt_odd_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        this_mt_odd_0_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        this_mt_odd_0_ce1 : OUT STD_LOGIC;
        this_mt_odd_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        this_mt_odd_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        this_mt_odd_1_ce0 : OUT STD_LOGIC;
        this_mt_odd_1_we0 : OUT STD_LOGIC;
        this_mt_odd_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        this_mt_even_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        this_mt_even_0_ce0 : OUT STD_LOGIC;
        this_mt_even_0_we0 : OUT STD_LOGIC;
        this_mt_even_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        this_mt_even_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        this_mt_even_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        this_mt_even_1_ce0 : OUT STD_LOGIC;
        this_mt_even_1_we0 : OUT STD_LOGIC;
        this_mt_even_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        seed : IN STD_LOGIC_VECTOR (5 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component TOP_AWGN_1_Pipeline_VITIS_LOOP_15_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        channel_out_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        channel_out_empty_n : IN STD_LOGIC;
        channel_out_read : OUT STD_LOGIC;
        noise_out_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        noise_out_full_n : IN STD_LOGIC;
        noise_out_write : OUT STD_LOGIC;
        rngMT19937ICN_uniformRNG_x_k_p_0_V : IN STD_LOGIC_VECTOR (31 downto 0);
        rngMT19937ICN_uniformRNG_x_k_p_1_V : IN STD_LOGIC_VECTOR (31 downto 0);
        rngMT19937ICN_uniformRNG_x_k_p_m_V : IN STD_LOGIC_VECTOR (31 downto 0);
        rngMT19937ICN_uniformRNG_x_k_p_2_V : IN STD_LOGIC_VECTOR (31 downto 0);
        sext_ln1245 : IN STD_LOGIC_VECTOR (15 downto 0);
        rngMT19937ICN_uniformRNG_mt_even_0_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        rngMT19937ICN_uniformRNG_mt_even_0_V_ce0 : OUT STD_LOGIC;
        rngMT19937ICN_uniformRNG_mt_even_0_V_we0 : OUT STD_LOGIC;
        rngMT19937ICN_uniformRNG_mt_even_0_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        rngMT19937ICN_uniformRNG_mt_even_0_V_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        rngMT19937ICN_uniformRNG_mt_even_0_V_ce1 : OUT STD_LOGIC;
        rngMT19937ICN_uniformRNG_mt_even_0_V_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        rngMT19937ICN_uniformRNG_mt_odd_0_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0 : OUT STD_LOGIC;
        rngMT19937ICN_uniformRNG_mt_odd_0_V_we0 : OUT STD_LOGIC;
        rngMT19937ICN_uniformRNG_mt_odd_0_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        rngMT19937ICN_uniformRNG_mt_odd_0_V_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1 : OUT STD_LOGIC;
        rngMT19937ICN_uniformRNG_mt_odd_0_V_q1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component TOP_Rayleigh_1_rngMT19937ICN_uniformRNG_mt_odd_0_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component TOP_AWGN_1_rngMT19937ICN_1_i_RAM_AUTO_0R0W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    rngMT19937ICN_uniformRNG_mt_odd_0_V_U : component TOP_Rayleigh_1_rngMT19937ICN_uniformRNG_mt_odd_0_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => rngMT19937ICN_uniformRNG_mt_odd_0_V_address0,
        ce0 => rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0,
        we0 => rngMT19937ICN_uniformRNG_mt_odd_0_V_we0,
        d0 => rngMT19937ICN_uniformRNG_mt_odd_0_V_d0,
        q0 => rngMT19937ICN_uniformRNG_mt_odd_0_V_q0,
        address1 => rngMT19937ICN_uniformRNG_mt_odd_0_V_address1,
        ce1 => rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1,
        q1 => rngMT19937ICN_uniformRNG_mt_odd_0_V_q1);

    rngMT19937ICN_1_i_U : component TOP_AWGN_1_rngMT19937ICN_1_i_RAM_AUTO_0R0W
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_seedInitialization_fu_58_this_mt_odd_1_address0,
        ce0 => grp_seedInitialization_fu_58_this_mt_odd_1_ce0,
        we0 => grp_seedInitialization_fu_58_this_mt_odd_1_we0,
        d0 => grp_seedInitialization_fu_58_this_mt_odd_1_d0);

    rngMT19937ICN_uniformRNG_mt_even_0_V_U : component TOP_Rayleigh_1_rngMT19937ICN_uniformRNG_mt_odd_0_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => rngMT19937ICN_uniformRNG_mt_even_0_V_address0,
        ce0 => rngMT19937ICN_uniformRNG_mt_even_0_V_ce0,
        we0 => rngMT19937ICN_uniformRNG_mt_even_0_V_we0,
        d0 => rngMT19937ICN_uniformRNG_mt_even_0_V_d0,
        q0 => rngMT19937ICN_uniformRNG_mt_even_0_V_q0,
        address1 => grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_rngMT19937ICN_uniformRNG_mt_even_0_V_address1,
        ce1 => rngMT19937ICN_uniformRNG_mt_even_0_V_ce1,
        q1 => rngMT19937ICN_uniformRNG_mt_even_0_V_q1);

    rngMT19937ICN_3_i_U : component TOP_AWGN_1_rngMT19937ICN_1_i_RAM_AUTO_0R0W
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_seedInitialization_fu_58_this_mt_even_1_address0,
        ce0 => grp_seedInitialization_fu_58_this_mt_even_1_ce0,
        we0 => grp_seedInitialization_fu_58_this_mt_even_1_we0,
        d0 => grp_seedInitialization_fu_58_this_mt_even_1_d0);

    grp_seedInitialization_fu_58 : component TOP_seedInitialization
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_seedInitialization_fu_58_ap_start,
        ap_done => grp_seedInitialization_fu_58_ap_done,
        ap_idle => grp_seedInitialization_fu_58_ap_idle,
        ap_ready => grp_seedInitialization_fu_58_ap_ready,
        this_mt_odd_0_address0 => grp_seedInitialization_fu_58_this_mt_odd_0_address0,
        this_mt_odd_0_ce0 => grp_seedInitialization_fu_58_this_mt_odd_0_ce0,
        this_mt_odd_0_we0 => grp_seedInitialization_fu_58_this_mt_odd_0_we0,
        this_mt_odd_0_d0 => grp_seedInitialization_fu_58_this_mt_odd_0_d0,
        this_mt_odd_0_q0 => rngMT19937ICN_uniformRNG_mt_odd_0_V_q0,
        this_mt_odd_0_address1 => grp_seedInitialization_fu_58_this_mt_odd_0_address1,
        this_mt_odd_0_ce1 => grp_seedInitialization_fu_58_this_mt_odd_0_ce1,
        this_mt_odd_0_q1 => rngMT19937ICN_uniformRNG_mt_odd_0_V_q1,
        this_mt_odd_1_address0 => grp_seedInitialization_fu_58_this_mt_odd_1_address0,
        this_mt_odd_1_ce0 => grp_seedInitialization_fu_58_this_mt_odd_1_ce0,
        this_mt_odd_1_we0 => grp_seedInitialization_fu_58_this_mt_odd_1_we0,
        this_mt_odd_1_d0 => grp_seedInitialization_fu_58_this_mt_odd_1_d0,
        this_mt_even_0_address0 => grp_seedInitialization_fu_58_this_mt_even_0_address0,
        this_mt_even_0_ce0 => grp_seedInitialization_fu_58_this_mt_even_0_ce0,
        this_mt_even_0_we0 => grp_seedInitialization_fu_58_this_mt_even_0_we0,
        this_mt_even_0_d0 => grp_seedInitialization_fu_58_this_mt_even_0_d0,
        this_mt_even_0_q0 => rngMT19937ICN_uniformRNG_mt_even_0_V_q0,
        this_mt_even_1_address0 => grp_seedInitialization_fu_58_this_mt_even_1_address0,
        this_mt_even_1_ce0 => grp_seedInitialization_fu_58_this_mt_even_1_ce0,
        this_mt_even_1_we0 => grp_seedInitialization_fu_58_this_mt_even_1_we0,
        this_mt_even_1_d0 => grp_seedInitialization_fu_58_this_mt_even_1_d0,
        seed => ap_const_lv6_14,
        ap_return_0 => grp_seedInitialization_fu_58_ap_return_0,
        ap_return_1 => grp_seedInitialization_fu_58_ap_return_1,
        ap_return_2 => grp_seedInitialization_fu_58_ap_return_2,
        ap_return_3 => grp_seedInitialization_fu_58_ap_return_3);

    grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72 : component TOP_AWGN_1_Pipeline_VITIS_LOOP_15_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_ap_start,
        ap_done => grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_ap_done,
        ap_idle => grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_ap_idle,
        ap_ready => grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_ap_ready,
        channel_out_dout => channel_out_dout,
        channel_out_empty_n => channel_out_empty_n,
        channel_out_read => grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_channel_out_read,
        noise_out_din => grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_noise_out_din,
        noise_out_full_n => noise_out_full_n,
        noise_out_write => grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_noise_out_write,
        rngMT19937ICN_uniformRNG_x_k_p_0_V => rngMT19937ICN_uniformRNG_x_k_p_0_V_reg_108,
        rngMT19937ICN_uniformRNG_x_k_p_1_V => rngMT19937ICN_uniformRNG_x_k_p_1_V_reg_113,
        rngMT19937ICN_uniformRNG_x_k_p_m_V => rngMT19937ICN_uniformRNG_x_k_p_m_V_reg_123,
        rngMT19937ICN_uniformRNG_x_k_p_2_V => rngMT19937ICN_uniformRNG_x_k_p_2_V_reg_118,
        sext_ln1245 => SNR_read_reg_103,
        rngMT19937ICN_uniformRNG_mt_even_0_V_address0 => grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_rngMT19937ICN_uniformRNG_mt_even_0_V_address0,
        rngMT19937ICN_uniformRNG_mt_even_0_V_ce0 => grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_rngMT19937ICN_uniformRNG_mt_even_0_V_ce0,
        rngMT19937ICN_uniformRNG_mt_even_0_V_we0 => grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_rngMT19937ICN_uniformRNG_mt_even_0_V_we0,
        rngMT19937ICN_uniformRNG_mt_even_0_V_d0 => grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_rngMT19937ICN_uniformRNG_mt_even_0_V_d0,
        rngMT19937ICN_uniformRNG_mt_even_0_V_address1 => grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_rngMT19937ICN_uniformRNG_mt_even_0_V_address1,
        rngMT19937ICN_uniformRNG_mt_even_0_V_ce1 => grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_rngMT19937ICN_uniformRNG_mt_even_0_V_ce1,
        rngMT19937ICN_uniformRNG_mt_even_0_V_q1 => rngMT19937ICN_uniformRNG_mt_even_0_V_q1,
        rngMT19937ICN_uniformRNG_mt_odd_0_V_address0 => grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_rngMT19937ICN_uniformRNG_mt_odd_0_V_address0,
        rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0 => grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0,
        rngMT19937ICN_uniformRNG_mt_odd_0_V_we0 => grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_rngMT19937ICN_uniformRNG_mt_odd_0_V_we0,
        rngMT19937ICN_uniformRNG_mt_odd_0_V_d0 => grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_rngMT19937ICN_uniformRNG_mt_odd_0_V_d0,
        rngMT19937ICN_uniformRNG_mt_odd_0_V_address1 => grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_rngMT19937ICN_uniformRNG_mt_odd_0_V_address1,
        rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1 => grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1,
        rngMT19937ICN_uniformRNG_mt_odd_0_V_q1 => rngMT19937ICN_uniformRNG_mt_odd_0_V_q1);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_ap_done = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_ap_ready = ap_const_logic_1)) then 
                    grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_seedInitialization_fu_58_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_seedInitialization_fu_58_ap_start_reg <= ap_const_logic_0;
            else
                if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_seedInitialization_fu_58_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_seedInitialization_fu_58_ap_ready = ap_const_logic_1)) then 
                    grp_seedInitialization_fu_58_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                SNR_read_reg_103 <= SNR_dout;
                rngMT19937ICN_uniformRNG_x_k_p_0_V_reg_108 <= grp_seedInitialization_fu_58_ap_return_0;
                rngMT19937ICN_uniformRNG_x_k_p_1_V_reg_113 <= grp_seedInitialization_fu_58_ap_return_1;
                rngMT19937ICN_uniformRNG_x_k_p_2_V_reg_118 <= grp_seedInitialization_fu_58_ap_return_2;
                rngMT19937ICN_uniformRNG_x_k_p_m_V_reg_123 <= grp_seedInitialization_fu_58_ap_return_3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, SNR_empty_n, ap_CS_fsm_state2, grp_seedInitialization_fu_58_ap_done, grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_ap_done, ap_CS_fsm_state4)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if ((not(((ap_const_logic_0 = SNR_empty_n) or (grp_seedInitialization_fu_58_ap_done = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;

    SNR_blk_n_assign_proc : process(SNR_empty_n, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            SNR_blk_n <= SNR_empty_n;
        else 
            SNR_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    SNR_read_assign_proc : process(SNR_empty_n, ap_CS_fsm_state2, grp_seedInitialization_fu_58_ap_done)
    begin
        if ((not(((ap_const_logic_0 = SNR_empty_n) or (grp_seedInitialization_fu_58_ap_done = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            SNR_read <= ap_const_logic_1;
        else 
            SNR_read <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);

    ap_ST_fsm_state1_blk_assign_proc : process(real_start, ap_done_reg)
    begin
        if (((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(SNR_empty_n, grp_seedInitialization_fu_58_ap_done)
    begin
        if (((ap_const_logic_0 = SNR_empty_n) or (grp_seedInitialization_fu_58_ap_done = ap_const_logic_0))) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_ap_done)
    begin
        if ((grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(real_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0));
    end process;


    ap_block_state1_ignore_call14_assign_proc : process(real_start, ap_done_reg)
    begin
                ap_block_state1_ignore_call14 <= ((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_ap_done, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_ap_done = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (real_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_ready <= internal_ap_ready;

    channel_out_read_assign_proc : process(grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_channel_out_read, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            channel_out_read <= grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_channel_out_read;
        else 
            channel_out_read <= ap_const_logic_0;
        end if; 
    end process;

    grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_ap_start <= grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_ap_start_reg;
    grp_seedInitialization_fu_58_ap_start <= grp_seedInitialization_fu_58_ap_start_reg;

    internal_ap_ready_assign_proc : process(grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_ap_done, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_ap_done = ap_const_logic_1))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    noise_out_din <= grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_noise_out_din;

    noise_out_write_assign_proc : process(grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_noise_out_write, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            noise_out_write <= grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_noise_out_write;
        else 
            noise_out_write <= ap_const_logic_0;
        end if; 
    end process;


    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;


    rngMT19937ICN_uniformRNG_mt_even_0_V_address0_assign_proc : process(ap_CS_fsm_state2, grp_seedInitialization_fu_58_this_mt_even_0_address0, grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_rngMT19937ICN_uniformRNG_mt_even_0_V_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            rngMT19937ICN_uniformRNG_mt_even_0_V_address0 <= grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_rngMT19937ICN_uniformRNG_mt_even_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rngMT19937ICN_uniformRNG_mt_even_0_V_address0 <= grp_seedInitialization_fu_58_this_mt_even_0_address0;
        else 
            rngMT19937ICN_uniformRNG_mt_even_0_V_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rngMT19937ICN_uniformRNG_mt_even_0_V_ce0_assign_proc : process(ap_CS_fsm_state2, grp_seedInitialization_fu_58_this_mt_even_0_ce0, grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_rngMT19937ICN_uniformRNG_mt_even_0_V_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            rngMT19937ICN_uniformRNG_mt_even_0_V_ce0 <= grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_rngMT19937ICN_uniformRNG_mt_even_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rngMT19937ICN_uniformRNG_mt_even_0_V_ce0 <= grp_seedInitialization_fu_58_this_mt_even_0_ce0;
        else 
            rngMT19937ICN_uniformRNG_mt_even_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rngMT19937ICN_uniformRNG_mt_even_0_V_ce1_assign_proc : process(grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_rngMT19937ICN_uniformRNG_mt_even_0_V_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            rngMT19937ICN_uniformRNG_mt_even_0_V_ce1 <= grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_rngMT19937ICN_uniformRNG_mt_even_0_V_ce1;
        else 
            rngMT19937ICN_uniformRNG_mt_even_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rngMT19937ICN_uniformRNG_mt_even_0_V_d0_assign_proc : process(ap_CS_fsm_state2, grp_seedInitialization_fu_58_this_mt_even_0_d0, grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_rngMT19937ICN_uniformRNG_mt_even_0_V_d0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            rngMT19937ICN_uniformRNG_mt_even_0_V_d0 <= grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_rngMT19937ICN_uniformRNG_mt_even_0_V_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rngMT19937ICN_uniformRNG_mt_even_0_V_d0 <= grp_seedInitialization_fu_58_this_mt_even_0_d0;
        else 
            rngMT19937ICN_uniformRNG_mt_even_0_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rngMT19937ICN_uniformRNG_mt_even_0_V_we0_assign_proc : process(ap_CS_fsm_state2, grp_seedInitialization_fu_58_this_mt_even_0_we0, grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_rngMT19937ICN_uniformRNG_mt_even_0_V_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            rngMT19937ICN_uniformRNG_mt_even_0_V_we0 <= grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_rngMT19937ICN_uniformRNG_mt_even_0_V_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rngMT19937ICN_uniformRNG_mt_even_0_V_we0 <= grp_seedInitialization_fu_58_this_mt_even_0_we0;
        else 
            rngMT19937ICN_uniformRNG_mt_even_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rngMT19937ICN_uniformRNG_mt_odd_0_V_address0_assign_proc : process(ap_CS_fsm_state2, grp_seedInitialization_fu_58_this_mt_odd_0_address0, grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_rngMT19937ICN_uniformRNG_mt_odd_0_V_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            rngMT19937ICN_uniformRNG_mt_odd_0_V_address0 <= grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_rngMT19937ICN_uniformRNG_mt_odd_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rngMT19937ICN_uniformRNG_mt_odd_0_V_address0 <= grp_seedInitialization_fu_58_this_mt_odd_0_address0;
        else 
            rngMT19937ICN_uniformRNG_mt_odd_0_V_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rngMT19937ICN_uniformRNG_mt_odd_0_V_address1_assign_proc : process(ap_CS_fsm_state2, grp_seedInitialization_fu_58_this_mt_odd_0_address1, grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_rngMT19937ICN_uniformRNG_mt_odd_0_V_address1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            rngMT19937ICN_uniformRNG_mt_odd_0_V_address1 <= grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_rngMT19937ICN_uniformRNG_mt_odd_0_V_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rngMT19937ICN_uniformRNG_mt_odd_0_V_address1 <= grp_seedInitialization_fu_58_this_mt_odd_0_address1;
        else 
            rngMT19937ICN_uniformRNG_mt_odd_0_V_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0_assign_proc : process(ap_CS_fsm_state2, grp_seedInitialization_fu_58_this_mt_odd_0_ce0, grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0 <= grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0 <= grp_seedInitialization_fu_58_this_mt_odd_0_ce0;
        else 
            rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1_assign_proc : process(ap_CS_fsm_state2, grp_seedInitialization_fu_58_this_mt_odd_0_ce1, grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1 <= grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1 <= grp_seedInitialization_fu_58_this_mt_odd_0_ce1;
        else 
            rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rngMT19937ICN_uniformRNG_mt_odd_0_V_d0_assign_proc : process(ap_CS_fsm_state2, grp_seedInitialization_fu_58_this_mt_odd_0_d0, grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_rngMT19937ICN_uniformRNG_mt_odd_0_V_d0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            rngMT19937ICN_uniformRNG_mt_odd_0_V_d0 <= grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_rngMT19937ICN_uniformRNG_mt_odd_0_V_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rngMT19937ICN_uniformRNG_mt_odd_0_V_d0 <= grp_seedInitialization_fu_58_this_mt_odd_0_d0;
        else 
            rngMT19937ICN_uniformRNG_mt_odd_0_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rngMT19937ICN_uniformRNG_mt_odd_0_V_we0_assign_proc : process(ap_CS_fsm_state2, grp_seedInitialization_fu_58_this_mt_odd_0_we0, grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_rngMT19937ICN_uniformRNG_mt_odd_0_V_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            rngMT19937ICN_uniformRNG_mt_odd_0_V_we0 <= grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_rngMT19937ICN_uniformRNG_mt_odd_0_V_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rngMT19937ICN_uniformRNG_mt_odd_0_V_we0 <= grp_seedInitialization_fu_58_this_mt_odd_0_we0;
        else 
            rngMT19937ICN_uniformRNG_mt_odd_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

end behav;
