$date
	Thu May 14 23:12:28 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Multi8_tb $end
$scope module m01 $end
$var wire 8 ! a [7:0] $end
$var wire 8 " b [7:0] $end
$var reg 16 # y [15:0] $end
$var reg 16 $ z [15:0] $end
$var integer 32 % i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000 %
b110010 $
b10100000000 #
b1010 "
b101 !
$end
#50
b1000 %
b0 $
b10000000000 #
b0 "
b100 !
#100
b101000000 $
b1000 %
b1010000000000 #
b10000 "
b10100 !
#150
b1000 %
b100101011010 $
b1000010100000000 #
b10010 "
b10000101 !
#200
b1000 %
b110100011010 $
b1000000100000000 #
b11010 "
b10000001 !
#250
b1000 %
b101001111010 $
b1001010100000000 #
b10010 "
b10010101 !
#300
b1000 %
b111010100000 $
b1001000000000000 #
b11010 "
b10010000 !
#350
b1000 %
b100101010000 $
b1001010100000000 #
b10000 "
b10010101 !
#400
b1000 %
b100110100001 $
b1001000100000000 #
b10001 "
b10010001 !
#450
b1000 %
b101001101000 $
b1001010000000000 #
b10010 "
b10010100 !
#500
