Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Sun Mar 19 21:28:25 2017
| Host         : Luke-laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file vgademo4_all_top_timing_summary_routed.rpt -rpx vgademo4_all_top_timing_summary_routed.rpx
| Design       : vgademo4_all_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.15 2016-08-17
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 33 register/latch pins with no clock driven by root clock pin: clk_100MHz (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GL/MinotaurSlide/clk_80Hz_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GL/TheseusSlide/clk_80Hz_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: clk25k/clk25kHz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 209 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     31.872        0.000                      0                  254        0.142        0.000                      0                  254        3.000        0.000                       0                   134  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
c1/inst/clk_in1       {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
c1/inst/clk_in1                                                                                                                                                         3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       31.872        0.000                      0                  254        0.142        0.000                      0                  254       19.500        0.000                       0                   130  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  c1/inst/clk_in1
  To Clock:  c1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         c1/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { c1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.872ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.872ns  (required time - arrival time)
  Source:                 v1/vcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            t1/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.402ns  (logic 1.660ns (22.427%)  route 5.742ns (77.573%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 41.478 - 40.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  c1/inst/clkout1_buf/O
                         net (fo=128, routed)         1.620     1.620    v1/CLK
    SLICE_X3Y26          FDRE                                         r  v1/vcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.456     2.076 f  v1/vcounter_reg[10]/Q
                         net (fo=20, routed)          0.859     2.935    v1/vcount[10]
    SLICE_X2Y25          LUT2 (Prop_lut2_I1_O)        0.124     3.059 f  v1/VS_i_4/O
                         net (fo=12, routed)          0.846     3.905    v1/VS_i_4_n_0
    SLICE_X7Y28          LUT6 (Prop_lut6_I0_O)        0.124     4.029 r  v1/my_rom_i_18/O
                         net (fo=18, routed)          1.261     5.291    v1/my_rom_i_18_n_0
    SLICE_X9Y30          LUT3 (Prop_lut3_I0_O)        0.152     5.443 r  v1/my_rom_i_29/O
                         net (fo=6, routed)           0.998     6.440    v1/my_rom_i_29_n_0
    SLICE_X10Y28         LUT5 (Prop_lut5_I4_O)        0.352     6.792 r  v1/my_rom_i_35/O
                         net (fo=1, routed)           0.594     7.386    v1/my_rom_i_35_n_0
    SLICE_X10Y29         LUT6 (Prop_lut6_I4_O)        0.328     7.714 r  v1/my_rom_i_17/O
                         net (fo=1, routed)           0.584     8.298    v1/my_rom_i_17_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I0_O)        0.124     8.422 r  v1/my_rom_i_3/O
                         net (fo=2, routed)           0.600     9.022    t1/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y10         RAMB18E1                                     r  t1/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    41.457    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  c1/inst/clkout1_buf/O
                         net (fo=128, routed)         1.478    41.478    t1/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  t1/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.080    41.558    
                         clock uncertainty           -0.098    41.460    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    40.894    t1/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         40.894    
                         arrival time                          -9.022    
  -------------------------------------------------------------------
                         slack                                 31.872    

Slack (MET) :             31.888ns  (required time - arrival time)
  Source:                 v1/vcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            t1/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.389ns  (logic 1.660ns (22.466%)  route 5.729ns (77.534%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 41.481 - 40.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  c1/inst/clkout1_buf/O
                         net (fo=128, routed)         1.620     1.620    v1/CLK
    SLICE_X3Y26          FDRE                                         r  v1/vcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.456     2.076 f  v1/vcounter_reg[10]/Q
                         net (fo=20, routed)          0.859     2.935    v1/vcount[10]
    SLICE_X2Y25          LUT2 (Prop_lut2_I1_O)        0.124     3.059 f  v1/VS_i_4/O
                         net (fo=12, routed)          0.846     3.905    v1/VS_i_4_n_0
    SLICE_X7Y28          LUT6 (Prop_lut6_I0_O)        0.124     4.029 r  v1/my_rom_i_18/O
                         net (fo=18, routed)          1.261     5.291    v1/my_rom_i_18_n_0
    SLICE_X9Y30          LUT3 (Prop_lut3_I0_O)        0.152     5.443 r  v1/my_rom_i_29/O
                         net (fo=6, routed)           0.998     6.440    v1/my_rom_i_29_n_0
    SLICE_X10Y28         LUT5 (Prop_lut5_I4_O)        0.352     6.792 r  v1/my_rom_i_35/O
                         net (fo=1, routed)           0.594     7.386    v1/my_rom_i_35_n_0
    SLICE_X10Y29         LUT6 (Prop_lut6_I4_O)        0.328     7.714 r  v1/my_rom_i_17/O
                         net (fo=1, routed)           0.584     8.298    v1/my_rom_i_17_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I0_O)        0.124     8.422 r  v1/my_rom_i_3/O
                         net (fo=2, routed)           0.587     9.009    t1/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y10         RAMB18E1                                     r  t1/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    41.457    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  c1/inst/clkout1_buf/O
                         net (fo=128, routed)         1.481    41.481    t1/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  t1/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.080    41.561    
                         clock uncertainty           -0.098    41.463    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    40.897    t1/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         40.897    
                         arrival time                          -9.009    
  -------------------------------------------------------------------
                         slack                                 31.888    

Slack (MET) :             32.013ns  (required time - arrival time)
  Source:                 GL/mi_map_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GL/btn_r_last_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.857ns  (logic 1.766ns (22.477%)  route 6.091ns (77.523%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 41.442 - 40.000 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  c1/inst/clkout1_buf/O
                         net (fo=128, routed)         1.632     1.632    GL/clk_out1
    SLICE_X6Y11          FDRE                                         r  GL/mi_map_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDRE (Prop_fdre_C_Q)         0.518     2.150 r  GL/mi_map_y_reg[2]/Q
                         net (fo=27, routed)          2.300     4.450    GL/MinotaurSlide/mi_map_y_reg[2]_1
    SLICE_X1Y18          LUT6 (Prop_lut6_I0_O)        0.124     4.574 r  GL/MinotaurSlide/complete1_carry_i_4/O
                         net (fo=1, routed)           0.294     4.868    GL/MinotaurSlide/complete1_carry_i_4_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I0_O)        0.124     4.992 r  GL/MinotaurSlide/complete1_carry_i_1__0/O
                         net (fo=1, routed)           0.000     4.992    GL/MinotaurSlide/complete1_carry_i_1__0_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318     5.310 r  GL/MinotaurSlide/complete1_carry/CO[2]
                         net (fo=1, routed)           0.823     6.133    GL/MinotaurSlide/complete1_carry_n_1
    SLICE_X6Y18          LUT4 (Prop_lut4_I2_O)        0.310     6.443 r  GL/MinotaurSlide/th_map_x[3]_i_3/O
                         net (fo=6, routed)           1.504     7.947    GL/MinotaurSlide/th_map_x[3]_i_3_n_0
    SLICE_X13Y15         LUT5 (Prop_lut5_I0_O)        0.124     8.071 f  GL/MinotaurSlide/btn_l_last_i_3/O
                         net (fo=4, routed)           0.478     8.549    bL/current_state_reg[1]
    SLICE_X14Y17         LUT6 (Prop_lut6_I5_O)        0.124     8.673 r  bL/btn_r_last_i_2/O
                         net (fo=2, routed)           0.692     9.365    bR/FSM_sequential_current_state_reg[1]_0
    SLICE_X14Y17         LUT5 (Prop_lut5_I4_O)        0.124     9.489 r  bR/btn_r_last_i_1/O
                         net (fo=1, routed)           0.000     9.489    GL/btn_r_last_reg_0
    SLICE_X14Y17         FDRE                                         r  GL/btn_r_last_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    41.457    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  c1/inst/clkout1_buf/O
                         net (fo=128, routed)         1.442    41.442    GL/clk_out1
    SLICE_X14Y17         FDRE                                         r  GL/btn_r_last_reg/C
                         clock pessimism              0.080    41.522    
                         clock uncertainty           -0.098    41.425    
    SLICE_X14Y17         FDRE (Setup_fdre_C_D)        0.077    41.502    GL/btn_r_last_reg
  -------------------------------------------------------------------
                         required time                         41.502    
                         arrival time                          -9.489    
  -------------------------------------------------------------------
                         slack                                 32.013    

Slack (MET) :             32.154ns  (required time - arrival time)
  Source:                 GL/mi_map_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GL/th_map_y_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.472ns  (logic 1.642ns (21.975%)  route 5.830ns (78.025%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 41.445 - 40.000 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  c1/inst/clkout1_buf/O
                         net (fo=128, routed)         1.632     1.632    GL/clk_out1
    SLICE_X6Y11          FDRE                                         r  GL/mi_map_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDRE (Prop_fdre_C_Q)         0.518     2.150 r  GL/mi_map_y_reg[2]/Q
                         net (fo=27, routed)          2.300     4.450    GL/MinotaurSlide/mi_map_y_reg[2]_1
    SLICE_X1Y18          LUT6 (Prop_lut6_I0_O)        0.124     4.574 r  GL/MinotaurSlide/complete1_carry_i_4/O
                         net (fo=1, routed)           0.294     4.868    GL/MinotaurSlide/complete1_carry_i_4_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I0_O)        0.124     4.992 r  GL/MinotaurSlide/complete1_carry_i_1__0/O
                         net (fo=1, routed)           0.000     4.992    GL/MinotaurSlide/complete1_carry_i_1__0_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318     5.310 r  GL/MinotaurSlide/complete1_carry/CO[2]
                         net (fo=1, routed)           0.823     6.133    GL/MinotaurSlide/complete1_carry_n_1
    SLICE_X6Y18          LUT4 (Prop_lut4_I2_O)        0.310     6.443 r  GL/MinotaurSlide/th_map_x[3]_i_3/O
                         net (fo=6, routed)           1.356     7.799    GL/MinotaurSlide/th_map_x[3]_i_3_n_0
    SLICE_X13Y14         LUT6 (Prop_lut6_I0_O)        0.124     7.923 r  GL/MinotaurSlide/th_map_y[3]_i_3/O
                         net (fo=1, routed)           0.665     8.589    GL/MinotaurSlide/th_map_y[3]_i_3_n_0
    SLICE_X13Y14         LUT5 (Prop_lut5_I3_O)        0.124     8.713 r  GL/MinotaurSlide/th_map_y[3]_i_1/O
                         net (fo=4, routed)           0.392     9.104    GL/th_map_y0
    SLICE_X12Y14         FDRE                                         r  GL/th_map_y_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    41.457    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  c1/inst/clkout1_buf/O
                         net (fo=128, routed)         1.445    41.445    GL/clk_out1
    SLICE_X12Y14         FDRE                                         r  GL/th_map_y_reg[0]/C
                         clock pessimism              0.080    41.525    
                         clock uncertainty           -0.098    41.428    
    SLICE_X12Y14         FDRE (Setup_fdre_C_CE)      -0.169    41.259    GL/th_map_y_reg[0]
  -------------------------------------------------------------------
                         required time                         41.259    
                         arrival time                          -9.104    
  -------------------------------------------------------------------
                         slack                                 32.154    

Slack (MET) :             32.200ns  (required time - arrival time)
  Source:                 GL/mi_map_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GL/th_map_y_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.425ns  (logic 1.642ns (22.115%)  route 5.783ns (77.885%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 41.443 - 40.000 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  c1/inst/clkout1_buf/O
                         net (fo=128, routed)         1.632     1.632    GL/clk_out1
    SLICE_X6Y11          FDRE                                         r  GL/mi_map_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDRE (Prop_fdre_C_Q)         0.518     2.150 r  GL/mi_map_y_reg[2]/Q
                         net (fo=27, routed)          2.300     4.450    GL/MinotaurSlide/mi_map_y_reg[2]_1
    SLICE_X1Y18          LUT6 (Prop_lut6_I0_O)        0.124     4.574 r  GL/MinotaurSlide/complete1_carry_i_4/O
                         net (fo=1, routed)           0.294     4.868    GL/MinotaurSlide/complete1_carry_i_4_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I0_O)        0.124     4.992 r  GL/MinotaurSlide/complete1_carry_i_1__0/O
                         net (fo=1, routed)           0.000     4.992    GL/MinotaurSlide/complete1_carry_i_1__0_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318     5.310 r  GL/MinotaurSlide/complete1_carry/CO[2]
                         net (fo=1, routed)           0.823     6.133    GL/MinotaurSlide/complete1_carry_n_1
    SLICE_X6Y18          LUT4 (Prop_lut4_I2_O)        0.310     6.443 r  GL/MinotaurSlide/th_map_x[3]_i_3/O
                         net (fo=6, routed)           1.356     7.799    GL/MinotaurSlide/th_map_x[3]_i_3_n_0
    SLICE_X13Y14         LUT6 (Prop_lut6_I0_O)        0.124     7.923 r  GL/MinotaurSlide/th_map_y[3]_i_3/O
                         net (fo=1, routed)           0.665     8.589    GL/MinotaurSlide/th_map_y[3]_i_3_n_0
    SLICE_X13Y14         LUT5 (Prop_lut5_I3_O)        0.124     8.713 r  GL/MinotaurSlide/th_map_y[3]_i_1/O
                         net (fo=4, routed)           0.345     9.057    GL/th_map_y0
    SLICE_X12Y16         FDRE                                         r  GL/th_map_y_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    41.457    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  c1/inst/clkout1_buf/O
                         net (fo=128, routed)         1.443    41.443    GL/clk_out1
    SLICE_X12Y16         FDRE                                         r  GL/th_map_y_reg[1]/C
                         clock pessimism              0.080    41.523    
                         clock uncertainty           -0.098    41.426    
    SLICE_X12Y16         FDRE (Setup_fdre_C_CE)      -0.169    41.257    GL/th_map_y_reg[1]
  -------------------------------------------------------------------
                         required time                         41.257    
                         arrival time                          -9.057    
  -------------------------------------------------------------------
                         slack                                 32.200    

Slack (MET) :             32.200ns  (required time - arrival time)
  Source:                 GL/mi_map_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GL/th_map_y_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.425ns  (logic 1.642ns (22.115%)  route 5.783ns (77.885%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 41.443 - 40.000 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  c1/inst/clkout1_buf/O
                         net (fo=128, routed)         1.632     1.632    GL/clk_out1
    SLICE_X6Y11          FDRE                                         r  GL/mi_map_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDRE (Prop_fdre_C_Q)         0.518     2.150 r  GL/mi_map_y_reg[2]/Q
                         net (fo=27, routed)          2.300     4.450    GL/MinotaurSlide/mi_map_y_reg[2]_1
    SLICE_X1Y18          LUT6 (Prop_lut6_I0_O)        0.124     4.574 r  GL/MinotaurSlide/complete1_carry_i_4/O
                         net (fo=1, routed)           0.294     4.868    GL/MinotaurSlide/complete1_carry_i_4_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I0_O)        0.124     4.992 r  GL/MinotaurSlide/complete1_carry_i_1__0/O
                         net (fo=1, routed)           0.000     4.992    GL/MinotaurSlide/complete1_carry_i_1__0_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318     5.310 r  GL/MinotaurSlide/complete1_carry/CO[2]
                         net (fo=1, routed)           0.823     6.133    GL/MinotaurSlide/complete1_carry_n_1
    SLICE_X6Y18          LUT4 (Prop_lut4_I2_O)        0.310     6.443 r  GL/MinotaurSlide/th_map_x[3]_i_3/O
                         net (fo=6, routed)           1.356     7.799    GL/MinotaurSlide/th_map_x[3]_i_3_n_0
    SLICE_X13Y14         LUT6 (Prop_lut6_I0_O)        0.124     7.923 r  GL/MinotaurSlide/th_map_y[3]_i_3/O
                         net (fo=1, routed)           0.665     8.589    GL/MinotaurSlide/th_map_y[3]_i_3_n_0
    SLICE_X13Y14         LUT5 (Prop_lut5_I3_O)        0.124     8.713 r  GL/MinotaurSlide/th_map_y[3]_i_1/O
                         net (fo=4, routed)           0.345     9.057    GL/th_map_y0
    SLICE_X12Y16         FDRE                                         r  GL/th_map_y_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    41.457    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  c1/inst/clkout1_buf/O
                         net (fo=128, routed)         1.443    41.443    GL/clk_out1
    SLICE_X12Y16         FDRE                                         r  GL/th_map_y_reg[2]/C
                         clock pessimism              0.080    41.523    
                         clock uncertainty           -0.098    41.426    
    SLICE_X12Y16         FDRE (Setup_fdre_C_CE)      -0.169    41.257    GL/th_map_y_reg[2]
  -------------------------------------------------------------------
                         required time                         41.257    
                         arrival time                          -9.057    
  -------------------------------------------------------------------
                         slack                                 32.200    

Slack (MET) :             32.200ns  (required time - arrival time)
  Source:                 GL/mi_map_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GL/th_map_y_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.425ns  (logic 1.642ns (22.115%)  route 5.783ns (77.885%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 41.443 - 40.000 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  c1/inst/clkout1_buf/O
                         net (fo=128, routed)         1.632     1.632    GL/clk_out1
    SLICE_X6Y11          FDRE                                         r  GL/mi_map_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDRE (Prop_fdre_C_Q)         0.518     2.150 r  GL/mi_map_y_reg[2]/Q
                         net (fo=27, routed)          2.300     4.450    GL/MinotaurSlide/mi_map_y_reg[2]_1
    SLICE_X1Y18          LUT6 (Prop_lut6_I0_O)        0.124     4.574 r  GL/MinotaurSlide/complete1_carry_i_4/O
                         net (fo=1, routed)           0.294     4.868    GL/MinotaurSlide/complete1_carry_i_4_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I0_O)        0.124     4.992 r  GL/MinotaurSlide/complete1_carry_i_1__0/O
                         net (fo=1, routed)           0.000     4.992    GL/MinotaurSlide/complete1_carry_i_1__0_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318     5.310 r  GL/MinotaurSlide/complete1_carry/CO[2]
                         net (fo=1, routed)           0.823     6.133    GL/MinotaurSlide/complete1_carry_n_1
    SLICE_X6Y18          LUT4 (Prop_lut4_I2_O)        0.310     6.443 r  GL/MinotaurSlide/th_map_x[3]_i_3/O
                         net (fo=6, routed)           1.356     7.799    GL/MinotaurSlide/th_map_x[3]_i_3_n_0
    SLICE_X13Y14         LUT6 (Prop_lut6_I0_O)        0.124     7.923 r  GL/MinotaurSlide/th_map_y[3]_i_3/O
                         net (fo=1, routed)           0.665     8.589    GL/MinotaurSlide/th_map_y[3]_i_3_n_0
    SLICE_X13Y14         LUT5 (Prop_lut5_I3_O)        0.124     8.713 r  GL/MinotaurSlide/th_map_y[3]_i_1/O
                         net (fo=4, routed)           0.345     9.057    GL/th_map_y0
    SLICE_X12Y16         FDRE                                         r  GL/th_map_y_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    41.457    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  c1/inst/clkout1_buf/O
                         net (fo=128, routed)         1.443    41.443    GL/clk_out1
    SLICE_X12Y16         FDRE                                         r  GL/th_map_y_reg[3]/C
                         clock pessimism              0.080    41.523    
                         clock uncertainty           -0.098    41.426    
    SLICE_X12Y16         FDRE (Setup_fdre_C_CE)      -0.169    41.257    GL/th_map_y_reg[3]
  -------------------------------------------------------------------
                         required time                         41.257    
                         arrival time                          -9.057    
  -------------------------------------------------------------------
                         slack                                 32.200    

Slack (MET) :             32.273ns  (required time - arrival time)
  Source:                 GL/mi_map_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GL/next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.553ns  (logic 1.642ns (21.739%)  route 5.911ns (78.261%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 41.447 - 40.000 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  c1/inst/clkout1_buf/O
                         net (fo=128, routed)         1.632     1.632    GL/clk_out1
    SLICE_X6Y11          FDRE                                         r  GL/mi_map_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDRE (Prop_fdre_C_Q)         0.518     2.150 r  GL/mi_map_y_reg[2]/Q
                         net (fo=27, routed)          2.300     4.450    GL/MinotaurSlide/mi_map_y_reg[2]_1
    SLICE_X1Y18          LUT6 (Prop_lut6_I0_O)        0.124     4.574 r  GL/MinotaurSlide/complete1_carry_i_4/O
                         net (fo=1, routed)           0.294     4.868    GL/MinotaurSlide/complete1_carry_i_4_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I0_O)        0.124     4.992 r  GL/MinotaurSlide/complete1_carry_i_1__0/O
                         net (fo=1, routed)           0.000     4.992    GL/MinotaurSlide/complete1_carry_i_1__0_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318     5.310 r  GL/MinotaurSlide/complete1_carry/CO[2]
                         net (fo=1, routed)           0.823     6.133    GL/MinotaurSlide/complete1_carry_n_1
    SLICE_X6Y18          LUT4 (Prop_lut4_I2_O)        0.310     6.443 r  GL/MinotaurSlide/th_map_x[3]_i_3/O
                         net (fo=6, routed)           1.630     8.073    GL/MinotaurSlide/th_map_x[3]_i_3_n_0
    SLICE_X12Y14         LUT6 (Prop_lut6_I3_O)        0.124     8.197 r  GL/MinotaurSlide/next_state[1]_i_2/O
                         net (fo=2, routed)           0.865     9.062    GL/MinotaurSlide/next_state0
    SLICE_X11Y12         LUT4 (Prop_lut4_I2_O)        0.124     9.186 r  GL/MinotaurSlide/next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     9.186    GL/MinotaurSlide_n_86
    SLICE_X11Y12         FDRE                                         r  GL/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    41.457    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  c1/inst/clkout1_buf/O
                         net (fo=128, routed)         1.447    41.447    GL/clk_out1
    SLICE_X11Y12         FDRE                                         r  GL/next_state_reg[0]/C
                         clock pessimism              0.080    41.527    
                         clock uncertainty           -0.098    41.430    
    SLICE_X11Y12         FDRE (Setup_fdre_C_D)        0.029    41.459    GL/next_state_reg[0]
  -------------------------------------------------------------------
                         required time                         41.459    
                         arrival time                          -9.186    
  -------------------------------------------------------------------
                         slack                                 32.273    

Slack (MET) :             32.293ns  (required time - arrival time)
  Source:                 GL/mi_map_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GL/next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.579ns  (logic 1.668ns (22.008%)  route 5.911ns (77.992%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 41.447 - 40.000 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  c1/inst/clkout1_buf/O
                         net (fo=128, routed)         1.632     1.632    GL/clk_out1
    SLICE_X6Y11          FDRE                                         r  GL/mi_map_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDRE (Prop_fdre_C_Q)         0.518     2.150 r  GL/mi_map_y_reg[2]/Q
                         net (fo=27, routed)          2.300     4.450    GL/MinotaurSlide/mi_map_y_reg[2]_1
    SLICE_X1Y18          LUT6 (Prop_lut6_I0_O)        0.124     4.574 r  GL/MinotaurSlide/complete1_carry_i_4/O
                         net (fo=1, routed)           0.294     4.868    GL/MinotaurSlide/complete1_carry_i_4_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I0_O)        0.124     4.992 r  GL/MinotaurSlide/complete1_carry_i_1__0/O
                         net (fo=1, routed)           0.000     4.992    GL/MinotaurSlide/complete1_carry_i_1__0_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318     5.310 r  GL/MinotaurSlide/complete1_carry/CO[2]
                         net (fo=1, routed)           0.823     6.133    GL/MinotaurSlide/complete1_carry_n_1
    SLICE_X6Y18          LUT4 (Prop_lut4_I2_O)        0.310     6.443 r  GL/MinotaurSlide/th_map_x[3]_i_3/O
                         net (fo=6, routed)           1.630     8.073    GL/MinotaurSlide/th_map_x[3]_i_3_n_0
    SLICE_X12Y14         LUT6 (Prop_lut6_I3_O)        0.124     8.197 r  GL/MinotaurSlide/next_state[1]_i_2/O
                         net (fo=2, routed)           0.865     9.062    GL/MinotaurSlide/next_state0
    SLICE_X11Y12         LUT4 (Prop_lut4_I2_O)        0.150     9.212 r  GL/MinotaurSlide/next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     9.212    GL/MinotaurSlide_n_87
    SLICE_X11Y12         FDRE                                         r  GL/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    41.457    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  c1/inst/clkout1_buf/O
                         net (fo=128, routed)         1.447    41.447    GL/clk_out1
    SLICE_X11Y12         FDRE                                         r  GL/next_state_reg[1]/C
                         clock pessimism              0.080    41.527    
                         clock uncertainty           -0.098    41.430    
    SLICE_X11Y12         FDRE (Setup_fdre_C_D)        0.075    41.505    GL/next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         41.505    
                         arrival time                          -9.212    
  -------------------------------------------------------------------
                         slack                                 32.293    

Slack (MET) :             32.302ns  (required time - arrival time)
  Source:                 GL/mi_map_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GL/btn_l_last_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.572ns  (logic 1.642ns (21.686%)  route 5.930ns (78.314%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 41.442 - 40.000 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  c1/inst/clkout1_buf/O
                         net (fo=128, routed)         1.632     1.632    GL/clk_out1
    SLICE_X6Y11          FDRE                                         r  GL/mi_map_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDRE (Prop_fdre_C_Q)         0.518     2.150 r  GL/mi_map_y_reg[2]/Q
                         net (fo=27, routed)          2.300     4.450    GL/MinotaurSlide/mi_map_y_reg[2]_1
    SLICE_X1Y18          LUT6 (Prop_lut6_I0_O)        0.124     4.574 r  GL/MinotaurSlide/complete1_carry_i_4/O
                         net (fo=1, routed)           0.294     4.868    GL/MinotaurSlide/complete1_carry_i_4_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I0_O)        0.124     4.992 r  GL/MinotaurSlide/complete1_carry_i_1__0/O
                         net (fo=1, routed)           0.000     4.992    GL/MinotaurSlide/complete1_carry_i_1__0_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318     5.310 f  GL/MinotaurSlide/complete1_carry/CO[2]
                         net (fo=1, routed)           0.823     6.133    GL/MinotaurSlide/complete1_carry_n_1
    SLICE_X6Y18          LUT4 (Prop_lut4_I2_O)        0.310     6.443 f  GL/MinotaurSlide/th_map_x[3]_i_3/O
                         net (fo=6, routed)           1.504     7.947    GL/MinotaurSlide/th_map_x[3]_i_3_n_0
    SLICE_X13Y15         LUT5 (Prop_lut5_I0_O)        0.124     8.071 r  GL/MinotaurSlide/btn_l_last_i_3/O
                         net (fo=4, routed)           1.009     9.080    bL/current_state_reg[1]
    SLICE_X14Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.204 r  bL/btn_l_last_i_1/O
                         net (fo=1, routed)           0.000     9.204    GL/FSM_sequential_current_state_reg[1]
    SLICE_X14Y17         FDRE                                         r  GL/btn_l_last_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    41.457    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  c1/inst/clkout1_buf/O
                         net (fo=128, routed)         1.442    41.442    GL/clk_out1
    SLICE_X14Y17         FDRE                                         r  GL/btn_l_last_reg/C
                         clock pessimism              0.080    41.522    
                         clock uncertainty           -0.098    41.425    
    SLICE_X14Y17         FDRE (Setup_fdre_C_D)        0.081    41.506    GL/btn_l_last_reg
  -------------------------------------------------------------------
                         required time                         41.506    
                         arrival time                          -9.204    
  -------------------------------------------------------------------
                         slack                                 32.302    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 v1/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            v1/vcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.504%)  route 0.090ns (32.496%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  c1/inst/clkout1_buf/O
                         net (fo=128, routed)         0.582     0.582    v1/CLK
    SLICE_X3Y25          FDRE                                         r  v1/vcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.141     0.723 r  v1/vcounter_reg[3]/Q
                         net (fo=38, routed)          0.090     0.812    v1/Q[3]
    SLICE_X2Y25          LUT6 (Prop_lut6_I1_O)        0.045     0.857 r  v1/vcounter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.857    v1/plusOp[5]
    SLICE_X2Y25          FDRE                                         r  v1/vcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  c1/inst/clkout1_buf/O
                         net (fo=128, routed)         0.850     0.850    v1/CLK
    SLICE_X2Y25          FDRE                                         r  v1/vcounter_reg[5]/C
                         clock pessimism             -0.255     0.595    
    SLICE_X2Y25          FDRE (Hold_fdre_C_D)         0.121     0.716    v1/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           0.857    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 GL/next_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GL/current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.692%)  route 0.099ns (41.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  c1/inst/clkout1_buf/O
                         net (fo=128, routed)         0.563     0.563    GL/clk_out1
    SLICE_X11Y12         FDRE                                         r  GL/next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  GL/next_state_reg[0]/Q
                         net (fo=3, routed)           0.099     0.803    GL/next_state_reg_n_0_[0]
    SLICE_X10Y12         FDCE                                         r  GL/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  c1/inst/clkout1_buf/O
                         net (fo=128, routed)         0.832     0.832    GL/clk_out1
    SLICE_X10Y12         FDCE                                         r  GL/current_state_reg[0]/C
                         clock pessimism             -0.256     0.576    
    SLICE_X10Y12         FDCE (Hold_fdce_C_D)         0.085     0.661    GL/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           0.803    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 v1/vcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            v1/vcounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.331%)  route 0.112ns (37.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  c1/inst/clkout1_buf/O
                         net (fo=128, routed)         0.582     0.582    v1/CLK
    SLICE_X3Y25          FDRE                                         r  v1/vcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.141     0.723 r  v1/vcounter_reg[4]/Q
                         net (fo=43, routed)          0.112     0.835    v1/Q[4]
    SLICE_X2Y25          LUT6 (Prop_lut6_I3_O)        0.045     0.880 r  v1/vcounter[8]_i_1/O
                         net (fo=1, routed)           0.000     0.880    v1/vcounter[8]_i_1_n_0
    SLICE_X2Y25          FDRE                                         r  v1/vcounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  c1/inst/clkout1_buf/O
                         net (fo=128, routed)         0.850     0.850    v1/CLK
    SLICE_X2Y25          FDRE                                         r  v1/vcounter_reg[8]/C
                         clock pessimism             -0.255     0.595    
    SLICE_X2Y25          FDRE (Hold_fdre_C_D)         0.121     0.716    v1/vcounter_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           0.880    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 t1/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            t1/INTENSITY_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.283ns (83.950%)  route 0.054ns (16.050%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  c1/inst/clkout1_buf/O
                         net (fo=128, routed)         0.553     0.553    t1/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/clka
    SLICE_X9Y25          FDRE                                         r  t1/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.141     0.694 r  t1/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[4]/Q
                         net (fo=1, routed)           0.054     0.748    t1/ROM_DATA[4]
    SLICE_X8Y25          LUT6 (Prop_lut6_I5_O)        0.045     0.793 r  t1/INTENSITY_i_5/O
                         net (fo=1, routed)           0.000     0.793    t1/INTENSITY_i_5_n_0
    SLICE_X8Y25          MUXF7 (Prop_muxf7_I1_O)      0.075     0.868 r  t1/INTENSITY_reg_i_2/O
                         net (fo=1, routed)           0.000     0.868    t1/INTENSITY_reg_i_2_n_0
    SLICE_X8Y25          MUXF8 (Prop_muxf8_I0_O)      0.022     0.890 r  t1/INTENSITY_reg_i_1/O
                         net (fo=1, routed)           0.000     0.890    t1/INTENSITY_reg_i_1_n_0
    SLICE_X8Y25          FDRE                                         r  t1/INTENSITY_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  c1/inst/clkout1_buf/O
                         net (fo=128, routed)         0.820     0.820    t1/CLK
    SLICE_X8Y25          FDRE                                         r  t1/INTENSITY_reg/C
                         clock pessimism             -0.254     0.566    
    SLICE_X8Y25          FDRE (Hold_fdre_C_D)         0.134     0.700    t1/INTENSITY_reg
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 GL/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GL/next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.212ns (66.791%)  route 0.105ns (33.209%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  c1/inst/clkout1_buf/O
                         net (fo=128, routed)         0.563     0.563    GL/clk_out1
    SLICE_X10Y12         FDCE                                         r  GL/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y12         FDCE (Prop_fdce_C_Q)         0.164     0.727 r  GL/current_state_reg[0]/Q
                         net (fo=16, routed)          0.105     0.832    GL/MinotaurSlide/Q[0]
    SLICE_X11Y12         LUT4 (Prop_lut4_I0_O)        0.048     0.880 r  GL/MinotaurSlide/next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.880    GL/MinotaurSlide_n_87
    SLICE_X11Y12         FDRE                                         r  GL/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  c1/inst/clkout1_buf/O
                         net (fo=128, routed)         0.832     0.832    GL/clk_out1
    SLICE_X11Y12         FDRE                                         r  GL/next_state_reg[1]/C
                         clock pessimism             -0.256     0.576    
    SLICE_X11Y12         FDRE (Hold_fdre_C_D)         0.107     0.683    GL/next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.683    
                         arrival time                           0.880    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 GL/th_map_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GL/th_map_y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.136%)  route 0.073ns (22.864%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  c1/inst/clkout1_buf/O
                         net (fo=128, routed)         0.561     0.561    GL/clk_out1
    SLICE_X12Y16         FDRE                                         r  GL/th_map_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y16         FDRE (Prop_fdre_C_Q)         0.148     0.709 r  GL/th_map_y_reg[2]/Q
                         net (fo=31, routed)          0.073     0.782    GL/th_map_y_reg_n_0_[2]
    SLICE_X12Y16         LUT6 (Prop_lut6_I3_O)        0.098     0.880 r  GL/th_map_y[3]_i_2/O
                         net (fo=1, routed)           0.000     0.880    GL/th_map_y[3]_i_2_n_0
    SLICE_X12Y16         FDRE                                         r  GL/th_map_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  c1/inst/clkout1_buf/O
                         net (fo=128, routed)         0.829     0.829    GL/clk_out1
    SLICE_X12Y16         FDRE                                         r  GL/th_map_y_reg[3]/C
                         clock pessimism             -0.268     0.561    
    SLICE_X12Y16         FDRE (Hold_fdre_C_D)         0.121     0.682    GL/th_map_y_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           0.880    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 GL/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GL/next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.475%)  route 0.105ns (33.525%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  c1/inst/clkout1_buf/O
                         net (fo=128, routed)         0.563     0.563    GL/clk_out1
    SLICE_X10Y12         FDCE                                         r  GL/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y12         FDCE (Prop_fdce_C_Q)         0.164     0.727 f  GL/current_state_reg[0]/Q
                         net (fo=16, routed)          0.105     0.832    GL/MinotaurSlide/Q[0]
    SLICE_X11Y12         LUT4 (Prop_lut4_I1_O)        0.045     0.877 r  GL/MinotaurSlide/next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.877    GL/MinotaurSlide_n_86
    SLICE_X11Y12         FDRE                                         r  GL/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  c1/inst/clkout1_buf/O
                         net (fo=128, routed)         0.832     0.832    GL/clk_out1
    SLICE_X11Y12         FDRE                                         r  GL/next_state_reg[0]/C
                         clock pessimism             -0.256     0.576    
    SLICE_X11Y12         FDRE (Hold_fdre_C_D)         0.091     0.667    GL/next_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.877    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 v1/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            v1/vcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.209ns (65.812%)  route 0.109ns (34.188%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  c1/inst/clkout1_buf/O
                         net (fo=128, routed)         0.583     0.583    v1/CLK
    SLICE_X2Y26          FDRE                                         r  v1/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164     0.747 r  v1/vcounter_reg[6]/Q
                         net (fo=47, routed)          0.109     0.855    v1/Q[6]
    SLICE_X3Y26          LUT6 (Prop_lut6_I5_O)        0.045     0.900 r  v1/vcounter[10]_i_3/O
                         net (fo=1, routed)           0.000     0.900    v1/plusOp[10]
    SLICE_X3Y26          FDRE                                         r  v1/vcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  c1/inst/clkout1_buf/O
                         net (fo=128, routed)         0.851     0.851    v1/CLK
    SLICE_X3Y26          FDRE                                         r  v1/vcounter_reg[10]/C
                         clock pessimism             -0.255     0.596    
    SLICE_X3Y26          FDRE (Hold_fdre_C_D)         0.092     0.688    v1/vcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           0.900    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 GL/th_map_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GL/th_map_x_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.246ns (70.270%)  route 0.104ns (29.730%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  c1/inst/clkout1_buf/O
                         net (fo=128, routed)         0.560     0.560    GL/clk_out1
    SLICE_X12Y17         FDRE                                         r  GL/th_map_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDRE (Prop_fdre_C_Q)         0.148     0.708 r  GL/th_map_x_reg[2]/Q
                         net (fo=28, routed)          0.104     0.812    GL/th_map_x_reg_n_0_[2]
    SLICE_X12Y17         LUT6 (Prop_lut6_I2_O)        0.098     0.910 r  GL/th_map_x[3]_i_2/O
                         net (fo=1, routed)           0.000     0.910    GL/th_map_x[3]_i_2_n_0
    SLICE_X12Y17         FDRE                                         r  GL/th_map_x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  c1/inst/clkout1_buf/O
                         net (fo=128, routed)         0.828     0.828    GL/clk_out1
    SLICE_X12Y17         FDRE                                         r  GL/th_map_x_reg[3]/C
                         clock pessimism             -0.268     0.560    
    SLICE_X12Y17         FDRE (Hold_fdre_C_D)         0.121     0.681    GL/th_map_x_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.681    
                         arrival time                           0.910    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 GL/mi_map_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GL/mi_map_x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.548%)  route 0.099ns (30.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  c1/inst/clkout1_buf/O
                         net (fo=128, routed)         0.590     0.590    GL/clk_out1
    SLICE_X7Y12          FDRE                                         r  GL/mi_map_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDRE (Prop_fdre_C_Q)         0.128     0.718 r  GL/mi_map_x_reg[1]/Q
                         net (fo=32, routed)          0.099     0.817    GL/MinotaurSlide/mi_map_x_reg[1]_0
    SLICE_X7Y12          LUT6 (Prop_lut6_I2_O)        0.099     0.916 r  GL/MinotaurSlide/mi_map_x[2]_i_1/O
                         net (fo=1, routed)           0.000     0.916    GL/MinotaurSlide_n_80
    SLICE_X7Y12          FDRE                                         r  GL/mi_map_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  c1/inst/clkout1_buf/O
                         net (fo=128, routed)         0.860     0.860    GL/clk_out1
    SLICE_X7Y12          FDRE                                         r  GL/mi_map_x_reg[2]/C
                         clock pessimism             -0.270     0.590    
    SLICE_X7Y12          FDRE (Hold_fdre_C_D)         0.092     0.682    GL/mi_map_x_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           0.916    
  -------------------------------------------------------------------
                         slack                                  0.234    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { c1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y4      GL/MinotaurWallsY/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y4      GL/MinotaurWallsY/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y6      GL/TheseusWallsX/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y6      GL/TheseusWallsX/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y10     t1/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y10     t1/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y5      GL/TheseusWallsY/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y5      GL/TheseusWallsY/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y3      GL/MinotaurWallsX/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y3      GL/MinotaurWallsX/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y22      GL/MinotaurSlide/clk_80Hz_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y12     GL/TheseusWallsY/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/GL/TheseusWallsY/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_cooolgate_en_gate_1_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y12     GL/TheseusWallsY/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/GL/TheseusWallsY/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_cooolgate_en_gate_2_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y12     GL/TheseusWallsY/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/GL/TheseusWallsY/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_cooolgate_en_gate_3_cooolDelFlop/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y17     GL/btn_c_last_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y15     GL/btn_d_last_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y17     GL/btn_l_last_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y17     GL/btn_r_last_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y15     GL/btn_u_last_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y13     GL/th_map_x_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y22     GL/TheseusSlide/cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y11      GL/mi_map_x_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y27      v1/hcounter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y27      v1/hcounter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y27      v1/hcounter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y27      v1/hcounter_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y22     GL/TheseusSlide/cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y22     GL/TheseusSlide/cnt_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y22     GL/TheseusSlide/cnt_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y11      GL/mi_map_y_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { c1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    c1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKFBOUT



