{"Source Block": ["hdl/projects/fmcadc2/vc707/system_top.v@117:127@HdlIdDef", "  wire              spi_mosi;\n  wire              spi_miso;\n  wire              rx_ref_clk;\n  wire              rx_sync;\n  wire              rx_sysref;\n  wire              rx_clk;\n\n  // default logic\n\n  assign fan_pwm = 1'b1;\n  assign iic_rstn = 1'b1;\n"], "Clone Blocks": [["hdl/projects/ad6676evb/vc707/system_top.v@119:129", "  wire    [63:0]  gpio_t;\n  wire    [ 6:0]  spi_csn_open;\n  wire            rx_ref_clk;\n  wire            rx_sysref;\n  wire            rx_sync;\n  wire            rx_clk;\n\n  // default logic\n\n  assign fan_pwm = 1'b1;\n  assign iic_rstn = 1'b1;\n"], ["hdl/projects/fmcadc5/vc707/system_top.v@141:151", "  wire              spi_mosi;\n  wire              spi_miso;\n  wire              rx_ref_clk_0;\n  wire              rx_ref_clk_1;\n  wire              psync;\n  wire              vcal;\n\n  // spi & misc\n\n  assign iic_rstn = 1'b1;\n  assign fan_pwm = 1'b1;\n"], ["hdl/projects/fmcadc2/vc707/system_top.v@116:126", "  wire    [ 7:0]    spi_csn;\n  wire              spi_mosi;\n  wire              spi_miso;\n  wire              rx_ref_clk;\n  wire              rx_sync;\n  wire              rx_sysref;\n  wire              rx_clk;\n\n  // default logic\n\n  assign fan_pwm = 1'b1;\n"]], "Diff Content": {"Delete": [], "Add": [[122, "  wire    [ 7:0]    rx_data_p_loc;\n"], [122, "  wire    [ 7:0]    rx_data_n_loc;\n"]]}}