// Seed: 1562012173
module module_0 (
    module_0,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
module module_0 #(
    parameter id_1 = 32'd35,
    parameter id_2 = 32'd93,
    parameter id_3 = 32'd55,
    parameter id_6 = 32'd1,
    parameter id_9 = 32'd51
) (
    output tri1  id_0,
    input  tri0  _id_1,
    input  tri0  _id_2,
    input  tri   _id_3,
    output uwire id_4,
    output uwire id_5,
    input  wire  _id_6,
    output tri   id_7
);
  wire [id_3 : id_2] module_1 = id_3;
  not primCall (id_0, id_10);
  assign id_5 = id_6;
  wire [id_1 : 1 'b0] _id_9 = id_9;
  wire id_10[id_6 : -1];
  ;
  wire id_11 = id_1;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11
  );
  logic [id_6  &  1 : id_9] id_12 = "";
endmodule
