{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 11,
   "metadata": {},
   "outputs": [],
   "source": [
    "import re\n",
    "\n",
    "def label_node(ckt_graph,input_vars,key):\n",
    "    if key in input_vars:\n",
    "        ckt_graph[key][\"level\"] = 0\n",
    "        return 1\n",
    "    elif ckt_graph[key][\"level\"] != -1:\n",
    "        return ckt_graph[key][\"level\"]+1\n",
    "    else:\n",
    "        max_level = -1 \n",
    "        for input in ckt_graph[key][\"inputs\"]:\n",
    "            temp_level = label_node(ckt_graph,input_vars,input)\n",
    "            if temp_level>max_level:\n",
    "                max_level = temp_level\n",
    "        ckt_graph[key][\"level\"] = max_level\n",
    "        return max_level+1\n",
    "\n",
    "def bench2graph(benchfile):\n",
    "    with open(benchfile, 'r') as file:\n",
    "        lines = file.readlines()\n",
    "    \n",
    "    ckt_graph={}\n",
    "    output_vars=[]\n",
    "    input_vars=[]\n",
    "    wires = []\n",
    "    input_pattern = re.compile(r'^INPUT\\((\\w+)\\)')\n",
    "    output_pattern = re.compile(r'^OUTPUT\\((\\w+)\\)')\n",
    "    \n",
    "    for line in lines:\n",
    "        line = line.strip()\n",
    "        \n",
    "        if \"=\" in line:\n",
    "            gate_match = re.findall(r'\\b\\w+\\b', line)\n",
    "            var_name = gate_match[0].strip()\n",
    "            wires.append(var_name)\n",
    "            if var_name in ckt_graph.keys():\n",
    "                ckt_graph[var_name][\"gate\"] = gate_match[1]\n",
    "                ckt_graph[var_name][\"inputs\"] = gate_match[2:]\n",
    "            else:  \n",
    "                node={}  \n",
    "                node[\"level\"] = -1\n",
    "                node[\"outbound\"] = []\n",
    "                node[\"gate\"] = gate_match[1]\n",
    "                node[\"inputs\"] = gate_match[2:]\n",
    "                ckt_graph[var_name] = node\n",
    "            for inp_node in gate_match[2:]:\n",
    "                if inp_node in ckt_graph.keys():\n",
    "                    ckt_graph[inp_node][\"outbound\"].append(var_name)\n",
    "                else:\n",
    "                    node={}\n",
    "                    node[\"level\"] = -1\n",
    "                    node[\"outbound\"] = [var_name]\n",
    "                    node[\"gate\"] = \"\"\n",
    "                    node[\"inputs\"] = []\n",
    "                    ckt_graph[inp_node] = node\n",
    "                    \n",
    "        elif len(line)>3:\n",
    "            if line.startswith(\"INPUT\"):\n",
    "                match = input_pattern.match(line)\n",
    "                if match:\n",
    "                    input_vars.append(match.group(1))\n",
    "            elif line.startswith(\"OUTPUT\"):\n",
    "                match = output_pattern.match(line)\n",
    "                if match:\n",
    "                    output_vars.append(match.group(1))\n",
    "    \n",
    "    for key in ckt_graph.keys():\n",
    "        if key in output_vars:\n",
    "            label_node(ckt_graph,input_vars,key)\n",
    "\n",
    "    return ckt_graph,input_vars,output_vars,wires\n",
    "\n",
    "\n",
    "def graph2bench(ckt_node,inputs,outputs,bench_name,input_node =False):\n",
    "    bench=[f\"# {bench_name}\",f\"# {len(inputs)} INPUTS\", f\"# {len(outputs)} OUTPUTS\", f\"# {len(ckt_node.keys())} Gates\", \"\\n\"]\n",
    "\n",
    "    for input in inputs:\n",
    "        bench.append(f\"INPUT({input})\")\n",
    "    for output in outputs:\n",
    "        bench.append(f\"OUTPUT({output})\")\n",
    "    bench.append(\"\\n\")\n",
    "\n",
    "    gate_no = 0\n",
    "    key_len = len(ckt_node.keys())\n",
    "    if input_node:\n",
    "        key_len -= len(inputs)\n",
    "    appending_level = 1\n",
    "    while gate_no<key_len:\n",
    "        for key in ckt_node.keys():\n",
    "            if ckt_node[key][\"level\"]==appending_level:\n",
    "                if len(ckt_node[key][\"inputs\"])>1:\n",
    "                    gate_inp = \", \".join(ckt_node[key][\"inputs\"])\n",
    "                else: gate_inp = ckt_node[key][\"inputs\"][0]\n",
    "                gate_name = ckt_node[key][\"gate\"]\n",
    "                bench.append(f\"{key} = {gate_name}({gate_inp})\")\n",
    "                gate_no += 1\n",
    "        appending_level += 1\n",
    "\n",
    "    with open(bench_name+\".bench\", 'w') as file:\n",
    "        file.write(\"\\n\".join(bench))\n",
    "        print(bench_name+\" bench file created\")\n",
    "                "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "metadata": {},
   "outputs": [],
   "source": [
    "\n",
    "def convert_gate_line(line, gate_count):\n",
    "    match = re.findall(r'\\b\\w+\\b', line)\n",
    "    gate_dict=[ \"AND\", \"NAND\", \"OR\", \"NOR\", \"XOR\", \"XNOR\", \"NOT\", \"BUF\", \"DFF\"]\n",
    "    \n",
    "    if match:\n",
    "        output_var = match[0]\n",
    "        gate_type = match[1]  # Convert gate type to lowercase\n",
    "        inputs = match[2:]\n",
    "        \n",
    "        if gate_type in gate_dict:\n",
    "            gate_unique_name = f\"{gate_type}{len(inputs)}_{gate_count}\"\n",
    "            converted_line = f\"{gate_type.lower()} {gate_unique_name} ({output_var}, {', '.join(inputs)});\"\n",
    "            return gate_type, converted_line\n",
    "    \n",
    "    return None, None\n",
    "\n",
    "\n",
    "def bench2verilog(file_path, file_name):\n",
    "    with open(file_path, 'r') as file:\n",
    "        lines = file.readlines()\n",
    "    gate_count = 1\n",
    "    input_vars = []\n",
    "    output_vars = []\n",
    "    assigned_vars = []\n",
    "    dff_module = [\n",
    "            \"module DFF(Q, clk, D);\",\n",
    "            \"input D;\",\n",
    "            \"input clk;\",\n",
    "            \"output Q;\",\n",
    "            \"always @(clk)\", \n",
    "            \"begin\",\n",
    "            \"  Q <= D;\", \n",
    "            \"end\", \n",
    "            \"endmodule\"]\n",
    "    opr_lines=[]\n",
    "    gate_types=[]\n",
    "\n",
    "    # Regular expressions to match INPUT, OUTPUT, and gate assignments\n",
    "    input_pattern = re.compile(r'^INPUT\\((\\w+)\\)')\n",
    "    output_pattern = re.compile(r'^OUTPUT\\((\\w+)\\)')\n",
    "    assign_pattern = re.compile(r'^(\\w+)\\s*=\\s*(NAND|NOR|AND|OR|XOR|XNOR|NOT|DFF|BUF)\\((.*)\\)')\n",
    "\n",
    "    for line in lines:\n",
    "        line = line.strip()\n",
    "        if line.startswith(\"INPUT\"):\n",
    "            match = input_pattern.match(line)\n",
    "            if match:\n",
    "                input_vars.append(match.group(1))\n",
    "        elif line.startswith(\"OUTPUT\"):\n",
    "            match = output_pattern.match(line)\n",
    "            if match:\n",
    "                output_vars.append(match.group(1))\n",
    "        else:\n",
    "            match = assign_pattern.match(line)\n",
    "            if match:\n",
    "                assigned_vars.append(match.group(1))\n",
    "                gate_type,opr_line = convert_gate_line(line,gate_count)\n",
    "                if opr_line is not None:\n",
    "                    opr_lines.append(opr_line)\n",
    "                    if gate_type not in gate_types:\n",
    "                        gate_types.append(gate_type) \n",
    "                    gate_count += 1\n",
    "\n",
    "    # Intermediate variables are those assigned but not inputs or outputs\n",
    "    intermediate_vars = [var for var in assigned_vars if var not in input_vars and var not in output_vars]\n",
    "\n",
    "    module_heading = f\"module {file_name}({','.join(input_vars + output_vars)});\"\n",
    "    input_line = f\"input {','.join(input_vars)};\"\n",
    "    output_line = f\"output {','.join(output_vars)};\"\n",
    "    wire_line = f\"wire {','.join(intermediate_vars)};\"\n",
    "    termination_line = \"endmodule\"\n",
    "    main_module=\"\\n\".join([module_heading,\"\",input_line,output_line,wire_line,\"\"]+opr_lines+[\"\",termination_line])\n",
    "    \n",
    "    if \"DFF\" in gate_types:\n",
    "        main_module = \"\\n\".join(dff_module + [\"\\n\", main_module])\n",
    "\n",
    "    with open(file_name+\".v\", 'w') as file:\n",
    "        file.write(main_module)\n",
    "        print(file_name+\" verilog file created\")\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 28,
   "metadata": {},
   "outputs": [],
   "source": [
    "def build_cone_backward(cone_graph,ckt_graph,inputs,key):\n",
    "    for input in ckt_graph[key][\"inputs\"]:\n",
    "        cone_graph[key] = ckt_graph [key]\n",
    "        if input not in cone_graph.keys():\n",
    "            build_cone_backward(cone_graph,ckt_graph,inputs,input) \n",
    "    return\n",
    "\n",
    "def build_cone_forward(cone_graph,ckt_graph,inputs,outputs,cone_output,key,lvl):\n",
    "    if key in outputs:\n",
    "        cone_graph[key] = ckt_graph [key]\n",
    "        cone_output.append(key)\n",
    "        return\n",
    "    else:\n",
    "        for outbound in ckt_graph[key][\"outbound\"]:\n",
    "            if outbound not in cone_graph.keys():\n",
    "                cone_graph[outbound] = ckt_graph [outbound]\n",
    "                build_cone_forward(cone_graph,ckt_graph,inputs,outputs,cone_output,outbound,lvl+1)\n",
    "        if lvl<4:\n",
    "            for input in ckt_graph[key][\"inputs\"]:\n",
    "                if input not in cone_graph.keys():\n",
    "                    build_cone_backward(cone_graph,ckt_graph,inputs,input)\n",
    "            \n",
    "        return\n",
    "\n",
    "\n",
    "def logic_cone_forward(benchfile,target_text,cone_name):\n",
    "    ckt_graph,inputs,outputs,wires=bench2graph(benchfile)\n",
    "    cone_graph={}\n",
    "    cone_input=[]\n",
    "    cone_output=[]\n",
    "    for input in inputs:\n",
    "        if target_text in input:\n",
    "            cone_input.append(input)\n",
    "            build_cone_forward(cone_graph,ckt_graph,inputs,outputs,cone_output,input,1)\n",
    "    \n",
    "\n",
    "    cone_wires = list(cone_graph.keys())\n",
    "    inpx=[]\n",
    "    wirex=[]\n",
    "    for key in cone_graph.keys():\n",
    "        new_inp=[]\n",
    "        for input in cone_graph[key][\"inputs\"]:\n",
    "            if target_text not in input:\n",
    "                if input in inputs:\n",
    "                    if input in inpx:\n",
    "                        new_inp.append(f\"INPUTx{inpx.index(input)}\")\n",
    "                    else:\n",
    "                        new_inp.append(f\"INPUTx{len(inpx)}\")\n",
    "                        inpx.append(input)\n",
    "                elif input in cone_wires:\n",
    "                    new_inp.append(input)\n",
    "                elif input in wires:\n",
    "                    if input in wirex:\n",
    "                        new_inp.append(f\"WIREx{wirex.index(input)}\")\n",
    "                    else:\n",
    "                        new_inp.append(f\"WIREx{len(wirex)}\")\n",
    "                        wirex.append(input)\n",
    "                else:\n",
    "                    print(\"undefined input\") \n",
    "                    new_inp.append(input)\n",
    "            else: new_inp.append(input)\n",
    "        cone_graph[key][\"inputs\"] = new_inp\n",
    "\n",
    "\n",
    "        \n",
    "    graph2bench(cone_graph,cone_input,cone_output,cone_name)\n",
    "\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 30,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "ttlock bench file created\n"
     ]
    }
   ],
   "source": [
    "logic_cone_forward(\"/Users/mahmudulhasan/Downloads/BUET_SAT_SIMULATOR/c6288/c6288_ttlock_32k.bench\",\"keyinput\",\"ttlock\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 17,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "c17 bench file created\n"
     ]
    }
   ],
   "source": [
    "logic_cone_forward(\"/Users/mahmudulhasan/Downloads/BUET_SAT_SIMULATOR/bench_ckt/c17.bench\",\"gatx\",\"c17\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 16,
   "metadata": {},
   "outputs": [
    {
     "ename": "FileNotFoundError",
     "evalue": "[Errno 2] No such file or directory: '/home/mahmudul-hasan/Research/BUET_SAT_SIMULATOR/src/cac.bench'",
     "output_type": "error",
     "traceback": [
      "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[0;31mFileNotFoundError\u001b[0m                         Traceback (most recent call last)",
      "Cell \u001b[0;32mIn [16], line 1\u001b[0m\n\u001b[0;32m----> 1\u001b[0m \u001b[43mbench2verilog\u001b[49m\u001b[43m(\u001b[49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[38;5;124;43m/home/mahmudul-hasan/Research/BUET_SAT_SIMULATOR/src/cac.bench\u001b[39;49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[43m,\u001b[49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[38;5;124;43mcac\u001b[39;49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[43m)\u001b[49m\n",
      "Cell \u001b[0;32mIn [12], line 19\u001b[0m, in \u001b[0;36mbench2verilog\u001b[0;34m(file_path, file_name)\u001b[0m\n\u001b[1;32m     18\u001b[0m \u001b[38;5;28;01mdef\u001b[39;00m \u001b[38;5;21mbench2verilog\u001b[39m(file_path, file_name):\n\u001b[0;32m---> 19\u001b[0m     \u001b[38;5;28;01mwith\u001b[39;00m \u001b[38;5;28;43mopen\u001b[39;49m\u001b[43m(\u001b[49m\u001b[43mfile_path\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[38;5;124;43m'\u001b[39;49m\u001b[38;5;124;43mr\u001b[39;49m\u001b[38;5;124;43m'\u001b[39;49m\u001b[43m)\u001b[49m \u001b[38;5;28;01mas\u001b[39;00m file:\n\u001b[1;32m     20\u001b[0m         lines \u001b[38;5;241m=\u001b[39m file\u001b[38;5;241m.\u001b[39mreadlines()\n\u001b[1;32m     21\u001b[0m     gate_count \u001b[38;5;241m=\u001b[39m \u001b[38;5;241m1\u001b[39m\n",
      "\u001b[0;31mFileNotFoundError\u001b[0m: [Errno 2] No such file or directory: '/home/mahmudul-hasan/Research/BUET_SAT_SIMULATOR/src/cac.bench'"
     ]
    }
   ],
   "source": [
    "bench2verilog(\"/home/mahmudul-hasan/Research/BUET_SAT_SIMULATOR/src/cac.bench\",\"cac\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 32,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "/Users/mahmudulhasan/Downloads/BUET_SAT_SIMULATOR/c432/c432_ttlock_32k.bench verilog file created\n"
     ]
    }
   ],
   "source": [
    "#ttlock 32 bit\n",
    "import random\n",
    "org_file = \"/Users/mahmudulhasan/Downloads/BUET_SAT_SIMULATOR/c432/c432.bench\"\n",
    "lock_file = \"/Users/mahmudulhasan/Downloads/BUET_SAT_SIMULATOR/obfuscated/ttlock.bench\"\n",
    "file_name = \"/Users/mahmudulhasan/Downloads/BUET_SAT_SIMULATOR/c432/c432_ttlock_32k.bench\"\n",
    "\n",
    "def bench2list(org_file, add_out=True):\n",
    "    with open(org_file, 'r') as file:\n",
    "            lines = file.readlines()\n",
    "        \n",
    "    output_vars=[]\n",
    "    input_vars=[]\n",
    "    io_lines = []\n",
    "    gate_lines = []\n",
    "    wires = []\n",
    "    input_pattern = re.compile(r'^INPUT\\((\\w+)\\)')\n",
    "    output_pattern = re.compile(r'^OUTPUT\\((\\w+)\\)')\n",
    "    \n",
    "    for line in lines:\n",
    "        line = line.strip()\n",
    "        \n",
    "        if \"=\" in line:\n",
    "            gate_lines.append(line)\n",
    "            gate_match = re.findall(r'\\b\\w+\\b', line)\n",
    "            var_name = gate_match[0].strip()\n",
    "            wires.append(var_name)\n",
    "\n",
    "        elif len(line)>3:\n",
    "            if line.startswith(\"INPUT\"):\n",
    "                match = input_pattern.match(line)\n",
    "                if match:\n",
    "                    input_vars.append(match.group(1))\n",
    "                    io_lines.append(line)\n",
    "            elif line.startswith(\"OUTPUT\"):\n",
    "                match = output_pattern.match(line)\n",
    "                if match:\n",
    "                    if add_out:\n",
    "                        io_lines.append(line)\n",
    "                    output_vars.append(match.group(1))\n",
    "                    \n",
    "    \n",
    "    return gate_lines,io_lines,input_vars,output_vars,wires\n",
    "\n",
    "org_gates, org_io, org_inputs, org_outputs, org_wires = bench2list(org_file)\n",
    "lock_gates, lock_io, lock_inputs, lock_outputs, lock_wires = bench2list(lock_file, False)\n",
    "\n",
    "bench = org_io+lock_io\n",
    "\n",
    "gate_index = org_wires.index(org_outputs[-1])\n",
    "org_gates[gate_index] = org_gates[gate_index].replace(org_outputs[-1],org_outputs[-1]+\"_enc\")\n",
    "lock_gates[-1] = lock_gates[-1].replace(lock_outputs[0],org_outputs[-1])\n",
    "lock_gates[-4] = lock_gates[-4].replace(\"WIREx0\",org_outputs[-1]+\"_enc\")\n",
    "lock_gates[-5] = lock_gates[-5].replace(\"WIREx0\",org_outputs[-1]+\"_enc\")\n",
    "\n",
    "wirex=[]\n",
    "for i in range(len(lock_gates)):\n",
    "    gate_match = re.findall(r'\\b\\w+\\b', lock_gates[i])\n",
    "    for inp in gate_match[2:]:\n",
    "        if \"WIREx\" in inp:\n",
    "            wire_index = int(inp.split(\"x\")[-1].strip())\n",
    "            if wire_index>=len(wirex):\n",
    "                while (org_wires[wire_index] in org_outputs) and (org_wires[wire_index] in wirex):\n",
    "                    wire_index = random.randint(0,len(org_wires)-1)\n",
    "                wirex.append(org_wires[wire_index])\n",
    "                lock_gates[i] = lock_gates[i].replace(inp,org_wires[wire_index]) \n",
    "            else:\n",
    "                lock_gates[i] = lock_gates[i].replace(inp,wirex[wire_index])\n",
    "        elif \"INPUTx\" in inp:\n",
    "            inp_index = int(inp.split(\"x\")[-1].strip())\n",
    "            lock_gates[i] = lock_gates[i].replace(inp,org_inputs[inp_index])\n",
    "\n",
    "bench += org_gates+lock_gates\n",
    "with open(file_name, 'w') as file:\n",
    "    file.write(\"\\n\".join(bench))\n",
    "    print(file_name+\" bench file created\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.9.6"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
