
---------- Begin Simulation Statistics ----------
final_tick                               118909244000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 198143                       # Simulator instruction rate (inst/s)
host_mem_usage                                 687380                       # Number of bytes of host memory used
host_op_rate                                   200322                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   504.69                       # Real time elapsed on the host
host_tick_rate                              235609856                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     101099840                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.118909                       # Number of seconds simulated
sim_ticks                                118909244000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             84.014248                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 4073577                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4848674                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 22                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            346517                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           5086005                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             104083                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          685071                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           580988                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6502328                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  312294                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        37784                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     101099840                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.189092                       # CPI: cycles per instruction
system.cpu.discardedOps                        965294                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           48804933                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          40497933                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          6287987                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2983464                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.840978                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        118909244                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                55095415     54.50%     54.50% # Class of committed instruction
system.cpu.op_class_0::IntMult                 179332      0.18%     54.67% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                    380      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                    470      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                    382      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    53      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd            270788      0.27%     54.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     54.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp            263063      0.26%     55.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt            162169      0.16%     55.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv             54813      0.05%     55.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           487877      0.48%     55.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult            33300      0.03%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc         11115      0.01%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::MemRead               38133709     37.72%     93.66% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6406974      6.34%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101099840                       # Class of committed instruction
system.cpu.tickCycles                       115925780                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    35                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          443                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          9589                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          486                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        91878                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          607                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       185671                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            607                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 118909244000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1850                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           73                       # Transaction distribution
system.membus.trans_dist::CleanEvict              370                       # Transaction distribution
system.membus.trans_dist::ReadExReq              7296                       # Transaction distribution
system.membus.trans_dist::ReadExResp             7296                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1850                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        18735                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  18735                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       590016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  590016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              9146                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    9146    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                9146                       # Request fanout histogram
system.membus.respLayer1.occupancy           48781250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy             9881000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 118909244000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             18164                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        90143                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          528                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2241                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            75645                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           75645                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1451                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        16713                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         3430                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       276050                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                279480                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       126656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     11675392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               11802048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1050                       # Total snoops (count)
system.tol2bus.snoopTraffic                      4672                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            94859                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.011691                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.107492                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  93750     98.83%     98.83% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1109      1.17%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              94859                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          366867000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         277080993                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4353999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 118909244000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  147                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                84509                       # number of demand (read+write) hits
system.l2.demand_hits::total                    84656                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 147                       # number of overall hits
system.l2.overall_hits::.cpu.data               84509                       # number of overall hits
system.l2.overall_hits::total                   84656                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1304                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               7849                       # number of demand (read+write) misses
system.l2.demand_misses::total                   9153                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1304                       # number of overall misses
system.l2.overall_misses::.cpu.data              7849                       # number of overall misses
system.l2.overall_misses::total                  9153                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    126825000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    780997000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        907822000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    126825000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    780997000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       907822000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1451                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            92358                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                93809                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1451                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           92358                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               93809                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.898691                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.084985                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.097571                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.898691                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.084985                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.097571                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97258.435583                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 99502.739202                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99183.000109                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97258.435583                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 99502.739202                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99183.000109                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                  73                       # number of writebacks
system.l2.writebacks::total                        73                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   7                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  7                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1303                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          7843                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9146                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1303                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         7843                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9146                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    100686000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    623686000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    724372000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    100686000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    623686000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    724372000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.898001                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.084920                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.097496                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.898001                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.084920                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.097496                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77272.448196                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 79521.356624                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79200.962169                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77272.448196                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 79521.356624                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79200.962169                       # average overall mshr miss latency
system.l2.replacements                           1050                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        90070                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            90070                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        90070                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        90070                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          500                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              500                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          500                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          500                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             68349                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 68349                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            7296                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                7296                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    725711000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     725711000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         75645                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             75645                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.096451                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.096451                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 99466.968202                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99466.968202                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         7296                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           7296                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    579791000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    579791000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.096451                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.096451                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 79466.968202                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79466.968202                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            147                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                147                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1304                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1304                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    126825000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    126825000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1451                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1451                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.898691                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.898691                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97258.435583                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97258.435583                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1303                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1303                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    100686000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    100686000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.898001                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.898001                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77272.448196                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77272.448196                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         16160                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             16160                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          553                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             553                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     55286000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     55286000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        16713                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         16713                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.033088                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.033088                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 99974.683544                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99974.683544                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          547                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          547                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     43895000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     43895000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.032729                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.032729                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 80246.800731                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80246.800731                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 118909244000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7596.199519                       # Cycle average of tags in use
system.l2.tags.total_refs                      185178                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9157                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     20.222562                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       5.131693                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       635.116259                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      6955.951567                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000626                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.077529                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.849115                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.927270                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8107                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         8107                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.989624                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1490637                       # Number of tag accesses
system.l2.tags.data_accesses                  1490637                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 118909244000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          83392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         501952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             585344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        83392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         83392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         4672                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            4672                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1303                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            7843                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9146                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           73                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 73                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            701308                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4221303                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               4922611                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       701308                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           701308                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks          39290                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                39290                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks          39290                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           701308                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4221303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              4961902                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        73.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1303.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      7843.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.052946372750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            3                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            3                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               48903                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 51                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        9146                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         73                       # Number of write requests accepted
system.mem_ctrls.readBursts                      9146                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       73                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               675                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               633                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               617                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               625                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              469                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                16                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               10                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      19.65                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     83357750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   45730000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               254845250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9114.12                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27864.12                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     6144                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      42                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.18                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                57.53                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  9146                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   73                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8728                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     402                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3014                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    195.355010                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   121.902659                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   262.791344                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1381     45.82%     45.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1134     37.62%     83.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          122      4.05%     87.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           46      1.53%     89.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           42      1.39%     90.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           35      1.16%     91.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           25      0.83%     92.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           22      0.73%     93.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          207      6.87%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3014                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            3                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    3045.666667                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    207.598987                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   5220.690408                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511             2     66.67%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1     33.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             3                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            3                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             18                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                3    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             3                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 585344                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    3456                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  585344                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 4672                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         4.92                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      4.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.04                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   89051883000                       # Total gap between requests
system.mem_ctrls.avgGap                    9659603.32                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        83392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       501952                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         3456                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 701307.965594331734                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4221303.433734723367                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 29064.182764461944                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1303                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         7843                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           73                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     33813000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    221032250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 698370981500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25950.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28182.11                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 9566725773.97                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    67.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              9460500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              5028375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            31473120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy              78300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     9386167440.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3660768000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      42578398080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        55671373815                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        468.183734                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 110658512250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3970460000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   4280271750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             12059460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              6409755                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            33829320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             203580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     9386167440.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3790848270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      42468856800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        55698374625                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        468.410804                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 110372649500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3970460000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4566134500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    118909244000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 118909244000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     17282747                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         17282747                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     17282747                       # number of overall hits
system.cpu.icache.overall_hits::total        17282747                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1451                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1451                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1451                       # number of overall misses
system.cpu.icache.overall_misses::total          1451                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    137289000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    137289000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    137289000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    137289000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     17284198                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     17284198                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     17284198                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     17284198                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000084                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000084                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000084                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000084                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 94616.815989                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 94616.815989                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 94616.815989                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 94616.815989                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          528                       # number of writebacks
system.cpu.icache.writebacks::total               528                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1451                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1451                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1451                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1451                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    134387000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    134387000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    134387000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    134387000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000084                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000084                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000084                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000084                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 92616.815989                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 92616.815989                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 92616.815989                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 92616.815989                       # average overall mshr miss latency
system.cpu.icache.replacements                    528                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     17282747                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        17282747                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1451                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1451                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    137289000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    137289000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     17284198                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     17284198                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000084                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000084                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 94616.815989                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 94616.815989                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1451                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1451                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    134387000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    134387000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000084                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000084                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 92616.815989                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 92616.815989                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 118909244000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           921.621630                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            17284198                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1451                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          11911.921433                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   921.621630                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.900021                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.900021                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          923                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          923                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.901367                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          69138243                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         69138243                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 118909244000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 118909244000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 118909244000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     43788935                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         43788935                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43797468                       # number of overall hits
system.cpu.dcache.overall_hits::total        43797468                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       102190                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         102190                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       102310                       # number of overall misses
system.cpu.dcache.overall_misses::total        102310                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3552956000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3552956000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3552956000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3552956000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43891125                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43891125                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     43899778                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     43899778                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002328                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002328                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002331                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002331                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 34768.137783                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 34768.137783                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 34727.358030                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 34727.358030                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           62                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           62                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        90070                       # number of writebacks
system.cpu.dcache.writebacks::total             90070                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         9941                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         9941                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         9941                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         9941                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        92249                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        92249                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        92357                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        92357                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2823982000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2823982000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2833712000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2833712000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002102                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002102                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002104                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002104                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 30612.602847                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 30612.602847                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 30682.157281                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 30682.157281                       # average overall mshr miss latency
system.cpu.dcache.replacements                  91334                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     37525654                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        37525654                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        16696                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         16696                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    475274000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    475274000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     37542350                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     37542350                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000445                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000445                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 28466.339243                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 28466.339243                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           92                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           92                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        16604                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        16604                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    435890000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    435890000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000442                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000442                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 26252.107926                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26252.107926                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      6263281                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6263281                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        85494                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        85494                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3077682000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3077682000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6348775                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6348775                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.013466                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013466                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 35998.806934                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 35998.806934                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9849                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9849                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        75645                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        75645                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2388092000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2388092000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011915                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011915                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 31569.727014                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 31569.727014                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         8533                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          8533                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          120                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          120                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8653                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8653                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.013868                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.013868                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          108                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          108                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      9730000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      9730000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.012481                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.012481                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 90092.592593                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 90092.592593                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          165                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          165                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       109000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       109000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.006024                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.006024                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       109000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       109000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       107000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       107000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.006024                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.006024                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       107000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       107000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 118909244000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1013.874322                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            43890157                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             92358                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            475.217707                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1013.874322                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.990112                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.990112                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          465                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          515                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           42                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         175692798                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        175692798                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 118909244000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 118909244000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
