Fitter Retime Stage Report for counter
Sun Sep 28 14:55:45 2025
Quartus Prime Version 25.1.1 Build 125 07/31/2025 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Hyper-Retimer Settings
  3. Reset Sequence Requirement
  4. Retiming Limit Summary
  5. Clock Domain u_iopll|iopll_0_outclk0 (Meets timing requirements: No further analysis performed.)
  6. Retime Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+--------------------------------------------------+
; Hyper-Retimer Settings                           ;
+------------------------+---------+---------------+
; Option                 ; Setting ; Default Value ;
+------------------------+---------+---------------+
; Enable Auto-Pipelining ; On      ; On            ;
+------------------------+---------+---------------+


+------------------------------------------------------------------------+
; Reset Sequence Requirement                                             ;
+------------------------------------------+-----------------------------+
; Clock Name                               ; Number of additional cycles ;
+------------------------------------------+-----------------------------+
; u_iopll|iopll_0_refclk                   ; 0                           ;
; u_iopll|iopll_0|tennm_ph2_iopll|ref_clk0 ; 0                           ;
; u_iopll|iopll_0_n_cnt_clk                ; 0                           ;
; u_iopll|iopll_0_m_cnt_clk                ; 0                           ;
; u_iopll|iopll_0_outclk0                  ; 0                           ;
+------------------------------------------+-----------------------------+
Note: Due to retiming optimizations, a clock domain may require a longer reset sequence to ensure correct functionality.  The table above indicates the minimum number of additional reset sequence cycles needed for each clock domain.


+-------------------------------------------------------------------------------------------------------------------+
; Retiming Limit Summary                                                                                            ;
+--------------------------------------+-----------------------------------------------------------+----------------+
; Clock Transfer                       ; Limiting Reason                                           ; Recommendation ;
+--------------------------------------+-----------------------------------------------------------+----------------+
; Clock Domain u_iopll|iopll_0_outclk0 ; Meets timing requirements: No further analysis performed. ; None           ;
+--------------------------------------+-----------------------------------------------------------+----------------+


Clock Domain u_iopll|iopll_0_outclk0 (Meets timing requirements: No further analysis performed.)
===============================================================================


+-----------------+
; Retime Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 25.1.1 Build 125 07/31/2025 SC Pro Edition
    Info: Processing started: Sun Sep 28 14:53:38 2025
    Info: System process ID: 21576
Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off counter -c counter
Info: qfit2_default_script.tcl version: #1
Info: Project  = counter
Info: Revision = counter
Info (17966): Starting Hyper-Retimer operations.
Info (18914): The Hyper-Retimer was unable to optimize the design due to retiming restrictions. Run Fast Forward Timing Closure Recommendations to see step-by-step suggestions for design changes and show the estimated performance improvement from making these changes.
Info (17968): Completed Hyper-Retimer operations.
Info (18821): Fitter Hyper-Retimer operations ending: elapsed time is 00:00:00


