PPA Report for pattern_detector_reset.v (Module: pattern_detector_reset)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 2
FF Count: 9
IO Count: 4
Cell Count: 28

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 888.89 MHz
Reg-to-Reg Critical Path Delay: 0.988 ns

POWER METRICS:
-------------
Total Power Consumption: 0.451 W
