arch	circuit	vpr_revision	vpr_status	min_chan_width	critical_path_delay	pack_time	place_time	min_chan_width_route_time	crit_path_route_time	routed_wirelength	max_odin_mem	max_abc_mem	max_vpr_mem	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_clb	num_io	num_outputs	num_memories	num_mult	error	
k6_N10_mem32K_40nm.xml	ch_intrinsics.v	a6e4991-dirty	success	42	3.78202	0.212915	0.399326	1.0242	0.07143	3788	7748	29968	123788	765	895	415	43	99	130	1	0		
k6_N10_mem32K_40nm.xml	diffeq1.v	a6e4991-dirty	success	52	21.406	0.262645	0.744898	7.31748	0.458145	10887	6392	30668	124364	1004	941	718	50	162	96	0	5		
