
---------- Begin Simulation Statistics ----------
final_tick                               1509888272994                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 847554                       # Simulator instruction rate (inst/s)
host_mem_usage                               10765288                       # Number of bytes of host memory used
host_op_rate                                  1256133                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1212.65                       # Real time elapsed on the host
host_tick_rate                             1245112291                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1027788100                       # Number of instructions simulated
sim_ops                                    1523252744                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.509888                       # Number of seconds simulated
sim_ticks                                1509888272994                       # Number of ticks simulated
system.cpu0.Branches                          2780018                       # Number of branches fetched
system.cpu0.committedInsts                   27788099                       # Number of instructions committed
system.cpu0.committedOps                     52797721                       # Number of ops (including micro ops) committed
system.cpu0.dtb.rdAccesses                   11113063                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         5446                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    5557395                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                            8                       # TLB misses on write requests
system.cpu0.idle_fraction                    0.949022                       # Percentage of idle cycles
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                   38902351                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                           46                       # TLB misses on write requests
system.cpu0.not_idle_fraction                0.050978                       # Percentage of non-idle cycles
system.cpu0.numCycles                       231143715                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles              11783209.508861                       # Number of busy cycles
system.cpu0.num_cc_register_reads            13899961                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes           16672913                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts      2779471                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                  1214                       # Number of float alu accesses
system.cpu0.num_fp_insts                         1214                       # number of float instructions
system.cpu0.num_fp_register_reads                1401                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                679                       # number of times the floating registers were written
system.cpu0.num_func_calls                        384                       # number of times a function call or return occured
system.cpu0.num_idle_cycles              219360505.491139                       # Number of idle cycles
system.cpu0.num_int_alu_accesses             52796880                       # Number of integer alu accesses
system.cpu0.num_int_insts                    52796880                       # number of integer instructions
system.cpu0.num_int_register_reads          105592520                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          44459432                       # number of times the integer registers were written
system.cpu0.num_load_insts                   11113060                       # Number of load instructions
system.cpu0.num_mem_refs                     16670454                       # number of memory refs
system.cpu0.num_store_insts                   5557394                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                  336      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                 36126368     68.42%     68.42% # Class of executed instruction
system.cpu0.op_class::IntMult                       5      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::IntDiv                       28      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatAdd                    144      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAlu                     104      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdCvt                      54      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdMisc                    228      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::MemRead                11113000     21.05%     89.47% # Class of executed instruction
system.cpu0.op_class::MemWrite                5556913     10.52%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                 60      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite               481      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  52797721                       # Class of executed instruction
system.cpu0.workload.numSyscalls                   12                       # Number of system calls
system.cpu1.Branches                        116148867                       # Number of branches fetched
system.cpu1.committedInsts                 1000000001                       # Number of instructions committed
system.cpu1.committedOps                   1470455023                       # Number of ops (including micro ops) committed
system.cpu1.dtb.rdAccesses                  152663212                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                        98031                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                   66167671                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                       137567                       # TLB misses on write requests
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                 1315786198                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                           63                       # TLB misses on write requests
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                      4534199018                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                4534199018                       # Number of busy cycles
system.cpu1.num_cc_register_reads           707772717                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes          841933082                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts     98544066                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses               5266799                       # Number of float alu accesses
system.cpu1.num_fp_insts                      5266799                       # number of float instructions
system.cpu1.num_fp_register_reads             2649026                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes            2643720                       # number of times the floating registers were written
system.cpu1.num_func_calls                     524458                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses           1469917108                       # Number of integer alu accesses
system.cpu1.num_int_insts                  1469917108                       # number of integer instructions
system.cpu1.num_int_register_reads         3014824309                       # number of times the integer registers were read
system.cpu1.num_int_register_writes        1321244081                       # number of times the integer registers were written
system.cpu1.num_load_insts                  152586979                       # Number of load instructions
system.cpu1.num_mem_refs                    218679635                       # number of memory refs
system.cpu1.num_store_insts                  66092656                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass               517472      0.04%      0.04% # Class of executed instruction
system.cpu1.op_class::IntAlu               1215042269     82.63%     82.67% # Class of executed instruction
system.cpu1.op_class::IntMult                36191513      2.46%     85.13% # Class of executed instruction
system.cpu1.op_class::IntDiv                       42      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::FloatAdd                  11187      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdAlu                     166      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdCmp                      18      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdCvt                     124      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdMisc                  12597      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     85.13% # Class of executed instruction
system.cpu1.op_class::MemRead               149971074     10.20%     95.33% # Class of executed instruction
system.cpu1.op_class::MemWrite               63469681      4.32%     99.64% # Class of executed instruction
system.cpu1.op_class::FloatMemRead            2615905      0.18%     99.82% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite           2622975      0.18%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                1470455023                       # Class of executed instruction
system.cpu1.workload.numSyscalls                   19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       888043                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2039015                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     39493607                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1135                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     78988173                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1135                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1509888272994                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             402034                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       569403                       # Transaction distribution
system.membus.trans_dist::CleanEvict           318640                       # Transaction distribution
system.membus.trans_dist::ReadExReq            748938                       # Transaction distribution
system.membus.trans_dist::ReadExResp           748938                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        402034                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      3189987                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      3189987                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3189987                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    110104000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    110104000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               110104000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1150972                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1150972    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1150972                       # Request fanout histogram
system.membus.reqLayer4.occupancy          5206607544                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         6153868842                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   1509888272994                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1509888272994                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     38901902                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        38901902                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     38901902                       # number of overall hits
system.cpu0.icache.overall_hits::total       38901902                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          449                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           449                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          449                       # number of overall misses
system.cpu0.icache.overall_misses::total          449                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst     40324968                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     40324968                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst     40324968                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     40324968                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     38902351                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     38902351                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     38902351                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     38902351                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000012                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000012                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 89810.619154                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 89810.619154                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 89810.619154                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 89810.619154                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks           18                       # number of writebacks
system.cpu0.icache.writebacks::total               18                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst          449                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          449                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst          449                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          449                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst     40025934                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     40025934                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst     40025934                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     40025934                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000012                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000012                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000012                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000012                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 89144.619154                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 89144.619154                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 89144.619154                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 89144.619154                       # average overall mshr miss latency
system.cpu0.icache.replacements                    18                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     38901902                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       38901902                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          449                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          449                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst     40324968                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     40324968                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     38902351                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     38902351                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 89810.619154                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 89810.619154                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst          449                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          449                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst     40025934                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     40025934                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 89144.619154                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 89144.619154                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1509888272994                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          426.762364                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           38902351                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              449                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         86642.207127                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            84249                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   426.762364                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.833520                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.833520                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          431                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        311219257                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       311219257                       # Number of data accesses
system.cpu0.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1509888272994                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1509888272994                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1509888272994                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1509888272994                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1509888272994                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1509888272994                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1509888272994                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     16322542                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16322542                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     16322542                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16322542                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       347916                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        347916                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       347916                       # number of overall misses
system.cpu0.dcache.overall_misses::total       347916                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  40151076399                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  40151076399                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  40151076399                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  40151076399                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     16670458                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16670458                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     16670458                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16670458                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.020870                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020870                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.020870                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020870                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 115404.512581                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 115404.512581                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 115404.512581                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 115404.512581                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks          522                       # number of writebacks
system.cpu0.dcache.writebacks::total              522                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       347916                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       347916                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       347916                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       347916                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  39919364343                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  39919364343                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  39919364343                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  39919364343                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.020870                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.020870                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.020870                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.020870                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 114738.512581                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 114738.512581                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 114738.512581                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 114738.512581                       # average overall mshr miss latency
system.cpu0.dcache.replacements                347908                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     10765403                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10765403                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       347660                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       347660                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data  40138937217                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  40138937217                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     11113063                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11113063                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.031284                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031284                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 115454.574058                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 115454.574058                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       347660                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       347660                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  39907395657                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  39907395657                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.031284                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.031284                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 114788.574058                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 114788.574058                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      5557139                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5557139                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data          256                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          256                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data     12139182                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     12139182                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5557395                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5557395                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.000046                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000046                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 47418.679688                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 47418.679688                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data          256                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          256                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data     11968686                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     11968686                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 46752.679688                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 46752.679688                       # average WriteReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1509888272994                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse            7.999996                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           16670458                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           347916                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            47.915181                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           167166                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     7.999996                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        133711580                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       133711580                       # Number of data accesses
system.cpu0.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON   1509888272994                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1509888272994                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst   1315785242                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      1315785242                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst   1315785242                       # number of overall hits
system.cpu1.icache.overall_hits::total     1315785242                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst          956                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           956                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst          956                       # number of overall misses
system.cpu1.icache.overall_misses::total          956                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst     97589646                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     97589646                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst     97589646                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     97589646                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst   1315786198                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   1315786198                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst   1315786198                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   1315786198                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 102081.219665                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 102081.219665                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 102081.219665                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 102081.219665                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          444                       # number of writebacks
system.cpu1.icache.writebacks::total              444                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst          956                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          956                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst          956                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          956                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst     96952950                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     96952950                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst     96952950                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     96952950                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 101415.219665                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 101415.219665                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 101415.219665                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 101415.219665                       # average overall mshr miss latency
system.cpu1.icache.replacements                   444                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst   1315785242                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     1315785242                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst          956                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          956                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst     97589646                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     97589646                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst   1315786198                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   1315786198                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 102081.219665                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 102081.219665                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst          956                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          956                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst     96952950                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     96952950                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 101415.219665                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 101415.219665                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1509888272994                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          509.720625                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         1315786198                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              956                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         1376345.395397                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            89244                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   509.720625                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.995548                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.995548                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      10526290540                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     10526290540                       # Number of data accesses
system.cpu1.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1509888272994                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1509888272994                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1509888272994                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1509888272994                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1509888272994                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1509888272994                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1509888272994                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    179685638                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       179685638                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    179685638                       # number of overall hits
system.cpu1.dcache.overall_hits::total      179685638                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     39145245                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      39145245                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     39145245                       # number of overall misses
system.cpu1.dcache.overall_misses::total     39145245                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 514422986409                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 514422986409                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 514422986409                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 514422986409                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    218830883                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    218830883                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    218830883                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    218830883                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.178884                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.178884                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.178884                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.178884                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 13141.391411                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 13141.391411                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 13141.391411                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 13141.391411                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     28211086                       # number of writebacks
system.cpu1.dcache.writebacks::total         28211086                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     39145245                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     39145245                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     39145245                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     39145245                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 488352253239                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 488352253239                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 488352253239                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 488352253239                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.178884                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.178884                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.178884                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.178884                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 12475.391411                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 12475.391411                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 12475.391411                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 12475.391411                       # average overall mshr miss latency
system.cpu1.dcache.replacements              39145237                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    117379749                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      117379749                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     35283463                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     35283463                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 403794782685                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 403794782685                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    152663212                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    152663212                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.231120                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.231120                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 11444.307003                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 11444.307003                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     35283463                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     35283463                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 380295996327                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 380295996327                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.231120                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.231120                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 10778.307003                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 10778.307003                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     62305889                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      62305889                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3861782                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3861782                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 110628203724                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 110628203724                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     66167671                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     66167671                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.058364                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.058364                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 28646.931319                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 28646.931319                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      3861782                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      3861782                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 108056256912                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 108056256912                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.058364                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.058364                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 27980.931319                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 27980.931319                       # average WriteReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1509888272994                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse            7.999996                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          218830883                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         39145245                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             5.590229                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           172161                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     7.999996                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       1789792309                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      1789792309                       # Number of data accesses
system.cpu1.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.l2.pwrStateResidencyTicks::UNDEFINED 1509888272994                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.data                 443                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                   7                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            38343144                       # number of demand (read+write) hits
system.l2.demand_hits::total                 38343594                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.data                443                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                  7                       # number of overall hits
system.l2.overall_hits::.cpu1.data           38343144                       # number of overall hits
system.l2.overall_hits::total                38343594                       # number of overall hits
system.l2.demand_misses::.cpu0.inst               449                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            347473                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst               949                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            802101                       # number of demand (read+write) misses
system.l2.demand_misses::total                1150972                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst              449                       # number of overall misses
system.l2.overall_misses::.cpu0.data           347473                       # number of overall misses
system.l2.overall_misses::.cpu1.inst              949                       # number of overall misses
system.l2.overall_misses::.cpu1.data           802101                       # number of overall misses
system.l2.overall_misses::total               1150972                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst     39569391                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  39563469594                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst     95919651                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  78816240531                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     118515199167                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst     39569391                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  39563469594                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst     95919651                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  78816240531                       # number of overall miss cycles
system.l2.overall_miss_latency::total    118515199167                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst             449                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          347916                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst             956                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        39145245                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             39494566                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst            449                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         347916                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst            956                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       39145245                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            39494566                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst              1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.998727                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.992678                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.020490                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.029143                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst             1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.998727                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.992678                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.020490                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.029143                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 88127.819599                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 113860.557781                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 101074.447840                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 98262.239457                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102969.663178                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 88127.819599                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 113860.557781                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 101074.447840                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 98262.239457                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102969.663178                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              569403                       # number of writebacks
system.l2.writebacks::total                    569403                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst          449                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       347473                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst          949                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       802101                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1150972                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst          449                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       347473                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst          949                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       802101                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1150972                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst     36504540                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  37191677372                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst     89439440                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  73341263972                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 110658885324                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst     36504540                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  37191677372                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst     89439440                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  73341263972                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 110658885324                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.998727                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.992678                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.020490                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.029143                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.998727                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.992678                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.020490                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.029143                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 81301.870824                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 107034.726071                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 94245.985248                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 91436.445001                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 96143.855215                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 81301.870824                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 107034.726071                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 94245.985248                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 91436.445001                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 96143.855215                       # average overall mshr miss latency
system.l2.replacements                         889163                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     28211608                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         28211608                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     28211608                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     28211608                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          462                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              462                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          462                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          462                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           15                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            15                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data              133                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data          3112967                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3113100                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data            123                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         748815                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              748938                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data     10383273                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  74018563677                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   74028946950                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data          256                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      3861782                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3862038                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.480469                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.193904                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.193923                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 84416.853659                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 98847.597440                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98845.227442                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data          123                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       748815                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         748938                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data      9543871                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  68907275914                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  68916819785                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.480469                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.193904                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.193923                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 77592.447154                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 92021.762270                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92019.392506                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu1.inst             7                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  7                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst          449                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst          949                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1398                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst     39569391                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst     95919651                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    135489042                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst          449                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst          956                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1405                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.992678                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.995018                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 88127.819599                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 101074.447840                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 96916.339056                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst          449                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst          949                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1398                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst     36504540                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst     89439440                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    125943980                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.992678                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.995018                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 81301.870824                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 94245.985248                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 90088.683834                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data          310                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     35230177                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          35230487                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       347350                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        53286                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          400636                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  39553086321                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   4797676854                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  44350763175                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       347660                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     35283463                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      35631123                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.999108                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.001510                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.011244                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 113870.984082                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 90036.348272                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 110700.893517                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       347350                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        53286                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       400636                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  37182133501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   4433988058                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  41616121559                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.999108                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.001510                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.011244                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 107045.151867                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 83211.125962                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 103875.142421                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1509888272994                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 260754.728088                       # Cycle average of tags in use
system.l2.tags.total_refs                    78988158                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1151307                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     68.607381                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     137.671285                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       86.894819                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data    84999.769634                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      224.906637                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data    175305.485714                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000300                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000189                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.185285                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000490                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.382136                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.568400                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        262144                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          331                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1611                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       260191                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.571429                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2212820151                       # Number of tag accesses
system.l2.tags.data_accesses               2212820151                       # Number of data accesses
system.l2.tags.repl_invalid                    262144                       # Number of initial replacements
system.l2.tags.repl_valid_tag                       0                       # Number of local replacements
system.l2.tags.repl_valid_data                 889163                       # Number of global replacements
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1509888272994                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst         28736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      22238272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         60736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      51334464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           73662208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        28736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        60736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         89472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     36441792                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        36441792                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst            449                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         347473                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst            949                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         802101                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1150972                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       569403                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             569403                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst            19032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         14728422                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst            40225                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         33998849                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              48786529                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst        19032                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst        40225                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            59257                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       24135423                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             24135423                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       24135423                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst           19032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        14728422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst           40225                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        33998849                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             72921952                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    569403.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples       449.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    347473.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples       949.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    802004.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000031652                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004962524192                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        35057                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        35057                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3194265                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             536362                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1150972                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     569403                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1150972                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   569403                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     97                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            279497                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             19762                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             19700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             19731                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             19732                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             19747                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             19710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             19708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             19737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             19723                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            19707                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            19749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            19710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            19736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            19729                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            19752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::16           279499                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::17            19739                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::18            19731                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::19            19739                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::20            19738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::21            19746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::22            19732                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::23            19719                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::24            19692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::25            19719                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::26            19715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::27            19758                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::28            19723                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::29            19732                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::30            19755                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::31            19708                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            242084                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2793                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2823                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2859                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2854                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2815                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::16           242101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::17             2861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::18             2852                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::19             2881                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::20             2936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::21             2862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::22             2829                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::23             2797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::24             2817                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::25             2781                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::26             2894                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::27             2854                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::28             2834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::29             2856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::30             2844                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::31             2793                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      56.06                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  43934701516                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3834715500                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             64065807016                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     38175.04                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                55667.04                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  0.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1150972                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               569403                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  933994                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  216881                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  27803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  34928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  35036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  35063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  35061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  35059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  35059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  35058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  35059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  35061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  35084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  36033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  35968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  40406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  35121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  35070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1720228                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean            64                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    64.000000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-71      1720228    100.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1720228                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        35057                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.828479                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.936506                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1400.427260                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191        35056    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::262144-270335            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         35057                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        35057                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.240779                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.228600                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.647965                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            30764     87.75%     87.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              152      0.43%     88.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4134     11.79%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                7      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         35057                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               73656000                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    6208                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                36438592                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                73662208                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             36441792                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        48.78                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        24.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     48.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     24.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.38                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.25                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.13                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1509885399204                       # Total gap between requests
system.mem_ctrls.avgGap                     877649.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst        28736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     22238272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        60736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     51328256                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     36438592                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 19031.871770895057                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 14728422.226833449677                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 40225.492896613388                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 33994737.834621205926                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 24133303.537582214922                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst          449                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       347473                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst          949                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       802101                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       569403                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     18317031                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  23046734031                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     50895186                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  40949860768                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 83073259651986                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     40795.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     66326.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     53630.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     51053.25                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 145895366.99                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     0.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         1341432932.109616                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         2368145060.920042                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        1578389471.569118                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy       671840276.351945                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     131066639167.768539                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     44446653582.215645                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     462143548111.592224                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       643616648603.882324                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        426.267731                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1402860561356                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  67874450000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  39153261638                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         1341049325.613617                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         2367467847.913693                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        1578348328.033117                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       671295334.415941                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     131066639167.768539                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     44449996910.348885                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     462141240027.194336                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       643616036942.642456                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        426.267326                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 1402849797513                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  67874450000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  39164025481                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1509888272994                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          35632528                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     28781011                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          462                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        11601297                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3862038                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3862038                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1405                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     35631123                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          916                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1043740                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         2356                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    117435727                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             118482739                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        29888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     22300032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side        89600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   4310805184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4333224704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          889163                       # Total snoops (count)
system.tol2bus.snoopTraffic                  36441792                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         40383729                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000028                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.005301                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               40382594    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1135      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           40383729                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        45092300229                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       39106099755                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            955044                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         347904400                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            448883                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
