

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix_1'
================================================================
* Date:           Fri Dec  6 20:46:00 2019

* Version:        2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.40|     3.903|        1.27|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  45721|  45721|  45721|  45721|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                     |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  45720|  45720|      5715|          -|          -|     8|    no    |
        | + Loop 1.1          |   5712|   5712|       408|          -|          -|    14|    no    |
        |  ++ Loop 1.1.1      |    406|    406|        29|          -|          -|    14|    no    |
        |   +++ Loop 1.1.1.1  |     11|     11|        11|          -|          -|     1|    no    |
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|     17|       -|      -|
|Expression       |        -|      -|       0|    765|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        8|      -|      13|      2|
|Multiplexer      |        -|      -|       -|    315|
|Register         |        -|      -|    1662|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        8|     17|    1675|   1082|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        2|      7|       1|      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------------------------+--------------------------------------+--------------+
    |                  Instance                 |                Module                |  Expression  |
    +-------------------------------------------+--------------------------------------+--------------+
    |network_mac_muladd_5ns_9ns_9s_13_3_1_U131  |network_mac_muladd_5ns_9ns_9s_13_3_1  | i0 * i1 + i2 |
    |network_mul_mul_15s_16s_30_3_1_U116        |network_mul_mul_15s_16s_30_3_1        |    i0 * i1   |
    |network_mul_mul_15s_16s_30_3_1_U117        |network_mul_mul_15s_16s_30_3_1        |    i0 * i1   |
    |network_mul_mul_15s_16s_30_3_1_U118        |network_mul_mul_15s_16s_30_3_1        |    i0 * i1   |
    |network_mul_mul_15s_16s_30_3_1_U119        |network_mul_mul_15s_16s_30_3_1        |    i0 * i1   |
    |network_mul_mul_15s_16s_30_3_1_U120        |network_mul_mul_15s_16s_30_3_1        |    i0 * i1   |
    |network_mul_mul_15s_16s_30_3_1_U121        |network_mul_mul_15s_16s_30_3_1        |    i0 * i1   |
    |network_mul_mul_15s_16s_30_3_1_U122        |network_mul_mul_15s_16s_30_3_1        |    i0 * i1   |
    |network_mul_mul_15s_16s_30_3_1_U123        |network_mul_mul_15s_16s_30_3_1        |    i0 * i1   |
    |network_mul_mul_15s_16s_30_3_1_U124        |network_mul_mul_15s_16s_30_3_1        |    i0 * i1   |
    |network_mul_mul_15s_16s_30_3_1_U125        |network_mul_mul_15s_16s_30_3_1        |    i0 * i1   |
    |network_mul_mul_15s_16s_30_3_1_U126        |network_mul_mul_15s_16s_30_3_1        |    i0 * i1   |
    |network_mul_mul_15s_16s_30_3_1_U127        |network_mul_mul_15s_16s_30_3_1        |    i0 * i1   |
    |network_mul_mul_15s_16s_30_3_1_U128        |network_mul_mul_15s_16s_30_3_1        |    i0 * i1   |
    |network_mul_mul_15s_16s_30_3_1_U129        |network_mul_mul_15s_16s_30_3_1        |    i0 * i1   |
    |network_mul_mul_15s_16s_30_3_1_U130        |network_mul_mul_15s_16s_30_3_1        |    i0 * i1   |
    |network_mul_mul_16s_15s_30_3_1_U132        |network_mul_mul_16s_15s_30_3_1        |    i0 * i1   |
    +-------------------------------------------+--------------------------------------+--------------+

    * Memory: 
    +-------------------------+----------------------------------------------+---------+----+----+------+-----+------+-------------+
    |          Memory         |                    Module                    | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+----------------------------------------------+---------+----+----+------+-----+------+-------------+
    |SeparableConv2D_1_b_s_U  |pointwise_conv2d_fix_1_SeparableConv2D_1_b_s  |        0|  13|   2|     8|   13|     1|          104|
    |SeparableConv2D_1_w_s_U  |pointwise_conv2d_fix_1_SeparableConv2D_1_w_s  |        8|   0|   0|   128|   15|     1|         1920|
    +-------------------------+----------------------------------------------+---------+----+----+------+-----+------+-------------+
    |Total                    |                                              |        8|  13|   2|   136|   28|     2|         2024|
    +-------------------------+----------------------------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |buffer_2_s_fu_1352_p2  |     +    |      0|  0|  16|          16|          16|
    |next_mul_fu_546_p2     |     +    |      0|  0|  13|          11|           8|
    |out_d_2_fu_558_p2      |     +    |      0|  0|  13|           4|           1|
    |out_h_2_fu_816_p2      |     +    |      0|  0|  13|           4|           1|
    |out_w_2_fu_858_p2      |     +    |      0|  0|  13|           4|           1|
    |tmp10_fu_1218_p2       |     +    |      0|  0|  16|          16|          16|
    |tmp11_fu_1268_p2       |     +    |      0|  0|  16|          16|          16|
    |tmp12_fu_1246_p2       |     +    |      0|  0|  23|          16|          16|
    |tmp13_fu_1260_p2       |     +    |      0|  0|  23|          16|          16|
    |tmp1_fu_1339_p2        |     +    |      0|  0|  16|          16|          16|
    |tmp2_fu_1334_p2        |     +    |      0|  0|  23|          16|          16|
    |tmp3_fu_1097_p2        |     +    |      0|  0|  23|          16|          16|
    |tmp4_fu_1168_p2        |     +    |      0|  0|  16|          16|          16|
    |tmp5_fu_1132_p2        |     +    |      0|  0|  23|          16|          16|
    |tmp6_fu_1163_p2        |     +    |      0|  0|  16|          16|          16|
    |tmp7_fu_1272_p2        |     +    |      0|  0|  16|          16|          16|
    |tmp8_fu_1223_p2        |     +    |      0|  0|  16|          16|          16|
    |tmp9_fu_1195_p2        |     +    |      0|  0|  23|          16|          16|
    |tmp_18_fu_1302_p2      |     +    |      0|  0|  12|          12|          12|
    |tmp_30_fu_868_p2       |     +    |      0|  0|  15|           9|           9|
    |tmp_31_10_fu_982_p2    |     +    |      0|  0|  12|          12|          11|
    |tmp_31_11_fu_1004_p2   |     +    |      0|  0|  12|          12|          12|
    |tmp_31_12_fu_1009_p2   |     +    |      0|  0|  12|          12|          12|
    |tmp_31_13_fu_1048_p2   |     +    |      0|  0|  12|          12|          12|
    |tmp_31_14_fu_1053_p2   |     +    |      0|  0|  12|          12|          12|
    |tmp_31_1_fu_876_p2     |     +    |      0|  0|  14|          10|           8|
    |tmp_31_2_fu_882_p2     |     +    |      0|  0|  14|          10|           9|
    |tmp_31_3_fu_903_p2     |     +    |      0|  0|  14|          10|          10|
    |tmp_31_4_fu_908_p2     |     +    |      0|  0|  13|          11|          10|
    |tmp_31_5_fu_922_p2     |     +    |      0|  0|  13|          11|          10|
    |tmp_31_6_fu_927_p2     |     +    |      0|  0|  13|          11|          11|
    |tmp_31_7_fu_948_p2     |     +    |      0|  0|  13|          11|          11|
    |tmp_31_8_fu_953_p2     |     +    |      0|  0|  13|          11|          10|
    |tmp_31_9_fu_977_p2     |     +    |      0|  0|  13|          11|          10|
    |tmp_31_s_fu_1092_p2    |     +    |      0|  0|  12|          12|          12|
    |tmp_33_fu_1291_p2      |     +    |      0|  0|  15|           7|           7|
    |tmp_39_fu_1348_p2      |     +    |      0|  0|  16|          16|          16|
    |tmp_fu_1343_p2         |     +    |      0|  0|  16|          16|          16|
    |tmp_14_fu_846_p2       |     -    |      0|  0|  15|           9|           9|
    |exitcond1_fu_852_p2    |   icmp   |      0|  0|   9|           4|           3|
    |exitcond2_fu_810_p2    |   icmp   |      0|  0|   9|           4|           3|
    |exitcond3_fu_552_p2    |   icmp   |      0|  0|  11|           4|           5|
    |exitcond_fu_1277_p2    |   icmp   |      0|  0|  11|           5|           6|
    |tmp_34_15_fu_592_p2    |    or    |      0|  0|   7|           7|           2|
    |tmp_34_16_fu_603_p2    |    or    |      0|  0|   7|           7|           2|
    |tmp_34_17_fu_614_p2    |    or    |      0|  0|   7|           7|           3|
    |tmp_34_18_fu_625_p2    |    or    |      0|  0|   7|           7|           3|
    |tmp_34_19_fu_636_p2    |    or    |      0|  0|   7|           7|           3|
    |tmp_34_20_fu_647_p2    |    or    |      0|  0|   7|           7|           3|
    |tmp_34_21_fu_658_p2    |    or    |      0|  0|   7|           7|           4|
    |tmp_34_22_fu_669_p2    |    or    |      0|  0|   7|           7|           4|
    |tmp_34_23_fu_680_p2    |    or    |      0|  0|   7|           7|           4|
    |tmp_34_24_fu_691_p2    |    or    |      0|  0|   7|           7|           4|
    |tmp_34_25_fu_702_p2    |    or    |      0|  0|   7|           7|           4|
    |tmp_34_26_fu_713_p2    |    or    |      0|  0|   7|           7|           4|
    |tmp_34_27_fu_724_p2    |    or    |      0|  0|   7|           7|           4|
    |tmp_34_28_fu_735_p2    |    or    |      0|  0|   7|           7|           4|
    |tmp_34_s_fu_581_p2     |    or    |      0|  0|   7|           7|           1|
    |buffer_1_fu_1370_p3    |  select  |      0|  0|  15|           1|           1|
    |in_d_1_15_fu_1296_p2   |    xor   |      0|  0|   6|           5|           6|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 765|         612|         537|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+-----+-----------+-----+-----------+
    |              Name              | LUT | Input Size| Bits| Total Bits|
    +--------------------------------+-----+-----------+-----+-----------+
    |SeparableConv2D_1_w_s_address0  |   15|          3|    7|         21|
    |ap_NS_fsm                       |  149|         33|    1|         33|
    |buffer1_reg_512                 |    9|          2|   16|         32|
    |in_d_reg_522                    |    9|          2|    5|         10|
    |input_r_address0                |   44|          9|   14|        126|
    |input_r_address1                |   44|          9|   14|        126|
    |out_d_reg_468                   |    9|          2|    4|          8|
    |out_h_reg_490                   |    9|          2|    4|          8|
    |out_w_reg_501                   |    9|          2|    4|          8|
    |phi_mul_reg_479                 |    9|          2|   11|         22|
    |reg_533                         |    9|          2|   16|         32|
    +--------------------------------+-----+-----------+-----+-----------+
    |Total                           |  315|         68|   96|        426|
    +--------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |SeparableConv2D_1_w_33_reg_2138  |  15|   0|   15|          0|
    |ap_CS_fsm                        |  32|   0|   32|          0|
    |buffer1_reg_512                  |  16|   0|   16|          0|
    |buffer_cast_reg_1582             |  16|   0|   16|          0|
    |in_d_1_15_reg_2113               |   5|   0|    5|          0|
    |in_d_reg_522                     |   5|   0|    5|          0|
    |next_mul_reg_1484                |  11|   0|   11|          0|
    |out_d_2_reg_1492                 |   4|   0|    4|          0|
    |out_d_reg_468                    |   4|   0|    4|          0|
    |out_h_2_reg_1665                 |   4|   0|    4|          0|
    |out_h_reg_490                    |   4|   0|    4|          0|
    |out_w_2_reg_1678                 |   4|   0|    4|          0|
    |out_w_reg_501                    |   4|   0|    4|          0|
    |phi_mul_cast_reg_1479            |  11|   0|   12|          1|
    |phi_mul_reg_479                  |  11|   0|   11|          0|
    |reg_533                          |  16|   0|   16|          0|
    |reg_538                          |  16|   0|   16|          0|
    |tmp12_reg_2080                   |  16|   0|   16|          0|
    |tmp13_reg_2085                   |  16|   0|   16|          0|
    |tmp2_reg_2158                    |  16|   0|   16|          0|
    |tmp3_reg_1955                    |  16|   0|   16|          0|
    |tmp4_reg_2020                    |  16|   0|   16|          0|
    |tmp5_reg_1990                    |  16|   0|   16|          0|
    |tmp7_reg_2095                    |  16|   0|   16|          0|
    |tmp8_reg_2065                    |  16|   0|   16|          0|
    |tmp9_reg_2045                    |  16|   0|   16|          0|
    |tmp_11_reg_1502                  |   3|   0|    7|          4|
    |tmp_14_reg_1670                  |   8|   0|    9|          1|
    |tmp_18_reg_2118                  |  12|   0|   12|          0|
    |tmp_30_cast_cast2_reg_1706       |  11|   0|   11|          0|
    |tmp_30_cast_cast3_reg_1785       |  12|   0|   12|          0|
    |tmp_30_cast_cast_reg_1691        |  10|   0|   10|          0|
    |tmp_30_cast_reg_2090             |  13|   0|   13|          0|
    |tmp_30_reg_1683                  |   9|   0|    9|          0|
    |tmp_31_10_reg_1820               |  12|   0|   12|          0|
    |tmp_31_11_reg_1855               |  12|   0|   12|          0|
    |tmp_31_12_reg_1860               |  12|   0|   12|          0|
    |tmp_31_13_reg_1905               |  12|   0|   12|          0|
    |tmp_31_14_reg_1910               |  12|   0|   12|          0|
    |tmp_31_1_reg_1696                |  10|   0|   10|          0|
    |tmp_31_2_reg_1701                |  10|   0|   10|          0|
    |tmp_31_3_reg_1725                |  10|   0|   10|          0|
    |tmp_31_4_reg_1730                |  11|   0|   11|          0|
    |tmp_31_5_reg_1745                |  11|   0|   11|          0|
    |tmp_31_6_reg_1750                |  11|   0|   11|          0|
    |tmp_31_7_reg_1775                |  11|   0|   11|          0|
    |tmp_31_8_reg_1780                |  11|   0|   11|          0|
    |tmp_31_9_reg_1815                |  11|   0|   11|          0|
    |tmp_31_reg_2123                  |  13|   0|   13|          0|
    |tmp_31_s_reg_1950                |  12|   0|   12|          0|
    |tmp_33_reg_2108                  |   7|   0|    7|          0|
    |tmp_35_reg_2153                  |  30|   0|   30|          0|
    |tmp_36_10_cast_reg_1632          |  30|   0|   30|          0|
    |tmp_36_11_cast_reg_1637          |  30|   0|   30|          0|
    |tmp_36_12_cast_reg_1642          |  30|   0|   30|          0|
    |tmp_36_13_cast_reg_1647          |  30|   0|   30|          0|
    |tmp_36_14_cast_reg_1652          |  30|   0|   30|          0|
    |tmp_36_1_cast_reg_1587           |  30|   0|   30|          0|
    |tmp_36_2_cast_reg_1592           |  30|   0|   30|          0|
    |tmp_36_3_cast_reg_1597           |  30|   0|   30|          0|
    |tmp_36_4_cast_reg_1602           |  30|   0|   30|          0|
    |tmp_36_5_cast_reg_1607           |  30|   0|   30|          0|
    |tmp_36_6_cast_reg_1612           |  30|   0|   30|          0|
    |tmp_36_7_cast_reg_1617           |  30|   0|   30|          0|
    |tmp_36_8_cast_reg_1622           |  30|   0|   30|          0|
    |tmp_36_9_cast_reg_1627           |  30|   0|   30|          0|
    |tmp_36_cast_reg_1657             |  30|   0|   30|          0|
    |tmp_37_10_reg_2005               |  30|   0|   30|          0|
    |tmp_37_11_reg_2030               |  30|   0|   30|          0|
    |tmp_37_12_reg_2035               |  30|   0|   30|          0|
    |tmp_37_13_reg_2055               |  30|   0|   30|          0|
    |tmp_37_14_reg_2060               |  30|   0|   30|          0|
    |tmp_37_1_reg_1825                |  30|   0|   30|          0|
    |tmp_37_2_reg_1830                |  30|   0|   30|          0|
    |tmp_37_3_reg_1875                |  30|   0|   30|          0|
    |tmp_37_4_reg_1880                |  30|   0|   30|          0|
    |tmp_37_5_reg_1920                |  30|   0|   30|          0|
    |tmp_37_6_reg_1925                |  30|   0|   30|          0|
    |tmp_37_7_reg_1965                |  30|   0|   30|          0|
    |tmp_37_8_reg_1970                |  30|   0|   30|          0|
    |tmp_37_9_reg_2000                |  30|   0|   30|          0|
    |tmp_37_s_reg_2075                |  30|   0|   30|          0|
    |tmp_39_10_reg_2025               |  16|   0|   16|          0|
    |tmp_39_12_reg_2050               |  16|   0|   16|          0|
    |tmp_39_14_reg_2070               |  16|   0|   16|          0|
    |tmp_39_1_reg_1865                |  16|   0|   16|          0|
    |tmp_39_2_reg_1870                |  16|   0|   16|          0|
    |tmp_39_4_reg_1915                |  16|   0|   16|          0|
    |tmp_39_6_reg_1960                |  16|   0|   16|          0|
    |tmp_39_8_reg_1995                |  16|   0|   16|          0|
    |tmp_reg_2163                     |  16|   0|   16|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |1662|   0| 1668|          6|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.1 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.1 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.1 | return value |
|ap_done            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.1 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.1 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.1 | return value |
|input_r_address0   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce0        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q0         |  in |   16|  ap_memory |         input_r        |     array    |
|input_r_address1   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce1        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q1         |  in |   16|  ap_memory |         input_r        |     array    |
|output_r_address0  | out |   14|  ap_memory |        output_r        |     array    |
|output_r_ce0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_we0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_d0        | out |   16|  ap_memory |        output_r        |     array    |
+-------------------+-----+-----+------------+------------------------+--------------+

