/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire [9:0] _07_;
  wire [9:0] _08_;
  wire [19:0] _09_;
  wire [14:0] _10_;
  wire [5:0] _11_;
  reg [17:0] _12_;
  wire celloutsig_0_11z;
  wire [38:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [14:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [11:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [8:0] celloutsig_0_29z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [10:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [5:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [10:0] celloutsig_0_39z;
  wire [6:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [4:0] celloutsig_0_41z;
  wire [19:0] celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire [19:0] celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire [2:0] celloutsig_0_46z;
  wire [5:0] celloutsig_0_47z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_55z;
  wire [7:0] celloutsig_0_57z;
  wire celloutsig_0_58z;
  wire celloutsig_0_59z;
  wire [14:0] celloutsig_0_5z;
  wire celloutsig_0_62z;
  wire celloutsig_0_6z;
  wire celloutsig_0_74z;
  wire celloutsig_0_75z;
  wire celloutsig_0_77z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_82z;
  wire celloutsig_0_85z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [2:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [3:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [8:0] celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [17:0] celloutsig_1_7z;
  wire [14:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = ~(celloutsig_0_2z[2] & _00_);
  assign celloutsig_0_85z = ~(celloutsig_0_8z & celloutsig_0_19z);
  assign celloutsig_0_15z = ~(celloutsig_0_11z & celloutsig_0_12z[34]);
  assign celloutsig_0_30z = ~(celloutsig_0_6z & celloutsig_0_8z);
  assign celloutsig_0_19z = !(celloutsig_0_8z ? celloutsig_0_11z : celloutsig_0_15z);
  assign celloutsig_0_40z = ~(in_data[90] | celloutsig_0_39z[3]);
  assign celloutsig_0_58z = ~(celloutsig_0_42z[18] | celloutsig_0_36z[4]);
  assign celloutsig_1_19z = ~(celloutsig_1_14z | celloutsig_1_12z[1]);
  assign celloutsig_0_23z = ~celloutsig_0_19z;
  assign celloutsig_0_37z = ~celloutsig_0_11z;
  assign celloutsig_0_49z = ~celloutsig_0_24z;
  assign celloutsig_0_75z = ~_01_;
  assign celloutsig_1_11z = ~celloutsig_1_1z[7];
  assign celloutsig_0_14z = ~celloutsig_0_3z[3];
  assign celloutsig_0_43z = ~((celloutsig_0_19z | celloutsig_0_20z) & celloutsig_0_30z);
  assign celloutsig_0_55z = ~((celloutsig_0_50z | celloutsig_0_40z) & celloutsig_0_4z);
  assign celloutsig_1_5z = ~((celloutsig_1_1z[0] | celloutsig_1_3z) & in_data[134]);
  assign celloutsig_0_13z = ~((celloutsig_0_9z[0] | celloutsig_0_1z) & celloutsig_0_4z);
  assign celloutsig_0_33z = ~((celloutsig_0_32z[1] | celloutsig_0_3z[6]) & (in_data[41] | celloutsig_0_14z));
  assign celloutsig_1_4z = ~((celloutsig_1_3z | celloutsig_1_2z[3]) & (_02_ | celloutsig_1_1z[0]));
  assign celloutsig_1_3z = _04_ | in_data[189];
  assign celloutsig_1_16z = _05_ | celloutsig_1_14z;
  assign celloutsig_0_11z = celloutsig_0_7z[1] | _06_;
  reg [6:0] _36_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _36_ <= 7'h00;
    else _36_ <= in_data[7:1];
  assign { _09_[10:8], _06_, _09_[6], _00_, _09_[4] } = _36_;
  reg [9:0] _37_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _37_ <= 10'h000;
    else _37_ <= { celloutsig_0_3z[5:4], celloutsig_0_23z, _07_[6:3], _03_, _07_[1], celloutsig_0_11z };
  assign { _08_[9:2], _01_, _08_[0] } = _37_;
  reg [19:0] _38_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _38_ <= 20'h00000;
    else _38_ <= { celloutsig_0_28z, celloutsig_0_75z, celloutsig_0_31z, celloutsig_0_33z, celloutsig_0_82z, celloutsig_0_49z, celloutsig_0_45z, celloutsig_0_15z, celloutsig_0_77z, _09_[10:8], _06_, _09_[6], _00_, _09_[4], celloutsig_0_74z, celloutsig_0_62z, celloutsig_0_11z, celloutsig_0_50z };
  assign out_data[51:32] = _38_;
  reg [14:0] _39_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _39_ <= 15'h0000;
    else _39_ <= in_data[165:151];
  assign { _02_, _04_, _10_[12:0] } = _39_;
  reg [5:0] _40_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _40_ <= 6'h00;
    else _40_ <= { celloutsig_1_1z[8:7], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_6z };
  assign { _11_[5:4], _05_, _11_[2:0] } = _40_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _12_ <= 18'h00000;
    else _12_ <= { celloutsig_0_3z, celloutsig_0_7z, _09_[10:8], _06_, _09_[6], _00_, _09_[4], celloutsig_0_4z };
  reg [5:0] _42_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _42_ <= 6'h00;
    else _42_ <= { in_data[44:42], celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_1z };
  assign { _07_[6:3], _03_, _07_[1] } = _42_;
  assign celloutsig_0_44z = { _08_[6:2], celloutsig_0_15z, celloutsig_0_27z, celloutsig_0_33z, celloutsig_0_17z } / { 1'h1, celloutsig_0_12z[19:13], celloutsig_0_36z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_33z, celloutsig_0_21z };
  assign celloutsig_1_10z = celloutsig_1_9z[9:3] == { celloutsig_1_4z, _11_[5:4], _05_, _11_[2:0] };
  assign celloutsig_0_45z = { celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_1z } === celloutsig_0_42z[19:15];
  assign celloutsig_0_59z = { celloutsig_0_57z[5:1], celloutsig_0_43z } === { in_data[92:88], celloutsig_0_17z };
  assign celloutsig_0_77z = { in_data[19:17], celloutsig_0_59z, celloutsig_0_4z } === { _07_[5:3], _03_, celloutsig_0_58z };
  assign celloutsig_0_8z = { celloutsig_0_3z[4:3], celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_1z } === in_data[72:68];
  assign celloutsig_0_28z = { celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_16z, celloutsig_0_14z } >= { celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_21z };
  assign celloutsig_1_18z = { celloutsig_1_15z[2:0], celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_14z, celloutsig_1_6z, celloutsig_1_11z } > { celloutsig_1_2z[4:0], celloutsig_1_4z, celloutsig_1_16z, celloutsig_1_2z, celloutsig_1_12z, celloutsig_1_16z };
  assign celloutsig_0_1z = { _09_[10:8], _06_, _09_[6], _00_ } > in_data[7:2];
  assign celloutsig_0_25z = { _12_[16:11], celloutsig_0_4z, celloutsig_0_17z, celloutsig_0_4z, celloutsig_0_22z, _12_ } > { celloutsig_0_22z[13:10], celloutsig_0_22z, celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_7z, _07_[6:3], _03_, _07_[1], celloutsig_0_23z, celloutsig_0_23z, celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_17z, celloutsig_0_11z, celloutsig_0_17z };
  assign celloutsig_0_6z = { _09_[10:8], _06_, _09_[6], _00_ } && { in_data[58:54], celloutsig_0_4z };
  assign celloutsig_0_74z = ! { celloutsig_0_12z[35:31], celloutsig_0_49z };
  assign celloutsig_0_20z = ! { celloutsig_0_14z, celloutsig_0_2z };
  assign celloutsig_0_26z = ! { celloutsig_0_17z, celloutsig_0_6z, celloutsig_0_25z };
  assign celloutsig_0_50z = celloutsig_0_47z[4:2] < { celloutsig_0_3z[1], celloutsig_0_37z, celloutsig_0_31z };
  assign celloutsig_1_14z = { in_data[132:131], celloutsig_1_3z, celloutsig_1_6z } < { _11_[4], _05_, _11_[2:1] };
  assign celloutsig_1_9z = { _02_, _04_, _10_[12:0] } % { 1'h1, celloutsig_1_7z[14:3], celloutsig_1_5z, celloutsig_1_6z };
  assign celloutsig_0_29z = { _12_[12:5], celloutsig_0_28z } % { 1'h1, celloutsig_0_2z[2:1], celloutsig_0_26z, celloutsig_0_7z, celloutsig_0_8z, in_data[0] };
  assign celloutsig_0_3z = in_data[29:23] * { celloutsig_0_2z[1:0], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_39z = { celloutsig_0_24z, celloutsig_0_29z, celloutsig_0_23z } * in_data[92:82];
  assign celloutsig_0_57z = { celloutsig_0_7z[1:0], _07_[6:3], _03_, _07_[1] } * { celloutsig_0_32z[6:0], celloutsig_0_8z };
  assign celloutsig_1_15z = { celloutsig_1_9z[8:6], celloutsig_1_5z } * { celloutsig_1_1z[3], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_14z };
  assign celloutsig_0_27z = { celloutsig_0_12z[23:13], celloutsig_0_26z } * { _12_[14:5], celloutsig_0_25z, celloutsig_0_21z };
  assign celloutsig_0_2z = { _09_[8], _06_, celloutsig_0_1z, celloutsig_0_1z } * { _06_, _09_[6], _00_, celloutsig_0_1z };
  assign celloutsig_0_16z = { in_data[19:12], celloutsig_0_15z, celloutsig_0_11z } != { celloutsig_0_9z, _09_[10:8], _06_, _09_[6], _00_, _09_[4] };
  assign celloutsig_0_21z = { _09_[10:8], _06_, _09_[6], _00_, celloutsig_0_20z, celloutsig_0_8z, _09_[10:8], _06_, _09_[6], _00_, _09_[4] } != { celloutsig_0_12z[33:23], celloutsig_0_7z, celloutsig_0_16z };
  assign celloutsig_0_24z = { celloutsig_0_9z, celloutsig_0_16z } != { _09_[8], celloutsig_0_7z };
  assign celloutsig_0_31z = { celloutsig_0_12z[31:29], celloutsig_0_28z } != { _07_[4:3], _03_, celloutsig_0_11z };
  assign celloutsig_0_22z = ~ { celloutsig_0_12z[19:6], celloutsig_0_4z };
  assign celloutsig_1_6z = | { celloutsig_1_2z[2:1], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_0_62z = ^ { celloutsig_0_44z[10:2], celloutsig_0_23z, celloutsig_0_55z, celloutsig_0_19z, celloutsig_0_24z, celloutsig_0_25z };
  assign celloutsig_0_82z = ^ { celloutsig_0_27z[11:9], celloutsig_0_13z, celloutsig_0_46z };
  assign celloutsig_0_17z = ^ { celloutsig_0_3z[3:0], _09_[10:8], _06_, _09_[6], _00_, _09_[4] };
  assign celloutsig_0_5z = { in_data[46:39], _09_[10:8], _06_, _09_[6], _00_, _09_[4] } << { in_data[91:83], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_7z = celloutsig_0_5z[8:6] >> celloutsig_0_3z[4:2];
  assign celloutsig_1_1z = { _02_, _04_, _10_[12:6] } >> in_data[128:120];
  assign celloutsig_0_9z = in_data[14:12] >> { celloutsig_0_3z[4:3], celloutsig_0_8z };
  assign celloutsig_0_36z = { celloutsig_0_27z[3:0], celloutsig_0_11z, celloutsig_0_11z } >>> { _09_[8], _06_, _09_[6], celloutsig_0_19z, celloutsig_0_25z, celloutsig_0_19z };
  assign celloutsig_0_41z = { _07_[6:4], celloutsig_0_20z, celloutsig_0_19z } >>> celloutsig_0_12z[27:23];
  assign celloutsig_0_42z = { celloutsig_0_12z[21:3], celloutsig_0_37z } >>> { celloutsig_0_12z[26:10], celloutsig_0_9z };
  assign celloutsig_0_46z = { _09_[8], _06_, celloutsig_0_13z } >>> { celloutsig_0_41z[1:0], celloutsig_0_30z };
  assign celloutsig_0_47z = celloutsig_0_29z[8:3] >>> { celloutsig_0_32z[5:3], celloutsig_0_9z };
  assign celloutsig_1_7z = { _10_[11:0], celloutsig_1_2z } >>> { in_data[129:114], celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_0_12z = { celloutsig_0_5z[13:1], celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_4z } >>> { celloutsig_0_5z[4:2], celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_9z };
  assign celloutsig_1_12z = { celloutsig_1_2z[5:4], celloutsig_1_6z } - in_data[105:103];
  assign celloutsig_0_32z = in_data[36:26] - { celloutsig_0_12z[10:7], _09_[10:8], _06_, _09_[6], _00_, _09_[4] };
  assign celloutsig_1_2z = _10_[6:1] ^ celloutsig_1_1z[5:0];
  assign { _07_[9:7], _07_[2], _07_[0] } = { celloutsig_0_3z[5:4], celloutsig_0_23z, _03_, celloutsig_0_11z };
  assign _08_[1] = _01_;
  assign { _09_[19:11], _09_[7], _09_[5], _09_[3:0] } = { celloutsig_0_28z, celloutsig_0_75z, celloutsig_0_31z, celloutsig_0_33z, celloutsig_0_82z, celloutsig_0_49z, celloutsig_0_45z, celloutsig_0_15z, celloutsig_0_77z, _06_, _00_, celloutsig_0_74z, celloutsig_0_62z, celloutsig_0_11z, celloutsig_0_50z };
  assign _10_[14:13] = { _02_, _04_ };
  assign _11_[3] = _05_;
  assign { out_data[128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_85z };
endmodule
