Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Mon Mar 24 19:46:36 2025
| Host         : LukasDell running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SPI_slave_timing_summary_routed.rpt -pb SPI_slave_timing_summary_routed.pb -rpx SPI_slave_timing_summary_routed.rpx -warn_on_violation
| Design       : SPI_slave
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  34          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (34)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (64)
5. checking no_input_delay (2)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (34)
-------------------------
 There are 34 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (64)
-------------------------------------------------
 There are 64 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   73          inf        0.000                      0                   73           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            73 Endpoints
Min Delay            73 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 byte_data_sent_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MISO
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.657ns  (logic 4.165ns (43.130%)  route 5.492ns (56.870%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE                         0.000     0.000 r  byte_data_sent_reg[7]/C
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  byte_data_sent_reg[7]/Q
                         net (fo=1, routed)           5.492     5.970    MISO_OBUF
    L2                   OBUF (Prop_obuf_I_O)         3.687     9.657 r  MISO_OBUF_inst/O
                         net (fo=0)                   0.000     9.657    MISO
    L2                                                                r  MISO (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.486ns  (logic 3.986ns (61.447%)  route 2.501ns (38.553%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE                         0.000     0.000 r  LED_reg[1]/C
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  LED_reg[1]/Q
                         net (fo=1, routed)           2.501     2.957    LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     6.486 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.486    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.245ns  (logic 3.957ns (63.359%)  route 2.288ns (36.641%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE                         0.000     0.000 r  LED_reg[7]/C
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  LED_reg[7]/Q
                         net (fo=1, routed)           2.288     2.744    LED_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501     6.245 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.245    LED[7]
    V14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.110ns  (logic 3.962ns (64.849%)  route 2.148ns (35.151%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE                         0.000     0.000 r  LED_reg[6]/C
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  LED_reg[6]/Q
                         net (fo=1, routed)           2.148     2.604    LED_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506     6.110 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.110    LED[6]
    U14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.052ns  (logic 3.970ns (65.607%)  route 2.081ns (34.393%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE                         0.000     0.000 r  LED_reg[5]/C
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  LED_reg[5]/Q
                         net (fo=1, routed)           2.081     2.537    LED_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514     6.052 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.052    LED[5]
    U15                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.047ns  (logic 3.961ns (65.497%)  route 2.087ns (34.503%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE                         0.000     0.000 r  LED_reg[0]/C
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  LED_reg[0]/Q
                         net (fo=1, routed)           2.087     2.543    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     6.047 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.047    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.640ns  (logic 3.965ns (70.289%)  route 1.676ns (29.711%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE                         0.000     0.000 r  LED_reg[4]/C
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  LED_reg[4]/Q
                         net (fo=1, routed)           1.676     2.132    LED_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509     5.640 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.640    LED[4]
    W18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.635ns  (logic 3.965ns (70.362%)  route 1.670ns (29.638%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE                         0.000     0.000 r  LED_reg[3]/C
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  LED_reg[3]/Q
                         net (fo=1, routed)           1.670     2.126    LED_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509     5.635 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.635    LED[3]
    V19                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.633ns  (logic 3.957ns (70.249%)  route 1.676ns (29.751%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE                         0.000     0.000 r  LED_reg[2]/C
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  LED_reg[2]/Q
                         net (fo=1, routed)           1.676     2.132    LED_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501     5.633 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.633    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSEL
                            (input port)
  Destination:            SSELr_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.290ns  (logic 1.435ns (33.453%)  route 2.855ns (66.547%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G2                                                0.000     0.000 r  SSEL (IN)
                         net (fo=0)                   0.000     0.000    SSEL
    G2                   IBUF (Prop_ibuf_I_O)         1.435     1.435 r  SSEL_IBUF_inst/O
                         net (fo=1, routed)           2.855     4.290    SSEL_IBUF
    SLICE_X38Y64         FDRE                                         r  SSELr_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.128ns (44.407%)  route 0.160ns (55.593%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE                         0.000     0.000 r  cnt_reg[2]/C
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  cnt_reg[2]/Q
                         net (fo=7, routed)           0.160     0.288    cnt_reg[2]
    SLICE_X0Y19          FDRE                                         r  LED_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.141ns (47.794%)  route 0.154ns (52.206%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE                         0.000     0.000 r  cnt_reg[5]/C
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_reg[5]/Q
                         net (fo=4, routed)           0.154     0.295    cnt_reg[5]
    SLICE_X0Y17          FDRE                                         r  LED_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.141ns (46.754%)  route 0.161ns (53.246%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE                         0.000     0.000 r  cnt_reg[1]/C
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_reg[1]/Q
                         net (fo=8, routed)           0.161     0.302    cnt_reg[1]
    SLICE_X0Y19          FDRE                                         r  LED_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bitcnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bitcnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.227ns (71.396%)  route 0.091ns (28.604%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE                         0.000     0.000 r  bitcnt_reg[1]/C
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  bitcnt_reg[1]/Q
                         net (fo=4, routed)           0.091     0.219    bitcnt[1]
    SLICE_X0Y20          LUT6 (Prop_lut6_I3_O)        0.099     0.318 r  bitcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.318    bitcnt[2]_i_1_n_0
    SLICE_X0Y20          FDRE                                         r  bitcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 byte_data_sent_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            byte_data_sent_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE                         0.000     0.000 r  byte_data_sent_reg[2]/C
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  byte_data_sent_reg[2]/Q
                         net (fo=1, routed)           0.156     0.297    byte_data_sent_reg_n_0_[2]
    SLICE_X1Y19          LUT3 (Prop_lut3_I2_O)        0.042     0.339 r  byte_data_sent[3]_i_1/O
                         net (fo=1, routed)           0.000     0.339    byte_data_sent[3]_i_1_n_0
    SLICE_X1Y19          FDRE                                         r  byte_data_sent_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            byte_data_sent_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.321%)  route 0.156ns (45.679%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE                         0.000     0.000 r  cnt_reg[6]/C
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_reg[6]/Q
                         net (fo=4, routed)           0.156     0.297    cnt_reg[6]
    SLICE_X2Y19          LUT3 (Prop_lut3_I0_O)        0.045     0.342 r  byte_data_sent[6]_i_1/O
                         net (fo=1, routed)           0.000     0.342    byte_data_sent[6]_i_1_n_0
    SLICE_X2Y19          FDRE                                         r  byte_data_sent_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.128ns (37.362%)  route 0.215ns (62.638%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE                         0.000     0.000 r  cnt_reg[4]/C
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  cnt_reg[4]/Q
                         net (fo=5, routed)           0.215     0.343    cnt_reg[4]
    SLICE_X0Y17          FDRE                                         r  LED_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.141ns (41.064%)  route 0.202ns (58.936%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE                         0.000     0.000 r  cnt_reg[6]/C
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_reg[6]/Q
                         net (fo=4, routed)           0.202     0.343    cnt_reg[6]
    SLICE_X0Y18          FDRE                                         r  LED_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.226ns (63.156%)  route 0.132ns (36.844%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE                         0.000     0.000 r  cnt_reg[4]/C
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  cnt_reg[4]/Q
                         net (fo=5, routed)           0.132     0.260    cnt_reg[4]
    SLICE_X1Y18          LUT6 (Prop_lut6_I4_O)        0.098     0.358 r  cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.358    p_0_in__0[5]
    SLICE_X1Y18          FDRE                                         r  cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.128ns (35.516%)  route 0.232ns (64.484%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE                         0.000     0.000 r  cnt_reg[7]/C
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  cnt_reg[7]/Q
                         net (fo=3, routed)           0.232     0.360    cnt_reg[7]
    SLICE_X0Y19          FDRE                                         r  LED_reg[7]/D
  -------------------------------------------------------------------    -------------------





