$date
	Wed Aug 16 22:07:50 2023
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module RESDMAC_tb $end
$var wire 1 ! BGACK_IO_ $end
$var wire 1 " BR $end
$var wire 32 # DATA_IO [31:0] $end
$var wire 32 $ DATA_o [31:0] $end
$var wire 1 % INT $end
$var wire 8 & PD_PORT [7:0] $end
$var wire 1 ' R_W_IO $end
$var wire 1 ( R_W_o $end
$var wire 1 ) _AS_IO $end
$var wire 1 * _AS_o $end
$var wire 2 + _DSACK_IO [1:0] $end
$var wire 1 , _DS_IO $end
$var wire 1 - _DS_o $end
$var wire 1 . _SIZ1 $end
$var wire 1 / _LED_WR $end
$var wire 1 0 _LED_RD $end
$var wire 1 1 _LED_DMA $end
$var wire 1 2 _IOW $end
$var wire 1 3 _IOR $end
$var wire 1 4 _DMAEN $end
$var wire 1 5 _DACK $end
$var wire 1 6 _CSS $end
$var wire 1 7 PDATA_OE_ $end
$var wire 1 8 OWN $end
$var wire 1 9 DATA_OE_ $end
$var parameter 32 : CLK_FREQ $end
$var real 1 ; PERIOD $end
$var reg 32 < ADDR [31:0] $end
$var reg 32 = DATA_i [31:0] $end
$var reg 1 > INTA $end
$var reg 1 ? R_W_i $end
$var reg 1 @ SCLK $end
$var reg 1 A _AS_i $end
$var reg 1 B _BERR $end
$var reg 1 C _BG $end
$var reg 1 D _CS $end
$var reg 1 E _DREQ $end
$var reg 1 F _DS_i $end
$var reg 1 G _RST $end
$var reg 1 H _STERM $end
$scope module uut $end
$var wire 5 I ADDR [6:2] $end
$var wire 1 " BR $end
$var wire 1 J BnDS_O_ $end
$var wire 32 K DATA_IO [31:0] $end
$var wire 1 9 DATA_OE_ $end
$var wire 1 L DREQ_ $end
$var wire 1 M DSK0_IN_ $end
$var wire 1 N DSK1_IN_ $end
$var wire 32 O ID [31:0] $end
$var wire 1 P INCNI $end
$var wire 1 Q INCNO $end
$var wire 1 % INT $end
$var wire 1 > INTA $end
$var wire 1 8 OWN $end
$var wire 1 7 PDATA_OE_ $end
$var wire 16 R PD_PORT [15:0] $end
$var wire 1 S R_W $end
$var wire 1 ' R_W_IO $end
$var wire 1 @ SCLK $end
$var wire 1 T _AS $end
$var wire 1 ) _AS_IO $end
$var wire 1 U _BERR $end
$var wire 1 C _BG $end
$var wire 1 V _BGACK_I $end
$var wire 1 ! _BGACK_IO $end
$var wire 1 D _CS $end
$var wire 1 6 _CSS $end
$var wire 1 5 _DACK $end
$var wire 1 4 _DMAEN $end
$var wire 1 W _DREQ $end
$var wire 1 X _DS $end
$var wire 2 Y _DSACK_IO [1:0] $end
$var wire 1 , _DS_IO $end
$var wire 1 3 _IOR $end
$var wire 1 2 _IOW $end
$var wire 1 1 _LED_DMA $end
$var wire 1 G _RST $end
$var wire 1 . _SIZ1 $end
$var wire 1 Z _STERM $end
$var wire 1 [ nR_W $end
$var wire 1 \ n_AS $end
$var wire 1 ] n_DS $end
$var wire 1 ^ nCLK $end
$var wire 1 / _LED_WR $end
$var wire 1 0 _LED_RD $end
$var wire 1 _ _INT $end
$var wire 1 ` WE $end
$var wire 1 a WDREGREQ $end
$var wire 1 b STOPFLUSH $end
$var wire 1 c SIZE1_CPUSM $end
$var wire 1 d SCSI_CS $end
$var wire 1 e S2F $end
$var wire 1 f S2CPU $end
$var wire 1 g RIFIFO_o $end
$var wire 1 h REG_DSK_ $end
$var wire 1 i RE $end
$var wire 1 j RDFIFO_o $end
$var wire 1 k QnCPUCLK $end
$var wire 1 l PRESET $end
$var wire 1 m PLLW $end
$var wire 1 n PLLLOCKED $end
$var wire 1 o PLHW $end
$var wire 1 p PDS $end
$var wire 1 q PAS $end
$var wire 32 r OD [31:0] $end
$var wire 32 s MOD [31:0] $end
$var wire 32 t MID [31:0] $end
$var wire 1 u LS2CPU $end
$var wire 1 v LBYTE_ $end
$var wire 1 w INCNO_SCSI $end
$var wire 1 x INCNO_CPU $end
$var wire 1 y INCNI_SCSI $end
$var wire 1 z INCNI_CPU $end
$var wire 1 { INCFIFO $end
$var wire 1 | INCBO $end
$var wire 1 } H_0C $end
$var wire 1 ~ FLUSHFIFO $end
$var wire 1 !" FIFOFULL $end
$var wire 1 "" FIFOEMPTY $end
$var wire 1 #" F2S $end
$var wire 1 $" F2CPUL $end
$var wire 1 %" F2CPUH $end
$var wire 1 &" DMAENA $end
$var wire 1 '" DMADIR $end
$var wire 1 (" DIEL $end
$var wire 1 )" DIEH $end
$var wire 1 *" DECFIFO $end
$var wire 1 +" DACK_o $end
$var wire 1 ," CPUSM_BGACK $end
$var wire 1 -" CPU2S $end
$var wire 1 ." BRIDGEOUT $end
$var wire 1 /" BRIDGEIN $end
$var wire 1 0" BREQ $end
$var wire 1 1" BOEQ3 $end
$var wire 1 2" BOEQ0 $end
$var wire 1 3" BO1 $end
$var wire 1 4" BO0 $end
$var wire 1 5" BCLK $end
$var wire 1 6" BBCLK $end
$var wire 1 7" ACR_WR $end
$var wire 1 8" A3 $end
$var wire 1 9" A1 $end
$var reg 1 :" AS_O_ $end
$var reg 1 ;" DS_O_ $end
$var reg 1 <" LHW $end
$var reg 1 =" LLW $end
$scope module int_fifo $end
$var wire 32 >" ID [31:0] $end
$var wire 1 P INCNI $end
$var wire 1 Q INCNO $end
$var wire 1 <" LHWORD $end
$var wire 1 =" LLWORD $end
$var wire 1 ?" MID25 $end
$var wire 32 @" OD [31:0] $end
$var wire 3 A" WRITE_PTR [2:0] $end
$var wire 1 B" UUWS $end
$var wire 1 C" UMWS $end
$var wire 1 n RST_FIFO_ $end
$var wire 3 D" READ_PTR [2:0] $end
$var wire 1 E" LMWS $end
$var wire 1 F" LLWS $end
$var wire 1 v LBYTE_ $end
$var wire 1 { INCFIFO $end
$var wire 1 | INCBO $end
$var wire 1 } H_0C $end
$var wire 1 !" FIFOFULL $end
$var wire 1 "" FIFOEMPTY $end
$var wire 1 *" DECFIFO $end
$var wire 2 G" BYTE_PTR [1:0] $end
$var wire 1 1" BOEQ3 $end
$var wire 1 2" BOEQ0 $end
$var wire 1 3" BO1 $end
$var wire 1 4" BO0 $end
$var wire 1 7" ACR_WR $end
$scope module u_byte_ptr $end
$var wire 1 H" BO1_CLK $end
$var wire 1 ?" MID25 $end
$var wire 1 n RST_FIFO_ $end
$var wire 2 I" PTR [1:0] $end
$var wire 1 J" MUXZ $end
$var wire 1 | INCBO $end
$var wire 1 } H_0C $end
$var wire 1 7" ACR_WR $end
$var reg 1 K" BO0 $end
$var reg 1 L" BO1 $end
$upscope $end
$scope module u_full_empty_ctr $end
$var wire 1 M" FIFOEMPTY_RST $end
$var wire 1 N" FIFOFULL_RST $end
$var wire 1 O" UP_RST $end
$var wire 1 n RST_FIFO_ $end
$var wire 1 { INCFIFO $end
$var wire 1 *" DECFIFO $end
$var reg 7 P" DOWN [6:0] $end
$var reg 1 "" FIFOEMPTY $end
$var reg 1 !" FIFOFULL $end
$var reg 8 Q" UP [7:0] $end
$upscope $end
$scope module u_next_in_cntr $end
$var wire 1 P CLK $end
$var wire 1 n RST_FIFO_ $end
$var reg 3 R" COUNT [2:0] $end
$upscope $end
$scope module u_next_out_cntr $end
$var wire 1 Q CLK $end
$var wire 1 n RST_FIFO_ $end
$var reg 3 S" COUNT [2:0] $end
$upscope $end
$scope module u_write_strobes $end
$var wire 1 <" LHWORD $end
$var wire 1 =" LLWORD $end
$var wire 1 F" LLWS $end
$var wire 1 E" LMWS $end
$var wire 2 T" PTR [1:0] $end
$var wire 1 C" UMWS $end
$var wire 1 B" UUWS $end
$var wire 1 v LBYTE_ $end
$var wire 1 U" BO1 $end
$var wire 1 V" BO0 $end
$upscope $end
$upscope $end
$scope module u_CPU_SM $end
$var wire 1 T AS_ $end
$var wire 1 V BGACK_I_ $end
$var wire 1 2" BOEQ0 $end
$var wire 1 1" BOEQ3 $end
$var wire 1 W" CYCLEDONE $end
$var wire 1 X" DSACK $end
$var wire 1 M DSACK0_ $end
$var wire 1 N DSACK1_ $end
$var wire 1 "" FIFOEMPTY $end
$var wire 1 !" FIFOFULL $end
$var wire 1 Y" LASTWORD $end
$var wire 1 Z" RDFIFO_ $end
$var wire 1 [" RIFIFO_ $end
$var wire 1 \" STERM_ $end
$var wire 1 C aBGRANT_ $end
$var wire 1 ]" aCYCLEDONE_ $end
$var wire 1 L aDREQ_ $end
$var wire 1 ^" iDSACK $end
$var wire 1 Z iSTERM_ $end
$var wire 1 \ nAS_ $end
$var wire 1 _" nDSACK $end
$var wire 1 `" nSTERM_ $end
$var wire 1 a" nSTOPFLUSH_d $end
$var wire 1 b" nINCNI_d $end
$var wire 63 c" nE [62:0] $end
$var wire 1 ^ nCLK $end
$var wire 1 d" nBRIDGEIN_d $end
$var wire 1 e" nBREQ_d $end
$var wire 1 f" cpudff5_d $end
$var wire 1 g" cpudff4_d $end
$var wire 1 h" cpudff3_d $end
$var wire 1 i" cpudff2_d $end
$var wire 1 j" cpudff1_d $end
$var wire 1 n aRESET_ $end
$var wire 1 ~ aFLUSHFIFO $end
$var wire 1 &" aDMAENA $end
$var wire 1 k" SIZE1_d $end
$var wire 1 l" PLLW_d $end
$var wire 1 m" PLHW_d $end
$var wire 1 n" PDS_d $end
$var wire 1 o" PAS_d $end
$var wire 5 p" NEXT_STATE [4:0] $end
$var wire 1 q" INCNO_d $end
$var wire 1 r" INCFIFO_d $end
$var wire 1 s" F2CPUL_d $end
$var wire 1 t" F2CPUH_d $end
$var wire 63 u" E [62:0] $end
$var wire 1 '" DMADIR $end
$var wire 1 v" DIEL_d $end
$var wire 1 w" DIEH_d $end
$var wire 1 x" DECFIFO_d $end
$var wire 1 y" BRIDGEOUT_d $end
$var wire 1 z" BGACK_d $end
$var wire 1 5" BCLK $end
$var wire 1 6" BBCLK $end
$var wire 1 9" A1 $end
$var reg 1 ," BGACK $end
$var reg 1 {" BGRANT_ $end
$var reg 1 0" BREQ $end
$var reg 1 /" BRIDGEIN $end
$var reg 1 ." BRIDGEOUT $end
$var reg 1 |" CCRESET_ $end
$var reg 1 *" DECFIFO $end
$var reg 1 )" DIEH $end
$var reg 1 (" DIEL $end
$var reg 1 }" DMAENA $end
$var reg 1 ~" DREQ_ $end
$var reg 2 !# DSACK_LATCHED_ [1:0] $end
$var reg 1 %" F2CPUH $end
$var reg 1 $" F2CPUL $end
$var reg 1 "# FLUSHFIFO $end
$var reg 1 { INCFIFO $end
$var reg 1 z INCNI $end
$var reg 1 x INCNO $end
$var reg 1 q PAS $end
$var reg 1 p PDS $end
$var reg 1 o PLHW $end
$var reg 1 m PLLW $end
$var reg 1 c SIZE1 $end
$var reg 5 ## STATE [4:0] $end
$var reg 1 b STOPFLUSH $end
$var reg 1 $# nCYCLEDONE $end
$scope module u_CPU_SM_inputs $end
$var wire 1 {" BGRANT_ $end
$var wire 1 1" BOEQ3 $end
$var wire 1 W" CYCLEDONE $end
$var wire 1 }" DMAENA $end
$var wire 1 ~" DREQ_ $end
$var wire 1 M DSACK0_ $end
$var wire 1 N DSACK1_ $end
$var wire 1 "" FIFOEMPTY $end
$var wire 1 !" FIFOFULL $end
$var wire 1 "# FLUSHFIFO $end
$var wire 1 Y" LASTWORD $end
$var wire 5 %# STATE [4:0] $end
$var wire 1 &# nA1 $end
$var wire 1 '# nBGRANT_ $end
$var wire 1 (# nBOEQ3 $end
$var wire 1 )# nCYCLEDONE $end
$var wire 1 *# nDMADIR $end
$var wire 1 +# nDMAENA $end
$var wire 1 ,# nDREQ_ $end
$var wire 1 -# nDSACK0_ $end
$var wire 1 .# nDSACK1_ $end
$var wire 1 /# nFIFOEMPTY $end
$var wire 1 0# nFIFOFULL $end
$var wire 1 1# nLASTWORD $end
$var wire 63 2# nE [62:0] $end
$var wire 63 3# E [62:0] $end
$var wire 1 '" DMADIR $end
$var wire 1 9" A1 $end
$upscope $end
$scope module u_CPU_SM_outputs $end
$var wire 1 4# AA $end
$var wire 1 5# BB $end
$var wire 1 6# BGACK_W $end
$var wire 1 7# BGACK_X $end
$var wire 1 z" BGACK_d $end
$var wire 1 {" BGRANT_ $end
$var wire 1 8# BRIDGEOUT_X $end
$var wire 1 9# BRIDGEOUT_Y $end
$var wire 1 :# BRIDGEOUT_Z $end
$var wire 1 y" BRIDGEOUT_d $end
$var wire 1 ;# CC $end
$var wire 1 W" CYCLEDONE $end
$var wire 1 <# DD $end
$var wire 1 x" DECFIFO_d $end
$var wire 1 =# DIEH_X $end
$var wire 1 ># DIEH_Y $end
$var wire 1 ?# DIEH_Z $end
$var wire 1 w" DIEH_d $end
$var wire 1 @# DIEL_X $end
$var wire 1 A# DIEL_Y $end
$var wire 1 B# DIEL_Z $end
$var wire 1 v" DIEL_d $end
$var wire 1 X" DSACK $end
$var wire 63 C# E [62:0] $end
$var wire 1 D# EE $end
$var wire 1 E# F2CPUH_X $end
$var wire 1 F# F2CPUH_Y $end
$var wire 1 G# F2CPUH_Z $end
$var wire 1 t" F2CPUH_d $end
$var wire 1 H# F2CPUL_X $end
$var wire 1 I# F2CPUL_Y $end
$var wire 1 J# F2CPUL_Z $end
$var wire 1 s" F2CPUL_d $end
$var wire 1 K# FF $end
$var wire 1 r" INCFIFO_d $end
$var wire 1 q" INCNO_d $end
$var wire 1 L# PAS_X $end
$var wire 1 M# PAS_Y $end
$var wire 1 o" PAS_d $end
$var wire 1 N# PDS_X $end
$var wire 1 O# PDS_Y $end
$var wire 1 n" PDS_d $end
$var wire 1 m" PLHW_d $end
$var wire 1 P# PLLW_X $end
$var wire 1 Q# PLLW_Y $end
$var wire 1 l" PLLW_d $end
$var wire 1 Z" RDFIFO_ $end
$var wire 1 [" RIFIFO_ $end
$var wire 1 R# S2ORS8 $end
$var wire 1 S# SIZE1_X $end
$var wire 1 T# SIZE1_Y $end
$var wire 1 U# SIZE1_Z $end
$var wire 1 k" SIZE1_d $end
$var wire 5 V# STATE [4:0] $end
$var wire 1 \" STERM_ $end
$var wire 1 e" nBREQ_d $end
$var wire 1 d" nBRIDGEIN_d $end
$var wire 1 _" nDSACK $end
$var wire 63 W# nE [62:0] $end
$var wire 1 b" nINCNI_d $end
$var wire 1 `" nSTERM_ $end
$var wire 1 a" nSTOPFLUSH_d $end
$upscope $end
$scope module u_cpudff1 $end
$var wire 1 X" DSACK $end
$var wire 63 X# E [62:0] $end
$var wire 1 \" STERM_ $end
$var wire 1 j" cpudff1_d $end
$var wire 1 _" nDSACK $end
$var wire 63 Y# nE [62:0] $end
$var wire 1 `" nSTERM_ $end
$var wire 1 Z# p1a $end
$var wire 1 [# p1b $end
$var wire 1 \# p1c $end
$upscope $end
$scope module u_cpudff2 $end
$var wire 1 X" DSACK $end
$var wire 63 ]# E [62:0] $end
$var wire 1 \" STERM_ $end
$var wire 1 i" cpudff2_d $end
$var wire 1 _" nDSACK $end
$var wire 63 ^# nE [62:0] $end
$var wire 1 `" nSTERM_ $end
$var wire 1 _# p2a $end
$var wire 1 `# p2b $end
$var wire 1 a# p2c $end
$upscope $end
$scope module u_cpudff3 $end
$var wire 1 X" DSACK $end
$var wire 63 b# E [62:0] $end
$var wire 1 \" STERM_ $end
$var wire 1 h" cpudff3_d $end
$var wire 1 _" nDSACK $end
$var wire 63 c# nE [62:0] $end
$var wire 1 `" nSTERM_ $end
$var wire 1 d# p3a $end
$var wire 1 e# p3b $end
$var wire 1 f# p3c $end
$upscope $end
$scope module u_cpudff4 $end
$var wire 1 X" DSACK $end
$var wire 63 g# E [62:0] $end
$var wire 1 \" STERM_ $end
$var wire 1 g" cpudff4_d $end
$var wire 1 _" nDSACK $end
$var wire 63 h# nE [62:0] $end
$var wire 1 `" nSTERM_ $end
$var wire 1 i# p4a $end
$var wire 1 j# p4b $end
$var wire 1 k# p4c $end
$upscope $end
$scope module u_cpudff5 $end
$var wire 1 X" DSACK $end
$var wire 63 l# E [62:0] $end
$var wire 1 \" STERM_ $end
$var wire 1 f" cpudff5_d $end
$var wire 1 _" nDSACK $end
$var wire 63 m# nE [62:0] $end
$var wire 1 `" nSTERM_ $end
$var wire 1 n# p5a $end
$var wire 1 o# p5b $end
$var wire 1 p# p5c $end
$upscope $end
$upscope $end
$scope module u_PLL $end
$var wire 1 6" BBCLK $end
$var wire 1 5" BCLK $end
$var wire 1 @ CPUCLK_I $end
$var wire 1 k QnCPUCLK $end
$var wire 1 n locked $end
$var wire 1 ^ nCLK $end
$var wire 1 q# rst $end
$var reg 1 n Slocked $end
$var reg 1 r# c1 $end
$var reg 1 s# c2 $end
$var reg 1 t# c3 $end
$upscope $end
$scope module u_SCSI_SM $end
$var wire 1 6" BBCLK $end
$var wire 1 5" BCLK $end
$var wire 1 1" BOEQ3 $end
$var wire 1 *" DECFIFO $end
$var wire 1 L DREQ_ $end
$var wire 1 u# DSACK_ $end
$var wire 1 "" FIFOEMPTY $end
$var wire 1 !" FIFOFULL $end
$var wire 1 { INCFIFO $end
$var wire 1 v LBYTE_ $end
$var wire 1 u LS2CPU $end
$var wire 1 v# RDRST_ $end
$var wire 1 n RESET_ $end
$var wire 1 w# RIRST_ $end
$var wire 1 S RW $end
$var wire 1 \ nAS_ $end
$var wire 1 ^ nCLK $end
$var wire 1 x# WE $end
$var wire 1 y# SET_DSACK $end
$var wire 1 z# SCSI_CS $end
$var wire 1 {# S2F $end
$var wire 1 |# S2CPU $end
$var wire 1 }# RIFIFO $end
$var wire 1 ~# RE $end
$var wire 1 !$ RDFIFO $end
$var wire 1 "$ INCNO $end
$var wire 1 #$ INCNI $end
$var wire 1 $$ INCBO $end
$var wire 1 %$ F2S $end
$var wire 1 '" DMADIR $end
$var wire 1 &$ DACK $end
$var wire 1 a CPUREQ $end
$var wire 1 '$ CPU2S $end
$var reg 1 ($ CCPUREQ $end
$var reg 1 )$ CDREQ_ $end
$var reg 1 *$ CDSACK_ $end
$var reg 1 -" CPU2S_o $end
$var reg 1 +$ CRESET_ $end
$var reg 1 +" DACK_o $end
$var reg 1 #" F2S_o $end
$var reg 1 | INCBO_o $end
$var reg 1 y INCNI_o $end
$var reg 1 w INCNO_o $end
$var reg 1 ,$ RDFIFO_d $end
$var reg 1 j RDFIFO_o $end
$var reg 1 i RE_o $end
$var reg 1 -$ RIFIFO_d $end
$var reg 1 g RIFIFO_o $end
$var reg 1 f S2CPU_o $end
$var reg 1 e S2F_o $end
$var reg 1 d SCSI_CS_o $end
$var reg 1 ` WE_o $end
$var reg 1 .$ nLS2CPU $end
$scope module u_SCSI_SM_INTERNALS $end
$var wire 1 1" BOEQ3 $end
$var wire 1 ($ CCPUREQ $end
$var wire 1 )$ CDREQ_ $end
$var wire 1 *$ CDSACK_ $end
$var wire 1 5" CLK $end
$var wire 1 "" FIFOEMPTY $end
$var wire 1 !" FIFOFULL $end
$var wire 1 j RDFIFO_o $end
$var wire 1 g RIFIFO_o $end
$var wire 1 S RW $end
$var wire 1 +$ nRESET $end
$var wire 1 '" DMADIR $end
$var parameter 5 /$ s0 $end
$var parameter 5 0$ s1 $end
$var parameter 5 1$ s10 $end
$var parameter 5 2$ s12 $end
$var parameter 5 3$ s14 $end
$var parameter 5 4$ s16 $end
$var parameter 5 5$ s17 $end
$var parameter 5 6$ s18 $end
$var parameter 5 7$ s19 $end
$var parameter 5 8$ s2 $end
$var parameter 5 9$ s20 $end
$var parameter 5 :$ s22 $end
$var parameter 5 ;$ s24 $end
$var parameter 5 <$ s25 $end
$var parameter 5 =$ s26 $end
$var parameter 5 >$ s28 $end
$var parameter 5 ?$ s3 $end
$var parameter 5 @$ s30 $end
$var parameter 5 A$ s4 $end
$var parameter 5 B$ s6 $end
$var parameter 5 C$ s8 $end
$var parameter 5 D$ s9 $end
$var reg 1 '$ CPU2S $end
$var reg 1 &$ DACK $end
$var reg 1 %$ F2S $end
$var reg 1 $$ INCBO $end
$var reg 1 #$ INCNI $end
$var reg 1 "$ INCNO $end
$var reg 1 !$ RDFIFO $end
$var reg 1 ~# RE $end
$var reg 1 }# RIFIFO $end
$var reg 1 |# S2CPU $end
$var reg 1 {# S2F $end
$var reg 1 z# SCSI_CS $end
$var reg 1 y# SET_DSACK $end
$var reg 1 x# WE $end
$var reg 5 E$ state_next [4:0] $end
$var reg 5 F$ state_reg [4:0] $end
$upscope $end
$upscope $end
$scope module u_datapath $end
$var wire 1 8" A3 $end
$var wire 1 4" BO0 $end
$var wire 1 3" BO1 $end
$var wire 1 /" BRIDGEIN $end
$var wire 1 ." BRIDGEOUT $end
$var wire 1 J BnDS_O_ $end
$var wire 1 -" CPU2S $end
$var wire 32 G$ DATA_IO [31:0] $end
$var wire 1 )" DIEH $end
$var wire 1 (" DIEL $end
$var wire 1 H$ DOEH_ $end
$var wire 1 I$ DOEL_ $end
$var wire 1 %" F2CPUH $end
$var wire 1 $" F2CPUL $end
$var wire 1 #" F2S $end
$var wire 32 J$ ID [31:0] $end
$var wire 1 u LS2CPU $end
$var wire 32 K$ OD [31:0] $end
$var wire 1 q PAS $end
$var wire 8 L$ PD [7:0] $end
$var wire 1 S RW $end
$var wire 1 f S2CPU $end
$var wire 1 e S2F $end
$var wire 1 M$ bBRIDGEIN $end
$var wire 1 N$ bDIEH $end
$var wire 1 O$ bDIEL $end
$var wire 1 P$ nDMAC_ $end
$var wire 1 ] nDS_ $end
$var wire 1 ," nOWN_ $end
$var wire 32 Q$ MOD_TX [31:0] $end
$var wire 32 R$ MOD_SCSI [31:0] $end
$var wire 32 S$ MOD [31:0] $end
$var wire 32 T$ MID [31:0] $end
$var wire 1 '" DMADIR $end
$scope module u_datapath_input $end
$var wire 1 J BnDS_O_ $end
$var wire 32 U$ DATA [31:0] $end
$var wire 32 V$ ID [31:0] $end
$var wire 32 W$ MID [31:0] $end
$var wire 1 M$ bBRIDGEIN $end
$var wire 1 N$ bDIEH $end
$var wire 1 O$ bDIEL $end
$var wire 16 X$ UPPDER_OUTPUT_DATA [15:0] $end
$var wire 16 Y$ UPPDER_INTPUT_DATA [15:0] $end
$var wire 16 Z$ LOWER_OUTPUT_DATA [15:0] $end
$var wire 16 [$ LOWER_INPUT_DATA [15:0] $end
$var reg 16 \$ UD_LATCH [15:0] $end
$upscope $end
$scope module u_datapath_output $end
$var wire 1 ." BRIDGEOUT $end
$var wire 32 ]$ DATA [31:0] $end
$var wire 1 H$ DOEH_ $end
$var wire 1 I$ DOEL_ $end
$var wire 1 %" F2CPUH $end
$var wire 1 $" F2CPUL $end
$var wire 1 ^$ LOD1_F2CPU $end
$var wire 1 _$ LOD2_F2CPU $end
$var wire 32 `$ MOD [31:0] $end
$var wire 32 a$ OD [31:0] $end
$var wire 1 q PAS $end
$var wire 1 f S2CPU $end
$var wire 16 b$ UPPER_OUTPUT_DATA [15:0] $end
$var wire 16 c$ UPPER_INPUT_DATA [15:0] $end
$var wire 16 d$ LOWER_OUTPUT_DATA [15:0] $end
$var wire 16 e$ LOWER_INPUT_DATA [15:0] $end
$var reg 16 f$ LD_LATCH [15:0] $end
$var reg 16 g$ UD_LATCH [15:0] $end
$upscope $end
$scope module u_datapath_scsi $end
$var wire 1 8" A3 $end
$var wire 1 4" BO0 $end
$var wire 1 3" BO1 $end
$var wire 1 -" CPU2S $end
$var wire 1 #" F2S $end
$var wire 32 h$ ID [31:0] $end
$var wire 1 u LS2CPU $end
$var wire 32 i$ OD [31:0] $end
$var wire 1 f S2CPU $end
$var wire 1 e S2F $end
$var wire 8 j$ SCSI_DATA [7:0] $end
$var wire 1 k$ SCSI_IN $end
$var wire 1 l$ SCSI_OUT $end
$var wire 8 m$ SCSI_DATA_TX [7:0] $end
$var wire 8 n$ SCSI_DATA_RX [7:0] $end
$var wire 32 o$ MOD [31:0] $end
$var wire 1 p$ F2S_UUD $end
$var wire 1 q$ F2S_UMD $end
$var wire 1 r$ F2S_LMD $end
$var wire 1 s$ F2S_LLD $end
$var reg 8 t$ SCSI_DATA_LATCHED [7:0] $end
$scope module u_datapath_24dec $end
$var wire 1 4" A $end
$var wire 1 3" B $end
$var wire 1 #" G $end
$var wire 1 p$ Z0 $end
$var wire 1 q$ Z1 $end
$var wire 1 r$ Z2 $end
$var wire 1 s$ Z3 $end
$upscope $end
$scope module u_datapath_8b_MUX $end
$var wire 8 u$ A [7:0] $end
$var wire 8 v$ B [7:0] $end
$var wire 8 w$ C [7:0] $end
$var wire 8 x$ D [7:0] $end
$var wire 8 y$ E [7:0] $end
$var wire 8 z$ F [7:0] $end
$var wire 6 {$ S [5:0] $end
$var reg 8 |$ Z [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module u_registers $end
$var wire 8 }$ ADDR [7:0] $end
$var wire 1 T AS_ $end
$var wire 1 ~$ CLR_FLUSHFIFO $end
$var wire 1 D DMAC_ $end
$var wire 1 "" FIFOEMPTY $end
$var wire 1 !" FIFOFULL $end
$var wire 1 > INTA_I $end
$var wire 32 !% MID [31:0] $end
$var wire 32 "% MOD [31:0] $end
$var wire 1 n RST_ $end
$var wire 1 S RW $end
$var wire 1 b STOPFLUSH $end
$var wire 1 ^ nCPUCLK $end
$var wire 1 } h_0C $end
$var wire 1 #% WTC_RD_ $end
$var wire 32 $% WTC [31:0] $end
$var wire 1 a WDREGREQ $end
$var wire 1 %% ST_DMA $end
$var wire 1 &% SP_DMA $end
$var wire 1 h REG_DSK_ $end
$var wire 1 l PRESET $end
$var wire 1 '% ISTR_RD_ $end
$var wire 9 (% ISTR_O [8:0] $end
$var wire 32 )% ISTR [31:0] $end
$var wire 1 _ INT_O_ $end
$var wire 1 *% INTENA $end
$var wire 1 +% FLUSH_ $end
$var wire 1 &" DMAENA $end
$var wire 1 '" DMADIR $end
$var wire 1 ,% CONTR_WR $end
$var wire 1 -% CONTR_RD_ $end
$var wire 9 .% CNTR_O [8:0] $end
$var wire 32 /% CNTR [31:0] $end
$var wire 1 0% CLR_INT $end
$var wire 1 7" ACR_WR $end
$var reg 1 9" A1 $end
$var reg 1 ~ FLUSHFIFO $end
$scope module u_addr_decoder $end
$var wire 1 7" ACR_WR $end
$var wire 8 1% ADDR [7:0] $end
$var wire 1 2% ADDR_VALID $end
$var wire 1 T AS_ $end
$var wire 1 0% CLR_INT $end
$var wire 1 -% CONTR_RD_ $end
$var wire 1 ,% CONTR_WR $end
$var wire 1 D DMAC_ $end
$var wire 1 +% FLUSH_ $end
$var wire 1 '% ISTR_RD_ $end
$var wire 1 S RW $end
$var wire 1 &% SP_DMA $end
$var wire 1 %% ST_DMA $end
$var wire 1 a WDREGREQ $end
$var wire 1 #% WTC_RD_ $end
$var wire 1 3% h_04 $end
$var wire 1 4% h_08 $end
$var wire 1 } h_0C $end
$var wire 1 5% h_10 $end
$var wire 1 6% h_14 $end
$var wire 1 7% h_18 $end
$var wire 1 8% h_1C $end
$var wire 1 9% h_3C $end
$var wire 1 '" DMADIR $end
$upscope $end
$scope module u_registers_cntr $end
$var wire 1 :% CLR_DMAENA $end
$var wire 1 ,% CONTR_WR $end
$var wire 9 ;% MID [8:0] $end
$var wire 1 n RESET_ $end
$var wire 1 &% SP_DMA $end
$var wire 1 %% ST_DMA $end
$var wire 9 <% CNTR_O [8:0] $end
$var reg 1 '" DMADIR $end
$var reg 1 &" DMAENA $end
$var reg 1 *% INTENA $end
$var reg 1 l PRESET $end
$upscope $end
$scope module u_registers_istr $end
$var wire 1 0% CLR_INT $end
$var wire 1 =% CLR_INT_ $end
$var wire 1 "" FIFOEMPTY $end
$var wire 1 !" FIFOFULL $end
$var wire 1 >% INT $end
$var wire 1 > INTA_I $end
$var wire 1 *% INTENA $end
$var wire 1 '% ISTR_RD_ $end
$var wire 1 n RESET_ $end
$var wire 9 ?% ISTR_O [8:0] $end
$var wire 1 _ INT_O_ $end
$var reg 1 @% E_INT $end
$var reg 1 A% FE $end
$var reg 1 B% FF $end
$var reg 1 C% INTS $end
$var reg 1 D% INT_F $end
$var reg 1 E% INT_P $end
$upscope $end
$scope module u_registers_term $end
$var wire 1 T AS_ $end
$var wire 1 F% CYCLE_ACTIVE $end
$var wire 1 D DMAC_ $end
$var wire 1 a WDREGREQ $end
$var wire 1 } h_0C $end
$var wire 1 ^ nCPUCLK $end
$var reg 1 h REG_DSK_ $end
$var reg 3 G% TERM_COUNTER [2:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope task wait_n_clk $end
$var integer 32 H% i [31:0] $end
$upscope $end
$scope task wait_n_clko $end
$var integer 32 I% i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1001 D$
b1000 C$
b110 B$
b100 A$
b11110 @$
b11 ?$
b11100 >$
b11010 =$
b11001 <$
b11000 ;$
b10110 :$
b10100 9$
b10 8$
b10011 7$
b10010 6$
b10001 5$
b10000 4$
b1110 3$
b1100 2$
b1010 1$
b1 0$
b0 /$
r40 ;
b1011111010111100001000000 :
$end
#0
$dumpvars
bx I%
b1 H%
bx G%
0F%
xE%
xD%
xC%
xB%
xA%
x@%
b0xxxx00xx ?%
0>%
x=%
bx000x0xx0 <%
bx ;%
x:%
09%
08%
07%
06%
05%
04%
03%
02%
b1111100 1%
00%
bz /%
bx000x0xx0 .%
1-%
0,%
1+%
x*%
bz )%
b0xxxx00xx (%
1'%
0&%
0%%
bz $%
1#%
bz "%
bx !%
x~$
b1111100 }$
bz |$
b0xxxxx {$
bx z$
bx y$
bx x$
bx w$
bx v$
bx u$
bx t$
xs$
xr$
xq$
xp$
bxzzzzzzzzxxxxxxxxzzzzzzzz o$
bx n$
bz m$
xl$
xk$
b11111111 j$
bx i$
bx h$
bx g$
bx f$
bx e$
bx d$
bx c$
bx b$
bx a$
bxzzzzzzzzxxxxxxxxzzzzzzzz `$
x_$
x^$
bx ]$
bx \$
bx [$
bx Z$
bx Y$
bx X$
bx W$
bx V$
bx U$
bx T$
bz S$
bxzzzzzzzzxxxxxxxxzzzzzzzz R$
bxzzzzzzzzxxxxxxxxzzzzzzzz Q$
0P$
xO$
xN$
xM$
b11111111 L$
bx K$
bx J$
xI$
xH$
bx G$
bx F$
bx E$
x.$
x-$
x,$
x+$
x*$
x)$
x($
x'$
x&$
x%$
x$$
x#$
x"$
x!$
x~#
x}#
x|#
x{#
xz#
xy#
xx#
xw#
xv#
xu#
0t#
0s#
0r#
0q#
xp#
1o#
xn#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx m#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx l#
xk#
1j#
xi#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx h#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx g#
xf#
1e#
xd#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx c#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx b#
xa#
1`#
x_#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx ^#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx ]#
x\#
1[#
xZ#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx Y#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx X#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx W#
bx V#
xU#
1T#
xS#
xR#
xQ#
xP#
xO#
xN#
xM#
xL#
xK#
xJ#
1I#
xH#
xG#
1F#
xE#
xD#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx C#
xB#
1A#
x@#
x?#
1>#
x=#
1<#
1;#
x:#
19#
x8#
x7#
x6#
x5#
14#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 3#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 2#
x1#
x0#
x/#
x.#
x-#
x,#
x+#
x*#
x)#
x(#
x'#
x&#
bx %#
x$#
bx ##
x"#
b11 !#
x~"
x}"
x|"
x{"
xz"
xy"
xx"
xw"
xv"
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx u"
xt"
xs"
xr"
0q"
bx p"
xo"
xn"
xm"
xl"
xk"
xj"
xi"
xh"
xg"
xf"
xe"
xd"
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx c"
xb"
xa"
0`"
1_"
0^"
x]"
1\"
x["
xZ"
xY"
0X"
xW"
xV"
xU"
bx T"
bx S"
bx R"
bx Q"
bx P"
xO"
xN"
xM"
xL"
xK"
xJ"
bx I"
xH"
bx G"
xF"
xE"
bx D"
xC"
xB"
bx A"
bx @"
x?"
bx >"
x="
x<"
x;"
x:"
x9"
18"
07"
06"
05"
x4"
x3"
x2"
x1"
x0"
x/"
x."
x-"
x,"
x+"
x*"
x)"
x("
x'"
x&"
x%"
x$"
x#"
x""
x!"
x~
0}
x|
x{
xz
xy
xx
xw
xv
xu
bx t
bz s
bx r
xq
xp
xo
xn
xm
xl
1k
xj
xi
xh
xg
xf
xe
xd
xc
xb
0a
x`
1_
1^
x]
x\
x[
1Z
bx Y
xX
1W
xV
1U
xT
xS
b1111111111111111 R
xQ
xP
bx O
xN
xM
1L
bx K
xJ
b11111 I
1H
1G
1F
1E
1D
1C
1B
1A
0@
1?
0>
bx =
b11111111111111111111111111111111 <
x9
x8
x7
x6
x5
x4
x3
x2
x1
x0
x/
x.
x-
x,
bx +
x*
x)
x(
x'
b11111111 &
0%
bx $
bx #
x"
x!
$end
#200
0x"
1D#
1K#
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0xx0x0xx0x0000x0 u"
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0xx0x0xx0x0000x0 3#
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0xx0x0xx0x0000x0 C#
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0xx0x0xx0x0000x0 X#
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0xx0x0xx0x0000x0 ]#
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0xx0x0xx0x0000x0 b#
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0xx0x0xx0x0000x0 g#
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0xx0x0xx0x0000x0 l#
11#
0q$
1J"
0r$
b0xx000 {$
0s$
1H$
1I$
0Y"
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1xx1x1xx1x1111x1 c"
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1xx1x1xx1x1111x1 2#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1xx1x1xx1x1111x1 W#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1xx1x1xx1x1111x1 Y#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1xx1x1xx1x1111x1 ^#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1xx1x1xx1x1111x1 c#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1xx1x1xx1x1111x1 h#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1xx1x1xx1x1111x1 m#
10
1Z"
1["
10#
0U"
03"
0V"
1(#
04"
0/#
1&#
1*#
0y#
0x#
0z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
0j
0g
0~
0D%
0C%
0@%
0E%
0!"
0&"
b0 Q"
12"
0L"
01"
b0 G"
b0 I"
b0 T"
0K"
1""
b0 P"
b0 A"
b0 R"
b0 D"
b0 S"
09"
0l
0*%
b0 .%
b0 <%
0'"
0B%
b1 (%
b1 ?%
1A%
0v#
0w#
0~$
0=%
0N"
1M"
1:%
0O"
0n
1q#
0k
b1 I%
0G
1@
#225
0^
1r#
#300
12
bz n$
13
1v
17
16
bz Q$
bz `$
0k$
bz R$
bz o$
0Q
0H"
0p$
15
0l$
b0 {$
0x
0*"
0`
0d
0e
0f
0-$
0i
0,$
0w
0y
0|
0#"
0+"
0-"
1)$
0($
15"
1s#
#350
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0x0000x00x000000 u"
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0x0000x00x000000 3#
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0x0000x00x000000 C#
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0x0000x00x000000 X#
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0x0000x00x000000 ]#
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0x0000x00x000000 b#
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0x0000x00x000000 g#
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0x0000x00x000000 l#
06#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1x1111x11x111111 c"
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1x1111x11x111111 2#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1x1111x11x111111 W#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1x1111x11x111111 Y#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1x1111x11x111111 ^#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1x1111x11x111111 c#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1x1111x11x111111 h#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1x1111x11x111111 m#
0,#
1+#
0'#
0"#
1~"
0}"
1{"
16"
1t#
#400
1k
0@
#425
0]"
0-#
0.#
1M
1N
b11 +
b11 Y
1u#
1u
1h
b0 G%
0.$
0g"
0f"
1i#
1n#
1k"
0l"
0j"
0h"
b0 p"
0i"
1U#
1Q#
1\#
1f#
1k#
1p#
0S#
0r"
0n"
1a#
0o"
0w"
1_#
0v"
1Z#
1d#
1M#
1O#
0s"
1L#
15#
0t"
1=#
1e"
1J#
0y"
1d"
1P#
1H#
1@#
1G#
1E#
1:#
18#
0m"
1N#
1b"
1?#
1B#
1a"
0z"
1X
1T
1S
bz z$
19
0]
0\
0[
07#
bz y$
bz Z$
1/
1V
1!
1.
1-
1,
1*
1)
1(
1'
1)#
b10000 E$
b111z1111z1z11z1z11z11z11z11111111111111111111111111111111111111 c"
b111z1111z1z11z1z11z11z11z11111111111111111111111111111111111111 2#
b111z1111z1z11z1z11z11z11z11111111111111111111111111111111111111 W#
b111z1111z1z11z1z11z11z11z11111111111111111111111111111111111111 Y#
b111z1111z1z11z1z11z11z11z11111111111111111111111111111111111111 ^#
b111z1111z1z11z1z11z11z11z11111111111111111111111111111111111111 c#
b111z1111z1z11z1z11z11z11z11111111111111111111111111111111111111 h#
b111z1111z1z11z1z11z11z11z11111111111111111111111111111111111111 m#
b0z0000z0z00z0z00z00z00z00000000000000000000000000000000000000 u"
b0z0000z0z00z0z00z00z00z00000000000000000000000000000000000000 3#
b0z0000z0z00z0z00z00z00z00000000000000000000000000000000000000 C#
b0z0000z0z00z0z00z00z00z00000000000000000000000000000000000000 X#
b0z0000z0z00z0z00z00z00z00000000000000000000000000000000000000 ]#
b0z0000z0z00z0z00z00z00z00000000000000000000000000000000000000 b#
b0z0000z0z00z0z00z00z00z00000000000000000000000000000000000000 g#
b0z0000z0z00z0z00z00z00z00000000000000000000000000000000000000 l#
0R#
0P
bz d$
bz b$
0O$
bz O
bz >"
bz J$
bz V$
bz h$
bz X$
0"
11
14
0W"
1*$
b0 F$
b0 ##
b0 %#
b0 V#
0b
0c
0m
0o
0z
0{
0$"
0%"
0("
0N$
0)"
0."
0M$
0/"
00"
0p
0^$
0_$
0q
08
0,"
1$#
0x"
0q"
1;#
1_"
0X"
0^"
b11 !#
0+$
0|"
1^
0r#
#500
05"
0s#
#550
06"
0t#
#600
0k
1@
#610
0q#
b11 I%
1G
#625
0^
1r#
#700
1v#
1w#
1~$
1=%
1N"
0:%
1O"
1n
15"
1s#
#750
16"
1t#
#800
bz x$
bz c$
bz w$
bz v$
bz e$
bz u$
bz r
bz @"
bz K$
bz a$
bz i$
0B"
0C"
0E"
0F"
0J
0<"
0="
1;"
1:"
1k
0@
#825
1|"
1+$
1^
0r#
#900
05"
0s#
#950
06"
0t#
#1000
0k
1@
#1025
0^
1r#
#1100
b0 E$
1c
b10000 F$
15"
1s#
#1150
0)#
1W"
0$#
16"
1t#
#1200
1k
0@
#1225
1^
0r#
#1300
05"
0s#
#1350
06"
0t#
#1400
0k
1@
#1425
0^
1r#
#1500
b10000 E$
b0 F$
15"
1s#
#1550
16"
1t#
#1600
1k
0@
#1625
1^
0r#
#1700
05"
0s#
#1750
06"
0t#
#1800
0k
1@
#1810
1P$
0D
08"
b1000000 }$
b1000000 1%
b10000 I
b110111010000000001000000 <
b1 I%
#1825
0^
1r#
#1900
b0 E$
b10000 F$
15"
1s#
#1950
16"
1t#
#2000
1k
0@
#2025
1^
0r#
#2100
05"
0s#
#2150
06"
0t#
#2200
0k
1@
#2210
b11011101 ;%
1?"
b1100110011011101 [$
b1010101010111011 Y$
b10101010101110111100110011011101 $
b10101010101110111100110011011101 t
b10101010101110111100110011011101 T$
b10101010101110111100110011011101 W$
b10101010101110111100110011011101 !%
b10101010101110111100110011011101 #
b10101010101110111100110011011101 K
b10101010101110111100110011011101 G$
b10101010101110111100110011011101 U$
b10101010101110111100110011011101 ]$
b10101010101110111100110011011101 =
1]"
0/
10
09
1a
0F%
12%
b0 E$
0S
0T
1[
1\
0(
0'
0*
0)
0?
0A
#2225
0^
1r#
#2300
b1000 E$
b0 F$
1($
15"
1s#
#2350
1)#
0W"
1$#
16"
1t#
#2400
1k
0@
#2425
1^
0r#
#2500
05"
0s#
#2550
06"
0t#
#2600
0k
1@
#2610
0X
1]
0-
0,
b101 I%
0F
#2625
0^
1r#
#2700
b10001 E$
1'$
1x#
1z#
b1000 F$
15"
1s#
#2750
16"
1t#
#2800
1k
0@
#2825
1^
0r#
#2900
05"
0s#
#2950
06"
0t#
#3000
0k
1@
#3025
0^
1r#
#3100
b11011101 &
b11011101 L$
b11011101 j$
b1111111111011101 R
b11011101 m$
b11011101 |$
b11011101 z$
02
07
bz1100110011011101 O
bz1100110011011101 >"
bz1100110011011101 J$
bz1100110011011101 V$
bz1100110011011101 h$
b1100110011011101 Z$
06
1O$
1l$
b100000 {$
b11010 E$
1x#
1z#
1'$
1`
1d
1-"
b10001 F$
15"
1s#
#3150
16"
1t#
#3200
1k
0@
#3225
1^
0r#
#3300
05"
0s#
#3350
06"
0t#
#3400
0k
1@
#3425
0^
1r#
#3500
b110 E$
1x#
1z#
1'$
b11010 F$
15"
1s#
#3550
16"
1t#
#3600
1k
0@
#3625
1^
0r#
#3700
05"
0s#
#3750
06"
0t#
#3800
0k
1@
#3825
0^
1r#
#3900
bz t$
1-#
1.#
0M
0N
b0 +
b0 Y
0u#
0u
1.$
b10110 E$
1y#
0x#
1z#
1'$
b110 F$
15"
1s#
#3950
16"
1t#
#4000
0]"
0-#
0.#
1M
1N
b11 +
b11 Y
1u#
1u
0.$
1/
19
0a
02%
1X
1T
0]
0\
1-
1,
1*
1)
1F
1A
1k
0@
#4025
1^
0r#
#4100
05"
0s#
#4150
06"
0t#
#4200
0k
1@
#4225
0^
1r#
#4300
12
b1110 E$
0y#
0z#
0'$
0`
0($
b10110 F$
15"
1s#
#4350
0)#
1W"
0$#
16"
1t#
#4400
1k
0@
#4425
1^
0r#
#4500
05"
0s#
#4550
06"
0t#
#4600
0k
1@
#4610
0P$
1D
b11111111 &
b11111111 L$
b11111111 j$
b1111111111111111 R
b11111111 z$
bz m$
bz |$
bz1111111111111111 O
bz1111111111111111 >"
bz1111111111111111 J$
bz1111111111111111 V$
bz1111111111111111 h$
b1111111111111111 Z$
b10000 {$
b111111111 ;%
b1111111111111111 [$
b1111111111111111 Y$
18"
b11111111111111111111111111111111 $
b11111111111111111111111111111111 t
b11111111111111111111111111111111 T$
b11111111111111111111111111111111 W$
b11111111111111111111111111111111 !%
b11111111111111111111111111111111 #
b11111111111111111111111111111111 K
b11111111111111111111111111111111 G$
b11111111111111111111111111111111 U$
b11111111111111111111111111111111 ]$
b1111100 }$
b1111100 1%
b11111 I
b11111111111111111111111111111111 =
b11111111111111111111111111111111 <
b1110 E$
1S
0[
1(
1'
b100 I%
1?
#4625
0^
1r#
#4700
bz z$
17
bz O
bz >"
bz J$
bz V$
bz h$
bz Z$
16
0O$
0l$
b0 {$
b0 E$
0d
0-"
b1110 F$
15"
1s#
#4750
16"
1t#
#4800
1k
0@
#4825
1^
0r#
#4900
05"
0s#
#4950
06"
0t#
#5000
0k
1@
#5025
0^
1r#
#5100
b10000 E$
b0 F$
15"
1s#
#5150
16"
1t#
#5200
1k
0@
#5225
1^
0r#
#5300
05"
0s#
#5350
06"
0t#
#5400
0k
1@
#5425
0^
1r#
#5500
b0 E$
b10000 F$
15"
1s#
#5550
16"
1t#
#5600
1k
0@
#5625
1^
0r#
#5700
05"
0s#
#5750
06"
0t#
#5800
0k
1@
#5825
0^
1r#
#5900
b10000 E$
b0 F$
15"
1s#
#5950
16"
1t#
#6000
1k
0@
#6025
1^
0r#
#6100
05"
0s#
#6150
06"
0t#
#6200
0k
1@
#6210
