

================================================================
== Vitis HLS Report for 'DelayAndSum'
================================================================
* Date:           Fri Oct 18 13:22:01 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        DelayAndSum
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplusRFSOC
* Target device:  xczu48dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.380 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       10|       10|  50.000 ns|  50.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|    14|       -|       -|    -|
|Expression       |        -|     -|       0|      12|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        0|     2|     206|     306|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      90|    -|
|Register         |        -|     -|    1041|     256|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    16|    1247|     664|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2160|  4272|  850560|  425280|   80|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+-----+-----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------+--------------------+---------+----+-----+-----+-----+
    |control_s_axi_U        |control_s_axi       |        0|   0|  206|  296|    0|
    |mul_16s_16s_31_1_1_U1  |mul_16s_16s_31_1_1  |        0|   1|    0|    5|    0|
    |mul_16s_16s_31_1_1_U2  |mul_16s_16s_31_1_1  |        0|   1|    0|    5|    0|
    +-----------------------+--------------------+---------+----+-----+-----+-----+
    |Total                  |                    |        0|   2|  206|  306|    0|
    +-----------------------+--------------------+---------+----+-----+-----+-----+

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_16s_31ns_31_4_1_U5   |mac_muladd_16s_16s_31ns_31_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_31ns_31_4_1_U6   |mac_muladd_16s_16s_31ns_31_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_31ns_31_4_1_U7   |mac_muladd_16s_16s_31ns_31_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_31ns_31_4_1_U9   |mac_muladd_16s_16s_31ns_31_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_31ns_31_4_1_U10  |mac_muladd_16s_16s_31ns_31_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_31ns_31_4_1_U11  |mac_muladd_16s_16s_31ns_31_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_31ns_31_4_1_U13  |mac_muladd_16s_16s_31ns_31_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_31ns_31_4_1_U14  |mac_muladd_16s_16s_31ns_31_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_31ns_31_4_1_U15  |mac_muladd_16s_16s_31ns_31_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_31s_31_4_1_U3    |mac_muladd_16s_16s_31s_31_4_1   |  i0 + i1 * i2|
    |mac_mulsub_16s_16s_31ns_31_4_1_U8   |mac_mulsub_16s_16s_31ns_31_4_1  |  i0 - i1 * i2|
    |mac_mulsub_16s_16s_31ns_31_4_1_U12  |mac_mulsub_16s_16s_31ns_31_4_1  |  i0 - i1 * i2|
    |mac_mulsub_16s_16s_31ns_31_4_1_U16  |mac_mulsub_16s_16s_31ns_31_4_1  |  i0 - i1 * i2|
    |mac_mulsub_16s_16s_31s_31_4_1_U4    |mac_mulsub_16s_16s_31s_31_4_1   |  i0 - i1 * i2|
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001           |        or|   0|  0|   2|           1|           1|
    |ap_block_state10_io                 |        or|   0|  0|   2|           1|           1|
    |ap_block_state11_pp0_stage0_iter10  |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0    |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0|  12|           6|           7|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |in1_imag_TDATA_blk_n  |   9|          2|    1|          2|
    |in1_real_TDATA_blk_n  |   9|          2|    1|          2|
    |in2_imag_TDATA_blk_n  |   9|          2|    1|          2|
    |in2_real_TDATA_blk_n  |   9|          2|    1|          2|
    |in3_imag_TDATA_blk_n  |   9|          2|    1|          2|
    |in3_real_TDATA_blk_n  |   9|          2|    1|          2|
    |in4_imag_TDATA_blk_n  |   9|          2|    1|          2|
    |in4_real_TDATA_blk_n  |   9|          2|    1|          2|
    |out_imag_TDATA_blk_n  |   9|          2|    1|          2|
    |out_real_TDATA_blk_n  |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  90|         20|   10|         20|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9               |   1|   0|    1|          0|
    |in2_imag_buffer_reg_397               |  16|   0|   16|          0|
    |in2_real_buffer_reg_392               |  16|   0|   16|          0|
    |in3_imag_buffer_reg_407               |  16|   0|   16|          0|
    |in3_real_buffer_reg_402               |  16|   0|   16|          0|
    |in4_imag_buffer_reg_417               |  16|   0|   16|          0|
    |in4_real_buffer_reg_412               |  16|   0|   16|          0|
    |mul_ln74_1_reg_468                    |  31|   0|   31|          0|
    |mul_ln74_1_reg_468_pp0_iter1_reg      |  31|   0|   31|          0|
    |mul_ln80_reg_473                      |  31|   0|   31|          0|
    |mul_ln80_reg_473_pp0_iter1_reg        |  31|   0|   31|          0|
    |sext_ln75_1_reg_484                   |  31|   0|   31|          0|
    |sext_ln75_3_reg_490                   |  31|   0|   31|          0|
    |sext_ln76_1_reg_513                   |  31|   0|   31|          0|
    |sext_ln76_3_reg_519                   |  31|   0|   31|          0|
    |sext_ln77_1_reg_557                   |  31|   0|   31|          0|
    |sext_ln77_3_reg_563                   |  31|   0|   31|          0|
    |w2_imag_buffer_reg_427                |  16|   0|   16|          0|
    |w2_imag_buffer_reg_427_pp0_iter1_reg  |  16|   0|   16|          0|
    |w2_real_buffer_reg_422                |  16|   0|   16|          0|
    |w3_imag_buffer_reg_437                |  16|   0|   16|          0|
    |w3_real_buffer_reg_432                |  16|   0|   16|          0|
    |w4_imag_buffer_reg_447                |  16|   0|   16|          0|
    |w4_real_buffer_reg_442                |  16|   0|   16|          0|
    |in3_imag_buffer_reg_407               |  64|  32|   16|          0|
    |in3_real_buffer_reg_402               |  64|  32|   16|          0|
    |in4_imag_buffer_reg_417               |  64|  32|   16|          0|
    |in4_real_buffer_reg_412               |  64|  32|   16|          0|
    |w3_imag_buffer_reg_437                |  64|  32|   16|          0|
    |w3_real_buffer_reg_432                |  64|  32|   16|          0|
    |w4_imag_buffer_reg_447                |  64|  32|   16|          0|
    |w4_real_buffer_reg_442                |  64|  32|   16|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 |1041| 256|  657|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_AWADDR   |   in|    7|       s_axi|       control|       pointer|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|       pointer|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|       pointer|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_ARADDR   |   in|    7|       s_axi|       control|       pointer|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|       pointer|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|       pointer|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|       pointer|
|ap_clk                 |   in|    1|  ap_ctrl_hs|   DelayAndSum|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|   DelayAndSum|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|   DelayAndSum|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|   DelayAndSum|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|   DelayAndSum|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|   DelayAndSum|  return value|
|in1_real_TVALID        |   in|    1|        axis|      in1_real|       pointer|
|in1_real_TDATA         |   in|   16|        axis|      in1_real|       pointer|
|in1_real_TREADY        |  out|    1|        axis|      in1_real|       pointer|
|in1_imag_TVALID        |   in|    1|        axis|      in1_imag|       pointer|
|in1_imag_TDATA         |   in|   16|        axis|      in1_imag|       pointer|
|in1_imag_TREADY        |  out|    1|        axis|      in1_imag|       pointer|
|in2_real_TVALID        |   in|    1|        axis|      in2_real|       pointer|
|in2_real_TDATA         |   in|   16|        axis|      in2_real|       pointer|
|in2_real_TREADY        |  out|    1|        axis|      in2_real|       pointer|
|in2_imag_TVALID        |   in|    1|        axis|      in2_imag|       pointer|
|in2_imag_TDATA         |   in|   16|        axis|      in2_imag|       pointer|
|in2_imag_TREADY        |  out|    1|        axis|      in2_imag|       pointer|
|in3_real_TVALID        |   in|    1|        axis|      in3_real|       pointer|
|in3_real_TDATA         |   in|   16|        axis|      in3_real|       pointer|
|in3_real_TREADY        |  out|    1|        axis|      in3_real|       pointer|
|in3_imag_TVALID        |   in|    1|        axis|      in3_imag|       pointer|
|in3_imag_TDATA         |   in|   16|        axis|      in3_imag|       pointer|
|in3_imag_TREADY        |  out|    1|        axis|      in3_imag|       pointer|
|in4_real_TVALID        |   in|    1|        axis|      in4_real|       pointer|
|in4_real_TDATA         |   in|   16|        axis|      in4_real|       pointer|
|in4_real_TREADY        |  out|    1|        axis|      in4_real|       pointer|
|in4_imag_TVALID        |   in|    1|        axis|      in4_imag|       pointer|
|in4_imag_TDATA         |   in|   16|        axis|      in4_imag|       pointer|
|in4_imag_TREADY        |  out|    1|        axis|      in4_imag|       pointer|
|out_real_TREADY        |   in|    1|        axis|      out_real|       pointer|
|out_real_TDATA         |  out|   16|        axis|      out_real|       pointer|
|out_real_TVALID        |  out|    1|        axis|      out_real|       pointer|
|out_imag_TREADY        |   in|    1|        axis|      out_imag|       pointer|
|out_imag_TDATA         |  out|   16|        axis|      out_imag|       pointer|
|out_imag_TVALID        |  out|    1|        axis|      out_imag|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.38>
ST_1 : Operation 12 [1/1] (0.07ns)   --->   "%in1_real_buffer = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %in1_real" [DelayAndSum.cpp:51]   --->   Operation 12 'read' 'in1_real_buffer' <Predicate = true> <Delay = 0.07> <CoreInst = "regslice">   --->   Core 148 'regslice' <Latency = 0> <II = 1> <Delay = 0.59> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 13 [1/1] (0.07ns)   --->   "%in1_imag_buffer = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %in1_imag" [DelayAndSum.cpp:52]   --->   Operation 13 'read' 'in1_imag_buffer' <Predicate = true> <Delay = 0.07> <CoreInst = "regslice">   --->   Core 148 'regslice' <Latency = 0> <II = 1> <Delay = 0.59> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 14 [1/1] (0.07ns)   --->   "%in2_real_buffer = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %in2_real" [DelayAndSum.cpp:53]   --->   Operation 14 'read' 'in2_real_buffer' <Predicate = true> <Delay = 0.07> <CoreInst = "regslice">   --->   Core 148 'regslice' <Latency = 0> <II = 1> <Delay = 0.59> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 15 [1/1] (0.07ns)   --->   "%in2_imag_buffer = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %in2_imag" [DelayAndSum.cpp:54]   --->   Operation 15 'read' 'in2_imag_buffer' <Predicate = true> <Delay = 0.07> <CoreInst = "regslice">   --->   Core 148 'regslice' <Latency = 0> <II = 1> <Delay = 0.59> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 16 [1/1] (0.07ns)   --->   "%in3_real_buffer = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %in3_real" [DelayAndSum.cpp:55]   --->   Operation 16 'read' 'in3_real_buffer' <Predicate = true> <Delay = 0.07> <CoreInst = "regslice">   --->   Core 148 'regslice' <Latency = 0> <II = 1> <Delay = 0.59> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 17 [1/1] (0.07ns)   --->   "%in3_imag_buffer = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %in3_imag" [DelayAndSum.cpp:56]   --->   Operation 17 'read' 'in3_imag_buffer' <Predicate = true> <Delay = 0.07> <CoreInst = "regslice">   --->   Core 148 'regslice' <Latency = 0> <II = 1> <Delay = 0.59> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 18 [1/1] (0.07ns)   --->   "%in4_real_buffer = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %in4_real" [DelayAndSum.cpp:57]   --->   Operation 18 'read' 'in4_real_buffer' <Predicate = true> <Delay = 0.07> <CoreInst = "regslice">   --->   Core 148 'regslice' <Latency = 0> <II = 1> <Delay = 0.59> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 19 [1/1] (0.07ns)   --->   "%in4_imag_buffer = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %in4_imag" [DelayAndSum.cpp:58]   --->   Operation 19 'read' 'in4_imag_buffer' <Predicate = true> <Delay = 0.07> <CoreInst = "regslice">   --->   Core 148 'regslice' <Latency = 0> <II = 1> <Delay = 0.59> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 20 [1/1] (1.00ns)   --->   "%w1_real_buffer = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %w1_real" [DelayAndSum.cpp:60]   --->   Operation 20 'read' 'w1_real_buffer' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 21 [1/1] (1.00ns)   --->   "%w1_imag_buffer = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %w1_imag" [DelayAndSum.cpp:61]   --->   Operation 21 'read' 'w1_imag_buffer' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 22 [1/1] (1.00ns)   --->   "%w2_real_buffer = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %w2_real" [DelayAndSum.cpp:62]   --->   Operation 22 'read' 'w2_real_buffer' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 23 [1/1] (1.00ns)   --->   "%w2_imag_buffer = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %w2_imag" [DelayAndSum.cpp:63]   --->   Operation 23 'read' 'w2_imag_buffer' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 24 [1/1] (1.00ns)   --->   "%w3_real_buffer = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %w3_real" [DelayAndSum.cpp:64]   --->   Operation 24 'read' 'w3_real_buffer' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 25 [1/1] (1.00ns)   --->   "%w3_imag_buffer = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %w3_imag" [DelayAndSum.cpp:65]   --->   Operation 25 'read' 'w3_imag_buffer' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 26 [1/1] (1.00ns)   --->   "%w4_real_buffer = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %w4_real" [DelayAndSum.cpp:66]   --->   Operation 26 'read' 'w4_real_buffer' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 27 [1/1] (1.00ns)   --->   "%w4_imag_buffer = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %w4_imag" [DelayAndSum.cpp:67]   --->   Operation 27 'read' 'w4_imag_buffer' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln74 = sext i16 %w1_real_buffer" [DelayAndSum.cpp:74]   --->   Operation 28 'sext' 'sext_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln74_1 = sext i16 %in1_real_buffer" [DelayAndSum.cpp:74]   --->   Operation 29 'sext' 'sext_ln74_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln74_2 = sext i16 %w1_imag_buffer" [DelayAndSum.cpp:74]   --->   Operation 30 'sext' 'sext_ln74_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln74_3 = sext i16 %in1_imag_buffer" [DelayAndSum.cpp:74]   --->   Operation 31 'sext' 'sext_ln74_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [3/3] (0.99ns) (grouped into DSP with root node add_ln74)   --->   "%mul_ln74 = mul i31 %sext_ln74, i31 %sext_ln74_1" [DelayAndSum.cpp:74]   --->   Operation 32 'mul' 'mul_ln74' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 33 [1/1] (2.38ns)   --->   "%mul_ln74_1 = mul i31 %sext_ln74_2, i31 %sext_ln74_3" [DelayAndSum.cpp:74]   --->   Operation 33 'mul' 'mul_ln74_1' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (2.38ns)   --->   "%mul_ln80 = mul i31 %sext_ln74, i31 %sext_ln74_3" [DelayAndSum.cpp:80]   --->   Operation 34 'mul' 'mul_ln80' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [3/3] (0.99ns) (grouped into DSP with root node sub_ln80)   --->   "%mul_ln80_1 = mul i31 %sext_ln74_2, i31 %sext_ln74_1" [DelayAndSum.cpp:80]   --->   Operation 35 'mul' 'mul_ln80_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 0.99>
ST_2 : Operation 36 [2/3] (0.99ns) (grouped into DSP with root node add_ln74)   --->   "%mul_ln74 = mul i31 %sext_ln74, i31 %sext_ln74_1" [DelayAndSum.cpp:74]   --->   Operation 36 'mul' 'mul_ln74' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln75 = sext i16 %w2_real_buffer" [DelayAndSum.cpp:75]   --->   Operation 37 'sext' 'sext_ln75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln75_1 = sext i16 %in2_real_buffer" [DelayAndSum.cpp:75]   --->   Operation 38 'sext' 'sext_ln75_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [3/3] (0.99ns) (grouped into DSP with root node add_ln75)   --->   "%mul_ln75 = mul i31 %sext_ln75, i31 %sext_ln75_1" [DelayAndSum.cpp:75]   --->   Operation 39 'mul' 'mul_ln75' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln75_3 = sext i16 %in2_imag_buffer" [DelayAndSum.cpp:75]   --->   Operation 40 'sext' 'sext_ln75_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [2/3] (0.99ns) (grouped into DSP with root node sub_ln80)   --->   "%mul_ln80_1 = mul i31 %sext_ln74_2, i31 %sext_ln74_1" [DelayAndSum.cpp:80]   --->   Operation 41 'mul' 'mul_ln80_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 42 [3/3] (0.99ns) (grouped into DSP with root node add_ln81)   --->   "%mul_ln81 = mul i31 %sext_ln75, i31 %sext_ln75_3" [DelayAndSum.cpp:81]   --->   Operation 42 'mul' 'mul_ln81' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 43 [1/3] (0.00ns) (grouped into DSP with root node add_ln74)   --->   "%mul_ln74 = mul i31 %sext_ln74, i31 %sext_ln74_1" [DelayAndSum.cpp:74]   --->   Operation 43 'mul' 'mul_ln74' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 44 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln74 = add i31 %mul_ln74_1, i31 %mul_ln74" [DelayAndSum.cpp:74]   --->   Operation 44 'add' 'add_ln74' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 45 [2/3] (0.99ns) (grouped into DSP with root node add_ln75)   --->   "%mul_ln75 = mul i31 %sext_ln75, i31 %sext_ln75_1" [DelayAndSum.cpp:75]   --->   Operation 45 'mul' 'mul_ln75' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln75_2 = sext i16 %w2_imag_buffer" [DelayAndSum.cpp:75]   --->   Operation 46 'sext' 'sext_ln75_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [3/3] (0.99ns) (grouped into DSP with root node add_ln75_1)   --->   "%mul_ln75_1 = mul i31 %sext_ln75_2, i31 %sext_ln75_3" [DelayAndSum.cpp:75]   --->   Operation 47 'mul' 'mul_ln75_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 48 [1/3] (0.00ns) (grouped into DSP with root node sub_ln80)   --->   "%mul_ln80_1 = mul i31 %sext_ln74_2, i31 %sext_ln74_1" [DelayAndSum.cpp:80]   --->   Operation 48 'mul' 'mul_ln80_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 49 [2/2] (0.64ns) (root node of the DSP)   --->   "%sub_ln80 = sub i31 %mul_ln80, i31 %mul_ln80_1" [DelayAndSum.cpp:80]   --->   Operation 49 'sub' 'sub_ln80' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 50 [2/3] (0.99ns) (grouped into DSP with root node add_ln81)   --->   "%mul_ln81 = mul i31 %sext_ln75, i31 %sext_ln75_3" [DelayAndSum.cpp:81]   --->   Operation 50 'mul' 'mul_ln81' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 51 [3/3] (0.99ns) (grouped into DSP with root node sub_ln81)   --->   "%mul_ln81_1 = mul i31 %sext_ln75_2, i31 %sext_ln75_1" [DelayAndSum.cpp:81]   --->   Operation 51 'mul' 'mul_ln81_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.29>
ST_4 : Operation 52 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln74 = add i31 %mul_ln74_1, i31 %mul_ln74" [DelayAndSum.cpp:74]   --->   Operation 52 'add' 'add_ln74' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 53 [1/3] (0.00ns) (grouped into DSP with root node add_ln75)   --->   "%mul_ln75 = mul i31 %sext_ln75, i31 %sext_ln75_1" [DelayAndSum.cpp:75]   --->   Operation 53 'mul' 'mul_ln75' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 54 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75 = add i31 %add_ln74, i31 %mul_ln75" [DelayAndSum.cpp:75]   --->   Operation 54 'add' 'add_ln75' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 55 [2/3] (0.99ns) (grouped into DSP with root node add_ln75_1)   --->   "%mul_ln75_1 = mul i31 %sext_ln75_2, i31 %sext_ln75_3" [DelayAndSum.cpp:75]   --->   Operation 55 'mul' 'mul_ln75_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln76 = sext i16 %w3_real_buffer" [DelayAndSum.cpp:76]   --->   Operation 56 'sext' 'sext_ln76' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln76_1 = sext i16 %in3_real_buffer" [DelayAndSum.cpp:76]   --->   Operation 57 'sext' 'sext_ln76_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [3/3] (0.99ns) (grouped into DSP with root node add_ln76)   --->   "%mul_ln76 = mul i31 %sext_ln76, i31 %sext_ln76_1" [DelayAndSum.cpp:76]   --->   Operation 58 'mul' 'mul_ln76' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln76_3 = sext i16 %in3_imag_buffer" [DelayAndSum.cpp:76]   --->   Operation 59 'sext' 'sext_ln76_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/2] (0.64ns) (root node of the DSP)   --->   "%sub_ln80 = sub i31 %mul_ln80, i31 %mul_ln80_1" [DelayAndSum.cpp:80]   --->   Operation 60 'sub' 'sub_ln80' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 61 [1/3] (0.00ns) (grouped into DSP with root node add_ln81)   --->   "%mul_ln81 = mul i31 %sext_ln75, i31 %sext_ln75_3" [DelayAndSum.cpp:81]   --->   Operation 61 'mul' 'mul_ln81' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 62 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln81 = add i31 %sub_ln80, i31 %mul_ln81" [DelayAndSum.cpp:81]   --->   Operation 62 'add' 'add_ln81' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 63 [2/3] (0.99ns) (grouped into DSP with root node sub_ln81)   --->   "%mul_ln81_1 = mul i31 %sext_ln75_2, i31 %sext_ln75_1" [DelayAndSum.cpp:81]   --->   Operation 63 'mul' 'mul_ln81_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 64 [3/3] (0.99ns) (grouped into DSP with root node add_ln82)   --->   "%mul_ln82 = mul i31 %sext_ln76, i31 %sext_ln76_3" [DelayAndSum.cpp:82]   --->   Operation 64 'mul' 'mul_ln82' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.29>
ST_5 : Operation 65 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75 = add i31 %add_ln74, i31 %mul_ln75" [DelayAndSum.cpp:75]   --->   Operation 65 'add' 'add_ln75' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 66 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_1)   --->   "%mul_ln75_1 = mul i31 %sext_ln75_2, i31 %sext_ln75_3" [DelayAndSum.cpp:75]   --->   Operation 66 'mul' 'mul_ln75_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 67 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_1 = add i31 %add_ln75, i31 %mul_ln75_1" [DelayAndSum.cpp:75]   --->   Operation 67 'add' 'add_ln75_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 68 [2/3] (0.99ns) (grouped into DSP with root node add_ln76)   --->   "%mul_ln76 = mul i31 %sext_ln76, i31 %sext_ln76_1" [DelayAndSum.cpp:76]   --->   Operation 68 'mul' 'mul_ln76' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln76_2 = sext i16 %w3_imag_buffer" [DelayAndSum.cpp:76]   --->   Operation 69 'sext' 'sext_ln76_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [3/3] (0.99ns) (grouped into DSP with root node add_ln76_1)   --->   "%mul_ln76_1 = mul i31 %sext_ln76_2, i31 %sext_ln76_3" [DelayAndSum.cpp:76]   --->   Operation 70 'mul' 'mul_ln76_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 71 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln81 = add i31 %sub_ln80, i31 %mul_ln81" [DelayAndSum.cpp:81]   --->   Operation 71 'add' 'add_ln81' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 72 [1/3] (0.00ns) (grouped into DSP with root node sub_ln81)   --->   "%mul_ln81_1 = mul i31 %sext_ln75_2, i31 %sext_ln75_1" [DelayAndSum.cpp:81]   --->   Operation 72 'mul' 'mul_ln81_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 73 [2/2] (0.64ns) (root node of the DSP)   --->   "%sub_ln81 = sub i31 %add_ln81, i31 %mul_ln81_1" [DelayAndSum.cpp:81]   --->   Operation 73 'sub' 'sub_ln81' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 74 [2/3] (0.99ns) (grouped into DSP with root node add_ln82)   --->   "%mul_ln82 = mul i31 %sext_ln76, i31 %sext_ln76_3" [DelayAndSum.cpp:82]   --->   Operation 74 'mul' 'mul_ln82' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 75 [3/3] (0.99ns) (grouped into DSP with root node sub_ln82)   --->   "%mul_ln82_1 = mul i31 %sext_ln76_2, i31 %sext_ln76_1" [DelayAndSum.cpp:82]   --->   Operation 75 'mul' 'mul_ln82_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 1.29>
ST_6 : Operation 76 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_1 = add i31 %add_ln75, i31 %mul_ln75_1" [DelayAndSum.cpp:75]   --->   Operation 76 'add' 'add_ln75_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 77 [1/3] (0.00ns) (grouped into DSP with root node add_ln76)   --->   "%mul_ln76 = mul i31 %sext_ln76, i31 %sext_ln76_1" [DelayAndSum.cpp:76]   --->   Operation 77 'mul' 'mul_ln76' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 78 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln76 = add i31 %add_ln75_1, i31 %mul_ln76" [DelayAndSum.cpp:76]   --->   Operation 78 'add' 'add_ln76' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 79 [2/3] (0.99ns) (grouped into DSP with root node add_ln76_1)   --->   "%mul_ln76_1 = mul i31 %sext_ln76_2, i31 %sext_ln76_3" [DelayAndSum.cpp:76]   --->   Operation 79 'mul' 'mul_ln76_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln77 = sext i16 %w4_real_buffer" [DelayAndSum.cpp:77]   --->   Operation 80 'sext' 'sext_ln77' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln77_1 = sext i16 %in4_real_buffer" [DelayAndSum.cpp:77]   --->   Operation 81 'sext' 'sext_ln77_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [3/3] (0.99ns) (grouped into DSP with root node add_ln77)   --->   "%mul_ln77 = mul i31 %sext_ln77, i31 %sext_ln77_1" [DelayAndSum.cpp:77]   --->   Operation 82 'mul' 'mul_ln77' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln77_3 = sext i16 %in4_imag_buffer" [DelayAndSum.cpp:77]   --->   Operation 83 'sext' 'sext_ln77_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/2] (0.64ns) (root node of the DSP)   --->   "%sub_ln81 = sub i31 %add_ln81, i31 %mul_ln81_1" [DelayAndSum.cpp:81]   --->   Operation 84 'sub' 'sub_ln81' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 85 [1/3] (0.00ns) (grouped into DSP with root node add_ln82)   --->   "%mul_ln82 = mul i31 %sext_ln76, i31 %sext_ln76_3" [DelayAndSum.cpp:82]   --->   Operation 85 'mul' 'mul_ln82' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 86 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln82 = add i31 %sub_ln81, i31 %mul_ln82" [DelayAndSum.cpp:82]   --->   Operation 86 'add' 'add_ln82' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 87 [2/3] (0.99ns) (grouped into DSP with root node sub_ln82)   --->   "%mul_ln82_1 = mul i31 %sext_ln76_2, i31 %sext_ln76_1" [DelayAndSum.cpp:82]   --->   Operation 87 'mul' 'mul_ln82_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 88 [3/3] (0.99ns) (grouped into DSP with root node add_ln83)   --->   "%mul_ln83 = mul i31 %sext_ln77, i31 %sext_ln77_3" [DelayAndSum.cpp:83]   --->   Operation 88 'mul' 'mul_ln83' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 1.29>
ST_7 : Operation 89 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln76 = add i31 %add_ln75_1, i31 %mul_ln76" [DelayAndSum.cpp:76]   --->   Operation 89 'add' 'add_ln76' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 90 [1/3] (0.00ns) (grouped into DSP with root node add_ln76_1)   --->   "%mul_ln76_1 = mul i31 %sext_ln76_2, i31 %sext_ln76_3" [DelayAndSum.cpp:76]   --->   Operation 90 'mul' 'mul_ln76_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 91 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln76_1 = add i31 %add_ln76, i31 %mul_ln76_1" [DelayAndSum.cpp:76]   --->   Operation 91 'add' 'add_ln76_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 92 [2/3] (0.99ns) (grouped into DSP with root node add_ln77)   --->   "%mul_ln77 = mul i31 %sext_ln77, i31 %sext_ln77_1" [DelayAndSum.cpp:77]   --->   Operation 92 'mul' 'mul_ln77' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln77_2 = sext i16 %w4_imag_buffer" [DelayAndSum.cpp:77]   --->   Operation 93 'sext' 'sext_ln77_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [3/3] (0.99ns) (grouped into DSP with root node add_ln77_1)   --->   "%mul_ln77_1 = mul i31 %sext_ln77_2, i31 %sext_ln77_3" [DelayAndSum.cpp:77]   --->   Operation 94 'mul' 'mul_ln77_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 95 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln82 = add i31 %sub_ln81, i31 %mul_ln82" [DelayAndSum.cpp:82]   --->   Operation 95 'add' 'add_ln82' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 96 [1/3] (0.00ns) (grouped into DSP with root node sub_ln82)   --->   "%mul_ln82_1 = mul i31 %sext_ln76_2, i31 %sext_ln76_1" [DelayAndSum.cpp:82]   --->   Operation 96 'mul' 'mul_ln82_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 97 [2/2] (0.64ns) (root node of the DSP)   --->   "%sub_ln82 = sub i31 %add_ln82, i31 %mul_ln82_1" [DelayAndSum.cpp:82]   --->   Operation 97 'sub' 'sub_ln82' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 98 [2/3] (0.99ns) (grouped into DSP with root node add_ln83)   --->   "%mul_ln83 = mul i31 %sext_ln77, i31 %sext_ln77_3" [DelayAndSum.cpp:83]   --->   Operation 98 'mul' 'mul_ln83' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 99 [3/3] (0.99ns) (grouped into DSP with root node sub_ln83)   --->   "%mul_ln83_1 = mul i31 %sext_ln77_2, i31 %sext_ln77_1" [DelayAndSum.cpp:83]   --->   Operation 99 'mul' 'mul_ln83_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 1.29>
ST_8 : Operation 100 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln76_1 = add i31 %add_ln76, i31 %mul_ln76_1" [DelayAndSum.cpp:76]   --->   Operation 100 'add' 'add_ln76_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 101 [1/3] (0.00ns) (grouped into DSP with root node add_ln77)   --->   "%mul_ln77 = mul i31 %sext_ln77, i31 %sext_ln77_1" [DelayAndSum.cpp:77]   --->   Operation 101 'mul' 'mul_ln77' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 102 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln77 = add i31 %add_ln76_1, i31 %mul_ln77" [DelayAndSum.cpp:77]   --->   Operation 102 'add' 'add_ln77' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 103 [2/3] (0.99ns) (grouped into DSP with root node add_ln77_1)   --->   "%mul_ln77_1 = mul i31 %sext_ln77_2, i31 %sext_ln77_3" [DelayAndSum.cpp:77]   --->   Operation 103 'mul' 'mul_ln77_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 104 [1/2] (0.64ns) (root node of the DSP)   --->   "%sub_ln82 = sub i31 %add_ln82, i31 %mul_ln82_1" [DelayAndSum.cpp:82]   --->   Operation 104 'sub' 'sub_ln82' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 105 [1/3] (0.00ns) (grouped into DSP with root node add_ln83)   --->   "%mul_ln83 = mul i31 %sext_ln77, i31 %sext_ln77_3" [DelayAndSum.cpp:83]   --->   Operation 105 'mul' 'mul_ln83' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 106 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln83 = add i31 %sub_ln82, i31 %mul_ln83" [DelayAndSum.cpp:83]   --->   Operation 106 'add' 'add_ln83' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 107 [2/3] (0.99ns) (grouped into DSP with root node sub_ln83)   --->   "%mul_ln83_1 = mul i31 %sext_ln77_2, i31 %sext_ln77_1" [DelayAndSum.cpp:83]   --->   Operation 107 'mul' 'mul_ln83_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 1.29>
ST_9 : Operation 108 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln77 = add i31 %add_ln76_1, i31 %mul_ln77" [DelayAndSum.cpp:77]   --->   Operation 108 'add' 'add_ln77' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 109 [1/3] (0.00ns) (grouped into DSP with root node add_ln77_1)   --->   "%mul_ln77_1 = mul i31 %sext_ln77_2, i31 %sext_ln77_3" [DelayAndSum.cpp:77]   --->   Operation 109 'mul' 'mul_ln77_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 110 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln77_1 = add i31 %add_ln77, i31 %mul_ln77_1" [DelayAndSum.cpp:77]   --->   Operation 110 'add' 'add_ln77_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 111 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln83 = add i31 %sub_ln82, i31 %mul_ln83" [DelayAndSum.cpp:83]   --->   Operation 111 'add' 'add_ln83' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 112 [1/3] (0.00ns) (grouped into DSP with root node sub_ln83)   --->   "%mul_ln83_1 = mul i31 %sext_ln77_2, i31 %sext_ln77_1" [DelayAndSum.cpp:83]   --->   Operation 112 'mul' 'mul_ln83_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 113 [2/2] (0.64ns) (root node of the DSP)   --->   "%sub_ln83 = sub i31 %add_ln83, i31 %mul_ln83_1" [DelayAndSum.cpp:83]   --->   Operation 113 'sub' 'sub_ln83' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 1.09>
ST_10 : Operation 114 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln77_1 = add i31 %add_ln77, i31 %mul_ln77_1" [DelayAndSum.cpp:77]   --->   Operation 114 'add' 'add_ln77_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%p_s = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %add_ln77_1, i32 15, i32 30" [DelayAndSum.cpp:74]   --->   Operation 115 'partselect' 'p_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 116 [2/2] (0.45ns)   --->   "%write_ln74 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %out_real, i16 %p_s" [DelayAndSum.cpp:74]   --->   Operation 116 'write' 'write_ln74' <Predicate = true> <Delay = 0.45> <CoreInst = "regslice">   --->   Core 148 'regslice' <Latency = 0> <II = 1> <Delay = 0.59> <Adapter> <Opcode : 'read' 'write'>
ST_10 : Operation 117 [1/2] (0.64ns) (root node of the DSP)   --->   "%sub_ln83 = sub i31 %add_ln83, i31 %mul_ln83_1" [DelayAndSum.cpp:83]   --->   Operation 117 'sub' 'sub_ln83' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%p_0 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %sub_ln83, i32 15, i32 30" [DelayAndSum.cpp:80]   --->   Operation 118 'partselect' 'p_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 119 [2/2] (0.45ns)   --->   "%write_ln80 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %out_imag, i16 %p_0" [DelayAndSum.cpp:80]   --->   Operation 119 'write' 'write_ln80' <Predicate = true> <Delay = 0.45> <CoreInst = "regslice">   --->   Core 148 'regslice' <Latency = 0> <II = 1> <Delay = 0.59> <Adapter> <Opcode : 'read' 'write'>

State 11 <SV = 10> <Delay = 0.45>
ST_11 : Operation 120 [1/1] (0.00ns)   --->   "%specpipeline_ln49 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [DelayAndSum.cpp:49]   --->   Operation 120 'specpipeline' 'specpipeline_ln49' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 121 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_13" [DelayAndSum.cpp:3]   --->   Operation 121 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 122 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %w1_real"   --->   Operation 122 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 123 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %w1_real, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 123 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %w1_real, void @empty_4, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 124 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 125 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %w1_imag"   --->   Operation 125 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %w1_imag, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 126 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 127 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %w1_imag, void @empty_4, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 127 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %w2_real"   --->   Operation 128 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %w2_real, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_6, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 129 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %w2_real, void @empty_4, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 130 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %w2_imag"   --->   Operation 131 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %w2_imag, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_7, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 132 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %w2_imag, void @empty_4, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 133 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %w3_real"   --->   Operation 134 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %w3_real, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_8, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 135 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %w3_real, void @empty_4, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 136 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %w3_imag"   --->   Operation 137 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %w3_imag, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_9, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 138 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 139 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %w3_imag, void @empty_4, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 139 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 140 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %w4_real"   --->   Operation 140 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 141 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %w4_real, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_10, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 141 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 142 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %w4_real, void @empty_4, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 142 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 143 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %w4_imag"   --->   Operation 143 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 144 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %w4_imag, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_11, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 144 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 145 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %w4_imag, void @empty_4, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 145 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 146 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in1_real, void @empty_12, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 146 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 147 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in1_real"   --->   Operation 147 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 148 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in1_imag, void @empty_12, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 148 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 149 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in1_imag"   --->   Operation 149 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 150 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in2_real, void @empty_12, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 150 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 151 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in2_real"   --->   Operation 151 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 152 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in2_imag, void @empty_12, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 152 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 153 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in2_imag"   --->   Operation 153 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 154 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in3_real, void @empty_12, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 154 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 155 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in3_real"   --->   Operation 155 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 156 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in3_imag, void @empty_12, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 156 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 157 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in3_imag"   --->   Operation 157 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 158 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in4_real, void @empty_12, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 158 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 159 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in4_real"   --->   Operation 159 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 160 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in4_imag, void @empty_12, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 160 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 161 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in4_imag"   --->   Operation 161 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 162 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_real, void @empty_12, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 162 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 163 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_real"   --->   Operation 163 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 164 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_imag, void @empty_12, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 164 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 165 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_imag"   --->   Operation 165 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 166 [1/2] (0.45ns)   --->   "%write_ln74 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %out_real, i16 %p_s" [DelayAndSum.cpp:74]   --->   Operation 166 'write' 'write_ln74' <Predicate = true> <Delay = 0.45> <CoreInst = "regslice">   --->   Core 148 'regslice' <Latency = 0> <II = 1> <Delay = 0.59> <Adapter> <Opcode : 'read' 'write'>
ST_11 : Operation 167 [1/2] (0.45ns)   --->   "%write_ln80 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %out_imag, i16 %p_0" [DelayAndSum.cpp:80]   --->   Operation 167 'write' 'write_ln80' <Predicate = true> <Delay = 0.45> <CoreInst = "regslice">   --->   Core 148 'regslice' <Latency = 0> <II = 1> <Delay = 0.59> <Adapter> <Opcode : 'read' 'write'>
ST_11 : Operation 168 [1/1] (0.00ns)   --->   "%ret_ln84 = ret" [DelayAndSum.cpp:84]   --->   Operation 168 'ret' 'ret_ln84' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ w1_real]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w1_imag]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w2_real]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w2_imag]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w3_real]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w3_imag]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w4_real]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w4_imag]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in1_real]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in1_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in2_real]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in2_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in3_real]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in3_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in4_real]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in4_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_real]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in1_real_buffer   (read         ) [ 000000000000]
in1_imag_buffer   (read         ) [ 000000000000]
in2_real_buffer   (read         ) [ 011000000000]
in2_imag_buffer   (read         ) [ 011000000000]
in3_real_buffer   (read         ) [ 011110000000]
in3_imag_buffer   (read         ) [ 011110000000]
in4_real_buffer   (read         ) [ 011111100000]
in4_imag_buffer   (read         ) [ 011111100000]
w1_real_buffer    (read         ) [ 000000000000]
w1_imag_buffer    (read         ) [ 000000000000]
w2_real_buffer    (read         ) [ 011000000000]
w2_imag_buffer    (read         ) [ 011100000000]
w3_real_buffer    (read         ) [ 011110000000]
w3_imag_buffer    (read         ) [ 011111000000]
w4_real_buffer    (read         ) [ 011111100000]
w4_imag_buffer    (read         ) [ 011111110000]
sext_ln74         (sext         ) [ 011100000000]
sext_ln74_1       (sext         ) [ 011100000000]
sext_ln74_2       (sext         ) [ 011100000000]
sext_ln74_3       (sext         ) [ 000000000000]
mul_ln74_1        (mul          ) [ 011110000000]
mul_ln80          (mul          ) [ 011110000000]
sext_ln75         (sext         ) [ 010110000000]
sext_ln75_1       (sext         ) [ 010111000000]
sext_ln75_3       (sext         ) [ 010111000000]
mul_ln74          (mul          ) [ 010010000000]
sext_ln75_2       (sext         ) [ 010011000000]
mul_ln80_1        (mul          ) [ 010010000000]
add_ln74          (add          ) [ 010001000000]
mul_ln75          (mul          ) [ 010001000000]
sext_ln76         (sext         ) [ 010001100000]
sext_ln76_1       (sext         ) [ 010001110000]
sext_ln76_3       (sext         ) [ 010001110000]
sub_ln80          (sub          ) [ 010001000000]
mul_ln81          (mul          ) [ 010001000000]
add_ln75          (add          ) [ 010000100000]
mul_ln75_1        (mul          ) [ 010000100000]
sext_ln76_2       (sext         ) [ 010000110000]
add_ln81          (add          ) [ 010000100000]
mul_ln81_1        (mul          ) [ 010000100000]
add_ln75_1        (add          ) [ 010000010000]
mul_ln76          (mul          ) [ 010000010000]
sext_ln77         (sext         ) [ 010000011000]
sext_ln77_1       (sext         ) [ 010000011100]
sext_ln77_3       (sext         ) [ 010000011100]
sub_ln81          (sub          ) [ 010000010000]
mul_ln82          (mul          ) [ 010000010000]
add_ln76          (add          ) [ 010000001000]
mul_ln76_1        (mul          ) [ 010000001000]
sext_ln77_2       (sext         ) [ 010000001100]
add_ln82          (add          ) [ 010000001000]
mul_ln82_1        (mul          ) [ 010000001000]
add_ln76_1        (add          ) [ 010000000100]
mul_ln77          (mul          ) [ 010000000100]
sub_ln82          (sub          ) [ 010000000100]
mul_ln83          (mul          ) [ 010000000100]
add_ln77          (add          ) [ 010000000010]
mul_ln77_1        (mul          ) [ 010000000010]
add_ln83          (add          ) [ 010000000010]
mul_ln83_1        (mul          ) [ 010000000010]
add_ln77_1        (add          ) [ 000000000000]
p_s               (partselect   ) [ 010000000001]
sub_ln83          (sub          ) [ 000000000000]
p_0               (partselect   ) [ 010000000001]
specpipeline_ln49 (specpipeline ) [ 000000000000]
spectopmodule_ln3 (spectopmodule) [ 000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000]
specinterface_ln0 (specinterface) [ 000000000000]
specinterface_ln0 (specinterface) [ 000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000]
specinterface_ln0 (specinterface) [ 000000000000]
specinterface_ln0 (specinterface) [ 000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000]
specinterface_ln0 (specinterface) [ 000000000000]
specinterface_ln0 (specinterface) [ 000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000]
specinterface_ln0 (specinterface) [ 000000000000]
specinterface_ln0 (specinterface) [ 000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000]
specinterface_ln0 (specinterface) [ 000000000000]
specinterface_ln0 (specinterface) [ 000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000]
specinterface_ln0 (specinterface) [ 000000000000]
specinterface_ln0 (specinterface) [ 000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000]
specinterface_ln0 (specinterface) [ 000000000000]
specinterface_ln0 (specinterface) [ 000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000]
specinterface_ln0 (specinterface) [ 000000000000]
specinterface_ln0 (specinterface) [ 000000000000]
specinterface_ln0 (specinterface) [ 000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000]
specinterface_ln0 (specinterface) [ 000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000]
specinterface_ln0 (specinterface) [ 000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000]
specinterface_ln0 (specinterface) [ 000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000]
specinterface_ln0 (specinterface) [ 000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000]
specinterface_ln0 (specinterface) [ 000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000]
specinterface_ln0 (specinterface) [ 000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000]
specinterface_ln0 (specinterface) [ 000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000]
specinterface_ln0 (specinterface) [ 000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000]
specinterface_ln0 (specinterface) [ 000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000]
write_ln74        (write        ) [ 000000000000]
write_ln80        (write        ) [ 000000000000]
ret_ln84          (ret          ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="w1_real">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w1_real"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="w1_imag">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w1_imag"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="w2_real">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_real"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="w2_imag">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_imag"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="w3_real">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w3_real"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="w3_imag">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w3_imag"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="w4_real">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w4_real"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="w4_imag">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w4_imag"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="in1_real">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1_real"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="in1_imag">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1_imag"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="in2_real">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in2_real"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="in2_imag">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in2_imag"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="in3_real">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in3_real"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="in3_imag">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in3_imag"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="in4_real">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in4_real"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="in4_imag">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in4_imag"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="out_real">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_real"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="out_imag">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_imag"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i16P128A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i16P128A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="in1_real_buffer_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="16" slack="0"/>
<pin id="94" dir="0" index="1" bw="16" slack="0"/>
<pin id="95" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in1_real_buffer/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="in1_imag_buffer_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="16" slack="0"/>
<pin id="100" dir="0" index="1" bw="16" slack="0"/>
<pin id="101" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in1_imag_buffer/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="in2_real_buffer_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="16" slack="0"/>
<pin id="106" dir="0" index="1" bw="16" slack="0"/>
<pin id="107" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in2_real_buffer/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="in2_imag_buffer_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="0"/>
<pin id="112" dir="0" index="1" bw="16" slack="0"/>
<pin id="113" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in2_imag_buffer/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="in3_real_buffer_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="16" slack="0"/>
<pin id="118" dir="0" index="1" bw="16" slack="0"/>
<pin id="119" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in3_real_buffer/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="in3_imag_buffer_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="16" slack="0"/>
<pin id="124" dir="0" index="1" bw="16" slack="0"/>
<pin id="125" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in3_imag_buffer/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="in4_real_buffer_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="16" slack="0"/>
<pin id="130" dir="0" index="1" bw="16" slack="0"/>
<pin id="131" dir="1" index="2" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in4_real_buffer/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="in4_imag_buffer_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="16" slack="0"/>
<pin id="136" dir="0" index="1" bw="16" slack="0"/>
<pin id="137" dir="1" index="2" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in4_imag_buffer/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="w1_real_buffer_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="16" slack="0"/>
<pin id="142" dir="0" index="1" bw="16" slack="0"/>
<pin id="143" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w1_real_buffer/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="w1_imag_buffer_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="16" slack="0"/>
<pin id="148" dir="0" index="1" bw="16" slack="0"/>
<pin id="149" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w1_imag_buffer/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="w2_real_buffer_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="16" slack="0"/>
<pin id="154" dir="0" index="1" bw="16" slack="0"/>
<pin id="155" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w2_real_buffer/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="w2_imag_buffer_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="16" slack="0"/>
<pin id="160" dir="0" index="1" bw="16" slack="0"/>
<pin id="161" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w2_imag_buffer/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="w3_real_buffer_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="16" slack="0"/>
<pin id="166" dir="0" index="1" bw="16" slack="0"/>
<pin id="167" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w3_real_buffer/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="w3_imag_buffer_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="16" slack="0"/>
<pin id="172" dir="0" index="1" bw="16" slack="0"/>
<pin id="173" dir="1" index="2" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w3_imag_buffer/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="w4_real_buffer_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="16" slack="0"/>
<pin id="178" dir="0" index="1" bw="16" slack="0"/>
<pin id="179" dir="1" index="2" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w4_real_buffer/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="w4_imag_buffer_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="16" slack="0"/>
<pin id="184" dir="0" index="1" bw="16" slack="0"/>
<pin id="185" dir="1" index="2" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w4_imag_buffer/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_write_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="0" slack="0"/>
<pin id="190" dir="0" index="1" bw="16" slack="0"/>
<pin id="191" dir="0" index="2" bw="16" slack="0"/>
<pin id="192" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln74/10 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_write_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="0" slack="0"/>
<pin id="197" dir="0" index="1" bw="16" slack="0"/>
<pin id="198" dir="0" index="2" bw="16" slack="0"/>
<pin id="199" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln80/10 "/>
</bind>
</comp>

<comp id="202" class="1004" name="sext_ln74_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="16" slack="0"/>
<pin id="204" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln74/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="sext_ln74_1_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="16" slack="0"/>
<pin id="208" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln74_1/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="sext_ln74_2_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="16" slack="0"/>
<pin id="212" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln74_2/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="sext_ln74_3_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="16" slack="0"/>
<pin id="216" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln74_3/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="mul_ln74_1_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="16" slack="0"/>
<pin id="220" dir="0" index="1" bw="16" slack="0"/>
<pin id="221" dir="1" index="2" bw="31" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln74_1/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="mul_ln80_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="16" slack="0"/>
<pin id="226" dir="0" index="1" bw="16" slack="0"/>
<pin id="227" dir="1" index="2" bw="31" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln80/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="sext_ln75_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="16" slack="1"/>
<pin id="232" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="sext_ln75_1_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="16" slack="1"/>
<pin id="235" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75_1/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="sext_ln75_3_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="16" slack="1"/>
<pin id="238" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75_3/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="sext_ln75_2_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="16" slack="2"/>
<pin id="241" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75_2/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="sext_ln76_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="16" slack="3"/>
<pin id="244" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln76/4 "/>
</bind>
</comp>

<comp id="245" class="1004" name="sext_ln76_1_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="16" slack="3"/>
<pin id="247" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln76_1/4 "/>
</bind>
</comp>

<comp id="248" class="1004" name="sext_ln76_3_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="16" slack="3"/>
<pin id="250" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln76_3/4 "/>
</bind>
</comp>

<comp id="251" class="1004" name="sext_ln76_2_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="16" slack="4"/>
<pin id="253" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln76_2/5 "/>
</bind>
</comp>

<comp id="254" class="1004" name="sext_ln77_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="16" slack="5"/>
<pin id="256" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln77/6 "/>
</bind>
</comp>

<comp id="257" class="1004" name="sext_ln77_1_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="16" slack="5"/>
<pin id="259" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln77_1/6 "/>
</bind>
</comp>

<comp id="260" class="1004" name="sext_ln77_3_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="16" slack="5"/>
<pin id="262" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln77_3/6 "/>
</bind>
</comp>

<comp id="263" class="1004" name="sext_ln77_2_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="16" slack="6"/>
<pin id="265" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln77_2/7 "/>
</bind>
</comp>

<comp id="266" class="1004" name="p_s_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="16" slack="0"/>
<pin id="268" dir="0" index="1" bw="31" slack="0"/>
<pin id="269" dir="0" index="2" bw="5" slack="0"/>
<pin id="270" dir="0" index="3" bw="6" slack="0"/>
<pin id="271" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_s/10 "/>
</bind>
</comp>

<comp id="276" class="1004" name="p_0_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="16" slack="0"/>
<pin id="278" dir="0" index="1" bw="31" slack="0"/>
<pin id="279" dir="0" index="2" bw="5" slack="0"/>
<pin id="280" dir="0" index="3" bw="6" slack="0"/>
<pin id="281" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_0/10 "/>
</bind>
</comp>

<comp id="286" class="1007" name="grp_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="16" slack="0"/>
<pin id="288" dir="0" index="1" bw="16" slack="0"/>
<pin id="289" dir="0" index="2" bw="31" slack="2147483647"/>
<pin id="290" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln74/1 add_ln74/3 "/>
</bind>
</comp>

<comp id="293" class="1007" name="grp_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="16" slack="0"/>
<pin id="295" dir="0" index="1" bw="16" slack="0"/>
<pin id="296" dir="0" index="2" bw="31" slack="2147483647"/>
<pin id="297" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln80_1/1 sub_ln80/3 "/>
</bind>
</comp>

<comp id="300" class="1007" name="grp_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="16" slack="0"/>
<pin id="302" dir="0" index="1" bw="16" slack="0"/>
<pin id="303" dir="0" index="2" bw="31" slack="0"/>
<pin id="304" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln75/2 add_ln75/4 "/>
</bind>
</comp>

<comp id="308" class="1007" name="grp_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="16" slack="0"/>
<pin id="310" dir="0" index="1" bw="16" slack="0"/>
<pin id="311" dir="0" index="2" bw="31" slack="0"/>
<pin id="312" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln81/2 add_ln81/4 "/>
</bind>
</comp>

<comp id="316" class="1007" name="grp_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="16" slack="0"/>
<pin id="318" dir="0" index="1" bw="16" slack="1"/>
<pin id="319" dir="0" index="2" bw="31" slack="0"/>
<pin id="320" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln75_1/3 add_ln75_1/5 "/>
</bind>
</comp>

<comp id="323" class="1007" name="grp_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="16" slack="0"/>
<pin id="325" dir="0" index="1" bw="16" slack="1"/>
<pin id="326" dir="0" index="2" bw="31" slack="0"/>
<pin id="327" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln81_1/3 sub_ln81/5 "/>
</bind>
</comp>

<comp id="330" class="1007" name="grp_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="16" slack="0"/>
<pin id="332" dir="0" index="1" bw="16" slack="0"/>
<pin id="333" dir="0" index="2" bw="31" slack="0"/>
<pin id="334" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln76/4 add_ln76/6 "/>
</bind>
</comp>

<comp id="338" class="1007" name="grp_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="16" slack="0"/>
<pin id="340" dir="0" index="1" bw="16" slack="0"/>
<pin id="341" dir="0" index="2" bw="31" slack="0"/>
<pin id="342" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln82/4 add_ln82/6 "/>
</bind>
</comp>

<comp id="346" class="1007" name="grp_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="16" slack="0"/>
<pin id="348" dir="0" index="1" bw="16" slack="1"/>
<pin id="349" dir="0" index="2" bw="31" slack="0"/>
<pin id="350" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln76_1/5 add_ln76_1/7 "/>
</bind>
</comp>

<comp id="353" class="1007" name="grp_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="16" slack="0"/>
<pin id="355" dir="0" index="1" bw="16" slack="1"/>
<pin id="356" dir="0" index="2" bw="31" slack="0"/>
<pin id="357" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln82_1/5 sub_ln82/7 "/>
</bind>
</comp>

<comp id="360" class="1007" name="grp_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="16" slack="0"/>
<pin id="362" dir="0" index="1" bw="16" slack="0"/>
<pin id="363" dir="0" index="2" bw="31" slack="0"/>
<pin id="364" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln77/6 add_ln77/8 "/>
</bind>
</comp>

<comp id="368" class="1007" name="grp_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="16" slack="0"/>
<pin id="370" dir="0" index="1" bw="16" slack="0"/>
<pin id="371" dir="0" index="2" bw="31" slack="0"/>
<pin id="372" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln83/6 add_ln83/8 "/>
</bind>
</comp>

<comp id="376" class="1007" name="grp_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="16" slack="0"/>
<pin id="378" dir="0" index="1" bw="16" slack="1"/>
<pin id="379" dir="0" index="2" bw="31" slack="0"/>
<pin id="380" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln77_1/7 add_ln77_1/9 "/>
</bind>
</comp>

<comp id="384" class="1007" name="grp_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="16" slack="0"/>
<pin id="386" dir="0" index="1" bw="16" slack="1"/>
<pin id="387" dir="0" index="2" bw="31" slack="0"/>
<pin id="388" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln83_1/7 sub_ln83/9 "/>
</bind>
</comp>

<comp id="392" class="1005" name="in2_real_buffer_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="16" slack="1"/>
<pin id="394" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="in2_real_buffer "/>
</bind>
</comp>

<comp id="397" class="1005" name="in2_imag_buffer_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="16" slack="1"/>
<pin id="399" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="in2_imag_buffer "/>
</bind>
</comp>

<comp id="402" class="1005" name="in3_real_buffer_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="16" slack="3"/>
<pin id="404" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="in3_real_buffer "/>
</bind>
</comp>

<comp id="407" class="1005" name="in3_imag_buffer_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="16" slack="3"/>
<pin id="409" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="in3_imag_buffer "/>
</bind>
</comp>

<comp id="412" class="1005" name="in4_real_buffer_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="16" slack="5"/>
<pin id="414" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="in4_real_buffer "/>
</bind>
</comp>

<comp id="417" class="1005" name="in4_imag_buffer_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="16" slack="5"/>
<pin id="419" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="in4_imag_buffer "/>
</bind>
</comp>

<comp id="422" class="1005" name="w2_real_buffer_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="16" slack="1"/>
<pin id="424" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="w2_real_buffer "/>
</bind>
</comp>

<comp id="427" class="1005" name="w2_imag_buffer_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="16" slack="2"/>
<pin id="429" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="w2_imag_buffer "/>
</bind>
</comp>

<comp id="432" class="1005" name="w3_real_buffer_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="16" slack="3"/>
<pin id="434" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="w3_real_buffer "/>
</bind>
</comp>

<comp id="437" class="1005" name="w3_imag_buffer_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="16" slack="4"/>
<pin id="439" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="w3_imag_buffer "/>
</bind>
</comp>

<comp id="442" class="1005" name="w4_real_buffer_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="16" slack="5"/>
<pin id="444" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="w4_real_buffer "/>
</bind>
</comp>

<comp id="447" class="1005" name="w4_imag_buffer_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="16" slack="6"/>
<pin id="449" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="w4_imag_buffer "/>
</bind>
</comp>

<comp id="452" class="1005" name="sext_ln74_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="31" slack="1"/>
<pin id="454" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln74 "/>
</bind>
</comp>

<comp id="457" class="1005" name="sext_ln74_1_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="31" slack="1"/>
<pin id="459" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln74_1 "/>
</bind>
</comp>

<comp id="463" class="1005" name="sext_ln74_2_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="31" slack="1"/>
<pin id="465" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln74_2 "/>
</bind>
</comp>

<comp id="468" class="1005" name="mul_ln74_1_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="31" slack="2"/>
<pin id="470" dir="1" index="1" bw="31" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln74_1 "/>
</bind>
</comp>

<comp id="473" class="1005" name="mul_ln80_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="31" slack="2"/>
<pin id="475" dir="1" index="1" bw="31" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln80 "/>
</bind>
</comp>

<comp id="478" class="1005" name="sext_ln75_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="31" slack="1"/>
<pin id="480" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln75 "/>
</bind>
</comp>

<comp id="484" class="1005" name="sext_ln75_1_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="31" slack="1"/>
<pin id="486" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln75_1 "/>
</bind>
</comp>

<comp id="490" class="1005" name="sext_ln75_3_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="31" slack="1"/>
<pin id="492" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln75_3 "/>
</bind>
</comp>

<comp id="496" class="1005" name="sext_ln75_2_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="31" slack="1"/>
<pin id="498" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln75_2 "/>
</bind>
</comp>

<comp id="502" class="1005" name="add_ln74_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="31" slack="1"/>
<pin id="504" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="add_ln74 "/>
</bind>
</comp>

<comp id="507" class="1005" name="sext_ln76_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="31" slack="1"/>
<pin id="509" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln76 "/>
</bind>
</comp>

<comp id="513" class="1005" name="sext_ln76_1_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="31" slack="1"/>
<pin id="515" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln76_1 "/>
</bind>
</comp>

<comp id="519" class="1005" name="sext_ln76_3_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="31" slack="1"/>
<pin id="521" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln76_3 "/>
</bind>
</comp>

<comp id="525" class="1005" name="sub_ln80_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="31" slack="1"/>
<pin id="527" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln80 "/>
</bind>
</comp>

<comp id="530" class="1005" name="add_ln75_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="31" slack="1"/>
<pin id="532" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="add_ln75 "/>
</bind>
</comp>

<comp id="535" class="1005" name="sext_ln76_2_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="31" slack="1"/>
<pin id="537" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln76_2 "/>
</bind>
</comp>

<comp id="541" class="1005" name="add_ln81_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="31" slack="1"/>
<pin id="543" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="add_ln81 "/>
</bind>
</comp>

<comp id="546" class="1005" name="add_ln75_1_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="31" slack="1"/>
<pin id="548" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="add_ln75_1 "/>
</bind>
</comp>

<comp id="551" class="1005" name="sext_ln77_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="31" slack="1"/>
<pin id="553" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln77 "/>
</bind>
</comp>

<comp id="557" class="1005" name="sext_ln77_1_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="31" slack="1"/>
<pin id="559" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln77_1 "/>
</bind>
</comp>

<comp id="563" class="1005" name="sext_ln77_3_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="31" slack="1"/>
<pin id="565" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln77_3 "/>
</bind>
</comp>

<comp id="569" class="1005" name="sub_ln81_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="31" slack="1"/>
<pin id="571" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln81 "/>
</bind>
</comp>

<comp id="574" class="1005" name="add_ln76_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="31" slack="1"/>
<pin id="576" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="add_ln76 "/>
</bind>
</comp>

<comp id="579" class="1005" name="sext_ln77_2_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="31" slack="1"/>
<pin id="581" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln77_2 "/>
</bind>
</comp>

<comp id="585" class="1005" name="add_ln82_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="31" slack="1"/>
<pin id="587" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="add_ln82 "/>
</bind>
</comp>

<comp id="590" class="1005" name="add_ln76_1_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="31" slack="1"/>
<pin id="592" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="add_ln76_1 "/>
</bind>
</comp>

<comp id="595" class="1005" name="sub_ln82_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="31" slack="1"/>
<pin id="597" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln82 "/>
</bind>
</comp>

<comp id="600" class="1005" name="add_ln77_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="31" slack="1"/>
<pin id="602" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="add_ln77 "/>
</bind>
</comp>

<comp id="605" class="1005" name="add_ln83_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="31" slack="1"/>
<pin id="607" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="add_ln83 "/>
</bind>
</comp>

<comp id="610" class="1005" name="p_s_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="16" slack="1"/>
<pin id="612" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_s "/>
</bind>
</comp>

<comp id="615" class="1005" name="p_0_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="16" slack="1"/>
<pin id="617" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_0 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="96"><net_src comp="36" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="16" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="36" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="18" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="36" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="20" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="36" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="22" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="36" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="24" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="36" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="26" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="36" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="28" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="36" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="30" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="38" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="0" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="38" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="2" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="38" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="4" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="38" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="6" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="38" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="8" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="38" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="10" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="38" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="12" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="38" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="14" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="193"><net_src comp="46" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="32" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="200"><net_src comp="46" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="34" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="205"><net_src comp="140" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="92" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="146" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="98" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="222"><net_src comp="210" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="214" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="202" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="214" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="272"><net_src comp="40" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="42" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="274"><net_src comp="44" pin="0"/><net_sink comp="266" pin=3"/></net>

<net id="275"><net_src comp="266" pin="4"/><net_sink comp="188" pin=2"/></net>

<net id="282"><net_src comp="40" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="42" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="284"><net_src comp="44" pin="0"/><net_sink comp="276" pin=3"/></net>

<net id="285"><net_src comp="276" pin="4"/><net_sink comp="195" pin=2"/></net>

<net id="291"><net_src comp="202" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="206" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="298"><net_src comp="210" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="206" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="305"><net_src comp="230" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="233" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="307"><net_src comp="286" pin="3"/><net_sink comp="300" pin=2"/></net>

<net id="313"><net_src comp="230" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="236" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="293" pin="3"/><net_sink comp="308" pin=2"/></net>

<net id="321"><net_src comp="239" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="300" pin="3"/><net_sink comp="316" pin=2"/></net>

<net id="328"><net_src comp="239" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="308" pin="3"/><net_sink comp="323" pin=2"/></net>

<net id="335"><net_src comp="242" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="245" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="337"><net_src comp="316" pin="3"/><net_sink comp="330" pin=2"/></net>

<net id="343"><net_src comp="242" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="248" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="345"><net_src comp="323" pin="3"/><net_sink comp="338" pin=2"/></net>

<net id="351"><net_src comp="251" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="330" pin="3"/><net_sink comp="346" pin=2"/></net>

<net id="358"><net_src comp="251" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="338" pin="3"/><net_sink comp="353" pin=2"/></net>

<net id="365"><net_src comp="254" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="257" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="367"><net_src comp="346" pin="3"/><net_sink comp="360" pin=2"/></net>

<net id="373"><net_src comp="254" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="260" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="375"><net_src comp="353" pin="3"/><net_sink comp="368" pin=2"/></net>

<net id="381"><net_src comp="263" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="360" pin="3"/><net_sink comp="376" pin=2"/></net>

<net id="383"><net_src comp="376" pin="3"/><net_sink comp="266" pin=1"/></net>

<net id="389"><net_src comp="263" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="368" pin="3"/><net_sink comp="384" pin=2"/></net>

<net id="391"><net_src comp="384" pin="3"/><net_sink comp="276" pin=1"/></net>

<net id="395"><net_src comp="104" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="400"><net_src comp="110" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="405"><net_src comp="116" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="410"><net_src comp="122" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="415"><net_src comp="128" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="420"><net_src comp="134" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="425"><net_src comp="152" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="430"><net_src comp="158" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="435"><net_src comp="164" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="440"><net_src comp="170" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="445"><net_src comp="176" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="450"><net_src comp="182" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="455"><net_src comp="202" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="460"><net_src comp="206" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="462"><net_src comp="457" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="466"><net_src comp="210" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="471"><net_src comp="218" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="476"><net_src comp="224" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="481"><net_src comp="230" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="483"><net_src comp="478" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="487"><net_src comp="233" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="489"><net_src comp="484" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="493"><net_src comp="236" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="495"><net_src comp="490" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="499"><net_src comp="239" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="501"><net_src comp="496" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="505"><net_src comp="286" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="510"><net_src comp="242" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="512"><net_src comp="507" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="516"><net_src comp="245" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="518"><net_src comp="513" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="522"><net_src comp="248" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="524"><net_src comp="519" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="528"><net_src comp="293" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="533"><net_src comp="300" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="538"><net_src comp="251" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="540"><net_src comp="535" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="544"><net_src comp="308" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="549"><net_src comp="316" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="554"><net_src comp="254" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="556"><net_src comp="551" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="560"><net_src comp="257" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="562"><net_src comp="557" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="566"><net_src comp="260" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="568"><net_src comp="563" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="572"><net_src comp="323" pin="3"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="577"><net_src comp="330" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="582"><net_src comp="263" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="584"><net_src comp="579" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="588"><net_src comp="338" pin="3"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="593"><net_src comp="346" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="598"><net_src comp="353" pin="3"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="603"><net_src comp="360" pin="3"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="608"><net_src comp="368" pin="3"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="613"><net_src comp="266" pin="4"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="618"><net_src comp="276" pin="4"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="195" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_real | {11 }
	Port: out_imag | {11 }
 - Input state : 
	Port: DelayAndSum : w1_real | {1 }
	Port: DelayAndSum : w1_imag | {1 }
	Port: DelayAndSum : w2_real | {1 }
	Port: DelayAndSum : w2_imag | {1 }
	Port: DelayAndSum : w3_real | {1 }
	Port: DelayAndSum : w3_imag | {1 }
	Port: DelayAndSum : w4_real | {1 }
	Port: DelayAndSum : w4_imag | {1 }
	Port: DelayAndSum : in1_real | {1 }
	Port: DelayAndSum : in1_imag | {1 }
	Port: DelayAndSum : in2_real | {1 }
	Port: DelayAndSum : in2_imag | {1 }
	Port: DelayAndSum : in3_real | {1 }
	Port: DelayAndSum : in3_imag | {1 }
	Port: DelayAndSum : in4_real | {1 }
	Port: DelayAndSum : in4_imag | {1 }
  - Chain level:
	State 1
		mul_ln74 : 1
		mul_ln74_1 : 1
		mul_ln80 : 1
		mul_ln80_1 : 1
	State 2
		mul_ln75 : 1
		mul_ln81 : 1
	State 3
		add_ln74 : 1
		mul_ln75_1 : 1
		sub_ln80 : 1
		mul_ln81_1 : 1
	State 4
		add_ln75 : 1
		mul_ln76 : 1
		add_ln81 : 1
		mul_ln82 : 1
	State 5
		add_ln75_1 : 1
		mul_ln76_1 : 1
		sub_ln81 : 1
		mul_ln82_1 : 1
	State 6
		add_ln76 : 1
		mul_ln77 : 1
		add_ln82 : 1
		mul_ln83 : 1
	State 7
		add_ln76_1 : 1
		mul_ln77_1 : 1
		sub_ln82 : 1
		mul_ln83_1 : 1
	State 8
		add_ln77 : 1
		add_ln83 : 1
	State 9
		add_ln77_1 : 1
		sub_ln83 : 1
	State 10
		p_s : 1
		write_ln74 : 2
		p_0 : 1
		write_ln80 : 2
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|    mul   |      mul_ln74_1_fu_218      |    1    |    0    |    5    |
|          |       mul_ln80_fu_224       |    1    |    0    |    5    |
|----------|-----------------------------|---------|---------|---------|
|          |          grp_fu_286         |    1    |    0    |    0    |
|          |          grp_fu_300         |    1    |    0    |    0    |
|          |          grp_fu_308         |    1    |    0    |    0    |
|          |          grp_fu_316         |    1    |    0    |    0    |
|  muladd  |          grp_fu_330         |    1    |    0    |    0    |
|          |          grp_fu_338         |    1    |    0    |    0    |
|          |          grp_fu_346         |    1    |    0    |    0    |
|          |          grp_fu_360         |    1    |    0    |    0    |
|          |          grp_fu_368         |    1    |    0    |    0    |
|          |          grp_fu_376         |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          grp_fu_293         |    1    |    0    |    0    |
|  mulsub  |          grp_fu_323         |    1    |    0    |    0    |
|          |          grp_fu_353         |    1    |    0    |    0    |
|          |          grp_fu_384         |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |  in1_real_buffer_read_fu_92 |    0    |    0    |    0    |
|          |  in1_imag_buffer_read_fu_98 |    0    |    0    |    0    |
|          | in2_real_buffer_read_fu_104 |    0    |    0    |    0    |
|          | in2_imag_buffer_read_fu_110 |    0    |    0    |    0    |
|          | in3_real_buffer_read_fu_116 |    0    |    0    |    0    |
|          | in3_imag_buffer_read_fu_122 |    0    |    0    |    0    |
|          | in4_real_buffer_read_fu_128 |    0    |    0    |    0    |
|   read   | in4_imag_buffer_read_fu_134 |    0    |    0    |    0    |
|          |  w1_real_buffer_read_fu_140 |    0    |    0    |    0    |
|          |  w1_imag_buffer_read_fu_146 |    0    |    0    |    0    |
|          |  w2_real_buffer_read_fu_152 |    0    |    0    |    0    |
|          |  w2_imag_buffer_read_fu_158 |    0    |    0    |    0    |
|          |  w3_real_buffer_read_fu_164 |    0    |    0    |    0    |
|          |  w3_imag_buffer_read_fu_170 |    0    |    0    |    0    |
|          |  w4_real_buffer_read_fu_176 |    0    |    0    |    0    |
|          |  w4_imag_buffer_read_fu_182 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |       grp_write_fu_188      |    0    |    0    |    0    |
|          |       grp_write_fu_195      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       sext_ln74_fu_202      |    0    |    0    |    0    |
|          |      sext_ln74_1_fu_206     |    0    |    0    |    0    |
|          |      sext_ln74_2_fu_210     |    0    |    0    |    0    |
|          |      sext_ln74_3_fu_214     |    0    |    0    |    0    |
|          |       sext_ln75_fu_230      |    0    |    0    |    0    |
|          |      sext_ln75_1_fu_233     |    0    |    0    |    0    |
|          |      sext_ln75_3_fu_236     |    0    |    0    |    0    |
|   sext   |      sext_ln75_2_fu_239     |    0    |    0    |    0    |
|          |       sext_ln76_fu_242      |    0    |    0    |    0    |
|          |      sext_ln76_1_fu_245     |    0    |    0    |    0    |
|          |      sext_ln76_3_fu_248     |    0    |    0    |    0    |
|          |      sext_ln76_2_fu_251     |    0    |    0    |    0    |
|          |       sext_ln77_fu_254      |    0    |    0    |    0    |
|          |      sext_ln77_1_fu_257     |    0    |    0    |    0    |
|          |      sext_ln77_3_fu_260     |    0    |    0    |    0    |
|          |      sext_ln77_2_fu_263     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|partselect|          p_s_fu_266         |    0    |    0    |    0    |
|          |          p_0_fu_276         |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    16   |    0    |    10   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    add_ln74_reg_502   |   31   |
|   add_ln75_1_reg_546  |   31   |
|    add_ln75_reg_530   |   31   |
|   add_ln76_1_reg_590  |   31   |
|    add_ln76_reg_574   |   31   |
|    add_ln77_reg_600   |   31   |
|    add_ln81_reg_541   |   31   |
|    add_ln82_reg_585   |   31   |
|    add_ln83_reg_605   |   31   |
|in2_imag_buffer_reg_397|   16   |
|in2_real_buffer_reg_392|   16   |
|in3_imag_buffer_reg_407|   16   |
|in3_real_buffer_reg_402|   16   |
|in4_imag_buffer_reg_417|   16   |
|in4_real_buffer_reg_412|   16   |
|   mul_ln74_1_reg_468  |   31   |
|    mul_ln80_reg_473   |   31   |
|      p_0_reg_615      |   16   |
|      p_s_reg_610      |   16   |
|  sext_ln74_1_reg_457  |   31   |
|  sext_ln74_2_reg_463  |   31   |
|   sext_ln74_reg_452   |   31   |
|  sext_ln75_1_reg_484  |   31   |
|  sext_ln75_2_reg_496  |   31   |
|  sext_ln75_3_reg_490  |   31   |
|   sext_ln75_reg_478   |   31   |
|  sext_ln76_1_reg_513  |   31   |
|  sext_ln76_2_reg_535  |   31   |
|  sext_ln76_3_reg_519  |   31   |
|   sext_ln76_reg_507   |   31   |
|  sext_ln77_1_reg_557  |   31   |
|  sext_ln77_2_reg_579  |   31   |
|  sext_ln77_3_reg_563  |   31   |
|   sext_ln77_reg_551   |   31   |
|    sub_ln80_reg_525   |   31   |
|    sub_ln81_reg_569   |   31   |
|    sub_ln82_reg_595   |   31   |
| w2_imag_buffer_reg_427|   16   |
| w2_real_buffer_reg_422|   16   |
| w3_imag_buffer_reg_437|   16   |
| w3_real_buffer_reg_432|   16   |
| w4_imag_buffer_reg_447|   16   |
| w4_real_buffer_reg_442|   16   |
+-----------------------+--------+
|         Total         |  1123  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_write_fu_188 |  p2  |   2  |  16  |   32   ||    0    ||    9    |
| grp_write_fu_195 |  p2  |   2  |  16  |   32   ||    0    ||    9    |
|    grp_fu_286    |  p0  |   3  |  16  |   48   ||    0    ||    14   |
|    grp_fu_286    |  p1  |   2  |  16  |   32   ||    0    ||    9    |
|    grp_fu_293    |  p0  |   3  |  16  |   48   ||    0    ||    14   |
|    grp_fu_293    |  p1  |   2  |  16  |   32   ||    0    ||    9    |
|    grp_fu_300    |  p0  |   3  |  16  |   48   ||    0    ||    14   |
|    grp_fu_300    |  p1  |   2  |  16  |   32   ||    0    ||    9    |
|    grp_fu_308    |  p0  |   3  |  16  |   48   ||    0    ||    14   |
|    grp_fu_308    |  p1  |   2  |  16  |   32   ||    0    ||    9    |
|    grp_fu_316    |  p0  |   3  |  16  |   48   ||    0    ||    14   |
|    grp_fu_323    |  p0  |   3  |  16  |   48   ||    0    ||    14   |
|    grp_fu_330    |  p0  |   3  |  16  |   48   ||    0    ||    14   |
|    grp_fu_330    |  p1  |   2  |  16  |   32   ||    0    ||    9    |
|    grp_fu_338    |  p0  |   3  |  16  |   48   ||    0    ||    14   |
|    grp_fu_338    |  p1  |   2  |  16  |   32   ||    0    ||    9    |
|    grp_fu_346    |  p0  |   3  |  16  |   48   ||    0    ||    14   |
|    grp_fu_353    |  p0  |   3  |  16  |   48   ||    0    ||    14   |
|    grp_fu_360    |  p0  |   3  |  16  |   48   ||    0    ||    14   |
|    grp_fu_360    |  p1  |   2  |  16  |   32   ||    0    ||    9    |
|    grp_fu_368    |  p0  |   3  |  16  |   48   ||    0    ||    14   |
|    grp_fu_368    |  p1  |   2  |  16  |   32   ||    0    ||    9    |
|    grp_fu_376    |  p0  |   3  |  16  |   48   ||    0    ||    14   |
|    grp_fu_384    |  p0  |   3  |  16  |   48   ||    0    ||    14   |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   992  ||  10.934 ||    0    ||   286   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |    0   |   10   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    0   |   286  |
|  Register |    -   |    -   |  1123  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   10   |  1123  |   296  |
+-----------+--------+--------+--------+--------+
