

================================================================
== Vitis HLS Report for 'pu_kernel_10'
================================================================
* Date:           Mon Sep  1 16:04:18 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        spmm_prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------+----------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                         |                                              |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                         Instance                        |                    Module                    |   min   |   max   |    min    |    max    | min | max |   Type  |
        +---------------------------------------------------------+----------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_pu_kernel_10_Pipeline_pu_save_stream_into_pu_fu_210  |pu_kernel_10_Pipeline_pu_save_stream_into_pu  |        6|        6|  24.000 ns|  24.000 ns|    6|    6|       no|
        |grp_dfm_fu_218                                           |dfm                                           |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        +---------------------------------------------------------+----------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        2|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     3|      505|      607|    -|
|Memory               |       16|     -|       68|       72|    0|
|Multiplexer          |        -|     -|        -|      299|    -|
|Register             |        -|     -|      105|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       16|     3|      678|      980|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        1|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------+----------------------------------------------+---------+----+-----+-----+-----+
    |                         Instance                        |                    Module                    | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------------------+----------------------------------------------+---------+----+-----+-----+-----+
    |grp_dfm_fu_218                                           |dfm                                           |        0|   3|  496|  550|    0|
    |grp_pu_kernel_10_Pipeline_pu_save_stream_into_pu_fu_210  |pu_kernel_10_Pipeline_pu_save_stream_into_pu  |        0|   0|    9|   57|    0|
    +---------------------------------------------------------+----------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                    |                                              |        0|   3|  505|  607|    0|
    +---------------------------------------------------------+----------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------+-------------------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |   Memory   |                Module               | BRAM_18K| FF | LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +------------+-------------------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |tile_ref_U  |pu_kernel_10_tile_ref_RAM_AUTO_1R1W  |        0|   2|   3|    0|      4|    1|     1|            4|
    |tile_y_U    |pu_kernel_10_tile_y_RAM_AUTO_1R1W    |        0|  32|  33|    0|      4|   32|     1|          128|
    |Dbuf_U      |pu_kernel_Dbuf_RAM_2P_BRAM_0R0W      |       16|   0|   0|    0|  61278|   32|     1|      1960896|
    |p_ref_U     |pu_kernel_p_ref_RAM_AUTO_1R1W        |        0|   2|   3|    0|      4|    1|     1|            4|
    |p_v_y_U     |pu_kernel_p_v_y_RAM_AUTO_1R1W        |        0|  32|  33|    0|      4|   32|     1|          128|
    +------------+-------------------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |Total       |                                     |       16|  68|  72|    0|  61294|   98|     5|      1961160|
    +------------+-------------------------------------+---------+----+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  37|          7|    1|          7|
    |ap_done              |   9|          2|    1|          2|
    |m_axi_gmem6_ARVALID  |   9|          2|    1|          2|
    |m_axi_gmem6_RREADY   |   9|          2|    1|          2|
    |p_ref_address0       |  20|          4|    2|          8|
    |p_ref_address1       |  14|          3|    2|          6|
    |p_ref_ce0            |  14|          3|    1|          3|
    |p_ref_d0             |  14|          3|    1|          3|
    |p_ref_d1             |  14|          3|    1|          3|
    |p_v_y_address0       |  20|          4|    2|          8|
    |p_v_y_address1       |  14|          3|    2|          6|
    |p_v_y_ce0            |  14|          3|    1|          3|
    |p_v_y_d0             |  14|          3|   32|         96|
    |p_v_y_d1             |  14|          3|   32|         96|
    |s_34_blk_n           |   9|          2|    1|          2|
    |tile_ref_address0    |  14|          3|    2|          6|
    |tile_ref_ce0         |  14|          3|    1|          3|
    |tile_ref_we0         |   9|          2|    1|          2|
    |tile_y_address0      |  14|          3|    2|          6|
    |tile_y_ce0           |  14|          3|    1|          3|
    |tile_y_we0           |   9|          2|    1|          2|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 299|         63|   89|        269|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------+----+----+-----+-----------+
    |                                 Name                                 | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                             |   6|   0|    6|          0|
    |ap_done_reg                                                           |   1|   0|    1|          0|
    |grp_dfm_fu_218_ap_start_reg                                           |   1|   0|    1|          0|
    |grp_pu_kernel_10_Pipeline_pu_save_stream_into_pu_fu_210_ap_start_reg  |   1|   0|    1|          0|
    |tmp_8_reg_327                                                         |   1|   0|    1|          0|
    |tmp_9_reg_332                                                         |   1|   0|    1|          0|
    |trunc_ln151_3_reg_317                                                 |  32|   0|   32|          0|
    |trunc_ln151_4_reg_322                                                 |  32|   0|   32|          0|
    |trunc_ln_reg_342                                                      |  30|   0|   30|          0|
    +----------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                 | 105|   0|  105|          0|
    +----------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  pu_kernel.10|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  pu_kernel.10|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  pu_kernel.10|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  pu_kernel.10|  return value|
|ap_continue           |   in|    1|  ap_ctrl_hs|  pu_kernel.10|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  pu_kernel.10|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  pu_kernel.10|  return value|
|s_34_dout             |   in|  388|     ap_fifo|          s_34|       pointer|
|s_34_num_data_valid   |   in|    5|     ap_fifo|          s_34|       pointer|
|s_34_fifo_cap         |   in|    5|     ap_fifo|          s_34|       pointer|
|s_34_empty_n          |   in|    1|     ap_fifo|          s_34|       pointer|
|s_34_read             |  out|    1|     ap_fifo|          s_34|       pointer|
|m_axi_gmem6_AWVALID   |  out|    1|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_AWREADY   |   in|    1|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_AWADDR    |  out|   64|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_AWID      |  out|    1|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_AWLEN     |  out|   32|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_AWSIZE    |  out|    3|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_AWBURST   |  out|    2|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_AWLOCK    |  out|    2|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_AWCACHE   |  out|    4|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_AWPROT    |  out|    3|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_AWQOS     |  out|    4|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_AWREGION  |  out|    4|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_AWUSER    |  out|    1|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_WVALID    |  out|    1|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_WREADY    |   in|    1|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_WDATA     |  out|   32|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_WSTRB     |  out|    4|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_WLAST     |  out|    1|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_WID       |  out|    1|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_WUSER     |  out|    1|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_ARVALID   |  out|    1|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_ARREADY   |   in|    1|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_ARADDR    |  out|   64|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_ARID      |  out|    1|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_ARLEN     |  out|   32|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_ARSIZE    |  out|    3|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_ARBURST   |  out|    2|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_ARLOCK    |  out|    2|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_ARCACHE   |  out|    4|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_ARPROT    |  out|    3|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_ARQOS     |  out|    4|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_ARREGION  |  out|    4|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_ARUSER    |  out|    1|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_RVALID    |   in|    1|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_RREADY    |  out|    1|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_RDATA     |   in|   32|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_RLAST     |   in|    1|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_RID       |   in|    1|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_RFIFONUM  |   in|    9|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_RUSER     |   in|    1|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_RRESP     |   in|    2|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_BVALID    |   in|    1|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_BREADY    |  out|    1|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_BRESP     |   in|    2|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_BID       |   in|    1|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_BUSER     |   in|    1|       m_axi|         gmem6|       pointer|
|B4                    |   in|   64|     ap_none|            B4|        scalar|
|K                     |   in|   32|     ap_none|             K|        scalar|
+----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.93>
ST_1 : Operation 7 [1/1] (1.24ns)   --->   "%Dbuf = alloca i64 1" [src/spmm_device_fpga.cpp:143->src/spmm_device_fpga.cpp:226]   --->   Operation 7 'alloca' 'Dbuf' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61278> <RAM>
ST_1 : Operation 8 [1/1] (0.69ns)   --->   "%tile_y = alloca i64 1" [src/spmm_device_fpga.cpp:148->src/spmm_device_fpga.cpp:226]   --->   Operation 8 'alloca' 'tile_y' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 9 [1/1] (0.63ns)   --->   "%tile_ref = alloca i64 1" [src/spmm_device_fpga.cpp:149->src/spmm_device_fpga.cpp:226]   --->   Operation 9 'alloca' 'tile_ref' <Predicate = true> <Delay = 0.63>
ST_1 : Operation 10 [1/1] (0.69ns)   --->   "%p_v_y = alloca i64 1" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:226]   --->   Operation 10 'alloca' 'p_v_y' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 11 [1/1] (0.63ns)   --->   "%p_ref = alloca i64 1" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:226]   --->   Operation 11 'alloca' 'p_ref' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4> <RAM>
ST_1 : Operation 12 [1/1] (1.23ns)   --->   "%s_34_read = read i388 @_ssdm_op_Read.ap_fifo.volatile.i388P0A, i388 %s_34" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:226]   --->   Operation 12 'read' 's_34_read' <Predicate = true> <Delay = 1.23> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 388> <Depth = 16> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln151_s = partselect i32 @_ssdm_op_PartSelect.i32.i388.i32.i32, i388 %s_34_read, i32 64, i32 95" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:226]   --->   Operation 13 'partselect' 'trunc_ln151_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln151_2 = partselect i32 @_ssdm_op_PartSelect.i32.i388.i32.i32, i388 %s_34_read, i32 160, i32 191" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:226]   --->   Operation 14 'partselect' 'trunc_ln151_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln151_3 = partselect i32 @_ssdm_op_PartSelect.i32.i388.i32.i32, i388 %s_34_read, i32 256, i32 287" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:226]   --->   Operation 15 'partselect' 'trunc_ln151_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln151_4 = partselect i32 @_ssdm_op_PartSelect.i32.i388.i32.i32, i388 %s_34_read, i32 352, i32 383" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:226]   --->   Operation 16 'partselect' 'trunc_ln151_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i388.i32, i388 %s_34_read, i32 384" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:226]   --->   Operation 17 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i388.i32, i388 %s_34_read, i32 385" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:226]   --->   Operation 18 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i388.i32, i388 %s_34_read, i32 386" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:226]   --->   Operation 19 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i388.i32, i388 %s_34_read, i32 387" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:226]   --->   Operation 20 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_v_y_addr = getelementptr i32 %p_v_y, i64 0, i64 0" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:226]   --->   Operation 21 'getelementptr' 'p_v_y_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.69ns)   --->   "%store_ln151 = store i32 %trunc_ln151_s, i2 %p_v_y_addr" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:226]   --->   Operation 22 'store' 'store_ln151' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_v_y_addr_7 = getelementptr i32 %p_v_y, i64 0, i64 1" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:226]   --->   Operation 23 'getelementptr' 'p_v_y_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.69ns)   --->   "%store_ln151 = store i32 %trunc_ln151_2, i2 %p_v_y_addr_7" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:226]   --->   Operation 24 'store' 'store_ln151' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_ref_addr = getelementptr i1 %p_ref, i64 0, i64 0" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:226]   --->   Operation 25 'getelementptr' 'p_ref_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.63ns)   --->   "%store_ln151 = store i1 %tmp, i2 %p_ref_addr" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:226]   --->   Operation 26 'store' 'store_ln151' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_ref_addr_7 = getelementptr i1 %p_ref, i64 0, i64 1" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:226]   --->   Operation 27 'getelementptr' 'p_ref_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.63ns)   --->   "%store_ln151 = store i1 %tmp_7, i2 %p_ref_addr_7" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:226]   --->   Operation 28 'store' 'store_ln151' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4> <RAM>

State 2 <SV = 1> <Delay = 0.69>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%p_v_y_addr_8 = getelementptr i32 %p_v_y, i64 0, i64 2" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:226]   --->   Operation 29 'getelementptr' 'p_v_y_addr_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.69ns)   --->   "%store_ln151 = store i32 %trunc_ln151_3, i2 %p_v_y_addr_8" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:226]   --->   Operation 30 'store' 'store_ln151' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%p_v_y_addr_9 = getelementptr i32 %p_v_y, i64 0, i64 3" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:226]   --->   Operation 31 'getelementptr' 'p_v_y_addr_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.69ns)   --->   "%store_ln151 = store i32 %trunc_ln151_4, i2 %p_v_y_addr_9" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:226]   --->   Operation 32 'store' 'store_ln151' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%p_ref_addr_8 = getelementptr i1 %p_ref, i64 0, i64 2" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:226]   --->   Operation 33 'getelementptr' 'p_ref_addr_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.63ns)   --->   "%store_ln151 = store i1 %tmp_8, i2 %p_ref_addr_8" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:226]   --->   Operation 34 'store' 'store_ln151' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4> <RAM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%p_ref_addr_9 = getelementptr i1 %p_ref, i64 0, i64 3" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:226]   --->   Operation 35 'getelementptr' 'p_ref_addr_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.63ns)   --->   "%store_ln151 = store i1 %tmp_9, i2 %p_ref_addr_9" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:226]   --->   Operation 36 'store' 'store_ln151' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4> <RAM>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 37 [2/2] (0.00ns)   --->   "%call_ln0 = call void @pu_kernel.10_Pipeline_pu_save_stream_into_pu, i32 %p_v_y, i32 %tile_y, i1 %p_ref, i1 %tile_ref"   --->   Operation 37 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 38 [1/2] (0.00ns)   --->   "%call_ln0 = call void @pu_kernel.10_Pipeline_pu_save_stream_into_pu, i32 %p_v_y, i32 %tile_y, i1 %p_ref, i1 %tile_ref"   --->   Operation 38 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%K_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %K"   --->   Operation 39 'read' 'K_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%B4_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %B4"   --->   Operation 40 'read' 'B4_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %K_read, i32 2, i32 31" [src/spmm_device_fpga.cpp:220]   --->   Operation 41 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [2/2] (0.00ns)   --->   "%call_ln160 = call void @dfm, i32 %tile_y, i1 %tile_ref, i32 %Dbuf, i32 %gmem6, i64 %B4_read, i30 %trunc_ln" [src/spmm_device_fpga.cpp:160->src/spmm_device_fpga.cpp:226]   --->   Operation 42 'call' 'call_ln160' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i388 %s_34, void @empty_33, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem6, void @empty_4, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_32, void @empty_13, void @empty_23, i32 16, i32 16, i32 16, i32 16, void @empty_23, void @empty_23, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%specmemcore_ln145 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Dbuf, i64 666, i64 22, i64 18446744073709551615" [src/spmm_device_fpga.cpp:145->src/spmm_device_fpga.cpp:226]   --->   Operation 45 'specmemcore' 'specmemcore_ln145' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/2] (0.00ns)   --->   "%call_ln160 = call void @dfm, i32 %tile_y, i1 %tile_ref, i32 %Dbuf, i32 %gmem6, i64 %B4_read, i30 %trunc_ln" [src/spmm_device_fpga.cpp:160->src/spmm_device_fpga.cpp:226]   --->   Operation 46 'call' 'call_ln160' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%ret_ln226 = ret" [src/spmm_device_fpga.cpp:226]   --->   Operation 47 'ret' 'ret_ln226' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ s_34]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ gmem6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ B4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
Dbuf              (alloca       ) [ 0011111]
tile_y            (alloca       ) [ 0011111]
tile_ref          (alloca       ) [ 0011111]
p_v_y             (alloca       ) [ 0011100]
p_ref             (alloca       ) [ 0011100]
s_34_read         (read         ) [ 0000000]
trunc_ln151_s     (partselect   ) [ 0000000]
trunc_ln151_2     (partselect   ) [ 0000000]
trunc_ln151_3     (partselect   ) [ 0010000]
trunc_ln151_4     (partselect   ) [ 0010000]
tmp               (bitselect    ) [ 0000000]
tmp_7             (bitselect    ) [ 0000000]
tmp_8             (bitselect    ) [ 0010000]
tmp_9             (bitselect    ) [ 0010000]
p_v_y_addr        (getelementptr) [ 0000000]
store_ln151       (store        ) [ 0000000]
p_v_y_addr_7      (getelementptr) [ 0000000]
store_ln151       (store        ) [ 0000000]
p_ref_addr        (getelementptr) [ 0000000]
store_ln151       (store        ) [ 0000000]
p_ref_addr_7      (getelementptr) [ 0000000]
store_ln151       (store        ) [ 0000000]
p_v_y_addr_8      (getelementptr) [ 0000000]
store_ln151       (store        ) [ 0000000]
p_v_y_addr_9      (getelementptr) [ 0000000]
store_ln151       (store        ) [ 0000000]
p_ref_addr_8      (getelementptr) [ 0000000]
store_ln151       (store        ) [ 0000000]
p_ref_addr_9      (getelementptr) [ 0000000]
store_ln151       (store        ) [ 0000000]
call_ln0          (call         ) [ 0000000]
K_read            (read         ) [ 0000000]
B4_read           (read         ) [ 0000001]
trunc_ln          (partselect   ) [ 0000001]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specmemcore_ln145 (specmemcore  ) [ 0000000]
call_ln160        (call         ) [ 0000000]
ret_ln226         (ret          ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="s_34">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_34"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem6">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem6"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="B4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B4"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="K">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i388P0A"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i388.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i388.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pu_kernel.10_Pipeline_pu_save_stream_into_pu"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dfm"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_33"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="Dbuf_alloca_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Dbuf/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="tile_y_alloca_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tile_y/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="tile_ref_alloca_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tile_ref/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="p_v_y_alloca_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_v_y/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="p_ref_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_ref/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="s_34_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="388" slack="0"/>
<pin id="108" dir="0" index="1" bw="388" slack="0"/>
<pin id="109" dir="1" index="2" bw="388" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_34_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="K_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="K_read/5 "/>
</bind>
</comp>

<comp id="118" class="1004" name="B4_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="64" slack="0"/>
<pin id="120" dir="0" index="1" bw="64" slack="0"/>
<pin id="121" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B4_read/5 "/>
</bind>
</comp>

<comp id="124" class="1004" name="p_v_y_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="1" slack="0"/>
<pin id="128" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_v_y_addr/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_access_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="2" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="0" index="2" bw="0" slack="0"/>
<pin id="137" dir="0" index="4" bw="2" slack="0"/>
<pin id="138" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="139" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="140" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln151/1 store_ln151/1 store_ln151/2 store_ln151/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="p_v_y_addr_7_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="1" slack="0"/>
<pin id="146" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_v_y_addr_7/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="p_ref_addr_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="1" slack="0"/>
<pin id="155" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ref_addr/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_access_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="2" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="0" slack="0"/>
<pin id="164" dir="0" index="4" bw="2" slack="0"/>
<pin id="165" dir="0" index="5" bw="1" slack="2147483647"/>
<pin id="166" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="3" bw="1" slack="2147483647"/>
<pin id="167" dir="1" index="7" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln151/1 store_ln151/1 store_ln151/2 store_ln151/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="p_ref_addr_7_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="1" slack="0"/>
<pin id="173" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ref_addr_7/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="p_v_y_addr_8_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="3" slack="0"/>
<pin id="182" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_v_y_addr_8/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="p_v_y_addr_9_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="3" slack="0"/>
<pin id="190" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_v_y_addr_9/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="p_ref_addr_8_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="3" slack="0"/>
<pin id="198" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ref_addr_8/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="p_ref_addr_9_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="3" slack="0"/>
<pin id="206" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ref_addr_9/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_pu_kernel_10_Pipeline_pu_save_stream_into_pu_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="0" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="213" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="214" dir="0" index="3" bw="1" slack="2147483647"/>
<pin id="215" dir="0" index="4" bw="1" slack="2147483647"/>
<pin id="216" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_dfm_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="0" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="222" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="223" dir="0" index="4" bw="32" slack="0"/>
<pin id="224" dir="0" index="5" bw="64" slack="0"/>
<pin id="225" dir="0" index="6" bw="30" slack="0"/>
<pin id="226" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln160/5 "/>
</bind>
</comp>

<comp id="230" class="1004" name="trunc_ln151_s_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="388" slack="0"/>
<pin id="233" dir="0" index="2" bw="8" slack="0"/>
<pin id="234" dir="0" index="3" bw="8" slack="0"/>
<pin id="235" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln151_s/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="trunc_ln151_2_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="0" index="1" bw="388" slack="0"/>
<pin id="244" dir="0" index="2" bw="9" slack="0"/>
<pin id="245" dir="0" index="3" bw="9" slack="0"/>
<pin id="246" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln151_2/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="trunc_ln151_3_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="0" index="1" bw="388" slack="0"/>
<pin id="255" dir="0" index="2" bw="10" slack="0"/>
<pin id="256" dir="0" index="3" bw="10" slack="0"/>
<pin id="257" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln151_3/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="trunc_ln151_4_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="0" index="1" bw="388" slack="0"/>
<pin id="265" dir="0" index="2" bw="10" slack="0"/>
<pin id="266" dir="0" index="3" bw="10" slack="0"/>
<pin id="267" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln151_4/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="388" slack="0"/>
<pin id="275" dir="0" index="2" bw="10" slack="0"/>
<pin id="276" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="tmp_7_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="388" slack="0"/>
<pin id="284" dir="0" index="2" bw="10" slack="0"/>
<pin id="285" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_8_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="388" slack="0"/>
<pin id="293" dir="0" index="2" bw="10" slack="0"/>
<pin id="294" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_9_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="388" slack="0"/>
<pin id="301" dir="0" index="2" bw="10" slack="0"/>
<pin id="302" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="trunc_ln_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="30" slack="0"/>
<pin id="308" dir="0" index="1" bw="32" slack="0"/>
<pin id="309" dir="0" index="2" bw="3" slack="0"/>
<pin id="310" dir="0" index="3" bw="6" slack="0"/>
<pin id="311" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/5 "/>
</bind>
</comp>

<comp id="317" class="1005" name="trunc_ln151_3_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="1"/>
<pin id="319" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln151_3 "/>
</bind>
</comp>

<comp id="322" class="1005" name="trunc_ln151_4_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="1"/>
<pin id="324" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln151_4 "/>
</bind>
</comp>

<comp id="327" class="1005" name="tmp_8_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="1"/>
<pin id="329" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="332" class="1005" name="tmp_9_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="1"/>
<pin id="334" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="337" class="1005" name="B4_read_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="64" slack="1"/>
<pin id="339" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="B4_read "/>
</bind>
</comp>

<comp id="342" class="1005" name="trunc_ln_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="30" slack="1"/>
<pin id="344" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="8" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="8" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="10" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="48" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="6" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="50" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="4" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="98" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="40" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="40" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="141"><net_src comp="124" pin="3"/><net_sink comp="132" pin=2"/></net>

<net id="147"><net_src comp="98" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="40" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="149"><net_src comp="8" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="150"><net_src comp="142" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="156"><net_src comp="102" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="40" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="158"><net_src comp="40" pin="0"/><net_sink comp="151" pin=2"/></net>

<net id="168"><net_src comp="151" pin="3"/><net_sink comp="159" pin=2"/></net>

<net id="174"><net_src comp="102" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="40" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="8" pin="0"/><net_sink comp="169" pin=2"/></net>

<net id="177"><net_src comp="169" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="183"><net_src comp="40" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="184"><net_src comp="42" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="185"><net_src comp="178" pin="3"/><net_sink comp="132" pin=2"/></net>

<net id="191"><net_src comp="40" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="192"><net_src comp="44" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="193"><net_src comp="186" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="199"><net_src comp="40" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="200"><net_src comp="42" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="201"><net_src comp="194" pin="3"/><net_sink comp="159" pin=2"/></net>

<net id="207"><net_src comp="40" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="208"><net_src comp="44" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="209"><net_src comp="202" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="217"><net_src comp="46" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="227"><net_src comp="58" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="228"><net_src comp="2" pin="0"/><net_sink comp="218" pin=4"/></net>

<net id="229"><net_src comp="118" pin="2"/><net_sink comp="218" pin=5"/></net>

<net id="236"><net_src comp="12" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="106" pin="2"/><net_sink comp="230" pin=1"/></net>

<net id="238"><net_src comp="14" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="239"><net_src comp="16" pin="0"/><net_sink comp="230" pin=3"/></net>

<net id="240"><net_src comp="230" pin="4"/><net_sink comp="132" pin=4"/></net>

<net id="247"><net_src comp="12" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="248"><net_src comp="106" pin="2"/><net_sink comp="241" pin=1"/></net>

<net id="249"><net_src comp="18" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="250"><net_src comp="20" pin="0"/><net_sink comp="241" pin=3"/></net>

<net id="251"><net_src comp="241" pin="4"/><net_sink comp="132" pin=1"/></net>

<net id="258"><net_src comp="12" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="106" pin="2"/><net_sink comp="252" pin=1"/></net>

<net id="260"><net_src comp="22" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="261"><net_src comp="24" pin="0"/><net_sink comp="252" pin=3"/></net>

<net id="268"><net_src comp="12" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="106" pin="2"/><net_sink comp="262" pin=1"/></net>

<net id="270"><net_src comp="26" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="271"><net_src comp="28" pin="0"/><net_sink comp="262" pin=3"/></net>

<net id="277"><net_src comp="30" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="106" pin="2"/><net_sink comp="272" pin=1"/></net>

<net id="279"><net_src comp="32" pin="0"/><net_sink comp="272" pin=2"/></net>

<net id="280"><net_src comp="272" pin="3"/><net_sink comp="159" pin=4"/></net>

<net id="286"><net_src comp="30" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="106" pin="2"/><net_sink comp="281" pin=1"/></net>

<net id="288"><net_src comp="34" pin="0"/><net_sink comp="281" pin=2"/></net>

<net id="289"><net_src comp="281" pin="3"/><net_sink comp="159" pin=1"/></net>

<net id="295"><net_src comp="30" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="106" pin="2"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="36" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="303"><net_src comp="30" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="106" pin="2"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="38" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="312"><net_src comp="52" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="112" pin="2"/><net_sink comp="306" pin=1"/></net>

<net id="314"><net_src comp="54" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="315"><net_src comp="56" pin="0"/><net_sink comp="306" pin=3"/></net>

<net id="316"><net_src comp="306" pin="4"/><net_sink comp="218" pin=6"/></net>

<net id="320"><net_src comp="252" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="132" pin=4"/></net>

<net id="325"><net_src comp="262" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="330"><net_src comp="290" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="159" pin=4"/></net>

<net id="335"><net_src comp="298" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="340"><net_src comp="118" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="218" pin=5"/></net>

<net id="345"><net_src comp="306" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="218" pin=6"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem6 | {}
 - Input state : 
	Port: pu_kernel.10 : s_34 | {1 }
	Port: pu_kernel.10 : gmem6 | {5 6 }
	Port: pu_kernel.10 : B4 | {5 }
	Port: pu_kernel.10 : K | {5 }
  - Chain level:
	State 1
		p_v_y_addr : 1
		store_ln151 : 1
		p_v_y_addr_7 : 1
		store_ln151 : 1
		p_ref_addr : 1
		store_ln151 : 1
		p_ref_addr_7 : 1
		store_ln151 : 1
	State 2
		store_ln151 : 1
		store_ln151 : 1
		store_ln151 : 1
		store_ln151 : 1
	State 3
	State 4
	State 5
		call_ln160 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------|---------|---------|---------|---------|
| Operation|                     Functional Unit                     |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_pu_kernel_10_Pipeline_pu_save_stream_into_pu_fu_210 |    0    |  0.774  |    71   |    36   |
|          |                      grp_dfm_fu_218                     |    3    |  1.161  |   715   |   283   |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|          |                  s_34_read_read_fu_106                  |    0    |    0    |    0    |    0    |
|   read   |                    K_read_read_fu_112                   |    0    |    0    |    0    |    0    |
|          |                   B4_read_read_fu_118                   |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|          |                   trunc_ln151_s_fu_230                  |    0    |    0    |    0    |    0    |
|          |                   trunc_ln151_2_fu_241                  |    0    |    0    |    0    |    0    |
|partselect|                   trunc_ln151_3_fu_252                  |    0    |    0    |    0    |    0    |
|          |                   trunc_ln151_4_fu_262                  |    0    |    0    |    0    |    0    |
|          |                     trunc_ln_fu_306                     |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|          |                        tmp_fu_272                       |    0    |    0    |    0    |    0    |
| bitselect|                       tmp_7_fu_281                      |    0    |    0    |    0    |    0    |
|          |                       tmp_8_fu_290                      |    0    |    0    |    0    |    0    |
|          |                       tmp_9_fu_298                      |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                         |    3    |  1.935  |   786   |   319   |
|----------|---------------------------------------------------------|---------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |  URAM  |
+--------+--------+--------+--------+--------+
|  Dbuf  |   16   |    0   |    0   |    -   |
|  p_ref |    0   |    2   |    3   |    0   |
|  p_v_y |    0   |   32   |   33   |    0   |
|tile_ref|    0   |    2   |    3   |    0   |
| tile_y |    0   |   32   |   33   |    0   |
+--------+--------+--------+--------+--------+
|  Total |   16   |   68   |   72   |    0   |
+--------+--------+--------+--------+--------+

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|   B4_read_reg_337   |   64   |
|    tmp_8_reg_327    |    1   |
|    tmp_9_reg_332    |    1   |
|trunc_ln151_3_reg_317|   32   |
|trunc_ln151_4_reg_322|   32   |
|   trunc_ln_reg_342  |   30   |
+---------------------+--------+
|        Total        |   160  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_132 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_132 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_132 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_132 |  p4  |   2  |   2  |    4   ||    9    |
| grp_access_fu_159 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_159 |  p1  |   2  |   1  |    2   ||    9    |
| grp_access_fu_159 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_159 |  p4  |   2  |   2  |    4   ||    9    |
|   grp_dfm_fu_218  |  p5  |   2  |  64  |   128  ||    9    |
|   grp_dfm_fu_218  |  p6  |   2  |  30  |   60   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   270  ||   3.87  ||    90   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    3   |    1   |   786  |   319  |    -   |
|   Memory  |   16   |    -   |    -   |   68   |   72   |    0   |
|Multiplexer|    -   |    -   |    3   |    -   |   90   |    -   |
|  Register |    -   |    -   |    -   |   160  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   16   |    3   |    5   |  1014  |   481  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
