// http://s3.amazonaws.com/files.rai-project.com/userdata/build-6545ac89d42bea0a4d9556ae.tar.gz

#include <cmath>
#include <iostream>
#include <cassert>
#include "gpu-new-forward.h"

#define DEBUG 1

#define BLOCK_SIZE 16
#define CHECK_ERR { \
    cudaError_t error = cudaGetLastError(); \
    if(error != cudaSuccess) { \
        std::cerr<<"CUDA error: "<<__FILE__<<":"<<__LINE__<<": "<<cudaGetErrorString(error)<<std::endl; \
        exit(-1); \
    } \
}
#define CONSTANT_SIZE 12544

__constant__ float mask[CONSTANT_SIZE];

__global__ void conv_forward_kernel(float *output, const float *input/*, const float *mask*/, const int B, const int M, const int C, const int H, const int W, const int K,const int S)
{
    /*
    Modify this function to implement the forward pass described in Chapter 16.
    We have added an additional dimension to the tensors to support an entire mini-batch
    The goal here is to be correct AND fast.

    Function paramter definitions:
    output - output
    input - input
    mask - convolution kernel
    B - batch_size (number of images in x)
    M - number of output feature maps
    C - number of input feature maps
    H - input height dimension
    W - input width dimension
    K - kernel height and width (K x K)
    S - stride step length
    */

    const int H_out = (H - K)/S + 1;
    const int W_out = (W - K)/S + 1;

    // We have some nice #defs for you below to simplify indexing. Feel free to use them, or create your own.
    // An example use of these macros:
    // float a = in_4d(0,0,0,0)
    // out_4d(0,0,0,0) = a
    #define TILE_WIDTH ((BLOCK_SIZE - 1) * S + K)

    #define out_4d(i3, i2, i1, i0) output[(i3) * (M * H_out * W_out) + (i2) * (H_out * W_out) + (i1) * (W_out) + i0]
    #define in_4d(i3, i2, i1, i0) input[(i3) * (C * H * W) + (i2) * (H * W) + (i1) * (W) + i0]
    #define mask_4d(i3, i2, i1, i0) mask[(i3) * (C * K * K) + (i2) * (K * K) + (i1) * (K) + i0]
    #define tile(i1, i0) tile_input[TILE_WIDTH * (i1) + (i0)]

    // Insert your GPU convolution kernel code here
    extern __shared__ float tile_input[];

    unsigned int W_blksize = (W_out - 1) / BLOCK_SIZE + 1; // number of horizontal tiles per output map
    unsigned int tx = threadIdx.x;
    unsigned int ty = threadIdx.y;
    unsigned int m = blockIdx.x; // output channel
    unsigned int h_s = (blockIdx.y / W_blksize) * BLOCK_SIZE + ty;
    unsigned int h = h_s * S;
    unsigned int w_s = (blockIdx.y % W_blksize) * BLOCK_SIZE + tx;
    unsigned int w = w_s * S;

    if (w + K - 1 >= W || h + K - 1 >= H) return;

    for (int b = 0 ; b < B; b++) {  // loop over a batch
        float acc = 0.;
        for (int c = 0; c < C; c++) { // sum over all input channels
            int copy_size = S;
            if(w + S + K - 1 >= W || h + S + K - 1 >= H) copy_size = K;
            if(ty == BLOCK_SIZE - 1 || tx == BLOCK_SIZE - 1) copy_size = K;
            for(int x = 0; x < copy_size; x++) 
                for(int y = 0; y < copy_size; y++) {
                    #if DEBUG
                    assert(ty * S + y < TILE_WIDTH);
                    assert(ty * S + x < TILE_WIDTH);
                    #endif
                    tile(ty * S + y, tx * S + x) = in_4d(b, c, h + y, w + x);
                }
                // tile(ty * S + YYY, tx * S + XXX) <-> in_4d(b, c, h + YYY, w + XXX);
                __syncthreads();
                for (int p = 0; p < K; p++) // loop over KxK filter
                for (int q = 0; q < K; q++) {
                    // in_4d(b, c, h + p, w + q) * mask_4d(m, c, p, q);
                    #if DEBUG
                    assert(ty * S + p < TILE_WIDTH);
                    assert(ty * S + q < TILE_WIDTH);
                    #endif
                    acc += tile(ty * S + p, tx * S + q) * mask_4d(m, c, p, q);
                }
        }
        out_4d(b, m, h_s, w_s) = acc;
    }

    #undef out_4d
    #undef in_4d
    #undef mask_4d
}

	
__host__ void GPUInterface::conv_forward_gpu_prolog(const float *host_output, const float *host_input, const float *host_mask, float **device_output_ptr, float **device_input_ptr, float **device_mask_ptr, const int B, const int M, const int C, const int H, const int W, const int K, const int S)
{
    // Allocate memory and copy over the relevant data structures to the GPU

    // We pass double pointers for you to initialize the relevant device pointers,
    //  which are passed to the other two functions.

    // Useful snippet for error checking

    unsigned int H_out = (H - K)/S + 1;
    unsigned int W_out = (W - K)/S + 1;
    unsigned int size_in = B * W * H * C * sizeof(float);
    unsigned int size_out = B * H_out * W_out * M * sizeof(float);
    unsigned int size_mask = K * K * M * C * sizeof(float);

    cudaMalloc(device_input_ptr, size_in);
    cudaMalloc(device_output_ptr, size_out);
    cudaMalloc(device_mask_ptr, size_mask);

    cudaMemcpy(*device_input_ptr, host_input, size_in, cudaMemcpyHostToDevice);
    cudaMemcpy(*device_output_ptr, host_output, size_out, cudaMemcpyHostToDevice);
// >>>>>>>>>>>> Optimization 1 Constant memory mask 
    // cudaMemcpy(*device_mask_ptr, host_mask, size_mask, cudaMemcpyHostToDevice);
    if(size_mask > CONSTANT_SIZE) std::cerr << "mask size exceeded: " << size_mask << std::endl;
    else cudaMemcpyToSymbol(mask, host_mask, size_mask);
    std::cerr << K << ", " << S << std::endl;
// <<<<<<<<<<<<
    
    CHECK_ERR;
}


__host__ void GPUInterface::conv_forward_gpu(float *device_output, const float *device_input, const float *device_mask, const int B, const int M, const int C, const int H, const int W, const int K, const int S)
{
    // Set the kernel dimensions and call the kernel
    unsigned int H_out = (H - K)/S + 1;
    unsigned int W_out = (W - K)/S + 1;
    unsigned int W_blksize = (W_out - 1) / BLOCK_SIZE + 1; // number of horizontal tiles per output map
    unsigned int H_blksize = (H_out - 1) / BLOCK_SIZE + 1; // number of vertical tiles per output map
    unsigned int Y = H_blksize * W_blksize; // total number of tiles per map

    dim3 grid(M, Y);
    dim3 block(BLOCK_SIZE, BLOCK_SIZE); // output tile for untiled code
    unsigned int shared_size = TILE_WIDTH * TILE_WIDTH * sizeof(float);
    conv_forward_kernel<<<grid, block, shared_size>>>(device_output, device_input/*, device_mask*/, B, M, C, H, W, K, S);

    CHECK_ERR;
}


__host__ void GPUInterface::conv_forward_gpu_epilog(float *host_output, float *device_output, float *device_input, float *device_mask, const int B, const int M, const int C, const int H, const int W, const int K, const int S)
{
    // Copy the output back to host
    unsigned int H_out = (H - K)/S + 1;
    unsigned int W_out = (W - K)/S + 1;
    unsigned int size_out = B * H_out * W_out * M * sizeof(float);
    cudaMemcpy(host_output, device_output, size_out, cudaMemcpyDeviceToHost);
   
    // Free device memory 
    cudaFree(device_input);
    cudaFree(device_output);
    cudaFree(device_mask);

    CHECK_ERR;
}


__host__ void GPUInterface::get_device_properties()
{
    int deviceCount;
    cudaGetDeviceCount(&deviceCount);

    for(int dev = 0; dev < deviceCount; dev++)
    {
        cudaDeviceProp deviceProp;
        cudaGetDeviceProperties(&deviceProp, dev);

        std::cout<<"Device "<<dev<<" name: "<<deviceProp.name<<std::endl;
        std::cout<<"Computational capabilities: "<<deviceProp.major<<"."<<deviceProp.minor<<std::endl;
        std::cout<<"Max Global memory size: "<<deviceProp.totalGlobalMem<<std::endl;
        std::cout<<"Max Constant memory size: "<<deviceProp.totalConstMem<<std::endl;
        std::cout<<"Max Shared memory size per block: "<<deviceProp.sharedMemPerBlock<<std::endl;
        std::cout<<"Max threads per block: "<<deviceProp.maxThreadsPerBlock<<std::endl;
        std::cout<<"Max block dimensions: "<<deviceProp.maxThreadsDim[0]<<" x, "<<deviceProp.maxThreadsDim[1]<<" y, "<<deviceProp.maxThreadsDim[2]<<" z"<<std::endl;
        std::cout<<"Max grid dimensions: "<<deviceProp.maxGridSize[0]<<" x, "<<deviceProp.maxGridSize[1]<<" y, "<<deviceProp.maxGridSize[2]<<" z"<<std::endl;
        std::cout<<"Warp Size: "<<deviceProp.warpSize<<std::endl;
    }
}
