<?xml version="1.0" encoding="UTF-8"?>
<?eclipse version="3.4"?>
<plugin>
<!-- All SPC5 Component extension shall have the namespace "com.st.tools.spc5"-->
   <extension
         id="org.chibios.spc5.components.hal.platform.spc560pxx"
         name="ChibiOS-RT SPC560Pxx HAL Platform Component"
         point="com.st.tools.spc5.extension">
      <component
            hidden="true"
            isPlatform="false">
            <description>
                ChibiOS/RT SPC560Pxx low level drivice drivers files.
            </description>
            <groups
                  name="SPC560Pxx Settings">
               <description>
                  SPC560Pxx Low Level Drivers options and settings.
               </description>
               <group
                     expanded="false"
                     name="Initialization Settings">
                  <description>
                     Generic initialization-related settings.
                  </description>
                  <property
                        brief="Activating this options bypasses the whole clock initialization phase"
                        default="false"
                        editable="true"
                        name="Do Not Init"
                        required="true"
                        type="boolean">
                  </property>
                  <property
                        brief="Enabling this options disables all consistency checks on the clock initialization values"
                        default="false"
                        editable="true"
                        name="Allow Overclocking"
                        required="true"
                        type="boolean">
                  </property>
                  <property
                        brief="Disables the SWT watchdog on startup."
                        default="true"
                        editable="true"
                        name="Disable Watchdog"
                        required="true"
                        type="boolean">
                  </property>
               </group>
               <group
                     expanded="false"
                     name="FMPLL0 Settings">
                  <description>
                     FMPLL0 settings, errors in settings or invalid settings are detected at compile time.
                  </description>
                  <property
                        brief="FMPLL0 Input Divider Value"
                        default="5"
                        editable="true"
                        max="15"
                        min="1"
                        name="IDF Value"
                        required="true"
                        type="unsigned">
                  </property>
                  <property
                        brief="FMPLL0 Multiplier Value"
                        default="32"
                        editable="true"
                        max="96"
                        min="32"
                        name="NDIV Value"
                        required="true"
                        type="unsigned">
                  </property>
                  <property
                        brief="FMPLL0 Output Divider Value"
                        default="1"
                        editable="true"
                        name="ODF Value"
                        required="true"
                        type="enum"
                        value="SPC5_FMPLL_ODF_DIV2,SPC5_FMPLL_ODF_DIV4,SPC5_FMPLL_ODF_DIV8,SPC5_FMPLL_ODF_DIV16">
                  </property>
               </group>
               <group
                     expanded="false"
                     name="FMPLL1 Settings">
                  <description>
                     FMPLL1 settings, errors in settings or invalid settings are detected at compile time.
                  </description>
                  <property
                        brief="FMPLL1 Input Divider Value"
                        default="5"
                        editable="true"
                        max="15"
                        min="1"
                        name="IDF Value"
                        required="true"
                        type="unsigned">
                  </property>
                  <property
                        brief="FMPLL1 Multiplier Value"
                        default="60"
                        editable="true"
                        max="96"
                        min="32"
                        name="NDIV Value"
                        required="true"
                        type="unsigned">
                  </property>
                  <property
                        brief="FMPLL1 Output Divider Value"
                        default="1"
                        editable="true"
                        name="ODF Value"
                        required="true"
                        type="enum"
                        value="SPC5_FMPLL_ODF_DIV2,SPC5_FMPLL_ODF_DIV4,SPC5_FMPLL_ODF_DIV8,SPC5_FMPLL_ODF_DIV16">
                  </property>
               </group>
               <group
                     expanded="false"
                     name="Clocks">
                  <description>
                     Settings related to the internal clocks distribution.
                  </description>
                  <property
                        brief="AUX0 (Motor Control) clock source selection."
                        default="3"
                        editable="true"
                        name="AUX0 Clock Source"
                        required="true"
                        type="enum"
                        value="IRC,XOSC,FMPLL0,FMPLL1">
                  </property>
                  <property
                        brief="Divider for the motor control peripherals clock, zero means disabled clock."
                        default="2"
                        editable="true"
                        name="Motor Control Clock Divider"
                        required="true"
                        type="enum"
                        value="0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16">
                  </property>
                  <property
                        brief="AUX0 (FMPLL1_DIV) clock source selection."
                        default="0"
                        editable="false"
                        name="AUX1 Clock Source"
                        required="true"
                        type="enum"
                        value="FMPLL1">
                  </property>
                  <property
                        brief="Divider for the FMPLL1_DIV clock, zero means disabled clock."
                        default="2"
                        editable="true"
                        name="FMPLL1_DIV Clock Divider"
                        required="true"
                        type="enum"
                        value="0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16">
                  </property>
                  <property
                        brief="AUX0 (SP) clock source selection."
                        default="3"
                        editable="true"
                        name="AUX2 Clock Source"
                        required="true"
                        type="enum"
                        value="IRC,XOSC,FMPLL0,FMPLL1,FMPLL1_1D1">
                  </property>
                  <property
                        brief="Divider for the SP peripheral clock, zero means disabled clock."
                        default="2"
                        editable="true"
                        name="SP Clock Divider"
                        required="true"
                        type="enum"
                        value="0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16">
                  </property>
                  <property
                        brief="AUX0 (FlexRay) clock source selection."
                        default="3"
                        editable="true"
                        name="AUX3 Clock Source"
                        required="true"
                        type="enum"
                        value="IRC,XOSC,FMPLL0,FMPLL1,FMPLL1_1D1">
                  </property>
                  <property
                        brief="Divider for the FlexRay peripheral clock, zero means disabled clock."
                        default="2"
                        editable="true"
                        name="FR Clock Divider"
                        required="true"
                        type="enum"
                        value="0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16">
                  </property>
                  <property
                        brief="Function to be executed in case of clock initialization failure, this function must not return."
                        default="chSysHalt()"
                        editable="true"
                        name="Clock Failure Hook"
                        required="true"
                        type="string">
                  </property>
               </group>
               <group
                     expanded="false"
                     name="Serial Driver Settings">
                  <description>
                     Settings related to the Serial Driver, note that the driver must be enabled in the portable HAL configuration.
                  </description>
                  <property
                        brief="Enables support for LINFLEX0 in the Serial Driver"
                        default="true"
                        editable="true"
                        name="Use LINFLEX0"
                        required="true"
                        type="boolean">
                  </property>
                  <property
                        brief="Enables support for LINFLEX1 in the Serial Driver"
                        default="true"
                        editable="true"
                        name="Use LINFLEX1"
                        required="true"
                        type="boolean">
                  </property>
                  <property
                        brief="IRQ priority to be assigned to the LINFLEX0 peripheral"
                        default="8"
                        editable="true"
                        max="15"
                        min="1"
                        name="LINFLEX0 IRQ Priority"
                        required="true"
                        type="unsigned">
                  </property>
                  <property
                        brief="IRQ priority to be assigned to the LINFLEX1 peripheral"
                        default="8"
                        editable="true"
                        max="15"
                        min="1"
                        name="LINFLEX1 IRQ Priority"
                        required="true"
                        type="unsigned">
                  </property>
               </group>
            </groups>
            <exportedFeatures>
               <exportedFeature
                     exclusive="true"
                     id="org.chibios.spc5.features.hal.platform.spc560pxx">
               </exportedFeature>
               <exportedFeature
                     exclusive="true"
                     id="org.chibios.spc5.features.hal.platform">
               </exportedFeature>
            </exportedFeatures>
            <requiredFeatures>
               <requiredFeature
                     id="org.chibios.spc5.features.hal">
               </requiredFeature>
               <requiredFeature
                     id="org.chibios.spc5.features.kernel">
               </requiredFeature>
               <requiredFeature
                     id="org.chibios.spc5.features.kernel.port.gcc.ppc.spc560pxx">
               </requiredFeature>
            </requiredFeatures>
      </component>
   </extension>

</plugin>
