{
    "wiring": {
        "qubits": {
            "qB1": {
                "z": {
                    "opx_output": "#/ports/analog_outputs/con1/5/1"
                },
                "rr": {
                    "opx_input": "#/ports/mw_inputs/con1/1/1",
                    "opx_output": "#/ports/mw_outputs/con1/1/1"
                },
                "xy": {
                    "opx_output": "#/ports/mw_outputs/con1/1/2"
                }
            },
            "qB2": {
                "z": {
                    "opx_output": "#/ports/analog_outputs/con1/5/2"
                },
                "rr": {
                    "opx_input": "#/ports/mw_inputs/con1/1/1",
                    "opx_output": "#/ports/mw_outputs/con1/1/1"
                },
                "xy": {
                    "opx_output": "#/ports/mw_outputs/con1/1/3"
                }
            },
            "qB3": {
                "z": {
                    "opx_output": "#/ports/analog_outputs/con1/5/3"
                },
                "rr": {
                    "opx_input": "#/ports/mw_inputs/con1/1/1",
                    "opx_output": "#/ports/mw_outputs/con1/1/1"
                },
                "xy": {
                    "opx_output": "#/ports/mw_outputs/con1/1/4"
                }
            },
            "qB4": {
                "z": {
                    "opx_output": "#/ports/analog_outputs/con1/5/4"
                },
                "rr": {
                    "opx_input": "#/ports/mw_inputs/con1/1/1",
                    "opx_output": "#/ports/mw_outputs/con1/1/1"
                },
                "xy": {
                    "opx_output": "#/ports/mw_outputs/con1/1/5"
                }
            },
            "qB5": {
                "z": {
                    "opx_output": "#/ports/analog_outputs/con1/5/5"
                },
                "rr": {
                    "opx_input": "#/ports/mw_inputs/con1/1/1",
                    "opx_output": "#/ports/mw_outputs/con1/1/1"
                },
                "xy": {
                    "opx_output": "#/ports/mw_outputs/con1/1/6"
                }
            },
            "qC1": {
                "z": {
                    "opx_output": "#/ports/analog_outputs/con1/6/1"
                },
                "rr": {
                    "opx_input": "#/ports/mw_inputs/con1/2/1",
                    "opx_output": "#/ports/mw_outputs/con1/2/1"
                },
                "xy": {
                    "opx_output": "#/ports/mw_outputs/con1/2/2"
                }
            },
            "qC2": {
                "z": {
                    "opx_output": "#/ports/analog_outputs/con1/6/2"
                },
                "rr": {
                    "opx_input": "#/ports/mw_inputs/con1/2/1",
                    "opx_output": "#/ports/mw_outputs/con1/2/1"
                },
                "xy": {
                    "opx_output": "#/ports/mw_outputs/con1/2/3"
                }
            },
            "qC3": {
                "z": {
                    "opx_output": "#/ports/analog_outputs/con1/6/3"
                },
                "rr": {
                    "opx_input": "#/ports/mw_inputs/con1/2/1",
                    "opx_output": "#/ports/mw_outputs/con1/2/1"
                },
                "xy": {
                    "opx_output": "#/ports/mw_outputs/con1/2/4"
                }
            },
            "qC4": {
                "z": {
                    "opx_output": "#/ports/analog_outputs/con1/6/4"
                },
                "rr": {
                    "opx_input": "#/ports/mw_inputs/con1/2/1",
                    "opx_output": "#/ports/mw_outputs/con1/2/1"
                },
                "xy": {
                    "opx_output": "#/ports/mw_outputs/con1/2/5"
                }
            },
            "qC5": {
                "z": {
                    "opx_output": "#/ports/analog_outputs/con1/6/5"
                },
                "rr": {
                    "opx_input": "#/ports/mw_inputs/con1/2/1",
                    "opx_output": "#/ports/mw_outputs/con1/2/1"
                },
                "xy": {
                    "opx_output": "#/ports/mw_outputs/con1/2/6"
                }
            },
            "qD1": {
                "z": {
                    "opx_output": "#/ports/analog_outputs/con1/7/1"
                },
                "rr": {
                    "opx_input": "#/ports/mw_inputs/con1/3/1",
                    "opx_output": "#/ports/mw_outputs/con1/3/1"
                },
                "xy": {
                    "opx_output": "#/ports/mw_outputs/con1/3/2"
                }
            },
            "qD2": {
                "z": {
                    "opx_output": "#/ports/analog_outputs/con1/7/2"
                },
                "rr": {
                    "opx_input": "#/ports/mw_inputs/con1/3/1",
                    "opx_output": "#/ports/mw_outputs/con1/3/1"
                },
                "xy": {
                    "opx_output": "#/ports/mw_outputs/con1/3/3"
                }
            },
            "qD3": {
                "z": {
                    "opx_output": "#/ports/analog_outputs/con1/7/3"
                },
                "rr": {
                    "opx_input": "#/ports/mw_inputs/con1/3/1",
                    "opx_output": "#/ports/mw_outputs/con1/3/1"
                },
                "xy": {
                    "opx_output": "#/ports/mw_outputs/con1/3/4"
                }
            },
            "qD4": {
                "z": {
                    "opx_output": "#/ports/analog_outputs/con1/7/4"
                },
                "rr": {
                    "opx_input": "#/ports/mw_inputs/con1/3/1",
                    "opx_output": "#/ports/mw_outputs/con1/3/1"
                },
                "xy": {
                    "opx_output": "#/ports/mw_outputs/con1/3/5"
                }
            },
            "qD5": {
                "z": {
                    "opx_output": "#/ports/analog_outputs/con1/7/5"
                },
                "rr": {
                    "opx_input": "#/ports/mw_inputs/con1/3/1",
                    "opx_output": "#/ports/mw_outputs/con1/3/1"
                },
                "xy": {
                    "opx_output": "#/ports/mw_outputs/con1/3/6"
                }
            }
        }
    },
    "network": {
        "host": "10.1.1.11",
        "port": null,
        "cloud": true,
        "octave_ips": [],
        "cluster_name": "carmel_gilboa",
        "octave_ports": [],
        "quantum_computer_backend": "gilboa"
    }
}