#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000026b5a06afa0 .scope module, "tb_ID_stage" "tb_ID_stage" 2 3;
 .timescale -9 -12;
v0000026b5a063a60_0 .net "Adress_Immediate", 15 0, v0000026b5a033360_0;  1 drivers
v0000026b5a063b00_0 .net "InstructionType", 1 0, v0000026b5a0336f0_0;  1 drivers
v0000026b5a0bab30_0 .var "clk", 0 0;
v0000026b5a0babd0_0 .net "funct", 5 0, v0000026b5a06b2c0_0;  1 drivers
v0000026b5a0bb210_0 .net "instr_address", 25 0, v0000026b5a06b360_0;  1 drivers
v0000026b5a0bb2b0_0 .var "instruction", 31 0;
v0000026b5a0bae50_0 .net "opcode", 5 0, v0000026b5a032d80_0;  1 drivers
v0000026b5a0ba9f0_0 .var "pvrd", 4 0;
v0000026b5a0bb350_0 .net "rd", 4 0, v0000026b5a032ec0_0;  1 drivers
v0000026b5a0bb3f0_0 .net "rs", 4 0, v0000026b5a032f60_0;  1 drivers
v0000026b5a0ba950_0 .net "rt", 4 0, v0000026b5a033000_0;  1 drivers
v0000026b5a0bb5d0_0 .net "sa", 4 0, v0000026b5a0330a0_0;  1 drivers
v0000026b5a0ba8b0_0 .net "stall", 0 0, v0000026b5a0639c0_0;  1 drivers
S_0000026b5a06b130 .scope module, "dut" "ID_stage" 2 20, 3 24 0, S_0000026b5a06afa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "pvrd";
    .port_info 2 /INPUT 32 "instruction";
    .port_info 3 /OUTPUT 6 "opcode";
    .port_info 4 /OUTPUT 5 "rt";
    .port_info 5 /OUTPUT 5 "rs";
    .port_info 6 /OUTPUT 5 "rd";
    .port_info 7 /OUTPUT 5 "sa";
    .port_info 8 /OUTPUT 6 "funct";
    .port_info 9 /OUTPUT 26 "instr_address";
    .port_info 10 /OUTPUT 16 "Adress_Immediate";
    .port_info 11 /OUTPUT 2 "InstructionType";
    .port_info 12 /OUTPUT 1 "stall";
P_0000026b5a056a90 .param/l "HALT" 0 3 45, C4<10>;
P_0000026b5a056ac8 .param/l "I" 0 3 45, C4<11>;
P_0000026b5a056b00 .param/l "J" 0 3 45, C4<01>;
P_0000026b5a056b38 .param/l "R" 0 3 45, C4<00>;
v0000026b5a033360_0 .var "Adress_Immediate", 15 0;
v0000026b5a0336f0_0 .var "InstructionType", 1 0;
v0000026b5a0593c0_0 .net "clk", 0 0, v0000026b5a0bab30_0;  1 drivers
v0000026b5a06b2c0_0 .var "funct", 5 0;
v0000026b5a06b360_0 .var "instr_address", 25 0;
v0000026b5a032ce0_0 .net "instruction", 31 0, v0000026b5a0bb2b0_0;  1 drivers
v0000026b5a032d80_0 .var "opcode", 5 0;
v0000026b5a032e20_0 .net "pvrd", 4 0, v0000026b5a0ba9f0_0;  1 drivers
v0000026b5a032ec0_0 .var "rd", 4 0;
v0000026b5a032f60_0 .var "rs", 4 0;
v0000026b5a033000_0 .var "rt", 4 0;
v0000026b5a0330a0_0 .var "sa", 4 0;
v0000026b5a0639c0_0 .var "stall", 0 0;
E_0000026b5a057c40/0 .event anyedge, v0000026b5a032ce0_0, v0000026b5a032d80_0, v0000026b5a0336f0_0, v0000026b5a033000_0;
E_0000026b5a057c40/1 .event anyedge, v0000026b5a032e20_0, v0000026b5a032f60_0;
E_0000026b5a057c40 .event/or E_0000026b5a057c40/0, E_0000026b5a057c40/1;
    .scope S_0000026b5a06b130;
T_0 ;
    %wait E_0000026b5a057c40;
    %load/vec4 v0000026b5a032ce0_0;
    %parti/s 6, 26, 6;
    %store/vec4 v0000026b5a032d80_0, 0, 6;
    %load/vec4 v0000026b5a032d80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %jmp T_0.9;
T_0.0 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000026b5a0336f0_0, 0;
    %jmp T_0.9;
T_0.1 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000026b5a0336f0_0, 0;
    %jmp T_0.9;
T_0.2 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000026b5a0336f0_0, 0;
    %jmp T_0.9;
T_0.3 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000026b5a0336f0_0, 0;
    %jmp T_0.9;
T_0.4 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000026b5a0336f0_0, 0;
    %jmp T_0.9;
T_0.5 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000026b5a0336f0_0, 0;
    %jmp T_0.9;
T_0.6 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000026b5a0336f0_0, 0;
    %jmp T_0.9;
T_0.7 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000026b5a0336f0_0, 0;
    %jmp T_0.9;
T_0.8 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000026b5a0336f0_0, 0;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %load/vec4 v0000026b5a0336f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %jmp T_0.13;
T_0.10 ;
    %load/vec4 v0000026b5a032ce0_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v0000026b5a032f60_0, 0;
    %load/vec4 v0000026b5a032ce0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000026b5a033000_0, 0;
    %load/vec4 v0000026b5a032ce0_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v0000026b5a032ec0_0, 0;
    %load/vec4 v0000026b5a032ce0_0;
    %parti/s 5, 6, 4;
    %assign/vec4 v0000026b5a0330a0_0, 0;
    %load/vec4 v0000026b5a032ce0_0;
    %parti/s 6, 0, 2;
    %assign/vec4 v0000026b5a06b2c0_0, 0;
    %jmp T_0.13;
T_0.11 ;
    %load/vec4 v0000026b5a032ce0_0;
    %parti/s 26, 0, 2;
    %assign/vec4 v0000026b5a06b360_0, 0;
    %jmp T_0.13;
T_0.12 ;
    %load/vec4 v0000026b5a032ce0_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v0000026b5a032f60_0, 0;
    %load/vec4 v0000026b5a032ce0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000026b5a033000_0, 0;
    %load/vec4 v0000026b5a032ce0_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v0000026b5a033360_0, 0;
    %jmp T_0.13;
T_0.13 ;
    %pop/vec4 1;
    %load/vec4 v0000026b5a033000_0;
    %load/vec4 v0000026b5a032e20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_0.14, 4;
    %load/vec4 v0000026b5a032f60_0;
    %load/vec4 v0000026b5a032e20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_0.14;
    %store/vec4 v0000026b5a0639c0_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000026b5a06afa0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026b5a0bab30_0, 0, 1;
T_1.0 ;
    %delay 5000, 0;
    %load/vec4 v0000026b5a0bab30_0;
    %inv;
    %store/vec4 v0000026b5a0bab30_0, 0, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_0000026b5a06afa0;
T_2 ;
    %pushi/vec4 17387552, 0, 32;
    %store/vec4 v0000026b5a0bb2b0_0, 0, 32;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0000026b5a0ba9f0_0, 0, 5;
    %delay 10000, 0;
    %vpi_call 2 45 "$display", "pvrd: %d, rs: %d, rt: %d -> STALL: %b", v0000026b5a0ba9f0_0, v0000026b5a0bb3f0_0, v0000026b5a0ba950_0, v0000026b5a0ba8b0_0 {0 0 0};
    %vpi_call 2 46 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\testbench\idtb.v";
    ".\ID\ID_stage.v";
