#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Tue Oct  7 16:38:20 2025
# Process ID         : 3020328
# Current directory  : /home/yhawaz/lab3/lab3.ip_user_files
# Command line       : vivado
# Log file           : /home/yhawaz/lab3/lab3.ip_user_files/vivado.log
# Journal file       : /home/yhawaz/lab3/lab3.ip_user_files/vivado.jou
# Running On         : eecs-digital-47
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.3 LTS
# Processor Detail   : AMD Ryzen 7 5825U with Radeon Graphics
# CPU Frequency      : 3612.779 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 29342 MB
# Swap memory        : 8589 MB
# Total Virtual      : 37932 MB
# Available Virtual  : 28966 MB
#-----------------------------------------------------------
start_gui
open_project /home/yhawaz/lab3/lab3.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/yhawaz/lab3/lab3.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name fir_interface_v1_0_project -directory /home/yhawaz/lab3/lab3.tmp/fir_interface_v1_0_project /home/yhawaz/ip_repo/fir_interface_1_0/component.xml
update_compile_order -fileset sources_1
current_project lab3
startgroup
set_property CONFIG.PCW_USE_S_AXI_HP0 {1} [get_bd_cells processing_system7_0]
endgroup
undo
validate_bd_design
startgroup
set_property CONFIG.PCW_USE_S_AXI_HP0 {1} [get_bd_cells processing_system7_0]
endgroup
startgroup
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
set_property -dict [list \
  CONFIG.c_include_mm2s {0} \
  CONFIG.c_include_sg {0} \
  CONFIG.c_sg_length_width {20} \
] [get_bd_cells axi_dma_0]
save_bd_design
validate_bd_design
