1. This repository contains common RTL design files, which can be used in hardware design. 
2. Language Used: SystemVerilog.
