
        <!DOCTYPE html>
        <html lang="en">
        <head>
            <meta charset="UTF-8">
            <title>Code Files</title>
            <style>
                .column {
                    width: 47%;
                    float: left;
                    padding: 12px;
                    border: 2px solid #ffd0d0;
                }
        
                .modal {
                    display: none;
                    position: fixed;
                    z-index: 1;
                    left: 0;
                    top: 0;
                    width: 100%;
                    height: 100%;
                    overflow: auto;
                    background-color: rgb(0, 0, 0);
                    background-color: rgba(0, 0, 0, 0.4);
                }
    
                .modal-content {
                    height: 250%;
                    background-color: #fefefe;
                    margin: 5% auto;
                    padding: 20px;
                    border: 1px solid #888;
                    width: 80%;
                }
    
                .close {
                    color: #aaa;
                    float: right;
                    font-size: 20px;
                    font-weight: bold;
                    text-align: right;
                }
    
                .close:hover, .close:focus {
                    color: black;
                    text-decoration: none;
                    cursor: pointer;
                }
    
                .row {
                    float: right;
                    width: 100%;
                }
    
                .column_space  {
                    white - space: pre-wrap;
                }
                 
                pre {
                    width: 100%;
                    overflow-y: auto;
                    background: #f8fef2;
                }
                
                .match {
                    cursor:pointer; 
                    background-color:#00ffbb;
                }
        </style>
    </head>
    <body>
        <h2>Tokens: 104, <button onclick='openModal()' class='match'>CODE CLONE</button></h2>
        <div class="column">
            <h3>Adafruit_nRF52_Arduino-MDEwOlJlcG9zaXRvcnk3NDM1NDcyOQ==-flat-nrf52811.h</h3>
            <pre><code>1  #ifndef NRF52811_H
2  #define NRF52811_H
3  #ifdef __cplusplus
4  extern &quot;C&quot; {
5  #endif
6  typedef enum {
7    Reset_IRQn                = -15,              &amp;bsol;*!&lt; -15  Reset Vector, invoked on Power up and warm reset                     */
8    NonMaskableInt_IRQn       = -14,              &amp;bsol;*!&lt; -14  Non maskable Interrupt, cannot be stopped or preempted               */
9    HardFault_IRQn            = -13,              &amp;bsol;*!&lt; -13  Hard Fault, all classes of Fault                                     */
10    MemoryManagement_IRQn     = -12,              &amp;bsol;*!&lt; -12  Memory Management, MPU mismatch, including Access Violation
11                                                       and No Match                                                              */
12    BusFault_IRQn             = -11,              &amp;bsol;*!&lt; -11  Bus Fault, Pre-Fetch-, Memory Access Fault, other address/memory
13                                                       related Fault                                                             */
14    UsageFault_IRQn           = -10,              &amp;bsol;*!&lt; -10  Usage Fault, i.e. Undef Instruction, Illegal State Transition        */
15    SVCall_IRQn               =  -5,              &amp;bsol;*!&lt; -5 System Service Call via SVC instruction                                */
16    DebugMonitor_IRQn         =  -4,              &amp;bsol;*!&lt; -4 Debug Monitor                                                          */
17    PendSV_IRQn               =  -2,              &amp;bsol;*!&lt; -2 Pendable request for system service                                    */
18    SysTick_IRQn              =  -1,              &amp;bsol;*!&lt; -1 System Tick Timer                                                      */
19    POWER_CLOCK_IRQn          =   0,              &amp;bsol;*!&lt; 0  POWER_CLOCK                                                            */
20    RADIO_IRQn                =   1,              &amp;bsol;*!&lt; 1  RADIO                                                                  */
21    UARTE0_UART0_IRQn         =   2,              &amp;bsol;*!&lt; 2  UARTE0_UART0                                                           */
22    TWIM0_TWIS0_TWI0_SPIM1_SPIS1_SPI1_IRQn=   3,  &amp;bsol;*!&lt; 3  TWIM0_TWIS0_TWI0_SPIM1_SPIS1_SPI1                                      */
23    SPIM0_SPIS0_SPI0_IRQn     =   4,              &amp;bsol;*!&lt; 4  SPIM0_SPIS0_SPI0                                                       */
24    GPIOTE_IRQn               =   6,              &amp;bsol;*!&lt; 6  GPIOTE                                                                 */
25    SAADC_IRQn                =   7,              &amp;bsol;*!&lt; 7  SAADC                                                                  */
26    TIMER0_IRQn               =   8,              &amp;bsol;*!&lt; 8  TIMER0                                                                 */
27    TIMER1_IRQn               =   9,              &amp;bsol;*!&lt; 9  TIMER1                                                                 */
28    TIMER2_IRQn               =  10,              &amp;bsol;*!&lt; 10 TIMER2                                                                 */
29    RTC0_IRQn                 =  11,              &amp;bsol;*!&lt; 11 RTC0                                                                   */
30    TEMP_IRQn                 =  12,              &amp;bsol;*!&lt; 12 TEMP                                                                   */
31    RNG_IRQn                  =  13,              &amp;bsol;*!&lt; 13 RNG                                                                    */
32    ECB_IRQn                  =  14,              &amp;bsol;*!&lt; 14 ECB                                                                    */
33    CCM_AAR_IRQn              =  15,              &amp;bsol;*!&lt; 15 CCM_AAR                                                                */
34    WDT_IRQn                  =  16,              &amp;bsol;*!&lt; 16 WDT                                                                    */
35    RTC1_IRQn                 =  17,              &amp;bsol;*!&lt; 17 RTC1                                                                   */
36    QDEC_IRQn                 =  18,              &amp;bsol;*!&lt; 18 QDEC                                                                   */
37    COMP_IRQn                 =  19,              &amp;bsol;*!&lt; 19 COMP                                                                   */
38    SWI0_EGU0_IRQn            =  20,              &amp;bsol;*!&lt; 20 SWI0_EGU0                                                              */
39    SWI1_EGU1_IRQn            =  21,              &amp;bsol;*!&lt; 21 SWI1_EGU1                                                              */
40    SWI2_IRQn                 =  22,              &amp;bsol;*!&lt; 22 SWI2                                                                   */
41    SWI3_IRQn                 =  23,              &amp;bsol;*!&lt; 23 SWI3                                                                   */
42    SWI4_IRQn                 =  24,              &amp;bsol;*!&lt; 24 SWI4                                                                   */
43    SWI5_IRQn                 =  25,              &amp;bsol;*!&lt; 25 SWI5                                                                   */
44    PWM0_IRQn                 =  28,              &amp;bsol;*!&lt; 28 PWM0                                                                   */
45    PDM_IRQn                  =  29               &amp;bsol;*!&lt; 29 PDM                                                                    */
46  } IRQn_Type;
47  #define __CM4_REV                 0x0001U       &amp;bsol;*!&lt; CM4 Core Revision                                                         */
48  #define __DSP_PRESENT                  0        &amp;bsol;*!&lt; DSP present or not                                                        */
49  #define __VTOR_PRESENT                 1        &amp;bsol;*!&lt; Set to 1 if CPU supports Vector Table Offset Register                     */
50  #define __NVIC_PRIO_BITS               3        &amp;bsol;*!&lt; Number of Bits used for Priority Levels                                   */
51  #define __Vendor_SysTickConfig         0        &amp;bsol;*!&lt; Set to 1 if different SysTick Config is used                              */
52  #define __MPU_PRESENT                  1        &amp;bsol;*!&lt; MPU present                                                               */
53  #define __FPU_PRESENT                  0        &amp;bsol;*!&lt; FPU present                                                               */
54  #include &quot;core_cm4.h&quot;                           &amp;bsol;*!&lt; ARM Cortex-M4 processor and core peripherals                              */
55  #include &quot;system_nrf52811.h&quot;                    &amp;bsol;*!&lt; nrf52811 System                                                           */
56  #ifndef __IM                                    &amp;bsol;*!&lt; Fallback for older CMSIS versions                                         */
57    #define __IM   __I
58  #endif
59  #ifndef __OM                                    &amp;bsol;*!&lt; Fallback for older CMSIS versions                                         */
60    #define __OM   __O
61  #endif
62  #ifndef __IOM                                   &amp;bsol;*!&lt; Fallback for older CMSIS versions                                         */
63    #define __IOM  __IO
64  #endif
65  #if defined (__CC_ARM)
66    #pragma push
67    #pragma anon_unions
68  #elif defined (__ICCARM__)
69    #pragma language=extended
70  #elif defined(__ARMCC_VERSION) &amp;&amp; (__ARMCC_VERSION &gt;= 6010050)
71    #pragma clang diagnostic push
72    #pragma clang diagnostic ignored &quot;-Wc11-extensions&quot;
73    #pragma clang diagnostic ignored &quot;-Wreserved-id-macro&quot;
74    #pragma clang diagnostic ignored &quot;-Wgnu-anonymous-struct&quot;
75    #pragma clang diagnostic ignored &quot;-Wnested-anon-types&quot;
76  #elif defined (__GNUC__)
77  #elif defined (__TMS470__)
78  #elif defined (__TASKING__)
79    #pragma warning 586
80  #elif defined (__CSMC__)
81  #else
82    #warning Not supported compiler type
83  #endif
84  typedef struct {
85    __IM  uint32_t  PART;                         &amp;bsol;*!&lt; (@ 0x00000000) Part code                                                  */
86    __IM  uint32_t  VARIANT;                      &amp;bsol;*!&lt; (@ 0x00000004) Part variant, hardware version and production
87                                                                      configuration                                              */
88    __IM  uint32_t  PACKAGE;                      &amp;bsol;*!&lt; (@ 0x00000008) Package option                                             */
89    __IM  uint32_t  RAM;                          &amp;bsol;*!&lt; (@ 0x0000000C) RAM variant                                                */
90    __IM  uint32_t  FLASH;                        &amp;bsol;*!&lt; (@ 0x00000010) Flash variant                                              */
91  } FICR_INFO_Type;                               &amp;bsol;*!&lt; Size = 20 (0x14)                                                          */
92  typedef struct {
93    __IM  uint32_t  A0;                           &amp;bsol;*!&lt; (@ 0x00000000) Slope definition A0                                        */
94    __IM  uint32_t  A1;                           &amp;bsol;*!&lt; (@ 0x00000004) Slope definition A1                                        */
95    __IM  uint32_t  A2;                           &amp;bsol;*!&lt; (@ 0x00000008) Slope definition A2                                        */
96    __IM  uint32_t  A3;                           &amp;bsol;*!&lt; (@ 0x0000000C) Slope definition A3                                        */
97    __IM  uint32_t  A4;                           &amp;bsol;*!&lt; (@ 0x00000010) Slope definition A4                                        */
98    __IM  uint32_t  A5;                           &amp;bsol;*!&lt; (@ 0x00000014) Slope definition A5                                        */
99    __IM  uint32_t  B0;                           &amp;bsol;*!&lt; (@ 0x00000018) Y-intercept B0                                             */
100    __IM  uint32_t  B1;                           &amp;bsol;*!&lt; (@ 0x0000001C) Y-intercept B1                                             */
101    __IM  uint32_t  B2;                           &amp;bsol;*!&lt; (@ 0x00000020) Y-intercept B2                                             */
102    __IM  uint32_t  B3;                           &amp;bsol;*!&lt; (@ 0x00000024) Y-intercept B3                                             */
103    __IM  uint32_t  B4;                           &amp;bsol;*!&lt; (@ 0x00000028) Y-intercept B4                                             */
104    __IM  uint32_t  B5;                           &amp;bsol;*!&lt; (@ 0x0000002C) Y-intercept B5                                             */
105    __IM  uint32_t  T0;                           &amp;bsol;*!&lt; (@ 0x00000030) Segment end T0                                             */
106    __IM  uint32_t  T1;                           &amp;bsol;*!&lt; (@ 0x00000034) Segment end T1                                             */
107    __IM  uint32_t  T2;                           &amp;bsol;*!&lt; (@ 0x00000038) Segment end T2                                             */
108    __IM  uint32_t  T3;                           &amp;bsol;*!&lt; (@ 0x0000003C) Segment end T3                                             */
109    __IM  uint32_t  T4;                           &amp;bsol;*!&lt; (@ 0x00000040) Segment end T4                                             */
110  } FICR_TEMP_Type;                               &amp;bsol;*!&lt; Size = 68 (0x44)                                                          */
111  typedef struct {
112    __IOM uint32_t  POWER;                        &amp;bsol;*!&lt; (@ 0x00000000) Description cluster: RAMn power control register.
<span onclick='openModal()' class='match'>113                                                                      The RAM size will vary depending on product
114                                                                      variant, and the RAMn register will only
115                                                                      be present if the corresponding RAM AHB
116                                                                      slave is present on the device.                            */
117    __OM  uint32_t  POWERSET;                     &amp;bsol;*!&lt; (@ 0x00000004) Description cluster: RAMn power control set register       */
118    __OM  uint32_t  POWERCLR;                     &amp;bsol;*!&lt; (@ 0x00000008) Description cluster: RAMn power control clear
119                                                                      register                                                   */
120    __IM  uint32_t  RESERVED;
121  } POWER_RAM_Type;                               &amp;bsol;*!&lt; Size = 16 (0x10)                                                          */
122  typedef struct {
123    __IOM uint32_t  DFEGPIO[8];                   &amp;bsol;*!&lt; (@ 0x00000000) Description collection: Pin select for DFE pin
</span>124                                                                      n                                                          */
125  } RADIO_PSEL_Type;                              &amp;bsol;*!&lt; Size = 32 (0x20)                                                          */
126  typedef struct {
127    __IOM uint32_t  PTR;                          &amp;bsol;*!&lt; (@ 0x00000000) Data pointer                                               */
128    __IOM uint32_t  MAXCNT;                       &amp;bsol;*!&lt; (@ 0x00000004) Maximum number of buffer words to transfer                 */
129    __IM  uint32_t  AMOUNT;                       &amp;bsol;*!&lt; (@ 0x00000008) Number of samples transferred in the last transaction      */
130  } RADIO_DFEPACKET_Type;                         &amp;bsol;*!&lt; Size = 12 (0xc)                                                           */
131  typedef struct {
132    __IOM uint32_t  RTS;                          &amp;bsol;*!&lt; (@ 0x00000000) Pin select for RTS                                         */
133    __IOM uint32_t  TXD;                          &amp;bsol;*!&lt; (@ 0x00000004) Pin select for TXD                                         */
134    __IOM uint32_t  CTS;                          &amp;bsol;*!&lt; (@ 0x00000008) Pin select for CTS                                         */
135    __IOM uint32_t  RXD;                          &amp;bsol;*!&lt; (@ 0x0000000C) Pin select for RXD                                         */
136  } UART_PSEL_Type;                               &amp;bsol;*!&lt; Size = 16 (0x10)                                                          */
137  typedef struct {
138    __IOM uint32_t  RTS;                          &amp;bsol;*!&lt; (@ 0x00000000) Pin select for RTS signal                                  */
139    __IOM uint32_t  TXD;                          &amp;bsol;*!&lt; (@ 0x00000004) Pin select for TXD signal                                  */
140    __IOM uint32_t  CTS;                          &amp;bsol;*!&lt; (@ 0x00000008) Pin select for CTS signal                                  */
141    __IOM uint32_t  RXD;                          &amp;bsol;*!&lt; (@ 0x0000000C) Pin select for RXD signal                                  */
142  } UARTE_PSEL_Type;                              &amp;bsol;*!&lt; Size = 16 (0x10)                                                          */
143  typedef struct {
144    __IOM uint32_t  PTR;                          &amp;bsol;*!&lt; (@ 0x00000000) Data pointer                                               */
145    __IOM uint32_t  MAXCNT;                       &amp;bsol;*!&lt; (@ 0x00000004) Maximum number of bytes in receive buffer                  */
146    __IM  uint32_t  AMOUNT;                       &amp;bsol;*!&lt; (@ 0x00000008) Number of bytes transferred in the last transaction        */
147  } UARTE_RXD_Type;                               &amp;bsol;*!&lt; Size = 12 (0xc)                                                           */
148  typedef struct {
149    __IOM uint32_t  PTR;                          &amp;bsol;*!&lt; (@ 0x00000000) Data pointer                                               */
150    __IOM uint32_t  MAXCNT;                       &amp;bsol;*!&lt; (@ 0x00000004) Maximum number of bytes in transmit buffer                 */
151    __IM  uint32_t  AMOUNT;                       &amp;bsol;*!&lt; (@ 0x00000008) Number of bytes transferred in the last transaction        */
152  } UARTE_TXD_Type;                               &amp;bsol;*!&lt; Size = 12 (0xc)                                                           */
153  typedef struct {
154    __IOM uint32_t  SCK;                          &amp;bsol;*!&lt; (@ 0x00000000) Pin select for SCK                                         */
155    __IOM uint32_t  MOSI;                         &amp;bsol;*!&lt; (@ 0x00000004) Pin select for MOSI signal                                 */
156    __IOM uint32_t  MISO;                         &amp;bsol;*!&lt; (@ 0x00000008) Pin select for MISO signal                                 */
157  } SPI_PSEL_Type;                                &amp;bsol;*!&lt; Size = 12 (0xc)                                                           */
158  typedef struct {
159    __IOM uint32_t  SCK;                          &amp;bsol;*!&lt; (@ 0x00000000) Pin select for SCK                                         */
160    __IOM uint32_t  MOSI;                         &amp;bsol;*!&lt; (@ 0x00000004) Pin select for MOSI signal                                 */
161    __IOM uint32_t  MISO;                         &amp;bsol;*!&lt; (@ 0x00000008) Pin select for MISO signal                                 */
162  } SPIM_PSEL_Type;                               &amp;bsol;*!&lt; Size = 12 (0xc)                                                           */
163  typedef struct {
164    __IOM uint32_t  PTR;                          &amp;bsol;*!&lt; (@ 0x00000000) Data pointer                                               */
165    __IOM uint32_t  MAXCNT;                       &amp;bsol;*!&lt; (@ 0x00000004) Maximum number of bytes in receive buffer                  */
166    __IM  uint32_t  AMOUNT;                       &amp;bsol;*!&lt; (@ 0x00000008) Number of bytes transferred in the last transaction        */
167    __IOM uint32_t  LIST;                         &amp;bsol;*!&lt; (@ 0x0000000C) EasyDMA list type                                          */
168  } SPIM_RXD_Type;                                &amp;bsol;*!&lt; Size = 16 (0x10)                                                          */
169  typedef struct {
170    __IOM uint32_t  PTR;                          &amp;bsol;*!&lt; (@ 0x00000000) Data pointer                                               */
171    __IOM uint32_t  MAXCNT;                       &amp;bsol;*!&lt; (@ 0x00000004) Maximum number of bytes in transmit buffer                 */
172    __IM  uint32_t  AMOUNT;                       &amp;bsol;*!&lt; (@ 0x00000008) Number of bytes transferred in the last transaction        */
173    __IOM uint32_t  LIST;                         &amp;bsol;*!&lt; (@ 0x0000000C) EasyDMA list type                                          */
174  } SPIM_TXD_Type;                                &amp;bsol;*!&lt; Size = 16 (0x10)                                                          */
175  typedef struct {
176    __IOM uint32_t  SCK;                          &amp;bsol;*!&lt; (@ 0x00000000) Pin select for SCK                                         */
177    __IOM uint32_t  MISO;                         &amp;bsol;*!&lt; (@ 0x00000004) Pin select for MISO signal                                 */
178    __IOM uint32_t  MOSI;                         &amp;bsol;*!&lt; (@ 0x00000008) Pin select for MOSI signal                                 */
179    __IOM uint32_t  CSN;                          &amp;bsol;*!&lt; (@ 0x0000000C) Pin select for CSN signal                                  */
180  } SPIS_PSEL_Type;                               &amp;bsol;*!&lt; Size = 16 (0x10)                                                          */
181  typedef struct {
182    __IOM uint32_t  PTR;                          &amp;bsol;*!&lt; (@ 0x00000000) RXD data pointer                                           */
183    __IOM uint32_t  MAXCNT;                       &amp;bsol;*!&lt; (@ 0x00000004) Maximum number of bytes in receive buffer                  */
184    __IM  uint32_t  AMOUNT;                       &amp;bsol;*!&lt; (@ 0x00000008) Number of bytes received in last granted transaction       */
185    __IOM uint32_t  LIST;                         &amp;bsol;*!&lt; (@ 0x0000000C) EasyDMA list type                                          */
186  } SPIS_RXD_Type;                                &amp;bsol;*!&lt; Size = 16 (0x10)                                                          */
187  typedef struct {
188    __IOM uint32_t  PTR;                          &amp;bsol;*!&lt; (@ 0x00000000) TXD data pointer                                           */
189    __IOM uint32_t  MAXCNT;                       &amp;bsol;*!&lt; (@ 0x00000004) Maximum number of bytes in transmit buffer                 */
190    __IM  uint32_t  AMOUNT;                       &amp;bsol;*!&lt; (@ 0x00000008) Number of bytes transmitted in last granted transaction    */
191    __IOM uint32_t  LIST;                         &amp;bsol;*!&lt; (@ 0x0000000C) EasyDMA list type                                          */
192  } SPIS_TXD_Type;                                &amp;bsol;*!&lt; Size = 16 (0x10)                                                          */
193  typedef struct {
194    __IOM uint32_t  SCL;                          &amp;bsol;*!&lt; (@ 0x00000000) Pin select for SCL                                         */
195    __IOM uint32_t  SDA;                          &amp;bsol;*!&lt; (@ 0x00000004) Pin select for SDA                                         */
196  } TWI_PSEL_Type;                                &amp;bsol;*!&lt; Size = 8 (0x8)                                                            */
197  typedef struct {
198    __IOM uint32_t  SCL;                          &amp;bsol;*!&lt; (@ 0x00000000) Pin select for SCL signal                                  */
199    __IOM uint32_t  SDA;                          &amp;bsol;*!&lt; (@ 0x00000004) Pin select for SDA signal                                  */
200  } TWIM_PSEL_Type;                               &amp;bsol;*!&lt; Size = 8 (0x8)                                                            */
201  typedef struct {
202    __IOM uint32_t  PTR;                          &amp;bsol;*!&lt; (@ 0x00000000) Data pointer                                               */
203    __IOM uint32_t  MAXCNT;                       &amp;bsol;*!&lt; (@ 0x00000004) Maximum number of bytes in receive buffer                  */
204    __IM  uint32_t  AMOUNT;                       &amp;bsol;*!&lt; (@ 0x00000008) Number of bytes transferred in the last transaction        */
205    __IOM uint32_t  LIST;                         &amp;bsol;*!&lt; (@ 0x0000000C) EasyDMA list type                                          */
206  } TWIM_RXD_Type;                                &amp;bsol;*!&lt; Size = 16 (0x10)                                                          */
207  typedef struct {
208    __IOM uint32_t  PTR;                          &amp;bsol;*!&lt; (@ 0x00000000) Data pointer                                               */
209    __IOM uint32_t  MAXCNT;                       &amp;bsol;*!&lt; (@ 0x00000004) Maximum number of bytes in transmit buffer                 */
210    __IM  uint32_t  AMOUNT;                       &amp;bsol;*!&lt; (@ 0x00000008) Number of bytes transferred in the last transaction        */
211    __IOM uint32_t  LIST;                         &amp;bsol;*!&lt; (@ 0x0000000C) EasyDMA list type                                          */
212  } TWIM_TXD_Type;                                &amp;bsol;*!&lt; Size = 16 (0x10)                                                          */
213  typedef struct {
214    __IOM uint32_t  SCL;                          &amp;bsol;*!&lt; (@ 0x00000000) Pin select for SCL signal                                  */
215    __IOM uint32_t  SDA;                          &amp;bsol;*!&lt; (@ 0x00000004) Pin select for SDA signal                                  */
216  } TWIS_PSEL_Type;                               &amp;bsol;*!&lt; Size = 8 (0x8)                                                            */
217  typedef struct {
218    __IOM uint32_t  PTR;                          &amp;bsol;*!&lt; (@ 0x00000000) RXD Data pointer                                           */
219    __IOM uint32_t  MAXCNT;                       &amp;bsol;*!&lt; (@ 0x00000004) Maximum number of bytes in RXD buffer                      */
220    __IM  uint32_t  AMOUNT;                       &amp;bsol;*!&lt; (@ 0x00000008) Number of bytes transferred in the last RXD transaction    */
221    __IOM uint32_t  LIST;                         &amp;bsol;*!&lt; (@ 0x0000000C) EasyDMA list type                                          */
222  } TWIS_RXD_Type;                                &amp;bsol;*!&lt; Size = 16 (0x10)                                                          */
223  typedef struct {
224    __IOM uint32_t  PTR;                          &amp;bsol;*!&lt; (@ 0x00000000) TXD Data pointer                                           */
225    __IOM uint32_t  MAXCNT;                       &amp;bsol;*!&lt; (@ 0x00000004) Maximum number of bytes in TXD buffer                      */
226    __IM  uint32_t  AMOUNT;                       &amp;bsol;*!&lt; (@ 0x00000008) Number of bytes transferred in the last TXD transaction    */
227    __IOM uint32_t  LIST;                         &amp;bsol;*!&lt; (@ 0x0000000C) EasyDMA list type                                          */
228  } TWIS_TXD_Type;                                &amp;bsol;*!&lt; Size = 16 (0x10)                                                          */
229  typedef struct {
230    __IOM uint32_t  LIMITH;                       &amp;bsol;*!&lt; (@ 0x00000000) Description cluster: Last results is equal or
231                                                                      above CH[n].LIMIT.HIGH                                     */
232    __IOM uint32_t  LIMITL;                       &amp;bsol;*!&lt; (@ 0x00000004) Description cluster: Last results is equal or
233                                                                      below CH[n].LIMIT.LOW                                      */
234  } SAADC_EVENTS_CH_Type;                         &amp;bsol;*!&lt; Size = 8 (0x8)                                                            */
235  typedef struct {
236    __IOM uint32_t  PSELP;                        &amp;bsol;*!&lt; (@ 0x00000000) Description cluster: Input positive pin selection
237                                                                      for CH[n]                                                  */
238    __IOM uint32_t  PSELN;                        &amp;bsol;*!&lt; (@ 0x00000004) Description cluster: Input negative pin selection
239                                                                      for CH[n]                                                  */
240    __IOM uint32_t  CONFIG;                       &amp;bsol;*!&lt; (@ 0x00000008) Description cluster: Input configuration for
241                                                                      CH[n]                                                      */
242    __IOM uint32_t  LIMIT;                        &amp;bsol;*!&lt; (@ 0x0000000C) Description cluster: High/low limits for event
243                                                                      monitoring a channel                                       */
244  } SAADC_CH_Type;                                &amp;bsol;*!&lt; Size = 16 (0x10)                                                          */
245  typedef struct {
246    __IOM uint32_t  PTR;                          &amp;bsol;*!&lt; (@ 0x00000000) Data pointer                                               */
247    __IOM uint32_t  MAXCNT;                       &amp;bsol;*!&lt; (@ 0x00000004) Maximum number of buffer words to transfer                 */
248    __IM  uint32_t  AMOUNT;                       &amp;bsol;*!&lt; (@ 0x00000008) Number of buffer words transferred since last
249                                                                      START                                                      */
250  } SAADC_RESULT_Type;                            &amp;bsol;*!&lt; Size = 12 (0xc)                                                           */
251  typedef struct {
252    __IOM uint32_t  LED;                          &amp;bsol;*!&lt; (@ 0x00000000) Pin select for LED signal                                  */
253    __IOM uint32_t  A;                            &amp;bsol;*!&lt; (@ 0x00000004) Pin select for A signal                                    */
254    __IOM uint32_t  B;                            &amp;bsol;*!&lt; (@ 0x00000008) Pin select for B signal                                    */
255  } QDEC_PSEL_Type;                               &amp;bsol;*!&lt; Size = 12 (0xc)                                                           */
256  typedef struct {
257    __IOM uint32_t  PTR;                          &amp;bsol;*!&lt; (@ 0x00000000) Description cluster: Beginning address in RAM
258                                                                      of this sequence                                           */
259    __IOM uint32_t  CNT;                          &amp;bsol;*!&lt; (@ 0x00000004) Description cluster: Number of values (duty cycles)
260                                                                      in this sequence                                           */
261    __IOM uint32_t  REFRESH;                      &amp;bsol;*!&lt; (@ 0x00000008) Description cluster: Number of additional PWM
262                                                                      periods between samples loaded into compare
263                                                                      register                                                   */
264    __IOM uint32_t  ENDDELAY;                     &amp;bsol;*!&lt; (@ 0x0000000C) Description cluster: Time added after the sequence         */
265    __IM  uint32_t  RESERVED[4];
266  } PWM_SEQ_Type;                                 &amp;bsol;*!&lt; Size = 32 (0x20)                                                          */
267  typedef struct {
268    __IOM uint32_t  OUT[4];                       &amp;bsol;*!&lt; (@ 0x00000000) Description collection: Output pin select for
269                                                                      PWM channel n                                              */
270  } PWM_PSEL_Type;                                &amp;bsol;*!&lt; Size = 16 (0x10)                                                          */
271  typedef struct {
272    __IOM uint32_t  CLK;                          &amp;bsol;*!&lt; (@ 0x00000000) Pin number configuration for PDM CLK signal                */
273    __IOM uint32_t  DIN;                          &amp;bsol;*!&lt; (@ 0x00000004) Pin number configuration for PDM DIN signal                */
274  } PDM_PSEL_Type;                                &amp;bsol;*!&lt; Size = 8 (0x8)                                                            */
275  typedef struct {
276    __IOM uint32_t  PTR;                          &amp;bsol;*!&lt; (@ 0x00000000) RAM address pointer to write samples to with
277                                                                      EasyDMA                                                    */
278    __IOM uint32_t  MAXCNT;                       &amp;bsol;*!&lt; (@ 0x00000004) Number of samples to allocate memory for in EasyDMA
279                                                                      mode                                                       */
280  } PDM_SAMPLE_Type;                              &amp;bsol;*!&lt; Size = 8 (0x8)                                                            */
281  typedef struct {
282    __OM  uint32_t  EN;                           &amp;bsol;*!&lt; (@ 0x00000000) Description cluster: Enable channel group n                */
283    __OM  uint32_t  DIS;                          &amp;bsol;*!&lt; (@ 0x00000004) Description cluster: Disable channel group n               */
284  } PPI_TASKS_CHG_Type;                           &amp;bsol;*!&lt; Size = 8 (0x8)                                                            */
285  typedef struct {
286    __IOM uint32_t  EEP;                          &amp;bsol;*!&lt; (@ 0x00000000) Description cluster: Channel n event end-point             */
287    __IOM uint32_t  TEP;                          &amp;bsol;*!&lt; (@ 0x00000004) Description cluster: Channel n task end-point              */
288  } PPI_CH_Type;                                  &amp;bsol;*!&lt; Size = 8 (0x8)                                                            */
289  typedef struct {
290    __IOM uint32_t  TEP;                          &amp;bsol;*!&lt; (@ 0x00000000) Description cluster: Channel n task end-point              */
291  } PPI_FORK_Type;                                &amp;bsol;*!&lt; Size = 4 (0x4)                                                            */
292  typedef struct {                                &amp;bsol;*!&lt; (@ 0x10000000) FICR Structure                                             */
293    __IM  uint32_t  RESERVED[4];
294    __IM  uint32_t  CODEPAGESIZE;                 &amp;bsol;*!&lt; (@ 0x00000010) Code memory page size                                      */
295    __IM  uint32_t  CODESIZE;                     &amp;bsol;*!&lt; (@ 0x00000014) Code memory size                                           */
296    __IM  uint32_t  RESERVED1[18];
297    __IM  uint32_t  DEVICEID[2];                  &amp;bsol;*!&lt; (@ 0x00000060) Description collection: Device identifier                  */
298    __IM  uint32_t  RESERVED2[6];
299    __IM  uint32_t  ER[4];                        &amp;bsol;*!&lt; (@ 0x00000080) Description collection: Encryption root, word
300                                                                      n                                                          */
301    __IM  uint32_t  IR[4];                        &amp;bsol;*!&lt; (@ 0x00000090) Description collection: Identity root, word n              */
302    __IM  uint32_t  DEVICEADDRTYPE;               &amp;bsol;*!&lt; (@ 0x000000A0) Device address type                                        */
303    __IM  uint32_t  DEVICEADDR[2];                &amp;bsol;*!&lt; (@ 0x000000A4) Description collection: Device address n                   */
304    __IM  uint32_t  RESERVED3[21];
305    __IM  FICR_INFO_Type INFO;                    &amp;bsol;*!&lt; (@ 0x00000100) Device info                                                */
306    __IM  uint32_t  RESERVED4[188];
307    __IM  FICR_TEMP_Type TEMP;                    &amp;bsol;*!&lt; (@ 0x00000404) Registers storing factory TEMP module linearization
308                                                                      coefficients                                               */
309  } NRF_FICR_Type;                                &amp;bsol;*!&lt; Size = 1096 (0x448)                                                       */
310  typedef struct {                                &amp;bsol;*!&lt; (@ 0x10001000) UICR Structure                                             */
311    __IM  uint32_t  RESERVED[5];
312    __IOM uint32_t  NRFFW[13];                    &amp;bsol;*!&lt; (@ 0x00000014) Description collection: Reserved for Nordic firmware
313                                                                      design                                                     */
314    __IM  uint32_t  RESERVED1[2];
315    __IOM uint32_t  NRFHW[12];                    &amp;bsol;*!&lt; (@ 0x00000050) Description collection: Reserved for Nordic hardware
316                                                                      design                                                     */
317    __IOM uint32_t  CUSTOMER[32];                 &amp;bsol;*!&lt; (@ 0x00000080) Description collection: Reserved for customer              */
318    __IM  uint32_t  RESERVED2[64];
319    __IOM uint32_t  PSELRESET[2];                 &amp;bsol;*!&lt; (@ 0x00000200) Description collection: Mapping of the nRESET
320                                                                      function (see POWER chapter for details)                   */
321    __IOM uint32_t  APPROTECT;                    &amp;bsol;*!&lt; (@ 0x00000208) Access port protection                                     */
322  } NRF_UICR_Type;                                &amp;bsol;*!&lt; Size = 524 (0x20c)                                                        */
323  typedef struct {                                &amp;bsol;*!&lt; (@ 0x40000000) BPROT Structure                                            */
324    __IM  uint32_t  RESERVED[384];
325    __IOM uint32_t  CONFIG0;                      &amp;bsol;*!&lt; (@ 0x00000600) Block protect configuration register 0                     */
326    __IOM uint32_t  CONFIG1;                      &amp;bsol;*!&lt; (@ 0x00000604) Block protect configuration register 1                     */
327    __IOM uint32_t  DISABLEINDEBUG;               &amp;bsol;*!&lt; (@ 0x00000608) Disable protection mechanism in debug mode                 */
328  } NRF_BPROT_Type;                               &amp;bsol;*!&lt; Size = 1548 (0x60c)                                                       */
329  typedef struct {                                &amp;bsol;*!&lt; (@ 0x40000000) CLOCK Structure                                            */
330    __OM  uint32_t  TASKS_HFCLKSTART;             &amp;bsol;*!&lt; (@ 0x00000000) Start HFCLK crystal oscillator                             */
331    __OM  uint32_t  TASKS_HFCLKSTOP;              &amp;bsol;*!&lt; (@ 0x00000004) Stop HFCLK crystal oscillator                              */
332    __OM  uint32_t  TASKS_LFCLKSTART;             &amp;bsol;*!&lt; (@ 0x00000008) Start LFCLK source                                         */
333    __OM  uint32_t  TASKS_LFCLKSTOP;              &amp;bsol;*!&lt; (@ 0x0000000C) Stop LFCLK source                                          */
334    __OM  uint32_t  TASKS_CAL;                    &amp;bsol;*!&lt; (@ 0x00000010) Start calibration of LFRC oscillator                       */
335    __OM  uint32_t  TASKS_CTSTART;                &amp;bsol;*!&lt; (@ 0x00000014) Start calibration timer                                    */
336    __OM  uint32_t  TASKS_CTSTOP;                 &amp;bsol;*!&lt; (@ 0x00000018) Stop calibration timer                                     */
337    __IM  uint32_t  RESERVED[57];
338    __IOM uint32_t  EVENTS_HFCLKSTARTED;          &amp;bsol;*!&lt; (@ 0x00000100) HFCLK oscillator started                                   */
339    __IOM uint32_t  EVENTS_LFCLKSTARTED;          &amp;bsol;*!&lt; (@ 0x00000104) LFCLK started                                              */
340    __IM  uint32_t  RESERVED1;
341    __IOM uint32_t  EVENTS_DONE;                  &amp;bsol;*!&lt; (@ 0x0000010C) Calibration of LFCLK RC oscillator complete event          */
342    __IOM uint32_t  EVENTS_CTTO;                  &amp;bsol;*!&lt; (@ 0x00000110) Calibration timer timeout                                  */
343    __IM  uint32_t  RESERVED2[124];
344    __IOM uint32_t  INTENSET;                     &amp;bsol;*!&lt; (@ 0x00000304) Enable interrupt                                           */
345    __IOM uint32_t  INTENCLR;                     &amp;bsol;*!&lt; (@ 0x00000308) Disable interrupt                                          */
346    __IM  uint32_t  RESERVED3[63];
347    __IM  uint32_t  HFCLKRUN;                     &amp;bsol;*!&lt; (@ 0x00000408) Status indicating that HFCLKSTART task has been
348                                                                      triggered                                                  */
349    __IM  uint32_t  HFCLKSTAT;                    &amp;bsol;*!&lt; (@ 0x0000040C) HFCLK status                                               */
350    __IM  uint32_t  RESERVED4;
351    __IM  uint32_t  LFCLKRUN;                     &amp;bsol;*!&lt; (@ 0x00000414) Status indicating that LFCLKSTART task has been
352                                                                      triggered                                                  */
353    __IM  uint32_t  LFCLKSTAT;                    &amp;bsol;*!&lt; (@ 0x00000418) LFCLK status                                               */
354    __IM  uint32_t  LFCLKSRCCOPY;                 &amp;bsol;*!&lt; (@ 0x0000041C) Copy of LFCLKSRC register, set when LFCLKSTART
355                                                                      task was triggered                                         */
356    __IM  uint32_t  RESERVED5[62];
357    __IOM uint32_t  LFCLKSRC;                     &amp;bsol;*!&lt; (@ 0x00000518) Clock source for the LFCLK                                 */
358    __IM  uint32_t  RESERVED6[7];
359    __IOM uint32_t  CTIV;                         &amp;bsol;*!&lt; (@ 0x00000538) Calibration timer interval                                 */
360  } NRF_CLOCK_Type;                               &amp;bsol;*!&lt; Size = 1340 (0x53c)                                                       */
361  typedef struct {                                &amp;bsol;*!&lt; (@ 0x40000000) POWER Structure                                            */
362    __IM  uint32_t  RESERVED[30];
363    __OM  uint32_t  TASKS_CONSTLAT;               &amp;bsol;*!&lt; (@ 0x00000078) Enable Constant Latency mode                               */
364    __OM  uint32_t  TASKS_LOWPWR;                 &amp;bsol;*!&lt; (@ 0x0000007C) Enable Low-power mode (variable latency)                   */
365    __IM  uint32_t  RESERVED1[34];
366    __IOM uint32_t  EVENTS_POFWARN;               &amp;bsol;*!&lt; (@ 0x00000108) Power failure warning                                      */
367    __IM  uint32_t  RESERVED2[2];
368    __IOM uint32_t  EVENTS_SLEEPENTER;            &amp;bsol;*!&lt; (@ 0x00000114) CPU entered WFI/WFE sleep                                  */
369    __IOM uint32_t  EVENTS_SLEEPEXIT;             &amp;bsol;*!&lt; (@ 0x00000118) CPU exited WFI/WFE sleep                                   */
370    __IM  uint32_t  RESERVED3[122];
371    __IOM uint32_t  INTENSET;                     &amp;bsol;*!&lt; (@ 0x00000304) Enable interrupt                                           */
372    __IOM uint32_t  INTENCLR;                     &amp;bsol;*!&lt; (@ 0x00000308) Disable interrupt                                          */
373    __IM  uint32_t  RESERVED4[61];
374    __IOM uint32_t  RESETREAS;                    &amp;bsol;*!&lt; (@ 0x00000400) Reset reason                                               */
375    __IM  uint32_t  RESERVED5[63];
376    __OM  uint32_t  SYSTEMOFF;                    &amp;bsol;*!&lt; (@ 0x00000500) System OFF register                                        */
377    __IM  uint32_t  RESERVED6[3];
378    __IOM uint32_t  POFCON;                       &amp;bsol;*!&lt; (@ 0x00000510) Power failure comparator configuration                     */
379    __IM  uint32_t  RESERVED7[2];
380    __IOM uint32_t  GPREGRET;                     &amp;bsol;*!&lt; (@ 0x0000051C) General purpose retention register                         */
381    __IOM uint32_t  GPREGRET2;                    &amp;bsol;*!&lt; (@ 0x00000520) General purpose retention register                         */
382    __IM  uint32_t  RESERVED8[21];
383    __IOM uint32_t  DCDCEN;                       &amp;bsol;*!&lt; (@ 0x00000578) DC/DC enable register                                      */
384    __IM  uint32_t  RESERVED9[225];
385    __IOM POWER_RAM_Type RAM[8];                  &amp;bsol;*!&lt; (@ 0x00000900) Unspecified                                                */
386  } NRF_POWER_Type;                               &amp;bsol;*!&lt; Size = 2432 (0x980)                                                       */
387  typedef struct {                                &amp;bsol;*!&lt; (@ 0x50000000) P0 Structure                                               */
388    __IM  uint32_t  RESERVED[321];
389    __IOM uint32_t  OUT;                          &amp;bsol;*!&lt; (@ 0x00000504) Write GPIO port                                            */
390    __IOM uint32_t  OUTSET;                       &amp;bsol;*!&lt; (@ 0x00000508) Set individual bits in GPIO port                           */
391    __IOM uint32_t  OUTCLR;                       &amp;bsol;*!&lt; (@ 0x0000050C) Clear individual bits in GPIO port                         */
392    __IM  uint32_t  IN;                           &amp;bsol;*!&lt; (@ 0x00000510) Read GPIO port                                             */
393    __IOM uint32_t  DIR;                          &amp;bsol;*!&lt; (@ 0x00000514) Direction of GPIO pins                                     */
394    __IOM uint32_t  DIRSET;                       &amp;bsol;*!&lt; (@ 0x00000518) DIR set register                                           */
395    __IOM uint32_t  DIRCLR;                       &amp;bsol;*!&lt; (@ 0x0000051C) DIR clear register                                         */
396    __IOM uint32_t  LATCH;                        &amp;bsol;*!&lt; (@ 0x00000520) Latch register indicating what GPIO pins that
397                                                                      have met the criteria set in the PIN_CNF[n].SENSE
398                                                                      registers                                                  */
399    __IOM uint32_t  DETECTMODE;                   &amp;bsol;*!&lt; (@ 0x00000524) Select between default DETECT signal behaviour
400                                                                      and LDETECT mode                                           */
401    __IM  uint32_t  RESERVED1[118];
402    __IOM uint32_t  PIN_CNF[32];                  &amp;bsol;*!&lt; (@ 0x00000700) Description collection: Configuration of GPIO
403                                                                      pins                                                       */
404  } NRF_GPIO_Type;                                &amp;bsol;*!&lt; Size = 1920 (0x780)                                                       */
405  typedef struct {                                &amp;bsol;*!&lt; (@ 0x40001000) RADIO Structure                                            */
406    __OM  uint32_t  TASKS_TXEN;                   &amp;bsol;*!&lt; (@ 0x00000000) Enable RADIO in TX mode                                    */
407    __OM  uint32_t  TASKS_RXEN;                   &amp;bsol;*!&lt; (@ 0x00000004) Enable RADIO in RX mode                                    */
408    __OM  uint32_t  TASKS_START;                  &amp;bsol;*!&lt; (@ 0x00000008) Start RADIO                                                */
409    __OM  uint32_t  TASKS_STOP;                   &amp;bsol;*!&lt; (@ 0x0000000C) Stop RADIO                                                 */
410    __OM  uint32_t  TASKS_DISABLE;                &amp;bsol;*!&lt; (@ 0x00000010) Disable RADIO                                              */
411    __OM  uint32_t  TASKS_RSSISTART;              &amp;bsol;*!&lt; (@ 0x00000014) Start the RSSI and take one single sample of
412                                                                      the receive signal strength                                */
413    __OM  uint32_t  TASKS_RSSISTOP;               &amp;bsol;*!&lt; (@ 0x00000018) Stop the RSSI measurement                                  */
414    __OM  uint32_t  TASKS_BCSTART;                &amp;bsol;*!&lt; (@ 0x0000001C) Start the bit counter                                      */
415    __OM  uint32_t  TASKS_BCSTOP;                 &amp;bsol;*!&lt; (@ 0x00000020) Stop the bit counter                                       */
416    __OM  uint32_t  TASKS_EDSTART;                &amp;bsol;*!&lt; (@ 0x00000024) Start the energy detect measurement used in IEEE
417                                                                      802.15.4 mode                                              */
418    __OM  uint32_t  TASKS_EDSTOP;                 &amp;bsol;*!&lt; (@ 0x00000028) Stop the energy detect measurement                         */
419    __OM  uint32_t  TASKS_CCASTART;               &amp;bsol;*!&lt; (@ 0x0000002C) Start the clear channel assessment used in IEEE
420                                                                      802.15.4 mode                                              */
421    __OM  uint32_t  TASKS_CCASTOP;                &amp;bsol;*!&lt; (@ 0x00000030) Stop the clear channel assessment                          */
422    __IM  uint32_t  RESERVED[51];
423    __IOM uint32_t  EVENTS_READY;                 &amp;bsol;*!&lt; (@ 0x00000100) RADIO has ramped up and is ready to be started             */
424    __IOM uint32_t  EVENTS_ADDRESS;               &amp;bsol;*!&lt; (@ 0x00000104) Address sent or received                                   */
425    __IOM uint32_t  EVENTS_PAYLOAD;               &amp;bsol;*!&lt; (@ 0x00000108) Packet payload sent or received                            */
426    __IOM uint32_t  EVENTS_END;                   &amp;bsol;*!&lt; (@ 0x0000010C) Packet sent or received                                    */
427    __IOM uint32_t  EVENTS_DISABLED;              &amp;bsol;*!&lt; (@ 0x00000110) RADIO has been disabled                                    */
428    __IOM uint32_t  EVENTS_DEVMATCH;              &amp;bsol;*!&lt; (@ 0x00000114) A device address match occurred on the last received
429                                                                      packet                                                     */
430    __IOM uint32_t  EVENTS_DEVMISS;               &amp;bsol;*!&lt; (@ 0x00000118) No device address match occurred on the last
431                                                                      received packet                                            */
432    __IOM uint32_t  EVENTS_RSSIEND;               &amp;bsol;*!&lt; (@ 0x0000011C) Sampling of receive signal strength complete               */
433    __IM  uint32_t  RESERVED1[2];
434    __IOM uint32_t  EVENTS_BCMATCH;               &amp;bsol;*!&lt; (@ 0x00000128) Bit counter reached bit count value                        */
435    __IM  uint32_t  RESERVED2;
436    __IOM uint32_t  EVENTS_CRCOK;                 &amp;bsol;*!&lt; (@ 0x00000130) Packet received with CRC ok                                */
437    __IOM uint32_t  EVENTS_CRCERROR;              &amp;bsol;*!&lt; (@ 0x00000134) Packet received with CRC error                             */
438    __IOM uint32_t  EVENTS_FRAMESTART;            &amp;bsol;*!&lt; (@ 0x00000138) IEEE 802.15.4 length field received                        */
439    __IOM uint32_t  EVENTS_EDEND;                 &amp;bsol;*!&lt; (@ 0x0000013C) Sampling of energy detection complete. A new
440                                                                      ED sample is ready for readout from the
441                                                                      RADIO.EDSAMPLE register                                    */
442    __IOM uint32_t  EVENTS_EDSTOPPED;             &amp;bsol;*!&lt; (@ 0x00000140) The sampling of energy detection has stopped               */
443    __IOM uint32_t  EVENTS_CCAIDLE;               &amp;bsol;*!&lt; (@ 0x00000144) Wireless medium in idle - clear to send                    */
444    __IOM uint32_t  EVENTS_CCABUSY;               &amp;bsol;*!&lt; (@ 0x00000148) Wireless medium busy - do not send                         */
445    __IOM uint32_t  EVENTS_CCASTOPPED;            &amp;bsol;*!&lt; (@ 0x0000014C) The CCA has stopped                                        */
446    __IOM uint32_t  EVENTS_RATEBOOST;             &amp;bsol;*!&lt; (@ 0x00000150) Ble_LR CI field received, receive mode is changed
447                                                                      from Ble_LR125Kbit to Ble_LR500Kbit.                       */
448    __IOM uint32_t  EVENTS_TXREADY;               &amp;bsol;*!&lt; (@ 0x00000154) RADIO has ramped up and is ready to be started
449                                                                      TX path                                                    */
450    __IOM uint32_t  EVENTS_RXREADY;               &amp;bsol;*!&lt; (@ 0x00000158) RADIO has ramped up and is ready to be started
451                                                                      RX path                                                    */
452    __IOM uint32_t  EVENTS_MHRMATCH;              &amp;bsol;*!&lt; (@ 0x0000015C) MAC header match found                                     */
453    __IM  uint32_t  RESERVED3[3];
454    __IOM uint32_t  EVENTS_PHYEND;                &amp;bsol;*!&lt; (@ 0x0000016C) Generated when last bit is sent on air                     */
455    __IOM uint32_t  EVENTS_CTEPRESENT;            &amp;bsol;*!&lt; (@ 0x00000170) CTE is present (early warning right after receiving
456                                                                      CTEInfo byte)                                              */
457    __IM  uint32_t  RESERVED4[35];
458    __IOM uint32_t  SHORTS;                       &amp;bsol;*!&lt; (@ 0x00000200) Shortcuts between local events and tasks                   */
459    __IM  uint32_t  RESERVED5[64];
460    __IOM uint32_t  INTENSET;                     &amp;bsol;*!&lt; (@ 0x00000304) Enable interrupt                                           */
461    __IOM uint32_t  INTENCLR;                     &amp;bsol;*!&lt; (@ 0x00000308) Disable interrupt                                          */
462    __IM  uint32_t  RESERVED6[61];
463    __IM  uint32_t  CRCSTATUS;                    &amp;bsol;*!&lt; (@ 0x00000400) CRC status                                                 */
464    __IM  uint32_t  RESERVED7;
465    __IM  uint32_t  RXMATCH;                      &amp;bsol;*!&lt; (@ 0x00000408) Received address                                           */
466    __IM  uint32_t  RXCRC;                        &amp;bsol;*!&lt; (@ 0x0000040C) CRC field of previously received packet                    */
467    __IM  uint32_t  DAI;                          &amp;bsol;*!&lt; (@ 0x00000410) Device address match index                                 */
468    __IM  uint32_t  PDUSTAT;                      &amp;bsol;*!&lt; (@ 0x00000414) Payload status                                             */
469    __IM  uint32_t  RESERVED8[13];
470    __IM  uint32_t  CTESTATUS;                    &amp;bsol;*!&lt; (@ 0x0000044C) CTEInfo parsed from received packet                        */
471    __IM  uint32_t  RESERVED9[2];
472    __IM  uint32_t  DFESTATUS;                    &amp;bsol;*!&lt; (@ 0x00000458) DFE status information                                     */
473    __IM  uint32_t  RESERVED10[42];
474    __IOM uint32_t  PACKETPTR;                    &amp;bsol;*!&lt; (@ 0x00000504) Packet pointer                                             */
475    __IOM uint32_t  FREQUENCY;                    &amp;bsol;*!&lt; (@ 0x00000508) Frequency                                                  */
476    __IOM uint32_t  TXPOWER;                      &amp;bsol;*!&lt; (@ 0x0000050C) Output power                                               */
477    __IOM uint32_t  MODE;                         &amp;bsol;*!&lt; (@ 0x00000510) Data rate and modulation                                   */
478    __IOM uint32_t  PCNF0;                        &amp;bsol;*!&lt; (@ 0x00000514) Packet configuration register 0                            */
479    __IOM uint32_t  PCNF1;                        &amp;bsol;*!&lt; (@ 0x00000518) Packet configuration register 1                            */
480    __IOM uint32_t  BASE0;                        &amp;bsol;*!&lt; (@ 0x0000051C) Base address 0                                             */
481    __IOM uint32_t  BASE1;                        &amp;bsol;*!&lt; (@ 0x00000520) Base address 1                                             */
482    __IOM uint32_t  PREFIX0;                      &amp;bsol;*!&lt; (@ 0x00000524) Prefixes bytes for logical addresses 0-3                   */
483    __IOM uint32_t  PREFIX1;                      &amp;bsol;*!&lt; (@ 0x00000528) Prefixes bytes for logical addresses 4-7                   */
484    __IOM uint32_t  TXADDRESS;                    &amp;bsol;*!&lt; (@ 0x0000052C) Transmit address select                                    */
485    __IOM uint32_t  RXADDRESSES;                  &amp;bsol;*!&lt; (@ 0x00000530) Receive address select                                     */
486    __IOM uint32_t  CRCCNF;                       &amp;bsol;*!&lt; (@ 0x00000534) CRC configuration                                          */
487    __IOM uint32_t  CRCPOLY;                      &amp;bsol;*!&lt; (@ 0x00000538) CRC polynomial                                             */
488    __IOM uint32_t  CRCINIT;                      &amp;bsol;*!&lt; (@ 0x0000053C) CRC initial value                                          */
489    __IM  uint32_t  RESERVED11;
490    __IOM uint32_t  TIFS;                         &amp;bsol;*!&lt; (@ 0x00000544) Interframe spacing in us                                   */
491    __IM  uint32_t  RSSISAMPLE;                   &amp;bsol;*!&lt; (@ 0x00000548) RSSI sample                                                */
492    __IM  uint32_t  RESERVED12;
493    __IM  uint32_t  STATE;                        &amp;bsol;*!&lt; (@ 0x00000550) Current radio state                                        */
494    __IOM uint32_t  DATAWHITEIV;                  &amp;bsol;*!&lt; (@ 0x00000554) Data whitening initial value                               */
495    __IM  uint32_t  RESERVED13[2];
496    __IOM uint32_t  BCC;                          &amp;bsol;*!&lt; (@ 0x00000560) Bit counter compare                                        */
497    __IM  uint32_t  RESERVED14[39];
498    __IOM uint32_t  DAB[8];                       &amp;bsol;*!&lt; (@ 0x00000600) Description collection: Device address base segment
499                                                                      n                                                          */
500    __IOM uint32_t  DAP[8];                       &amp;bsol;*!&lt; (@ 0x00000620) Description collection: Device address prefix
501                                                                      n                                                          */
502    __IOM uint32_t  DACNF;                        &amp;bsol;*!&lt; (@ 0x00000640) Device address match configuration                         */
503    __IOM uint32_t  MHRMATCHCONF;                 &amp;bsol;*!&lt; (@ 0x00000644) Search pattern configuration                               */
504    __IOM uint32_t  MHRMATCHMAS;                  &amp;bsol;*!&lt; (@ 0x00000648) Pattern mask                                               */
505    __IM  uint32_t  RESERVED15;
506    __IOM uint32_t  MODECNF0;                     &amp;bsol;*!&lt; (@ 0x00000650) Radio mode configuration register 0                        */
507    __IM  uint32_t  RESERVED16[3];
508    __IOM uint32_t  SFD;                          &amp;bsol;*!&lt; (@ 0x00000660) IEEE 802.15.4 start of frame delimiter                     */
509    __IOM uint32_t  EDCNT;                        &amp;bsol;*!&lt; (@ 0x00000664) IEEE 802.15.4 energy detect loop count                     */
510    __IOM uint32_t  EDSAMPLE;                     &amp;bsol;*!&lt; (@ 0x00000668) IEEE 802.15.4 energy detect level                          */
511    __IOM uint32_t  CCACTRL;                      &amp;bsol;*!&lt; (@ 0x0000066C) IEEE 802.15.4 clear channel assessment control             */
512    __IM  uint32_t  RESERVED17[164];
513    __IOM uint32_t  DFEMODE;                      &amp;bsol;*!&lt; (@ 0x00000900) Whether to use Angle-of-Arrival (AOA) or Angle-of-Departure
514                                                                      (AOD)                                                      */
515    __IOM uint32_t  CTEINLINECONF;                &amp;bsol;*!&lt; (@ 0x00000904) Configuration for CTE inline mode                          */
516    __IM  uint32_t  RESERVED18[2];
517    __IOM uint32_t  DFECTRL1;                     &amp;bsol;*!&lt; (@ 0x00000910) Various configuration for Direction finding                */
518    __IOM uint32_t  DFECTRL2;                     &amp;bsol;*!&lt; (@ 0x00000914) Start offset for Direction finding                         */
519    __IM  uint32_t  RESERVED19[4];
520    __IOM uint32_t  SWITCHPATTERN;                &amp;bsol;*!&lt; (@ 0x00000928) GPIO patterns to be used for each antenna                  */
521    __IOM uint32_t  CLEARPATTERN;                 &amp;bsol;*!&lt; (@ 0x0000092C) Clear the GPIO pattern array for antenna control           */
522    __IOM RADIO_PSEL_Type PSEL;                   &amp;bsol;*!&lt; (@ 0x00000930) Unspecified                                                */
523    __IOM RADIO_DFEPACKET_Type DFEPACKET;         &amp;bsol;*!&lt; (@ 0x00000950) DFE packet EasyDMA channel                                 */
524    __IM  uint32_t  RESERVED20[424];
525    __IOM uint32_t  POWER;                        &amp;bsol;*!&lt; (@ 0x00000FFC) Peripheral power control                                   */
526  } NRF_RADIO_Type;                               &amp;bsol;*!&lt; Size = 4096 (0x1000)                                                      */
527  typedef struct {                                &amp;bsol;*!&lt; (@ 0x40002000) UART0 Structure                                            */
528    __OM  uint32_t  TASKS_STARTRX;                &amp;bsol;*!&lt; (@ 0x00000000) Start UART receiver                                        */
529    __OM  uint32_t  TASKS_STOPRX;                 &amp;bsol;*!&lt; (@ 0x00000004) Stop UART receiver                                         */
530    __OM  uint32_t  TASKS_STARTTX;                &amp;bsol;*!&lt; (@ 0x00000008) Start UART transmitter                                     */
531    __OM  uint32_t  TASKS_STOPTX;                 &amp;bsol;*!&lt; (@ 0x0000000C) Stop UART transmitter                                      */
532    __IM  uint32_t  RESERVED[3];
533    __OM  uint32_t  TASKS_SUSPEND;                &amp;bsol;*!&lt; (@ 0x0000001C) Suspend UART                                               */
534    __IM  uint32_t  RESERVED1[56];
535    __IOM uint32_t  EVENTS_CTS;                   &amp;bsol;*!&lt; (@ 0x00000100) CTS is activated (set low). Clear To Send.                 */
536    __IOM uint32_t  EVENTS_NCTS;                  &amp;bsol;*!&lt; (@ 0x00000104) CTS is deactivated (set high). Not Clear To Send.          */
537    __IOM uint32_t  EVENTS_RXDRDY;                &amp;bsol;*!&lt; (@ 0x00000108) Data received in RXD                                       */
538    __IM  uint32_t  RESERVED2[4];
539    __IOM uint32_t  EVENTS_TXDRDY;                &amp;bsol;*!&lt; (@ 0x0000011C) Data sent from TXD                                         */
540    __IM  uint32_t  RESERVED3;
541    __IOM uint32_t  EVENTS_ERROR;                 &amp;bsol;*!&lt; (@ 0x00000124) Error detected                                             */
542    __IM  uint32_t  RESERVED4[7];
543    __IOM uint32_t  EVENTS_RXTO;                  &amp;bsol;*!&lt; (@ 0x00000144) Receiver timeout                                           */
544    __IM  uint32_t  RESERVED5[46];
545    __IOM uint32_t  SHORTS;                       &amp;bsol;*!&lt; (@ 0x00000200) Shortcuts between local events and tasks                   */
546    __IM  uint32_t  RESERVED6[64];
547    __IOM uint32_t  INTENSET;                     &amp;bsol;*!&lt; (@ 0x00000304) Enable interrupt                                           */
548    __IOM uint32_t  INTENCLR;                     &amp;bsol;*!&lt; (@ 0x00000308) Disable interrupt                                          */
549    __IM  uint32_t  RESERVED7[93];
550    __IOM uint32_t  ERRORSRC;                     &amp;bsol;*!&lt; (@ 0x00000480) Error source                                               */
551    __IM  uint32_t  RESERVED8[31];
552    __IOM uint32_t  ENABLE;                       &amp;bsol;*!&lt; (@ 0x00000500) Enable UART                                                */
553    __IM  uint32_t  RESERVED9;
554    __IOM UART_PSEL_Type PSEL;                    &amp;bsol;*!&lt; (@ 0x00000508) Unspecified                                                */
555    __IM  uint32_t  RXD;                          &amp;bsol;*!&lt; (@ 0x00000518) RXD register                                               */
556    __OM  uint32_t  TXD;                          &amp;bsol;*!&lt; (@ 0x0000051C) TXD register                                               */
557    __IM  uint32_t  RESERVED10;
558    __IOM uint32_t  BAUDRATE;                     &amp;bsol;*!&lt; (@ 0x00000524) Baud rate. Accuracy depends on the HFCLK source
559                                                                      selected.                                                  */
560    __IM  uint32_t  RESERVED11[17];
561    __IOM uint32_t  CONFIG;                       &amp;bsol;*!&lt; (@ 0x0000056C) Configuration of parity and hardware flow control          */
562  } NRF_UART_Type;                                &amp;bsol;*!&lt; Size = 1392 (0x570)                                                       */
563  typedef struct {                                &amp;bsol;*!&lt; (@ 0x40002000) UARTE0 Structure                                           */
564    __OM  uint32_t  TASKS_STARTRX;                &amp;bsol;*!&lt; (@ 0x00000000) Start UART receiver                                        */
565    __OM  uint32_t  TASKS_STOPRX;                 &amp;bsol;*!&lt; (@ 0x00000004) Stop UART receiver                                         */
566    __OM  uint32_t  TASKS_STARTTX;                &amp;bsol;*!&lt; (@ 0x00000008) Start UART transmitter                                     */
567    __OM  uint32_t  TASKS_STOPTX;                 &amp;bsol;*!&lt; (@ 0x0000000C) Stop UART transmitter                                      */
568    __IM  uint32_t  RESERVED[7];
569    __OM  uint32_t  TASKS_FLUSHRX;                &amp;bsol;*!&lt; (@ 0x0000002C) Flush RX FIFO into RX buffer                               */
570    __IM  uint32_t  RESERVED1[52];
571    __IOM uint32_t  EVENTS_CTS;                   &amp;bsol;*!&lt; (@ 0x00000100) CTS is activated (set low). Clear To Send.                 */
572    __IOM uint32_t  EVENTS_NCTS;                  &amp;bsol;*!&lt; (@ 0x00000104) CTS is deactivated (set high). Not Clear To Send.          */
573    __IOM uint32_t  EVENTS_RXDRDY;                &amp;bsol;*!&lt; (@ 0x00000108) Data received in RXD (but potentially not yet
574                                                                      transferred to Data RAM)                                   */
575    __IM  uint32_t  RESERVED2;
576    __IOM uint32_t  EVENTS_ENDRX;                 &amp;bsol;*!&lt; (@ 0x00000110) Receive buffer is filled up                                */
577    __IM  uint32_t  RESERVED3[2];
578    __IOM uint32_t  EVENTS_TXDRDY;                &amp;bsol;*!&lt; (@ 0x0000011C) Data sent from TXD                                         */
579    __IOM uint32_t  EVENTS_ENDTX;                 &amp;bsol;*!&lt; (@ 0x00000120) Last TX byte transmitted                                   */
580    __IOM uint32_t  EVENTS_ERROR;                 &amp;bsol;*!&lt; (@ 0x00000124) Error detected                                             */
581    __IM  uint32_t  RESERVED4[7];
582    __IOM uint32_t  EVENTS_RXTO;                  &amp;bsol;*!&lt; (@ 0x00000144) Receiver timeout                                           */
583    __IM  uint32_t  RESERVED5;
584    __IOM uint32_t  EVENTS_RXSTARTED;             &amp;bsol;*!&lt; (@ 0x0000014C) UART receiver has started                                  */
585    __IOM uint32_t  EVENTS_TXSTARTED;             &amp;bsol;*!&lt; (@ 0x00000150) UART transmitter has started                               */
586    __IM  uint32_t  RESERVED6;
587    __IOM uint32_t  EVENTS_TXSTOPPED;             &amp;bsol;*!&lt; (@ 0x00000158) Transmitter stopped                                        */
588    __IM  uint32_t  RESERVED7[41];
589    __IOM uint32_t  SHORTS;                       &amp;bsol;*!&lt; (@ 0x00000200) Shortcuts between local events and tasks                   */
590    __IM  uint32_t  RESERVED8[63];
591    __IOM uint32_t  INTEN;                        &amp;bsol;*!&lt; (@ 0x00000300) Enable or disable interrupt                                */
592    __IOM uint32_t  INTENSET;                     &amp;bsol;*!&lt; (@ 0x00000304) Enable interrupt                                           */
593    __IOM uint32_t  INTENCLR;                     &amp;bsol;*!&lt; (@ 0x00000308) Disable interrupt                                          */
594    __IM  uint32_t  RESERVED9[93];
595    __IOM uint32_t  ERRORSRC;                     &amp;bsol;*!&lt; (@ 0x00000480) Error source Note : this register is read / write
596                                                                      one to clear.                                              */
597    __IM  uint32_t  RESERVED10[31];
598    __IOM uint32_t  ENABLE;                       &amp;bsol;*!&lt; (@ 0x00000500) Enable UART                                                */
599    __IM  uint32_t  RESERVED11;
600    __IOM UARTE_PSEL_Type PSEL;                   &amp;bsol;*!&lt; (@ 0x00000508) Unspecified                                                */
601    __IM  uint32_t  RESERVED12[3];
602    __IOM uint32_t  BAUDRATE;                     &amp;bsol;*!&lt; (@ 0x00000524) Baud rate. Accuracy depends on the HFCLK source
603                                                                      selected.                                                  */
604    __IM  uint32_t  RESERVED13[3];
605    __IOM UARTE_RXD_Type RXD;                     &amp;bsol;*!&lt; (@ 0x00000534) RXD EasyDMA channel                                        */
606    __IM  uint32_t  RESERVED14;
607    __IOM UARTE_TXD_Type TXD;                     &amp;bsol;*!&lt; (@ 0x00000544) TXD EasyDMA channel                                        */
608    __IM  uint32_t  RESERVED15[7];
609    __IOM uint32_t  CONFIG;                       &amp;bsol;*!&lt; (@ 0x0000056C) Configuration of parity and hardware flow control          */
610  } NRF_UARTE_Type;                               &amp;bsol;*!&lt; Size = 1392 (0x570)                                                       */
611  typedef struct {                                &amp;bsol;*!&lt; (@ 0x40003000) SPI1 Structure                                             */
612    __IM  uint32_t  RESERVED[66];
613    __IOM uint32_t  EVENTS_READY;                 &amp;bsol;*!&lt; (@ 0x00000108) TXD byte sent and RXD byte received                        */
614    __IM  uint32_t  RESERVED1[126];
615    __IOM uint32_t  INTENSET;                     &amp;bsol;*!&lt; (@ 0x00000304) Enable interrupt                                           */
616    __IOM uint32_t  INTENCLR;                     &amp;bsol;*!&lt; (@ 0x00000308) Disable interrupt                                          */
617    __IM  uint32_t  RESERVED2[125];
618    __IOM uint32_t  ENABLE;                       &amp;bsol;*!&lt; (@ 0x00000500) Enable SPI                                                 */
619    __IM  uint32_t  RESERVED3;
620    __IOM SPI_PSEL_Type PSEL;                     &amp;bsol;*!&lt; (@ 0x00000508) Unspecified                                                */
621    __IM  uint32_t  RESERVED4;
622    __IM  uint32_t  RXD;                          &amp;bsol;*!&lt; (@ 0x00000518) RXD register                                               */
623    __IOM uint32_t  TXD;                          &amp;bsol;*!&lt; (@ 0x0000051C) TXD register                                               */
624    __IM  uint32_t  RESERVED5;
625    __IOM uint32_t  FREQUENCY;                    &amp;bsol;*!&lt; (@ 0x00000524) SPI frequency. Accuracy depends on the HFCLK
626                                                                      source selected.                                           */
627    __IM  uint32_t  RESERVED6[11];
628    __IOM uint32_t  CONFIG;                       &amp;bsol;*!&lt; (@ 0x00000554) Configuration register                                     */
629  } NRF_SPI_Type;                                 &amp;bsol;*!&lt; Size = 1368 (0x558)                                                       */
630  typedef struct {                                &amp;bsol;*!&lt; (@ 0x40003000) SPIM1 Structure                                            */
631    __IM  uint32_t  RESERVED[4];
632    __OM  uint32_t  TASKS_START;                  &amp;bsol;*!&lt; (@ 0x00000010) Start SPI transaction                                      */
633    __OM  uint32_t  TASKS_STOP;                   &amp;bsol;*!&lt; (@ 0x00000014) Stop SPI transaction                                       */
634    __IM  uint32_t  RESERVED1;
635    __OM  uint32_t  TASKS_SUSPEND;                &amp;bsol;*!&lt; (@ 0x0000001C) Suspend SPI transaction                                    */
636    __OM  uint32_t  TASKS_RESUME;                 &amp;bsol;*!&lt; (@ 0x00000020) Resume SPI transaction                                     */
637    __IM  uint32_t  RESERVED2[56];
638    __IOM uint32_t  EVENTS_STOPPED;               &amp;bsol;*!&lt; (@ 0x00000104) SPI transaction has stopped                                */
639    __IM  uint32_t  RESERVED3[2];
640    __IOM uint32_t  EVENTS_ENDRX;                 &amp;bsol;*!&lt; (@ 0x00000110) End of RXD buffer reached                                  */
641    __IM  uint32_t  RESERVED4;
642    __IOM uint32_t  EVENTS_END;                   &amp;bsol;*!&lt; (@ 0x00000118) End of RXD buffer and TXD buffer reached                   */
643    __IM  uint32_t  RESERVED5;
644    __IOM uint32_t  EVENTS_ENDTX;                 &amp;bsol;*!&lt; (@ 0x00000120) End of TXD buffer reached                                  */
645    __IM  uint32_t  RESERVED6[10];
646    __IOM uint32_t  EVENTS_STARTED;               &amp;bsol;*!&lt; (@ 0x0000014C) Transaction started                                        */
647    __IM  uint32_t  RESERVED7[44];
648    __IOM uint32_t  SHORTS;                       &amp;bsol;*!&lt; (@ 0x00000200) Shortcuts between local events and tasks                   */
649    __IM  uint32_t  RESERVED8[64];
650    __IOM uint32_t  INTENSET;                     &amp;bsol;*!&lt; (@ 0x00000304) Enable interrupt                                           */
651    __IOM uint32_t  INTENCLR;                     &amp;bsol;*!&lt; (@ 0x00000308) Disable interrupt                                          */
652    __IM  uint32_t  RESERVED9[125];
653    __IOM uint32_t  ENABLE;                       &amp;bsol;*!&lt; (@ 0x00000500) Enable SPIM                                                */
654    __IM  uint32_t  RESERVED10;
655    __IOM SPIM_PSEL_Type PSEL;                    &amp;bsol;*!&lt; (@ 0x00000508) Unspecified                                                */
656    __IM  uint32_t  RESERVED11[4];
657    __IOM uint32_t  FREQUENCY;                    &amp;bsol;*!&lt; (@ 0x00000524) SPI frequency. Accuracy depends on the HFCLK
658                                                                      source selected.                                           */
659    __IM  uint32_t  RESERVED12[3];
660    __IOM SPIM_RXD_Type RXD;                      &amp;bsol;*!&lt; (@ 0x00000534) RXD EasyDMA channel                                        */
661    __IOM SPIM_TXD_Type TXD;                      &amp;bsol;*!&lt; (@ 0x00000544) TXD EasyDMA channel                                        */
662    __IOM uint32_t  CONFIG;                       &amp;bsol;*!&lt; (@ 0x00000554) Configuration register                                     */
663    __IM  uint32_t  RESERVED13[26];
664    __IOM uint32_t  ORC;                          &amp;bsol;*!&lt; (@ 0x000005C0) Over-read character. Character clocked out in
665                                                                      case and over-read of the TXD buffer.                      */
666  } NRF_SPIM_Type;                                &amp;bsol;*!&lt; Size = 1476 (0x5c4)                                                       */
667  typedef struct {                                &amp;bsol;*!&lt; (@ 0x40003000) SPIS1 Structure                                            */
668    __IM  uint32_t  RESERVED[9];
669    __OM  uint32_t  TASKS_ACQUIRE;                &amp;bsol;*!&lt; (@ 0x00000024) Acquire SPI semaphore                                      */
670    __OM  uint32_t  TASKS_RELEASE;                &amp;bsol;*!&lt; (@ 0x00000028) Release SPI semaphore, enabling the SPI slave
671                                                                      to acquire it                                              */
672    __IM  uint32_t  RESERVED1[54];
673    __IOM uint32_t  EVENTS_END;                   &amp;bsol;*!&lt; (@ 0x00000104) Granted transaction completed                              */
674    __IM  uint32_t  RESERVED2[2];
675    __IOM uint32_t  EVENTS_ENDRX;                 &amp;bsol;*!&lt; (@ 0x00000110) End of RXD buffer reached                                  */
676    __IM  uint32_t  RESERVED3[5];
677    __IOM uint32_t  EVENTS_ACQUIRED;              &amp;bsol;*!&lt; (@ 0x00000128) Semaphore acquired                                         */
678    __IM  uint32_t  RESERVED4[53];
679    __IOM uint32_t  SHORTS;                       &amp;bsol;*!&lt; (@ 0x00000200) Shortcuts between local events and tasks                   */
680    __IM  uint32_t  RESERVED5[64];
681    __IOM uint32_t  INTENSET;                     &amp;bsol;*!&lt; (@ 0x00000304) Enable interrupt                                           */
682    __IOM uint32_t  INTENCLR;                     &amp;bsol;*!&lt; (@ 0x00000308) Disable interrupt                                          */
683    __IM  uint32_t  RESERVED6[61];
684    __IM  uint32_t  SEMSTAT;                      &amp;bsol;*!&lt; (@ 0x00000400) Semaphore status register                                  */
685    __IM  uint32_t  RESERVED7[15];
686    __IOM uint32_t  STATUS;                       &amp;bsol;*!&lt; (@ 0x00000440) Status from last transaction                               */
687    __IM  uint32_t  RESERVED8[47];
688    __IOM uint32_t  ENABLE;                       &amp;bsol;*!&lt; (@ 0x00000500) Enable SPI slave                                           */
689    __IM  uint32_t  RESERVED9;
690    __IOM SPIS_PSEL_Type PSEL;                    &amp;bsol;*!&lt; (@ 0x00000508) Unspecified                                                */
691    __IM  uint32_t  RESERVED10[7];
692    __IOM SPIS_RXD_Type RXD;                      &amp;bsol;*!&lt; (@ 0x00000534) Unspecified                                                */
693    __IOM SPIS_TXD_Type TXD;                      &amp;bsol;*!&lt; (@ 0x00000544) Unspecified                                                */
694    __IOM uint32_t  CONFIG;                       &amp;bsol;*!&lt; (@ 0x00000554) Configuration register                                     */
695    __IM  uint32_t  RESERVED11;
696    __IOM uint32_t  DEF;                          &amp;bsol;*!&lt; (@ 0x0000055C) Default character. Character clocked out in case
697                                                                      of an ignored transaction.                                 */
698    __IM  uint32_t  RESERVED12[24];
699    __IOM uint32_t  ORC;                          &amp;bsol;*!&lt; (@ 0x000005C0) Over-read character                                        */
700  } NRF_SPIS_Type;                                &amp;bsol;*!&lt; Size = 1476 (0x5c4)                                                       */
701  typedef struct {                                &amp;bsol;*!&lt; (@ 0x40003000) TWI0 Structure                                             */
702    __OM  uint32_t  TASKS_STARTRX;                &amp;bsol;*!&lt; (@ 0x00000000) Start TWI receive sequence                                 */
703    __IM  uint32_t  RESERVED;
704    __OM  uint32_t  TASKS_STARTTX;                &amp;bsol;*!&lt; (@ 0x00000008) Start TWI transmit sequence                                */
705    __IM  uint32_t  RESERVED1[2];
706    __OM  uint32_t  TASKS_STOP;                   &amp;bsol;*!&lt; (@ 0x00000014) Stop TWI transaction                                       */
707    __IM  uint32_t  RESERVED2;
708    __OM  uint32_t  TASKS_SUSPEND;                &amp;bsol;*!&lt; (@ 0x0000001C) Suspend TWI transaction                                    */
709    __OM  uint32_t  TASKS_RESUME;                 &amp;bsol;*!&lt; (@ 0x00000020) Resume TWI transaction                                     */
710    __IM  uint32_t  RESERVED3[56];
711    __IOM uint32_t  EVENTS_STOPPED;               &amp;bsol;*!&lt; (@ 0x00000104) TWI stopped                                                */
712    __IOM uint32_t  EVENTS_RXDREADY;              &amp;bsol;*!&lt; (@ 0x00000108) TWI RXD byte received                                      */
713    __IM  uint32_t  RESERVED4[4];
714    __IOM uint32_t  EVENTS_TXDSENT;               &amp;bsol;*!&lt; (@ 0x0000011C) TWI TXD byte sent                                          */
715    __IM  uint32_t  RESERVED5;
716    __IOM uint32_t  EVENTS_ERROR;                 &amp;bsol;*!&lt; (@ 0x00000124) TWI error                                                  */
717    __IM  uint32_t  RESERVED6[4];
718    __IOM uint32_t  EVENTS_BB;                    &amp;bsol;*!&lt; (@ 0x00000138) TWI byte boundary, generated before each byte
719                                                                      that is sent or received                                   */
720    __IM  uint32_t  RESERVED7[3];
721    __IOM uint32_t  EVENTS_SUSPENDED;             &amp;bsol;*!&lt; (@ 0x00000148) TWI entered the suspended state                            */
722    __IM  uint32_t  RESERVED8[45];
723    __IOM uint32_t  SHORTS;                       &amp;bsol;*!&lt; (@ 0x00000200) Shortcuts between local events and tasks                   */
724    __IM  uint32_t  RESERVED9[64];
725    __IOM uint32_t  INTENSET;                     &amp;bsol;*!&lt; (@ 0x00000304) Enable interrupt                                           */
726    __IOM uint32_t  INTENCLR;                     &amp;bsol;*!&lt; (@ 0x00000308) Disable interrupt                                          */
727    __IM  uint32_t  RESERVED10[110];
728    __IOM uint32_t  ERRORSRC;                     &amp;bsol;*!&lt; (@ 0x000004C4) Error source                                               */
729    __IM  uint32_t  RESERVED11[14];
730    __IOM uint32_t  ENABLE;                       &amp;bsol;*!&lt; (@ 0x00000500) Enable TWI                                                 */
731    __IM  uint32_t  RESERVED12;
732    __IOM TWI_PSEL_Type PSEL;                     &amp;bsol;*!&lt; (@ 0x00000508) Unspecified                                                */
733    __IM  uint32_t  RESERVED13[2];
734    __IM  uint32_t  RXD;                          &amp;bsol;*!&lt; (@ 0x00000518) RXD register                                               */
735    __IOM uint32_t  TXD;                          &amp;bsol;*!&lt; (@ 0x0000051C) TXD register                                               */
736    __IM  uint32_t  RESERVED14;
737    __IOM uint32_t  FREQUENCY;                    &amp;bsol;*!&lt; (@ 0x00000524) TWI frequency. Accuracy depends on the HFCLK
738                                                                      source selected.                                           */
739    __IM  uint32_t  RESERVED15[24];
740    __IOM uint32_t  ADDRESS;                      &amp;bsol;*!&lt; (@ 0x00000588) Address used in the TWI transfer                           */
741  } NRF_TWI_Type;                                 &amp;bsol;*!&lt; Size = 1420 (0x58c)                                                       */
742  typedef struct {                                &amp;bsol;*!&lt; (@ 0x40003000) TWIM0 Structure                                            */
743    __OM  uint32_t  TASKS_STARTRX;                &amp;bsol;*!&lt; (@ 0x00000000) Start TWI receive sequence                                 */
744    __IM  uint32_t  RESERVED;
745    __OM  uint32_t  TASKS_STARTTX;                &amp;bsol;*!&lt; (@ 0x00000008) Start TWI transmit sequence                                */
746    __IM  uint32_t  RESERVED1[2];
747    __OM  uint32_t  TASKS_STOP;                   &amp;bsol;*!&lt; (@ 0x00000014) Stop TWI transaction. Must be issued while the
748                                                                      TWI master is not suspended.                               */
749    __IM  uint32_t  RESERVED2;
750    __OM  uint32_t  TASKS_SUSPEND;                &amp;bsol;*!&lt; (@ 0x0000001C) Suspend TWI transaction                                    */
751    __OM  uint32_t  TASKS_RESUME;                 &amp;bsol;*!&lt; (@ 0x00000020) Resume TWI transaction                                     */
752    __IM  uint32_t  RESERVED3[56];
753    __IOM uint32_t  EVENTS_STOPPED;               &amp;bsol;*!&lt; (@ 0x00000104) TWI stopped                                                */
754    __IM  uint32_t  RESERVED4[7];
755    __IOM uint32_t  EVENTS_ERROR;                 &amp;bsol;*!&lt; (@ 0x00000124) TWI error                                                  */
756    __IM  uint32_t  RESERVED5[8];
757    __IOM uint32_t  EVENTS_SUSPENDED;             &amp;bsol;*!&lt; (@ 0x00000148) Last byte has been sent out after the SUSPEND
758                                                                      task has been issued, TWI traffic is now
759                                                                      suspended.                                                 */
760    __IOM uint32_t  EVENTS_RXSTARTED;             &amp;bsol;*!&lt; (@ 0x0000014C) Receive sequence started                                   */
761    __IOM uint32_t  EVENTS_TXSTARTED;             &amp;bsol;*!&lt; (@ 0x00000150) Transmit sequence started                                  */
762    __IM  uint32_t  RESERVED6[2];
763    __IOM uint32_t  EVENTS_LASTRX;                &amp;bsol;*!&lt; (@ 0x0000015C) Byte boundary, starting to receive the last byte           */
764    __IOM uint32_t  EVENTS_LASTTX;                &amp;bsol;*!&lt; (@ 0x00000160) Byte boundary, starting to transmit the last
765                                                                      byte                                                       */
766    __IM  uint32_t  RESERVED7[39];
767    __IOM uint32_t  SHORTS;                       &amp;bsol;*!&lt; (@ 0x00000200) Shortcuts between local events and tasks                   */
768    __IM  uint32_t  RESERVED8[63];
769    __IOM uint32_t  INTEN;                        &amp;bsol;*!&lt; (@ 0x00000300) Enable or disable interrupt                                */
770    __IOM uint32_t  INTENSET;                     &amp;bsol;*!&lt; (@ 0x00000304) Enable interrupt                                           */
771    __IOM uint32_t  INTENCLR;                     &amp;bsol;*!&lt; (@ 0x00000308) Disable interrupt                                          */
772    __IM  uint32_t  RESERVED9[110];
773    __IOM uint32_t  ERRORSRC;                     &amp;bsol;*!&lt; (@ 0x000004C4) Error source                                               */
774    __IM  uint32_t  RESERVED10[14];
775    __IOM uint32_t  ENABLE;                       &amp;bsol;*!&lt; (@ 0x00000500) Enable TWIM                                                */
776    __IM  uint32_t  RESERVED11;
777    __IOM TWIM_PSEL_Type PSEL;                    &amp;bsol;*!&lt; (@ 0x00000508) Unspecified                                                */
778    __IM  uint32_t  RESERVED12[5];
779    __IOM uint32_t  FREQUENCY;                    &amp;bsol;*!&lt; (@ 0x00000524) TWI frequency. Accuracy depends on the HFCLK
780                                                                      source selected.                                           */
781    __IM  uint32_t  RESERVED13[3];
782    __IOM TWIM_RXD_Type RXD;                      &amp;bsol;*!&lt; (@ 0x00000534) RXD EasyDMA channel                                        */
783    __IOM TWIM_TXD_Type TXD;                      &amp;bsol;*!&lt; (@ 0x00000544) TXD EasyDMA channel                                        */
784    __IM  uint32_t  RESERVED14[13];
785    __IOM uint32_t  ADDRESS;                      &amp;bsol;*!&lt; (@ 0x00000588) Address used in the TWI transfer                           */
786  } NRF_TWIM_Type;                                &amp;bsol;*!&lt; Size = 1420 (0x58c)                                                       */
787  typedef struct {                                &amp;bsol;*!&lt; (@ 0x40003000) TWIS0 Structure                                            */
788    __IM  uint32_t  RESERVED[5];
789    __OM  uint32_t  TASKS_STOP;                   &amp;bsol;*!&lt; (@ 0x00000014) Stop TWI transaction                                       */
790    __IM  uint32_t  RESERVED1;
791    __OM  uint32_t  TASKS_SUSPEND;                &amp;bsol;*!&lt; (@ 0x0000001C) Suspend TWI transaction                                    */
792    __OM  uint32_t  TASKS_RESUME;                 &amp;bsol;*!&lt; (@ 0x00000020) Resume TWI transaction                                     */
793    __IM  uint32_t  RESERVED2[3];
794    __OM  uint32_t  TASKS_PREPARERX;              &amp;bsol;*!&lt; (@ 0x00000030) Prepare the TWI slave to respond to a write command        */
795    __OM  uint32_t  TASKS_PREPARETX;              &amp;bsol;*!&lt; (@ 0x00000034) Prepare the TWI slave to respond to a read command         */
796    __IM  uint32_t  RESERVED3[51];
797    __IOM uint32_t  EVENTS_STOPPED;               &amp;bsol;*!&lt; (@ 0x00000104) TWI stopped                                                */
798    __IM  uint32_t  RESERVED4[7];
799    __IOM uint32_t  EVENTS_ERROR;                 &amp;bsol;*!&lt; (@ 0x00000124) TWI error                                                  */
800    __IM  uint32_t  RESERVED5[9];
801    __IOM uint32_t  EVENTS_RXSTARTED;             &amp;bsol;*!&lt; (@ 0x0000014C) Receive sequence started                                   */
802    __IOM uint32_t  EVENTS_TXSTARTED;             &amp;bsol;*!&lt; (@ 0x00000150) Transmit sequence started                                  */
803    __IM  uint32_t  RESERVED6[4];
804    __IOM uint32_t  EVENTS_WRITE;                 &amp;bsol;*!&lt; (@ 0x00000164) Write command received                                     */
805    __IOM uint32_t  EVENTS_READ;                  &amp;bsol;*!&lt; (@ 0x00000168) Read command received                                      */
806    __IM  uint32_t  RESERVED7[37];
807    __IOM uint32_t  SHORTS;                       &amp;bsol;*!&lt; (@ 0x00000200) Shortcuts between local events and tasks                   */
808    __IM  uint32_t  RESERVED8[63];
809    __IOM uint32_t  INTEN;                        &amp;bsol;*!&lt; (@ 0x00000300) Enable or disable interrupt                                */
810    __IOM uint32_t  INTENSET;                     &amp;bsol;*!&lt; (@ 0x00000304) Enable interrupt                                           */
811    __IOM uint32_t  INTENCLR;                     &amp;bsol;*!&lt; (@ 0x00000308) Disable interrupt                                          */
812    __IM  uint32_t  RESERVED9[113];
813    __IOM uint32_t  ERRORSRC;                     &amp;bsol;*!&lt; (@ 0x000004D0) Error source                                               */
814    __IM  uint32_t  MATCH;                        &amp;bsol;*!&lt; (@ 0x000004D4) Status register indicating which address had
815                                                                      a match                                                    */
816    __IM  uint32_t  RESERVED10[10];
817    __IOM uint32_t  ENABLE;                       &amp;bsol;*!&lt; (@ 0x00000500) Enable TWIS                                                */
818    __IM  uint32_t  RESERVED11;
819    __IOM TWIS_PSEL_Type PSEL;                    &amp;bsol;*!&lt; (@ 0x00000508) Unspecified                                                */
820    __IM  uint32_t  RESERVED12[9];
821    __IOM TWIS_RXD_Type RXD;                      &amp;bsol;*!&lt; (@ 0x00000534) RXD EasyDMA channel                                        */
822    __IOM TWIS_TXD_Type TXD;                      &amp;bsol;*!&lt; (@ 0x00000544) TXD EasyDMA channel                                        */
823    __IM  uint32_t  RESERVED13[13];
824    __IOM uint32_t  ADDRESS[2];                   &amp;bsol;*!&lt; (@ 0x00000588) Description collection: TWI slave address n                */
825    __IM  uint32_t  RESERVED14;
826    __IOM uint32_t  CONFIG;                       &amp;bsol;*!&lt; (@ 0x00000594) Configuration register for the address match
827                                                                      mechanism                                                  */
828    __IM  uint32_t  RESERVED15[10];
829    __IOM uint32_t  ORC;                          &amp;bsol;*!&lt; (@ 0x000005C0) Over-read character. Character sent out in case
830                                                                      of an over-read of the transmit buffer.                    */
831  } NRF_TWIS_Type;                                &amp;bsol;*!&lt; Size = 1476 (0x5c4)                                                       */
832  typedef struct {                                &amp;bsol;*!&lt; (@ 0x40006000) GPIOTE Structure                                           */
833    __OM  uint32_t  TASKS_OUT[8];                 &amp;bsol;*!&lt; (@ 0x00000000) Description collection: Task for writing to pin
834                                                                      specified in CONFIG[n].PSEL. Action on pin
835                                                                      is configured in CONFIG[n].POLARITY.                       */
836    __IM  uint32_t  RESERVED[4];
837    __OM  uint32_t  TASKS_SET[8];                 &amp;bsol;*!&lt; (@ 0x00000030) Description collection: Task for writing to pin
838                                                                      specified in CONFIG[n].PSEL. Action on pin
839                                                                      is to set it high.                                         */
840    __IM  uint32_t  RESERVED1[4];
841    __OM  uint32_t  TASKS_CLR[8];                 &amp;bsol;*!&lt; (@ 0x00000060) Description collection: Task for writing to pin
842                                                                      specified in CONFIG[n].PSEL. Action on pin
843                                                                      is to set it low.                                          */
844    __IM  uint32_t  RESERVED2[32];
845    __IOM uint32_t  EVENTS_IN[8];                 &amp;bsol;*!&lt; (@ 0x00000100) Description collection: Event generated from
846                                                                      pin specified in CONFIG[n].PSEL                            */
847    __IM  uint32_t  RESERVED3[23];
848    __IOM uint32_t  EVENTS_PORT;                  &amp;bsol;*!&lt; (@ 0x0000017C) Event generated from multiple input GPIO pins
849                                                                      with SENSE mechanism enabled                               */
850    __IM  uint32_t  RESERVED4[97];
851    __IOM uint32_t  INTENSET;                     &amp;bsol;*!&lt; (@ 0x00000304) Enable interrupt                                           */
852    __IOM uint32_t  INTENCLR;                     &amp;bsol;*!&lt; (@ 0x00000308) Disable interrupt                                          */
853    __IM  uint32_t  RESERVED5[129];
854    __IOM uint32_t  CONFIG[8];                    &amp;bsol;*!&lt; (@ 0x00000510) Description collection: Configuration for OUT[n],
855                                                                      SET[n] and CLR[n] tasks and IN[n] event                    */
856  } NRF_GPIOTE_Type;                              &amp;bsol;*!&lt; Size = 1328 (0x530)                                                       */
857  typedef struct {                                &amp;bsol;*!&lt; (@ 0x40007000) SAADC Structure                                            */
858    __OM  uint32_t  TASKS_START;                  &amp;bsol;*!&lt; (@ 0x00000000) Start the ADC and prepare the result buffer in
859                                                                      RAM                                                        */
860    __OM  uint32_t  TASKS_SAMPLE;                 &amp;bsol;*!&lt; (@ 0x00000004) Take one ADC sample, if scan is enabled all channels
861                                                                      are sampled                                                */
862    __OM  uint32_t  TASKS_STOP;                   &amp;bsol;*!&lt; (@ 0x00000008) Stop the ADC and terminate any on-going conversion         */
863    __OM  uint32_t  TASKS_CALIBRATEOFFSET;        &amp;bsol;*!&lt; (@ 0x0000000C) Starts offset auto-calibration                             */
864    __IM  uint32_t  RESERVED[60];
865    __IOM uint32_t  EVENTS_STARTED;               &amp;bsol;*!&lt; (@ 0x00000100) The ADC has started                                        */
866    __IOM uint32_t  EVENTS_END;                   &amp;bsol;*!&lt; (@ 0x00000104) The ADC has filled up the Result buffer                    */
867    __IOM uint32_t  EVENTS_DONE;                  &amp;bsol;*!&lt; (@ 0x00000108) A conversion task has been completed. Depending
868                                                                      on the mode, multiple conversions might
869                                                                      be needed for a result to be transferred
870                                                                      to RAM.                                                    */
871    __IOM uint32_t  EVENTS_RESULTDONE;            &amp;bsol;*!&lt; (@ 0x0000010C) A result is ready to get transferred to RAM.               */
872    __IOM uint32_t  EVENTS_CALIBRATEDONE;         &amp;bsol;*!&lt; (@ 0x00000110) Calibration is complete                                    */
873    __IOM uint32_t  EVENTS_STOPPED;               &amp;bsol;*!&lt; (@ 0x00000114) The ADC has stopped                                        */
874    __IOM SAADC_EVENTS_CH_Type EVENTS_CH[8];      &amp;bsol;*!&lt; (@ 0x00000118) Peripheral events.                                         */
875    __IM  uint32_t  RESERVED1[106];
876    __IOM uint32_t  INTEN;                        &amp;bsol;*!&lt; (@ 0x00000300) Enable or disable interrupt                                */
877    __IOM uint32_t  INTENSET;                     &amp;bsol;*!&lt; (@ 0x00000304) Enable interrupt                                           */
878    __IOM uint32_t  INTENCLR;                     &amp;bsol;*!&lt; (@ 0x00000308) Disable interrupt                                          */
879    __IM  uint32_t  RESERVED2[61];
880    __IM  uint32_t  STATUS;                       &amp;bsol;*!&lt; (@ 0x00000400) Status                                                     */
881    __IM  uint32_t  RESERVED3[63];
882    __IOM uint32_t  ENABLE;                       &amp;bsol;*!&lt; (@ 0x00000500) Enable or disable ADC                                      */
883    __IM  uint32_t  RESERVED4[3];
884    __IOM SAADC_CH_Type CH[8];                    &amp;bsol;*!&lt; (@ 0x00000510) Unspecified                                                */
885    __IM  uint32_t  RESERVED5[24];
886    __IOM uint32_t  RESOLUTION;                   &amp;bsol;*!&lt; (@ 0x000005F0) Resolution configuration                                   */
887    __IOM uint32_t  OVERSAMPLE;                   &amp;bsol;*!&lt; (@ 0x000005F4) Oversampling configuration. OVERSAMPLE should
888                                                                      not be combined with SCAN. The RESOLUTION
889                                                                      is applied before averaging, thus for high
890                                                                      OVERSAMPLE a higher RESOLUTION should be
891                                                                      used.                                                      */
892    __IOM uint32_t  SAMPLERATE;                   &amp;bsol;*!&lt; (@ 0x000005F8) Controls normal or continuous sample rate                  */
893    __IM  uint32_t  RESERVED6[12];
894    __IOM SAADC_RESULT_Type RESULT;               &amp;bsol;*!&lt; (@ 0x0000062C) RESULT EasyDMA channel                                     */
895  } NRF_SAADC_Type;                               &amp;bsol;*!&lt; Size = 1592 (0x638)                                                       */
896  typedef struct {                                &amp;bsol;*!&lt; (@ 0x40008000) TIMER0 Structure                                           */
897    __OM  uint32_t  TASKS_START;                  &amp;bsol;*!&lt; (@ 0x00000000) Start Timer                                                */
898    __OM  uint32_t  TASKS_STOP;                   &amp;bsol;*!&lt; (@ 0x00000004) Stop Timer                                                 */
899    __OM  uint32_t  TASKS_COUNT;                  &amp;bsol;*!&lt; (@ 0x00000008) Increment Timer (Counter mode only)                        */
900    __OM  uint32_t  TASKS_CLEAR;                  &amp;bsol;*!&lt; (@ 0x0000000C) Clear time                                                 */
901    __OM  uint32_t  TASKS_SHUTDOWN;               &amp;bsol;*!&lt; (@ 0x00000010) Deprecated register - Shut down timer                      */
902    __IM  uint32_t  RESERVED[11];
903    __OM  uint32_t  TASKS_CAPTURE[6];             &amp;bsol;*!&lt; (@ 0x00000040) Description collection: Capture Timer value to
904                                                                      CC[n] register                                             */
905    __IM  uint32_t  RESERVED1[58];
906    __IOM uint32_t  EVENTS_COMPARE[6];            &amp;bsol;*!&lt; (@ 0x00000140) Description collection: Compare event on CC[n]
907                                                                      match                                                      */
908    __IM  uint32_t  RESERVED2[42];
909    __IOM uint32_t  SHORTS;                       &amp;bsol;*!&lt; (@ 0x00000200) Shortcuts between local events and tasks                   */
910    __IM  uint32_t  RESERVED3[64];
911    __IOM uint32_t  INTENSET;                     &amp;bsol;*!&lt; (@ 0x00000304) Enable interrupt                                           */
912    __IOM uint32_t  INTENCLR;                     &amp;bsol;*!&lt; (@ 0x00000308) Disable interrupt                                          */
913    __IM  uint32_t  RESERVED4[126];
914    __IOM uint32_t  MODE;                         &amp;bsol;*!&lt; (@ 0x00000504) Timer mode selection                                       */
915    __IOM uint32_t  BITMODE;                      &amp;bsol;*!&lt; (@ 0x00000508) Configure the number of bits used by the TIMER             */
916    __IM  uint32_t  RESERVED5;
917    __IOM uint32_t  PRESCALER;                    &amp;bsol;*!&lt; (@ 0x00000510) Timer prescaler register                                   */
918    __IM  uint32_t  RESERVED6[11];
919    __IOM uint32_t  CC[6];                        &amp;bsol;*!&lt; (@ 0x00000540) Description collection: Capture/Compare register
920                                                                      n                                                          */
921  } NRF_TIMER_Type;                               &amp;bsol;*!&lt; Size = 1368 (0x558)                                                       */
922  typedef struct {                                &amp;bsol;*!&lt; (@ 0x4000B000) RTC0 Structure                                             */
923    __OM  uint32_t  TASKS_START;                  &amp;bsol;*!&lt; (@ 0x00000000) Start RTC COUNTER                                          */
924    __OM  uint32_t  TASKS_STOP;                   &amp;bsol;*!&lt; (@ 0x00000004) Stop RTC COUNTER                                           */
925    __OM  uint32_t  TASKS_CLEAR;                  &amp;bsol;*!&lt; (@ 0x00000008) Clear RTC COUNTER                                          */
926    __OM  uint32_t  TASKS_TRIGOVRFLW;             &amp;bsol;*!&lt; (@ 0x0000000C) Set COUNTER to 0xFFFFF0                                    */
927    __IM  uint32_t  RESERVED[60];
928    __IOM uint32_t  EVENTS_TICK;                  &amp;bsol;*!&lt; (@ 0x00000100) Event on COUNTER increment                                 */
929    __IOM uint32_t  EVENTS_OVRFLW;                &amp;bsol;*!&lt; (@ 0x00000104) Event on COUNTER overflow                                  */
930    __IM  uint32_t  RESERVED1[14];
931    __IOM uint32_t  EVENTS_COMPARE[4];            &amp;bsol;*!&lt; (@ 0x00000140) Description collection: Compare event on CC[n]
932                                                                      match                                                      */
933    __IM  uint32_t  RESERVED2[109];
934    __IOM uint32_t  INTENSET;                     &amp;bsol;*!&lt; (@ 0x00000304) Enable interrupt                                           */
935    __IOM uint32_t  INTENCLR;                     &amp;bsol;*!&lt; (@ 0x00000308) Disable interrupt                                          */
936    __IM  uint32_t  RESERVED3[13];
937    __IOM uint32_t  EVTEN;                        &amp;bsol;*!&lt; (@ 0x00000340) Enable or disable event routing                            */
938    __IOM uint32_t  EVTENSET;                     &amp;bsol;*!&lt; (@ 0x00000344) Enable event routing                                       */
939    __IOM uint32_t  EVTENCLR;                     &amp;bsol;*!&lt; (@ 0x00000348) Disable event routing                                      */
940    __IM  uint32_t  RESERVED4[110];
941    __IM  uint32_t  COUNTER;                      &amp;bsol;*!&lt; (@ 0x00000504) Current COUNTER value                                      */
942    __IOM uint32_t  PRESCALER;                    &amp;bsol;*!&lt; (@ 0x00000508) 12 bit prescaler for COUNTER frequency (32768/(PRESCALER+1)).Mu
943                                                                      t be written when RTC is stopped                           */
944    __IM  uint32_t  RESERVED5[13];
945    __IOM uint32_t  CC[4];                        &amp;bsol;*!&lt; (@ 0x00000540) Description collection: Compare register n                 */
946  } NRF_RTC_Type;                                 &amp;bsol;*!&lt; Size = 1360 (0x550)                                                       */
947  typedef struct {                                &amp;bsol;*!&lt; (@ 0x4000C000) TEMP Structure                                             */
948    __OM  uint32_t  TASKS_START;                  &amp;bsol;*!&lt; (@ 0x00000000) Start temperature measurement                              */
949    __OM  uint32_t  TASKS_STOP;                   &amp;bsol;*!&lt; (@ 0x00000004) Stop temperature measurement                               */
950    __IM  uint32_t  RESERVED[62];
951    __IOM uint32_t  EVENTS_DATARDY;               &amp;bsol;*!&lt; (@ 0x00000100) Temperature measurement complete, data ready               */
952    __IM  uint32_t  RESERVED1[128];
953    __IOM uint32_t  INTENSET;                     &amp;bsol;*!&lt; (@ 0x00000304) Enable interrupt                                           */
954    __IOM uint32_t  INTENCLR;                     &amp;bsol;*!&lt; (@ 0x00000308) Disable interrupt                                          */
955    __IM  uint32_t  RESERVED2[127];
956    __IM  int32_t   TEMP;                         &amp;bsol;*!&lt; (@ 0x00000508) Temperature in degC (0.25deg steps)                        */
957    __IM  uint32_t  RESERVED3[5];
958    __IOM uint32_t  A0;                           &amp;bsol;*!&lt; (@ 0x00000520) Slope of 1st piece wise linear function                    */
959    __IOM uint32_t  A1;                           &amp;bsol;*!&lt; (@ 0x00000524) Slope of 2nd piece wise linear function                    */
960    __IOM uint32_t  A2;                           &amp;bsol;*!&lt; (@ 0x00000528) Slope of 3rd piece wise linear function                    */
961    __IOM uint32_t  A3;                           &amp;bsol;*!&lt; (@ 0x0000052C) Slope of 4th piece wise linear function                    */
962    __IOM uint32_t  A4;                           &amp;bsol;*!&lt; (@ 0x00000530) Slope of 5th piece wise linear function                    */
963    __IOM uint32_t  A5;                           &amp;bsol;*!&lt; (@ 0x00000534) Slope of 6th piece wise linear function                    */
964    __IM  uint32_t  RESERVED4[2];
965    __IOM uint32_t  B0;                           &amp;bsol;*!&lt; (@ 0x00000540) y-intercept of 1st piece wise linear function              */
966    __IOM uint32_t  B1;                           &amp;bsol;*!&lt; (@ 0x00000544) y-intercept of 2nd piece wise linear function              */
967    __IOM uint32_t  B2;                           &amp;bsol;*!&lt; (@ 0x00000548) y-intercept of 3rd piece wise linear function              */
968    __IOM uint32_t  B3;                           &amp;bsol;*!&lt; (@ 0x0000054C) y-intercept of 4th piece wise linear function              */
969    __IOM uint32_t  B4;                           &amp;bsol;*!&lt; (@ 0x00000550) y-intercept of 5th piece wise linear function              */
970    __IOM uint32_t  B5;                           &amp;bsol;*!&lt; (@ 0x00000554) y-intercept of 6th piece wise linear function              */
971    __IM  uint32_t  RESERVED5[2];
972    __IOM uint32_t  T0;                           &amp;bsol;*!&lt; (@ 0x00000560) End point of 1st piece wise linear function                */
973    __IOM uint32_t  T1;                           &amp;bsol;*!&lt; (@ 0x00000564) End point of 2nd piece wise linear function                */
974    __IOM uint32_t  T2;                           &amp;bsol;*!&lt; (@ 0x00000568) End point of 3rd piece wise linear function                */
975    __IOM uint32_t  T3;                           &amp;bsol;*!&lt; (@ 0x0000056C) End point of 4th piece wise linear function                */
976    __IOM uint32_t  T4;                           &amp;bsol;*!&lt; (@ 0x00000570) End point of 5th piece wise linear function                */
977  } NRF_TEMP_Type;                                &amp;bsol;*!&lt; Size = 1396 (0x574)                                                       */
978  typedef struct {                                &amp;bsol;*!&lt; (@ 0x4000D000) RNG Structure                                              */
979    __OM  uint32_t  TASKS_START;                  &amp;bsol;*!&lt; (@ 0x00000000) Task starting the random number generator                  */
980    __OM  uint32_t  TASKS_STOP;                   &amp;bsol;*!&lt; (@ 0x00000004) Task stopping the random number generator                  */
981    __IM  uint32_t  RESERVED[62];
982    __IOM uint32_t  EVENTS_VALRDY;                &amp;bsol;*!&lt; (@ 0x00000100) Event being generated for every new random number
983                                                                      written to the VALUE register                              */
984    __IM  uint32_t  RESERVED1[63];
985    __IOM uint32_t  SHORTS;                       &amp;bsol;*!&lt; (@ 0x00000200) Shortcuts between local events and tasks                   */
986    __IM  uint32_t  RESERVED2[64];
987    __IOM uint32_t  INTENSET;                     &amp;bsol;*!&lt; (@ 0x00000304) Enable interrupt                                           */
988    __IOM uint32_t  INTENCLR;                     &amp;bsol;*!&lt; (@ 0x00000308) Disable interrupt                                          */
989    __IM  uint32_t  RESERVED3[126];
990    __IOM uint32_t  CONFIG;                       &amp;bsol;*!&lt; (@ 0x00000504) Configuration register                                     */
991    __IM  uint32_t  VALUE;                        &amp;bsol;*!&lt; (@ 0x00000508) Output random number                                       */
992  } NRF_RNG_Type;                                 &amp;bsol;*!&lt; Size = 1292 (0x50c)                                                       */
993  typedef struct {                                &amp;bsol;*!&lt; (@ 0x4000E000) ECB Structure                                              */
994    __OM  uint32_t  TASKS_STARTECB;               &amp;bsol;*!&lt; (@ 0x00000000) Start ECB block encrypt                                    */
995    __OM  uint32_t  TASKS_STOPECB;                &amp;bsol;*!&lt; (@ 0x00000004) Abort a possible executing ECB operation                   */
996    __IM  uint32_t  RESERVED[62];
997    __IOM uint32_t  EVENTS_ENDECB;                &amp;bsol;*!&lt; (@ 0x00000100) ECB block encrypt complete                                 */
998    __IOM uint32_t  EVENTS_ERRORECB;              &amp;bsol;*!&lt; (@ 0x00000104) ECB block encrypt aborted because of a STOPECB
999                                                                      task or due to an error                                    */
1000    __IM  uint32_t  RESERVED1[127];
1001    __IOM uint32_t  INTENSET;                     &amp;bsol;*!&lt; (@ 0x00000304) Enable interrupt                                           */
1002    __IOM uint32_t  INTENCLR;                     &amp;bsol;*!&lt; (@ 0x00000308) Disable interrupt                                          */
1003    __IM  uint32_t  RESERVED2[126];
1004    __IOM uint32_t  ECBDATAPTR;                   &amp;bsol;*!&lt; (@ 0x00000504) ECB block encrypt memory pointers                          */
1005  } NRF_ECB_Type;                                 &amp;bsol;*!&lt; Size = 1288 (0x508)                                                       */
1006  typedef struct {                                &amp;bsol;*!&lt; (@ 0x4000F000) AAR Structure                                              */
1007    __OM  uint32_t  TASKS_START;                  &amp;bsol;*!&lt; (@ 0x00000000) Start resolving addresses based on IRKs specified
1008                                                                      in the IRK data structure                                  */
1009    __IM  uint32_t  RESERVED;
1010    __OM  uint32_t  TASKS_STOP;                   &amp;bsol;*!&lt; (@ 0x00000008) Stop resolving addresses                                   */
1011    __IM  uint32_t  RESERVED1[61];
1012    __IOM uint32_t  EVENTS_END;                   &amp;bsol;*!&lt; (@ 0x00000100) Address resolution procedure complete                      */
1013    __IOM uint32_t  EVENTS_RESOLVED;              &amp;bsol;*!&lt; (@ 0x00000104) Address resolved                                           */
1014    __IOM uint32_t  EVENTS_NOTRESOLVED;           &amp;bsol;*!&lt; (@ 0x00000108) Address not resolved                                       */
1015    __IM  uint32_t  RESERVED2[126];
1016    __IOM uint32_t  INTENSET;                     &amp;bsol;*!&lt; (@ 0x00000304) Enable interrupt                                           */
1017    __IOM uint32_t  INTENCLR;                     &amp;bsol;*!&lt; (@ 0x00000308) Disable interrupt                                          */
1018    __IM  uint32_t  RESERVED3[61];
1019    __IM  uint32_t  STATUS;                       &amp;bsol;*!&lt; (@ 0x00000400) Resolution status                                          */
1020    __IM  uint32_t  RESERVED4[63];
1021    __IOM uint32_t  ENABLE;                       &amp;bsol;*!&lt; (@ 0x00000500) Enable AAR                                                 */
1022    __IOM uint32_t  NIRK;                         &amp;bsol;*!&lt; (@ 0x00000504) Number of IRKs                                             */
1023    __IOM uint32_t  IRKPTR;                       &amp;bsol;*!&lt; (@ 0x00000508) Pointer to IRK data structure                              */
1024    __IM  uint32_t  RESERVED5;
1025    __IOM uint32_t  ADDRPTR;                      &amp;bsol;*!&lt; (@ 0x00000510) Pointer to the resolvable address                          */
1026    __IOM uint32_t  SCRATCHPTR;                   &amp;bsol;*!&lt; (@ 0x00000514) Pointer to data area used for temporary storage            */
1027  } NRF_AAR_Type;                                 &amp;bsol;*!&lt; Size = 1304 (0x518)                                                       */
1028  typedef struct {                                &amp;bsol;*!&lt; (@ 0x4000F000) CCM Structure                                              */
1029    __OM  uint32_t  TASKS_KSGEN;                  &amp;bsol;*!&lt; (@ 0x00000000) Start generation of key-stream. This operation
1030                                                                      will stop by itself when completed.                        */
1031    __OM  uint32_t  TASKS_CRYPT;                  &amp;bsol;*!&lt; (@ 0x00000004) Start encryption/decryption. This operation will
1032                                                                      stop by itself when completed.                             */
1033    __OM  uint32_t  TASKS_STOP;                   &amp;bsol;*!&lt; (@ 0x00000008) Stop encryption/decryption                                 */
1034    __OM  uint32_t  TASKS_RATEOVERRIDE;           &amp;bsol;*!&lt; (@ 0x0000000C) Override DATARATE setting in MODE register with
1035                                                                      the contents of the RATEOVERRIDE register
1036                                                                      for any ongoing encryption/decryption                      */
1037    __IM  uint32_t  RESERVED[60];
1038    __IOM uint32_t  EVENTS_ENDKSGEN;              &amp;bsol;*!&lt; (@ 0x00000100) Key-stream generation complete                             */
1039    __IOM uint32_t  EVENTS_ENDCRYPT;              &amp;bsol;*!&lt; (@ 0x00000104) Encrypt/decrypt complete                                   */
1040    __IOM uint32_t  EVENTS_ERROR;                 &amp;bsol;*!&lt; (@ 0x00000108) Deprecated register - CCM error event                      */
1041    __IM  uint32_t  RESERVED1[61];
1042    __IOM uint32_t  SHORTS;                       &amp;bsol;*!&lt; (@ 0x00000200) Shortcuts between local events and tasks                   */
1043    __IM  uint32_t  RESERVED2[64];
1044    __IOM uint32_t  INTENSET;                     &amp;bsol;*!&lt; (@ 0x00000304) Enable interrupt                                           */
1045    __IOM uint32_t  INTENCLR;                     &amp;bsol;*!&lt; (@ 0x00000308) Disable interrupt                                          */
1046    __IM  uint32_t  RESERVED3[61];
1047    __IM  uint32_t  MICSTATUS;                    &amp;bsol;*!&lt; (@ 0x00000400) MIC check result                                           */
1048    __IM  uint32_t  RESERVED4[63];
1049    __IOM uint32_t  ENABLE;                       &amp;bsol;*!&lt; (@ 0x00000500) Enable                                                     */
1050    __IOM uint32_t  MODE;                         &amp;bsol;*!&lt; (@ 0x00000504) Operation mode                                             */
1051    __IOM uint32_t  CNFPTR;                       &amp;bsol;*!&lt; (@ 0x00000508) Pointer to data structure holding AES key and
1052                                                                      NONCE vector                                               */
1053    __IOM uint32_t  INPTR;                        &amp;bsol;*!&lt; (@ 0x0000050C) Input pointer                                              */
1054    __IOM uint32_t  OUTPTR;                       &amp;bsol;*!&lt; (@ 0x00000510) Output pointer                                             */
1055    __IOM uint32_t  SCRATCHPTR;                   &amp;bsol;*!&lt; (@ 0x00000514) Pointer to data area used for temporary storage            */
1056    __IOM uint32_t  MAXPACKETSIZE;                &amp;bsol;*!&lt; (@ 0x00000518) Length of key-stream generated when MODE.LENGTH
1057                                                                      = Extended.                                                */
1058    __IOM uint32_t  RATEOVERRIDE;                 &amp;bsol;*!&lt; (@ 0x0000051C) Data rate override setting.                                */
1059  } NRF_CCM_Type;                                 &amp;bsol;*!&lt; Size = 1312 (0x520)                                                       */
1060  typedef struct {                                &amp;bsol;*!&lt; (@ 0x40010000) WDT Structure                                              */
1061    __OM  uint32_t  TASKS_START;                  &amp;bsol;*!&lt; (@ 0x00000000) Start the watchdog                                         */
1062    __IM  uint32_t  RESERVED[63];
1063    __IOM uint32_t  EVENTS_TIMEOUT;               &amp;bsol;*!&lt; (@ 0x00000100) Watchdog timeout                                           */
1064    __IM  uint32_t  RESERVED1[128];
1065    __IOM uint32_t  INTENSET;                     &amp;bsol;*!&lt; (@ 0x00000304) Enable interrupt                                           */
1066    __IOM uint32_t  INTENCLR;                     &amp;bsol;*!&lt; (@ 0x00000308) Disable interrupt                                          */
1067    __IM  uint32_t  RESERVED2[61];
1068    __IM  uint32_t  RUNSTATUS;                    &amp;bsol;*!&lt; (@ 0x00000400) Run status                                                 */
1069    __IM  uint32_t  REQSTATUS;                    &amp;bsol;*!&lt; (@ 0x00000404) Request status                                             */
1070    __IM  uint32_t  RESERVED3[63];
1071    __IOM uint32_t  CRV;                          &amp;bsol;*!&lt; (@ 0x00000504) Counter reload value                                       */
1072    __IOM uint32_t  RREN;                         &amp;bsol;*!&lt; (@ 0x00000508) Enable register for reload request registers               */
1073    __IOM uint32_t  CONFIG;                       &amp;bsol;*!&lt; (@ 0x0000050C) Configuration register                                     */
1074    __IM  uint32_t  RESERVED4[60];
1075    __OM  uint32_t  RR[8];                        &amp;bsol;*!&lt; (@ 0x00000600) Description collection: Reload request n                   */
1076  } NRF_WDT_Type;                                 &amp;bsol;*!&lt; Size = 1568 (0x620)                                                       */
1077  typedef struct {                                &amp;bsol;*!&lt; (@ 0x40012000) QDEC Structure                                             */
1078    __OM  uint32_t  TASKS_START;                  &amp;bsol;*!&lt; (@ 0x00000000) Task starting the quadrature decoder                       */
1079    __OM  uint32_t  TASKS_STOP;                   &amp;bsol;*!&lt; (@ 0x00000004) Task stopping the quadrature decoder                       */
1080    __OM  uint32_t  TASKS_READCLRACC;             &amp;bsol;*!&lt; (@ 0x00000008) Read and clear ACC and ACCDBL                              */
1081    __OM  uint32_t  TASKS_RDCLRACC;               &amp;bsol;*!&lt; (@ 0x0000000C) Read and clear ACC                                         */
1082    __OM  uint32_t  TASKS_RDCLRDBL;               &amp;bsol;*!&lt; (@ 0x00000010) Read and clear ACCDBL                                      */
1083    __IM  uint32_t  RESERVED[59];
1084    __IOM uint32_t  EVENTS_SAMPLERDY;             &amp;bsol;*!&lt; (@ 0x00000100) Event being generated for every new sample value
1085                                                                      written to the SAMPLE register                             */
1086    __IOM uint32_t  EVENTS_REPORTRDY;             &amp;bsol;*!&lt; (@ 0x00000104) Non-null report ready                                      */
1087    __IOM uint32_t  EVENTS_ACCOF;                 &amp;bsol;*!&lt; (@ 0x00000108) ACC or ACCDBL register overflow                            */
1088    __IOM uint32_t  EVENTS_DBLRDY;                &amp;bsol;*!&lt; (@ 0x0000010C) Double displacement(s) detected                            */
1089    __IOM uint32_t  EVENTS_STOPPED;               &amp;bsol;*!&lt; (@ 0x00000110) QDEC has been stopped                                      */
1090    __IM  uint32_t  RESERVED1[59];
1091    __IOM uint32_t  SHORTS;                       &amp;bsol;*!&lt; (@ 0x00000200) Shortcuts between local events and tasks                   */
1092    __IM  uint32_t  RESERVED2[64];
1093    __IOM uint32_t  INTENSET;                     &amp;bsol;*!&lt; (@ 0x00000304) Enable interrupt                                           */
1094    __IOM uint32_t  INTENCLR;                     &amp;bsol;*!&lt; (@ 0x00000308) Disable interrupt                                          */
1095    __IM  uint32_t  RESERVED3[125];
1096    __IOM uint32_t  ENABLE;                       &amp;bsol;*!&lt; (@ 0x00000500) Enable the quadrature decoder                              */
1097    __IOM uint32_t  LEDPOL;                       &amp;bsol;*!&lt; (@ 0x00000504) LED output pin polarity                                    */
1098    __IOM uint32_t  SAMPLEPER;                    &amp;bsol;*!&lt; (@ 0x00000508) Sample period                                              */
1099    __IM  int32_t   SAMPLE;                       &amp;bsol;*!&lt; (@ 0x0000050C) Motion sample value                                        */
1100    __IOM uint32_t  REPORTPER;                    &amp;bsol;*!&lt; (@ 0x00000510) Number of samples to be taken before REPORTRDY
1101                                                                      and DBLRDY events can be generated                         */
1102    __IM  int32_t   ACC;                          &amp;bsol;*!&lt; (@ 0x00000514) Register accumulating the valid transitions                */
1103    __IM  int32_t   ACCREAD;                      &amp;bsol;*!&lt; (@ 0x00000518) Snapshot of the ACC register, updated by the
1104                                                                      READCLRACC or RDCLRACC task                                */
1105    __IOM QDEC_PSEL_Type PSEL;                    &amp;bsol;*!&lt; (@ 0x0000051C) Unspecified                                                */
1106    __IOM uint32_t  DBFEN;                        &amp;bsol;*!&lt; (@ 0x00000528) Enable input debounce filters                              */
1107    __IM  uint32_t  RESERVED4[5];
1108    __IOM uint32_t  LEDPRE;                       &amp;bsol;*!&lt; (@ 0x00000540) Time period the LED is switched ON prior to sampling       */
1109    __IM  uint32_t  ACCDBL;                       &amp;bsol;*!&lt; (@ 0x00000544) Register accumulating the number of detected
1110                                                                      double transitions                                         */
1111    __IM  uint32_t  ACCDBLREAD;                   &amp;bsol;*!&lt; (@ 0x00000548) Snapshot of the ACCDBL, updated by the READCLRACC
1112                                                                      or RDCLRDBL task                                           */
1113  } NRF_QDEC_Type;                                &amp;bsol;*!&lt; Size = 1356 (0x54c)                                                       */
1114  typedef struct {                                &amp;bsol;*!&lt; (@ 0x40013000) COMP Structure                                             */
1115    __OM  uint32_t  TASKS_START;                  &amp;bsol;*!&lt; (@ 0x00000000) Start comparator                                           */
1116    __OM  uint32_t  TASKS_STOP;                   &amp;bsol;*!&lt; (@ 0x00000004) Stop comparator                                            */
1117    __OM  uint32_t  TASKS_SAMPLE;                 &amp;bsol;*!&lt; (@ 0x00000008) Sample comparator value                                    */
1118    __IM  uint32_t  RESERVED[61];
1119    __IOM uint32_t  EVENTS_READY;                 &amp;bsol;*!&lt; (@ 0x00000100) COMP is ready and output is valid                          */
1120    __IOM uint32_t  EVENTS_DOWN;                  &amp;bsol;*!&lt; (@ 0x00000104) Downward crossing                                          */
1121    __IOM uint32_t  EVENTS_UP;                    &amp;bsol;*!&lt; (@ 0x00000108) Upward crossing                                            */
1122    __IOM uint32_t  EVENTS_CROSS;                 &amp;bsol;*!&lt; (@ 0x0000010C) Downward or upward crossing                                */
1123    __IM  uint32_t  RESERVED1[60];
1124    __IOM uint32_t  SHORTS;                       &amp;bsol;*!&lt; (@ 0x00000200) Shortcuts between local events and tasks                   */
1125    __IM  uint32_t  RESERVED2[63];
1126    __IOM uint32_t  INTEN;                        &amp;bsol;*!&lt; (@ 0x00000300) Enable or disable interrupt                                */
1127    __IOM uint32_t  INTENSET;                     &amp;bsol;*!&lt; (@ 0x00000304) Enable interrupt                                           */
1128    __IOM uint32_t  INTENCLR;                     &amp;bsol;*!&lt; (@ 0x00000308) Disable interrupt                                          */
1129    __IM  uint32_t  RESERVED3[61];
1130    __IM  uint32_t  RESULT;                       &amp;bsol;*!&lt; (@ 0x00000400) Compare result                                             */
1131    __IM  uint32_t  RESERVED4[63];
1132    __IOM uint32_t  ENABLE;                       &amp;bsol;*!&lt; (@ 0x00000500) COMP enable                                                */
1133    __IOM uint32_t  PSEL;                         &amp;bsol;*!&lt; (@ 0x00000504) Pin select                                                 */
1134    __IOM uint32_t  REFSEL;                       &amp;bsol;*!&lt; (@ 0x00000508) Reference source select for single-ended mode              */
1135    __IOM uint32_t  EXTREFSEL;                    &amp;bsol;*!&lt; (@ 0x0000050C) External reference select                                  */
1136    __IM  uint32_t  RESERVED5[8];
1137    __IOM uint32_t  TH;                           &amp;bsol;*!&lt; (@ 0x00000530) Threshold configuration for hysteresis unit                */
1138    __IOM uint32_t  MODE;                         &amp;bsol;*!&lt; (@ 0x00000534) Mode configuration                                         */
1139    __IOM uint32_t  HYST;                         &amp;bsol;*!&lt; (@ 0x00000538) Comparator hysteresis enable                               */
1140  } NRF_COMP_Type;                                &amp;bsol;*!&lt; Size = 1340 (0x53c)                                                       */
1141  typedef struct {                                &amp;bsol;*!&lt; (@ 0x40014000) EGU0 Structure                                             */
1142    __OM  uint32_t  TASKS_TRIGGER[16];            &amp;bsol;*!&lt; (@ 0x00000000) Description collection: Trigger n for triggering
1143                                                                      the corresponding TRIGGERED[n] event                       */
1144    __IM  uint32_t  RESERVED[48];
1145    __IOM uint32_t  EVENTS_TRIGGERED[16];         &amp;bsol;*!&lt; (@ 0x00000100) Description collection: Event number n generated
1146                                                                      by triggering the corresponding TRIGGER[n]
1147                                                                      task                                                       */
1148    __IM  uint32_t  RESERVED1[112];
1149    __IOM uint32_t  INTEN;                        &amp;bsol;*!&lt; (@ 0x00000300) Enable or disable interrupt                                */
1150    __IOM uint32_t  INTENSET;                     &amp;bsol;*!&lt; (@ 0x00000304) Enable interrupt                                           */
1151    __IOM uint32_t  INTENCLR;                     &amp;bsol;*!&lt; (@ 0x00000308) Disable interrupt                                          */
1152  } NRF_EGU_Type;                                 &amp;bsol;*!&lt; Size = 780 (0x30c)                                                        */
1153  typedef struct {                                &amp;bsol;*!&lt; (@ 0x40014000) SWI0 Structure                                             */
1154    __IM  uint32_t  UNUSED;                       &amp;bsol;*!&lt; (@ 0x00000000) Unused.                                                    */
1155  } NRF_SWI_Type;                                 &amp;bsol;*!&lt; Size = 4 (0x4)                                                            */
1156  typedef struct {                                &amp;bsol;*!&lt; (@ 0x4001C000) PWM0 Structure                                             */
1157    __IM  uint32_t  RESERVED;
1158    __OM  uint32_t  TASKS_STOP;                   &amp;bsol;*!&lt; (@ 0x00000004) Stops PWM pulse generation on all channels at
1159                                                                      the end of current PWM period, and stops
1160                                                                      sequence playback                                          */
1161    __OM  uint32_t  TASKS_SEQSTART[2];            &amp;bsol;*!&lt; (@ 0x00000008) Description collection: Loads the first PWM value
1162                                                                      on all enabled channels from sequence n,
1163                                                                      and starts playing that sequence at the
1164                                                                      rate defined in SEQ[n]REFRESH and/or DECODER.MODE.
1165                                                                      Causes PWM generation to start if not running.             */
1166    __OM  uint32_t  TASKS_NEXTSTEP;               &amp;bsol;*!&lt; (@ 0x00000010) Steps by one value in the current sequence on
1167                                                                      all enabled channels if DECODER.MODE=NextStep.
1168                                                                      Does not cause PWM generation to start if
1169                                                                      not running.                                               */
1170    __IM  uint32_t  RESERVED1[60];
1171    __IOM uint32_t  EVENTS_STOPPED;               &amp;bsol;*!&lt; (@ 0x00000104) Response to STOP task, emitted when PWM pulses
1172                                                                      are no longer generated                                    */
1173    __IOM uint32_t  EVENTS_SEQSTARTED[2];         &amp;bsol;*!&lt; (@ 0x00000108) Description collection: First PWM period started
1174                                                                      on sequence n                                              */
1175    __IOM uint32_t  EVENTS_SEQEND[2];             &amp;bsol;*!&lt; (@ 0x00000110) Description collection: Emitted at end of every
1176                                                                      sequence n, when last value from RAM has
1177                                                                      been applied to wave counter                               */
1178    __IOM uint32_t  EVENTS_PWMPERIODEND;          &amp;bsol;*!&lt; (@ 0x00000118) Emitted at the end of each PWM period                      */
1179    __IOM uint32_t  EVENTS_LOOPSDONE;             &amp;bsol;*!&lt; (@ 0x0000011C) Concatenated sequences have been played the amount
1180                                                                      of times defined in LOOP.CNT                               */
1181    __IM  uint32_t  RESERVED2[56];
1182    __IOM uint32_t  SHORTS;                       &amp;bsol;*!&lt; (@ 0x00000200) Shortcuts between local events and tasks                   */
1183    __IM  uint32_t  RESERVED3[63];
1184    __IOM uint32_t  INTEN;                        &amp;bsol;*!&lt; (@ 0x00000300) Enable or disable interrupt                                */
1185    __IOM uint32_t  INTENSET;                     &amp;bsol;*!&lt; (@ 0x00000304) Enable interrupt                                           */
1186    __IOM uint32_t  INTENCLR;                     &amp;bsol;*!&lt; (@ 0x00000308) Disable interrupt                                          */
1187    __IM  uint32_t  RESERVED4[125];
1188    __IOM uint32_t  ENABLE;                       &amp;bsol;*!&lt; (@ 0x00000500) PWM module enable register                                 */
1189    __IOM uint32_t  MODE;                         &amp;bsol;*!&lt; (@ 0x00000504) Selects operating mode of the wave counter                 */
1190    __IOM uint32_t  COUNTERTOP;                   &amp;bsol;*!&lt; (@ 0x00000508) Value up to which the pulse generator counter
1191                                                                      counts                                                     */
1192    __IOM uint32_t  PRESCALER;                    &amp;bsol;*!&lt; (@ 0x0000050C) Configuration for PWM_CLK                                  */
1193    __IOM uint32_t  DECODER;                      &amp;bsol;*!&lt; (@ 0x00000510) Configuration of the decoder                               */
1194    __IOM uint32_t  LOOP;                         &amp;bsol;*!&lt; (@ 0x00000514) Number of playbacks of a loop                              */
1195    __IM  uint32_t  RESERVED5[2];
1196    __IOM PWM_SEQ_Type SEQ[2];                    &amp;bsol;*!&lt; (@ 0x00000520) Unspecified                                                */
1197    __IOM PWM_PSEL_Type PSEL;                     &amp;bsol;*!&lt; (@ 0x00000560) Unspecified                                                */
1198  } NRF_PWM_Type;                                 &amp;bsol;*!&lt; Size = 1392 (0x570)                                                       */
1199  typedef struct {                                &amp;bsol;*!&lt; (@ 0x4001D000) PDM Structure                                              */
1200    __OM  uint32_t  TASKS_START;                  &amp;bsol;*!&lt; (@ 0x00000000) Starts continuous PDM transfer                             */
1201    __OM  uint32_t  TASKS_STOP;                   &amp;bsol;*!&lt; (@ 0x00000004) Stops PDM transfer                                         */
1202    __IM  uint32_t  RESERVED[62];
1203    __IOM uint32_t  EVENTS_STARTED;               &amp;bsol;*!&lt; (@ 0x00000100) PDM transfer has started                                   */
1204    __IOM uint32_t  EVENTS_STOPPED;               &amp;bsol;*!&lt; (@ 0x00000104) PDM transfer has finished                                  */
1205    __IOM uint32_t  EVENTS_END;                   &amp;bsol;*!&lt; (@ 0x00000108) The PDM has written the last sample specified
1206                                                                      by SAMPLE.MAXCNT (or the last sample after
1207                                                                      a STOP task has been received) to Data RAM                 */
1208    __IM  uint32_t  RESERVED1[125];
1209    __IOM uint32_t  INTEN;                        &amp;bsol;*!&lt; (@ 0x00000300) Enable or disable interrupt                                */
1210    __IOM uint32_t  INTENSET;                     &amp;bsol;*!&lt; (@ 0x00000304) Enable interrupt                                           */
1211    __IOM uint32_t  INTENCLR;                     &amp;bsol;*!&lt; (@ 0x00000308) Disable interrupt                                          */
1212    __IM  uint32_t  RESERVED2[125];
1213    __IOM uint32_t  ENABLE;                       &amp;bsol;*!&lt; (@ 0x00000500) PDM module enable register                                 */
1214    __IOM uint32_t  PDMCLKCTRL;                   &amp;bsol;*!&lt; (@ 0x00000504) PDM clock generator control                                */
1215    __IOM uint32_t  MODE;                         &amp;bsol;*!&lt; (@ 0x00000508) Defines the routing of the connected PDM microphones&#x27;
1216                                                                      signals                                                    */
1217    __IM  uint32_t  RESERVED3[3];
1218    __IOM uint32_t  GAINL;                        &amp;bsol;*!&lt; (@ 0x00000518) Left output gain adjustment                                */
1219    __IOM uint32_t  GAINR;                        &amp;bsol;*!&lt; (@ 0x0000051C) Right output gain adjustment                               */
1220    __IM  uint32_t  RESERVED4[8];
1221    __IOM PDM_PSEL_Type PSEL;                     &amp;bsol;*!&lt; (@ 0x00000540) Unspecified                                                */
1222    __IM  uint32_t  RESERVED5[6];
1223    __IOM PDM_SAMPLE_Type SAMPLE;                 &amp;bsol;*!&lt; (@ 0x00000560) Unspecified                                                */
1224  } NRF_PDM_Type;                                 &amp;bsol;*!&lt; Size = 1384 (0x568)                                                       */
1225  typedef struct {                                &amp;bsol;*!&lt; (@ 0x4001E000) NVMC Structure                                             */
1226    __IM  uint32_t  RESERVED[256];
1227    __IM  uint32_t  READY;                        &amp;bsol;*!&lt; (@ 0x00000400) Ready flag                                                 */
1228    __IM  uint32_t  RESERVED1[64];
1229    __IOM uint32_t  CONFIG;                       &amp;bsol;*!&lt; (@ 0x00000504) Configuration register                                     */
1230    union {
1231      __IOM uint32_t ERASEPAGE;                   &amp;bsol;*!&lt; (@ 0x00000508) Register for erasing a page in code area                   */
1232      __IOM uint32_t ERASEPCR1;                   &amp;bsol;*!&lt; (@ 0x00000508) Deprecated register - Register for erasing a
1233                                                                      page in code area. Equivalent to ERASEPAGE.                */
1234    };
1235    __IOM uint32_t  ERASEALL;                     &amp;bsol;*!&lt; (@ 0x0000050C) Register for erasing all non-volatile user memory          */
1236    __IOM uint32_t  ERASEPCR0;                    &amp;bsol;*!&lt; (@ 0x00000510) Deprecated register - Register for erasing a
1237                                                                      page in code area. Equivalent to ERASEPAGE.                */
1238    __IOM uint32_t  ERASEUICR;                    &amp;bsol;*!&lt; (@ 0x00000514) Register for erasing user information configuration
1239                                                                      registers                                                  */
1240    __IOM uint32_t  ERASEPAGEPARTIAL;             &amp;bsol;*!&lt; (@ 0x00000518) Register for partial erase of a page in code
1241                                                                      area                                                       */
1242    __IOM uint32_t  ERASEPAGEPARTIALCFG;          &amp;bsol;*!&lt; (@ 0x0000051C) Register for partial erase configuration                   */
1243  } NRF_NVMC_Type;                                &amp;bsol;*!&lt; Size = 1312 (0x520)                                                       */
1244  typedef struct {                                &amp;bsol;*!&lt; (@ 0x4001F000) PPI Structure                                              */
1245    __OM  PPI_TASKS_CHG_Type TASKS_CHG[6];        &amp;bsol;*!&lt; (@ 0x00000000) Channel group tasks                                        */
1246    __IM  uint32_t  RESERVED[308];
1247    __IOM uint32_t  CHEN;                         &amp;bsol;*!&lt; (@ 0x00000500) Channel enable register                                    */
1248    __IOM uint32_t  CHENSET;                      &amp;bsol;*!&lt; (@ 0x00000504) Channel enable set register                                */
1249    __IOM uint32_t  CHENCLR;                      &amp;bsol;*!&lt; (@ 0x00000508) Channel enable clear register                              */
1250    __IM  uint32_t  RESERVED1;
1251    __IOM PPI_CH_Type CH[20];                     &amp;bsol;*!&lt; (@ 0x00000510) PPI Channel                                                */
1252    __IM  uint32_t  RESERVED2[148];
1253    __IOM uint32_t  CHG[6];                       &amp;bsol;*!&lt; (@ 0x00000800) Description collection: Channel group n                    */
1254    __IM  uint32_t  RESERVED3[62];
1255    __IOM PPI_FORK_Type FORK[32];                 &amp;bsol;*!&lt; (@ 0x00000910) Fork                                                       */
1256  } NRF_PPI_Type;                                 &amp;bsol;*!&lt; Size = 2448 (0x990)                                                       */
1257  #define NRF_FICR_BASE               0x10000000UL
1258  #define NRF_UICR_BASE               0x10001000UL
1259  #define NRF_BPROT_BASE              0x40000000UL
1260  #define NRF_CLOCK_BASE              0x40000000UL
1261  #define NRF_POWER_BASE              0x40000000UL
1262  #define NRF_P0_BASE                 0x50000000UL
1263  #define NRF_RADIO_BASE              0x40001000UL
1264  #define NRF_UART0_BASE              0x40002000UL
1265  #define NRF_UARTE0_BASE             0x40002000UL
1266  #define NRF_SPI1_BASE               0x40003000UL
1267  #define NRF_SPIM1_BASE              0x40003000UL
1268  #define NRF_SPIS1_BASE              0x40003000UL
1269  #define NRF_TWI0_BASE               0x40003000UL
1270  #define NRF_TWIM0_BASE              0x40003000UL
1271  #define NRF_TWIS0_BASE              0x40003000UL
1272  #define NRF_SPI0_BASE               0x40004000UL
1273  #define NRF_SPIM0_BASE              0x40004000UL
1274  #define NRF_SPIS0_BASE              0x40004000UL
1275  #define NRF_GPIOTE_BASE             0x40006000UL
1276  #define NRF_SAADC_BASE              0x40007000UL
1277  #define NRF_TIMER0_BASE             0x40008000UL
1278  #define NRF_TIMER1_BASE             0x40009000UL
1279  #define NRF_TIMER2_BASE             0x4000A000UL
1280  #define NRF_RTC0_BASE               0x4000B000UL
1281  #define NRF_TEMP_BASE               0x4000C000UL
1282  #define NRF_RNG_BASE                0x4000D000UL
1283  #define NRF_ECB_BASE                0x4000E000UL
1284  #define NRF_AAR_BASE                0x4000F000UL
1285  #define NRF_CCM_BASE                0x4000F000UL
1286  #define NRF_WDT_BASE                0x40010000UL
1287  #define NRF_RTC1_BASE               0x40011000UL
1288  #define NRF_QDEC_BASE               0x40012000UL
1289  #define NRF_COMP_BASE               0x40013000UL
1290  #define NRF_EGU0_BASE               0x40014000UL
1291  #define NRF_SWI0_BASE               0x40014000UL
1292  #define NRF_EGU1_BASE               0x40015000UL
1293  #define NRF_SWI1_BASE               0x40015000UL
1294  #define NRF_SWI2_BASE               0x40016000UL
1295  #define NRF_SWI3_BASE               0x40017000UL
1296  #define NRF_SWI4_BASE               0x40018000UL
1297  #define NRF_SWI5_BASE               0x40019000UL
1298  #define NRF_PWM0_BASE               0x4001C000UL
1299  #define NRF_PDM_BASE                0x4001D000UL
1300  #define NRF_NVMC_BASE               0x4001E000UL
1301  #define NRF_PPI_BASE                0x4001F000UL
1302  #define NRF_FICR                    ((NRF_FICR_Type*)          NRF_FICR_BASE)
1303  #define NRF_UICR                    ((NRF_UICR_Type*)          NRF_UICR_BASE)
1304  #define NRF_BPROT                   ((NRF_BPROT_Type*)         NRF_BPROT_BASE)
1305  #define NRF_CLOCK                   ((NRF_CLOCK_Type*)         NRF_CLOCK_BASE)
1306  #define NRF_POWER                   ((NRF_POWER_Type*)         NRF_POWER_BASE)
1307  #define NRF_P0                      ((NRF_GPIO_Type*)          NRF_P0_BASE)
1308  #define NRF_RADIO                   ((NRF_RADIO_Type*)         NRF_RADIO_BASE)
1309  #define NRF_UART0                   ((NRF_UART_Type*)          NRF_UART0_BASE)
1310  #define NRF_UARTE0                  ((NRF_UARTE_Type*)         NRF_UARTE0_BASE)
1311  #define NRF_SPI1                    ((NRF_SPI_Type*)           NRF_SPI1_BASE)
1312  #define NRF_SPIM1                   ((NRF_SPIM_Type*)          NRF_SPIM1_BASE)
1313  #define NRF_SPIS1                   ((NRF_SPIS_Type*)          NRF_SPIS1_BASE)
1314  #define NRF_TWI0                    ((NRF_TWI_Type*)           NRF_TWI0_BASE)
1315  #define NRF_TWIM0                   ((NRF_TWIM_Type*)          NRF_TWIM0_BASE)
1316  #define NRF_TWIS0                   ((NRF_TWIS_Type*)          NRF_TWIS0_BASE)
1317  #define NRF_SPI0                    ((NRF_SPI_Type*)           NRF_SPI0_BASE)
1318  #define NRF_SPIM0                   ((NRF_SPIM_Type*)          NRF_SPIM0_BASE)
1319  #define NRF_SPIS0                   ((NRF_SPIS_Type*)          NRF_SPIS0_BASE)
1320  #define NRF_GPIOTE                  ((NRF_GPIOTE_Type*)        NRF_GPIOTE_BASE)
1321  #define NRF_SAADC                   ((NRF_SAADC_Type*)         NRF_SAADC_BASE)
1322  #define NRF_TIMER0                  ((NRF_TIMER_Type*)         NRF_TIMER0_BASE)
1323  #define NRF_TIMER1                  ((NRF_TIMER_Type*)         NRF_TIMER1_BASE)
1324  #define NRF_TIMER2                  ((NRF_TIMER_Type*)         NRF_TIMER2_BASE)
1325  #define NRF_RTC0                    ((NRF_RTC_Type*)           NRF_RTC0_BASE)
1326  #define NRF_TEMP                    ((NRF_TEMP_Type*)          NRF_TEMP_BASE)
1327  #define NRF_RNG                     ((NRF_RNG_Type*)           NRF_RNG_BASE)
1328  #define NRF_ECB                     ((NRF_ECB_Type*)           NRF_ECB_BASE)
1329  #define NRF_AAR                     ((NRF_AAR_Type*)           NRF_AAR_BASE)
1330  #define NRF_CCM                     ((NRF_CCM_Type*)           NRF_CCM_BASE)
1331  #define NRF_WDT                     ((NRF_WDT_Type*)           NRF_WDT_BASE)
1332  #define NRF_RTC1                    ((NRF_RTC_Type*)           NRF_RTC1_BASE)
1333  #define NRF_QDEC                    ((NRF_QDEC_Type*)          NRF_QDEC_BASE)
1334  #define NRF_COMP                    ((NRF_COMP_Type*)          NRF_COMP_BASE)
1335  #define NRF_EGU0                    ((NRF_EGU_Type*)           NRF_EGU0_BASE)
1336  #define NRF_SWI0                    ((NRF_SWI_Type*)           NRF_SWI0_BASE)
1337  #define NRF_EGU1                    ((NRF_EGU_Type*)           NRF_EGU1_BASE)
1338  #define NRF_SWI1                    ((NRF_SWI_Type*)           NRF_SWI1_BASE)
1339  #define NRF_SWI2                    ((NRF_SWI_Type*)           NRF_SWI2_BASE)
1340  #define NRF_SWI3                    ((NRF_SWI_Type*)           NRF_SWI3_BASE)
1341  #define NRF_SWI4                    ((NRF_SWI_Type*)           NRF_SWI4_BASE)
1342  #define NRF_SWI5                    ((NRF_SWI_Type*)           NRF_SWI5_BASE)
1343  #define NRF_PWM0                    ((NRF_PWM_Type*)           NRF_PWM0_BASE)
1344  #define NRF_PDM                     ((NRF_PDM_Type*)           NRF_PDM_BASE)
1345  #define NRF_NVMC                    ((NRF_NVMC_Type*)          NRF_NVMC_BASE)
1346  #define NRF_PPI                     ((NRF_PPI_Type*)           NRF_PPI_BASE)
1347  #if defined (__CC_ARM)
1348    #pragma pop
1349  #elif defined (__ICCARM__)
1350  #elif defined(__ARMCC_VERSION) &amp;&amp; (__ARMCC_VERSION &gt;= 6010050)
1351    #pragma clang diagnostic pop
1352  #elif defined (__GNUC__)
1353  #elif defined (__TMS470__)
1354  #elif defined (__TASKING__)
1355    #pragma warning restore
1356  #elif defined (__CSMC__)
1357  #endif
1358  #ifdef __cplusplus
1359  }
1360  #endif
1361  #endif &amp;bsol;* NRF52811_H */
</code></pre>
        </div>
        <div class="column">
            <h3>Adafruit_nRF52_Arduino-MDEwOlJlcG9zaXRvcnk3NDM1NDcyOQ==-flat-nrf52805.h</h3>
            <pre><code>1  #ifndef NRF52805_H
2  #define NRF52805_H
3  #ifdef __cplusplus
4  extern &quot;C&quot; {
5  #endif
6  typedef enum {
7    Reset_IRQn                = -15,              &amp;bsol;*!&lt; -15  Reset Vector, invoked on Power up and warm reset                     */
8    NonMaskableInt_IRQn       = -14,              &amp;bsol;*!&lt; -14  Non maskable Interrupt, cannot be stopped or preempted               */
9    HardFault_IRQn            = -13,              &amp;bsol;*!&lt; -13  Hard Fault, all classes of Fault                                     */
10    MemoryManagement_IRQn     = -12,              &amp;bsol;*!&lt; -12  Memory Management, MPU mismatch, including Access Violation
11                                                       and No Match                                                              */
12    BusFault_IRQn             = -11,              &amp;bsol;*!&lt; -11  Bus Fault, Pre-Fetch-, Memory Access Fault, other address/memory
13                                                       related Fault                                                             */
14    UsageFault_IRQn           = -10,              &amp;bsol;*!&lt; -10  Usage Fault, i.e. Undef Instruction, Illegal State Transition        */
15    SVCall_IRQn               =  -5,              &amp;bsol;*!&lt; -5 System Service Call via SVC instruction                                */
16    DebugMonitor_IRQn         =  -4,              &amp;bsol;*!&lt; -4 Debug Monitor                                                          */
17    PendSV_IRQn               =  -2,              &amp;bsol;*!&lt; -2 Pendable request for system service                                    */
18    SysTick_IRQn              =  -1,              &amp;bsol;*!&lt; -1 System Tick Timer                                                      */
19    POWER_CLOCK_IRQn          =   0,              &amp;bsol;*!&lt; 0  POWER_CLOCK                                                            */
20    RADIO_IRQn                =   1,              &amp;bsol;*!&lt; 1  RADIO                                                                  */
21    UARTE0_UART0_IRQn         =   2,              &amp;bsol;*!&lt; 2  UARTE0_UART0                                                           */
22    TWIM0_TWIS0_TWI0_IRQn     =   3,              &amp;bsol;*!&lt; 3  TWIM0_TWIS0_TWI0                                                       */
23    SPIM0_SPIS0_SPI0_IRQn     =   4,              &amp;bsol;*!&lt; 4  SPIM0_SPIS0_SPI0                                                       */
24    GPIOTE_IRQn               =   6,              &amp;bsol;*!&lt; 6  GPIOTE                                                                 */
25    SAADC_IRQn                =   7,              &amp;bsol;*!&lt; 7  SAADC                                                                  */
26    TIMER0_IRQn               =   8,              &amp;bsol;*!&lt; 8  TIMER0                                                                 */
27    TIMER1_IRQn               =   9,              &amp;bsol;*!&lt; 9  TIMER1                                                                 */
28    TIMER2_IRQn               =  10,              &amp;bsol;*!&lt; 10 TIMER2                                                                 */
29    RTC0_IRQn                 =  11,              &amp;bsol;*!&lt; 11 RTC0                                                                   */
30    TEMP_IRQn                 =  12,              &amp;bsol;*!&lt; 12 TEMP                                                                   */
31    RNG_IRQn                  =  13,              &amp;bsol;*!&lt; 13 RNG                                                                    */
32    ECB_IRQn                  =  14,              &amp;bsol;*!&lt; 14 ECB                                                                    */
33    CCM_AAR_IRQn              =  15,              &amp;bsol;*!&lt; 15 CCM_AAR                                                                */
34    WDT_IRQn                  =  16,              &amp;bsol;*!&lt; 16 WDT                                                                    */
35    RTC1_IRQn                 =  17,              &amp;bsol;*!&lt; 17 RTC1                                                                   */
36    SWI0_EGU0_IRQn            =  20,              &amp;bsol;*!&lt; 20 SWI0_EGU0                                                              */
37    SWI1_EGU1_IRQn            =  21,              &amp;bsol;*!&lt; 21 SWI1_EGU1                                                              */
38    SWI2_IRQn                 =  22,              &amp;bsol;*!&lt; 22 SWI2                                                                   */
39    SWI3_IRQn                 =  23,              &amp;bsol;*!&lt; 23 SWI3                                                                   */
40    SWI4_IRQn                 =  24,              &amp;bsol;*!&lt; 24 SWI4                                                                   */
41    SWI5_IRQn                 =  25               &amp;bsol;*!&lt; 25 SWI5                                                                   */
42  } IRQn_Type;
43  #define __CM4_REV                 0x0001U       &amp;bsol;*!&lt; CM4 Core Revision                                                         */
44  #define __DSP_PRESENT                  0        &amp;bsol;*!&lt; DSP present or not                                                        */
45  #define __VTOR_PRESENT                 1        &amp;bsol;*!&lt; Set to 1 if CPU supports Vector Table Offset Register                     */
46  #define __NVIC_PRIO_BITS               3        &amp;bsol;*!&lt; Number of Bits used for Priority Levels                                   */
47  #define __Vendor_SysTickConfig         0        &amp;bsol;*!&lt; Set to 1 if different SysTick Config is used                              */
48  #define __MPU_PRESENT                  1        &amp;bsol;*!&lt; MPU present                                                               */
49  #define __FPU_PRESENT                  0        &amp;bsol;*!&lt; FPU present                                                               */
50  #include &quot;core_cm4.h&quot;                           &amp;bsol;*!&lt; ARM Cortex-M4 processor and core peripherals                              */
51  #include &quot;system_nrf52805.h&quot;                    &amp;bsol;*!&lt; nrf52805 System                                                           */
52  #ifndef __IM                                    &amp;bsol;*!&lt; Fallback for older CMSIS versions                                         */
53    #define __IM   __I
54  #endif
55  #ifndef __OM                                    &amp;bsol;*!&lt; Fallback for older CMSIS versions                                         */
56    #define __OM   __O
57  #endif
58  #ifndef __IOM                                   &amp;bsol;*!&lt; Fallback for older CMSIS versions                                         */
59    #define __IOM  __IO
60  #endif
61  #if defined (__CC_ARM)
62    #pragma push
63    #pragma anon_unions
64  #elif defined (__ICCARM__)
65    #pragma language=extended
66  #elif defined(__ARMCC_VERSION) &amp;&amp; (__ARMCC_VERSION &gt;= 6010050)
67    #pragma clang diagnostic push
68    #pragma clang diagnostic ignored &quot;-Wc11-extensions&quot;
69    #pragma clang diagnostic ignored &quot;-Wreserved-id-macro&quot;
70    #pragma clang diagnostic ignored &quot;-Wgnu-anonymous-struct&quot;
71    #pragma clang diagnostic ignored &quot;-Wnested-anon-types&quot;
72  #elif defined (__GNUC__)
73  #elif defined (__TMS470__)
74  #elif defined (__TASKING__)
75    #pragma warning 586
76  #elif defined (__CSMC__)
77  #else
78    #warning Not supported compiler type
79  #endif
80  typedef struct {
81    __IM  uint32_t  PART;                         &amp;bsol;*!&lt; (@ 0x00000000) Part code                                                  */
82    __IM  uint32_t  VARIANT;                      &amp;bsol;*!&lt; (@ 0x00000004) Part variant, hardware version and production
83                                                                      configuration                                              */
84    __IM  uint32_t  PACKAGE;                      &amp;bsol;*!&lt; (@ 0x00000008) Package option                                             */
85    __IM  uint32_t  RAM;                          &amp;bsol;*!&lt; (@ 0x0000000C) RAM variant                                                */
86    __IM  uint32_t  FLASH;                        &amp;bsol;*!&lt; (@ 0x00000010) Flash variant                                              */
87  } FICR_INFO_Type;                               &amp;bsol;*!&lt; Size = 20 (0x14)                                                          */
88  typedef struct {
89    __IM  uint32_t  A0;                           &amp;bsol;*!&lt; (@ 0x00000000) Slope definition A0                                        */
90    __IM  uint32_t  A1;                           &amp;bsol;*!&lt; (@ 0x00000004) Slope definition A1                                        */
91    __IM  uint32_t  A2;                           &amp;bsol;*!&lt; (@ 0x00000008) Slope definition A2                                        */
92    __IM  uint32_t  A3;                           &amp;bsol;*!&lt; (@ 0x0000000C) Slope definition A3                                        */
93    __IM  uint32_t  A4;                           &amp;bsol;*!&lt; (@ 0x00000010) Slope definition A4                                        */
94    __IM  uint32_t  A5;                           &amp;bsol;*!&lt; (@ 0x00000014) Slope definition A5                                        */
95    __IM  uint32_t  B0;                           &amp;bsol;*!&lt; (@ 0x00000018) Y-intercept B0                                             */
96    __IM  uint32_t  B1;                           &amp;bsol;*!&lt; (@ 0x0000001C) Y-intercept B1                                             */
97    __IM  uint32_t  B2;                           &amp;bsol;*!&lt; (@ 0x00000020) Y-intercept B2                                             */
98    __IM  uint32_t  B3;                           &amp;bsol;*!&lt; (@ 0x00000024) Y-intercept B3                                             */
99    __IM  uint32_t  B4;                           &amp;bsol;*!&lt; (@ 0x00000028) Y-intercept B4                                             */
100    __IM  uint32_t  B5;                           &amp;bsol;*!&lt; (@ 0x0000002C) Y-intercept B5                                             */
101    __IM  uint32_t  T0;                           &amp;bsol;*!&lt; (@ 0x00000030) Segment end T0                                             */
102    __IM  uint32_t  T1;                           &amp;bsol;*!&lt; (@ 0x00000034) Segment end T1                                             */
103    __IM  uint32_t  T2;                           &amp;bsol;*!&lt; (@ 0x00000038) Segment end T2                                             */
104    __IM  uint32_t  T3;                           &amp;bsol;*!&lt; (@ 0x0000003C) Segment end T3                                             */
105    __IM  uint32_t  T4;                           &amp;bsol;*!&lt; (@ 0x00000040) Segment end T4                                             */
106  } FICR_TEMP_Type;                               &amp;bsol;*!&lt; Size = 68 (0x44)                                                          */
107  typedef struct {
108    __IOM uint32_t  POWER;                        &amp;bsol;*!&lt; (@ 0x00000000) Description cluster: RAMn power control register.
<span onclick='openModal()' class='match'>109                                                                      The RAM size will vary depending on product
110                                                                      variant, and the RAMn register will only
111                                                                      be present if the corresponding RAM AHB
112                                                                      slave is present on the device.                            */
113    __OM  uint32_t  POWERSET;                     &amp;bsol;*!&lt; (@ 0x00000004) Description cluster: RAMn power control set register       */
114    __OM  uint32_t  POWERCLR;                     &amp;bsol;*!&lt; (@ 0x00000008) Description cluster: RAMn power control clear
115                                                                      register                                                   */
116    __IM  uint32_t  RESERVED;
117  } POWER_RAM_Type;                               &amp;bsol;*!&lt; Size = 16 (0x10)                                                          */
118  typedef struct {
119    __IOM uint32_t  RTS;                          &amp;bsol;*!&lt; (@ 0x00000000) Pin select for RTS                                         */
</span>120    __IOM uint32_t  TXD;                          &amp;bsol;*!&lt; (@ 0x00000004) Pin select for TXD                                         */
121    __IOM uint32_t  CTS;                          &amp;bsol;*!&lt; (@ 0x00000008) Pin select for CTS                                         */
122    __IOM uint32_t  RXD;                          &amp;bsol;*!&lt; (@ 0x0000000C) Pin select for RXD                                         */
123  } UART_PSEL_Type;                               &amp;bsol;*!&lt; Size = 16 (0x10)                                                          */
124  typedef struct {
125    __IOM uint32_t  RTS;                          &amp;bsol;*!&lt; (@ 0x00000000) Pin select for RTS signal                                  */
126    __IOM uint32_t  TXD;                          &amp;bsol;*!&lt; (@ 0x00000004) Pin select for TXD signal                                  */
127    __IOM uint32_t  CTS;                          &amp;bsol;*!&lt; (@ 0x00000008) Pin select for CTS signal                                  */
128    __IOM uint32_t  RXD;                          &amp;bsol;*!&lt; (@ 0x0000000C) Pin select for RXD signal                                  */
129  } UARTE_PSEL_Type;                              &amp;bsol;*!&lt; Size = 16 (0x10)                                                          */
130  typedef struct {
131    __IOM uint32_t  PTR;                          &amp;bsol;*!&lt; (@ 0x00000000) Data pointer                                               */
132    __IOM uint32_t  MAXCNT;                       &amp;bsol;*!&lt; (@ 0x00000004) Maximum number of bytes in receive buffer                  */
133    __IM  uint32_t  AMOUNT;                       &amp;bsol;*!&lt; (@ 0x00000008) Number of bytes transferred in the last transaction        */
134  } UARTE_RXD_Type;                               &amp;bsol;*!&lt; Size = 12 (0xc)                                                           */
135  typedef struct {
136    __IOM uint32_t  PTR;                          &amp;bsol;*!&lt; (@ 0x00000000) Data pointer                                               */
137    __IOM uint32_t  MAXCNT;                       &amp;bsol;*!&lt; (@ 0x00000004) Maximum number of bytes in transmit buffer                 */
138    __IM  uint32_t  AMOUNT;                       &amp;bsol;*!&lt; (@ 0x00000008) Number of bytes transferred in the last transaction        */
139  } UARTE_TXD_Type;                               &amp;bsol;*!&lt; Size = 12 (0xc)                                                           */
140  typedef struct {
141    __IOM uint32_t  SCL;                          &amp;bsol;*!&lt; (@ 0x00000000) Pin select for SCL                                         */
142    __IOM uint32_t  SDA;                          &amp;bsol;*!&lt; (@ 0x00000004) Pin select for SDA                                         */
143  } TWI_PSEL_Type;                                &amp;bsol;*!&lt; Size = 8 (0x8)                                                            */
144  typedef struct {
145    __IOM uint32_t  SCL;                          &amp;bsol;*!&lt; (@ 0x00000000) Pin select for SCL signal                                  */
146    __IOM uint32_t  SDA;                          &amp;bsol;*!&lt; (@ 0x00000004) Pin select for SDA signal                                  */
147  } TWIM_PSEL_Type;                               &amp;bsol;*!&lt; Size = 8 (0x8)                                                            */
148  typedef struct {
149    __IOM uint32_t  PTR;                          &amp;bsol;*!&lt; (@ 0x00000000) Data pointer                                               */
150    __IOM uint32_t  MAXCNT;                       &amp;bsol;*!&lt; (@ 0x00000004) Maximum number of bytes in receive buffer                  */
151    __IM  uint32_t  AMOUNT;                       &amp;bsol;*!&lt; (@ 0x00000008) Number of bytes transferred in the last transaction        */
152    __IOM uint32_t  LIST;                         &amp;bsol;*!&lt; (@ 0x0000000C) EasyDMA list type                                          */
153  } TWIM_RXD_Type;                                &amp;bsol;*!&lt; Size = 16 (0x10)                                                          */
154  typedef struct {
155    __IOM uint32_t  PTR;                          &amp;bsol;*!&lt; (@ 0x00000000) Data pointer                                               */
156    __IOM uint32_t  MAXCNT;                       &amp;bsol;*!&lt; (@ 0x00000004) Maximum number of bytes in transmit buffer                 */
157    __IM  uint32_t  AMOUNT;                       &amp;bsol;*!&lt; (@ 0x00000008) Number of bytes transferred in the last transaction        */
158    __IOM uint32_t  LIST;                         &amp;bsol;*!&lt; (@ 0x0000000C) EasyDMA list type                                          */
159  } TWIM_TXD_Type;                                &amp;bsol;*!&lt; Size = 16 (0x10)                                                          */
160  typedef struct {
161    __IOM uint32_t  SCL;                          &amp;bsol;*!&lt; (@ 0x00000000) Pin select for SCL signal                                  */
162    __IOM uint32_t  SDA;                          &amp;bsol;*!&lt; (@ 0x00000004) Pin select for SDA signal                                  */
163  } TWIS_PSEL_Type;                               &amp;bsol;*!&lt; Size = 8 (0x8)                                                            */
164  typedef struct {
165    __IOM uint32_t  PTR;                          &amp;bsol;*!&lt; (@ 0x00000000) RXD Data pointer                                           */
166    __IOM uint32_t  MAXCNT;                       &amp;bsol;*!&lt; (@ 0x00000004) Maximum number of bytes in RXD buffer                      */
167    __IM  uint32_t  AMOUNT;                       &amp;bsol;*!&lt; (@ 0x00000008) Number of bytes transferred in the last RXD transaction    */
168    __IOM uint32_t  LIST;                         &amp;bsol;*!&lt; (@ 0x0000000C) EasyDMA list type                                          */
169  } TWIS_RXD_Type;                                &amp;bsol;*!&lt; Size = 16 (0x10)                                                          */
170  typedef struct {
171    __IOM uint32_t  PTR;                          &amp;bsol;*!&lt; (@ 0x00000000) TXD Data pointer                                           */
172    __IOM uint32_t  MAXCNT;                       &amp;bsol;*!&lt; (@ 0x00000004) Maximum number of bytes in TXD buffer                      */
173    __IM  uint32_t  AMOUNT;                       &amp;bsol;*!&lt; (@ 0x00000008) Number of bytes transferred in the last TXD transaction    */
174    __IOM uint32_t  LIST;                         &amp;bsol;*!&lt; (@ 0x0000000C) EasyDMA list type                                          */
175  } TWIS_TXD_Type;                                &amp;bsol;*!&lt; Size = 16 (0x10)                                                          */
176  typedef struct {
177    __IOM uint32_t  SCK;                          &amp;bsol;*!&lt; (@ 0x00000000) Pin select for SCK                                         */
178    __IOM uint32_t  MOSI;                         &amp;bsol;*!&lt; (@ 0x00000004) Pin select for MOSI signal                                 */
179    __IOM uint32_t  MISO;                         &amp;bsol;*!&lt; (@ 0x00000008) Pin select for MISO signal                                 */
180  } SPI_PSEL_Type;                                &amp;bsol;*!&lt; Size = 12 (0xc)                                                           */
181  typedef struct {
182    __IOM uint32_t  SCK;                          &amp;bsol;*!&lt; (@ 0x00000000) Pin select for SCK                                         */
183    __IOM uint32_t  MOSI;                         &amp;bsol;*!&lt; (@ 0x00000004) Pin select for MOSI signal                                 */
184    __IOM uint32_t  MISO;                         &amp;bsol;*!&lt; (@ 0x00000008) Pin select for MISO signal                                 */
185  } SPIM_PSEL_Type;                               &amp;bsol;*!&lt; Size = 12 (0xc)                                                           */
186  typedef struct {
187    __IOM uint32_t  PTR;                          &amp;bsol;*!&lt; (@ 0x00000000) Data pointer                                               */
188    __IOM uint32_t  MAXCNT;                       &amp;bsol;*!&lt; (@ 0x00000004) Maximum number of bytes in receive buffer                  */
189    __IM  uint32_t  AMOUNT;                       &amp;bsol;*!&lt; (@ 0x00000008) Number of bytes transferred in the last transaction        */
190    __IOM uint32_t  LIST;                         &amp;bsol;*!&lt; (@ 0x0000000C) EasyDMA list type                                          */
191  } SPIM_RXD_Type;                                &amp;bsol;*!&lt; Size = 16 (0x10)                                                          */
192  typedef struct {
193    __IOM uint32_t  PTR;                          &amp;bsol;*!&lt; (@ 0x00000000) Data pointer                                               */
194    __IOM uint32_t  MAXCNT;                       &amp;bsol;*!&lt; (@ 0x00000004) Maximum number of bytes in transmit buffer                 */
195    __IM  uint32_t  AMOUNT;                       &amp;bsol;*!&lt; (@ 0x00000008) Number of bytes transferred in the last transaction        */
196    __IOM uint32_t  LIST;                         &amp;bsol;*!&lt; (@ 0x0000000C) EasyDMA list type                                          */
197  } SPIM_TXD_Type;                                &amp;bsol;*!&lt; Size = 16 (0x10)                                                          */
198  typedef struct {
199    __IOM uint32_t  SCK;                          &amp;bsol;*!&lt; (@ 0x00000000) Pin select for SCK                                         */
200    __IOM uint32_t  MISO;                         &amp;bsol;*!&lt; (@ 0x00000004) Pin select for MISO signal                                 */
201    __IOM uint32_t  MOSI;                         &amp;bsol;*!&lt; (@ 0x00000008) Pin select for MOSI signal                                 */
202    __IOM uint32_t  CSN;                          &amp;bsol;*!&lt; (@ 0x0000000C) Pin select for CSN signal                                  */
203  } SPIS_PSEL_Type;                               &amp;bsol;*!&lt; Size = 16 (0x10)                                                          */
204  typedef struct {
205    __IOM uint32_t  PTR;                          &amp;bsol;*!&lt; (@ 0x00000000) RXD data pointer                                           */
206    __IOM uint32_t  MAXCNT;                       &amp;bsol;*!&lt; (@ 0x00000004) Maximum number of bytes in receive buffer                  */
207    __IM  uint32_t  AMOUNT;                       &amp;bsol;*!&lt; (@ 0x00000008) Number of bytes received in last granted transaction       */
208    __IOM uint32_t  LIST;                         &amp;bsol;*!&lt; (@ 0x0000000C) EasyDMA list type                                          */
209  } SPIS_RXD_Type;                                &amp;bsol;*!&lt; Size = 16 (0x10)                                                          */
210  typedef struct {
211    __IOM uint32_t  PTR;                          &amp;bsol;*!&lt; (@ 0x00000000) TXD data pointer                                           */
212    __IOM uint32_t  MAXCNT;                       &amp;bsol;*!&lt; (@ 0x00000004) Maximum number of bytes in transmit buffer                 */
213    __IM  uint32_t  AMOUNT;                       &amp;bsol;*!&lt; (@ 0x00000008) Number of bytes transmitted in last granted transaction    */
214    __IOM uint32_t  LIST;                         &amp;bsol;*!&lt; (@ 0x0000000C) EasyDMA list type                                          */
215  } SPIS_TXD_Type;                                &amp;bsol;*!&lt; Size = 16 (0x10)                                                          */
216  typedef struct {
217    __IOM uint32_t  LIMITH;                       &amp;bsol;*!&lt; (@ 0x00000000) Description cluster: Last results is equal or
218                                                                      above CH[n].LIMIT.HIGH                                     */
219    __IOM uint32_t  LIMITL;                       &amp;bsol;*!&lt; (@ 0x00000004) Description cluster: Last results is equal or
220                                                                      below CH[n].LIMIT.LOW                                      */
221  } SAADC_EVENTS_CH_Type;                         &amp;bsol;*!&lt; Size = 8 (0x8)                                                            */
222  typedef struct {
223    __IOM uint32_t  PSELP;                        &amp;bsol;*!&lt; (@ 0x00000000) Description cluster: Input positive pin selection
224                                                                      for CH[n]                                                  */
225    __IOM uint32_t  PSELN;                        &amp;bsol;*!&lt; (@ 0x00000004) Description cluster: Input negative pin selection
226                                                                      for CH[n]                                                  */
227    __IOM uint32_t  CONFIG;                       &amp;bsol;*!&lt; (@ 0x00000008) Description cluster: Input configuration for
228                                                                      CH[n]                                                      */
229    __IOM uint32_t  LIMIT;                        &amp;bsol;*!&lt; (@ 0x0000000C) Description cluster: High/low limits for event
230                                                                      monitoring a channel                                       */
231  } SAADC_CH_Type;                                &amp;bsol;*!&lt; Size = 16 (0x10)                                                          */
232  typedef struct {
233    __IOM uint32_t  PTR;                          &amp;bsol;*!&lt; (@ 0x00000000) Data pointer                                               */
234    __IOM uint32_t  MAXCNT;                       &amp;bsol;*!&lt; (@ 0x00000004) Maximum number of buffer words to transfer                 */
235    __IM  uint32_t  AMOUNT;                       &amp;bsol;*!&lt; (@ 0x00000008) Number of buffer words transferred since last
236                                                                      START                                                      */
237  } SAADC_RESULT_Type;                            &amp;bsol;*!&lt; Size = 12 (0xc)                                                           */
238  typedef struct {
239    __OM  uint32_t  EN;                           &amp;bsol;*!&lt; (@ 0x00000000) Description cluster: Enable channel group n                */
240    __OM  uint32_t  DIS;                          &amp;bsol;*!&lt; (@ 0x00000004) Description cluster: Disable channel group n               */
241  } PPI_TASKS_CHG_Type;                           &amp;bsol;*!&lt; Size = 8 (0x8)                                                            */
242  typedef struct {
243    __IOM uint32_t  EEP;                          &amp;bsol;*!&lt; (@ 0x00000000) Description cluster: Channel n event end-point             */
244    __IOM uint32_t  TEP;                          &amp;bsol;*!&lt; (@ 0x00000004) Description cluster: Channel n task end-point              */
245  } PPI_CH_Type;                                  &amp;bsol;*!&lt; Size = 8 (0x8)                                                            */
246  typedef struct {
247    __IOM uint32_t  TEP;                          &amp;bsol;*!&lt; (@ 0x00000000) Description cluster: Channel n task end-point              */
248  } PPI_FORK_Type;                                &amp;bsol;*!&lt; Size = 4 (0x4)                                                            */
249  typedef struct {                                &amp;bsol;*!&lt; (@ 0x10000000) FICR Structure                                             */
250    __IM  uint32_t  RESERVED[4];
251    __IM  uint32_t  CODEPAGESIZE;                 &amp;bsol;*!&lt; (@ 0x00000010) Code memory page size                                      */
252    __IM  uint32_t  CODESIZE;                     &amp;bsol;*!&lt; (@ 0x00000014) Code memory size                                           */
253    __IM  uint32_t  RESERVED1[18];
254    __IM  uint32_t  DEVICEID[2];                  &amp;bsol;*!&lt; (@ 0x00000060) Description collection: Device identifier                  */
255    __IM  uint32_t  RESERVED2[6];
256    __IM  uint32_t  ER[4];                        &amp;bsol;*!&lt; (@ 0x00000080) Description collection: Encryption root, word
257                                                                      n                                                          */
258    __IM  uint32_t  IR[4];                        &amp;bsol;*!&lt; (@ 0x00000090) Description collection: Identity root, word n              */
259    __IM  uint32_t  DEVICEADDRTYPE;               &amp;bsol;*!&lt; (@ 0x000000A0) Device address type                                        */
260    __IM  uint32_t  DEVICEADDR[2];                &amp;bsol;*!&lt; (@ 0x000000A4) Description collection: Device address n                   */
261    __IM  uint32_t  RESERVED3[21];
262    __IM  FICR_INFO_Type INFO;                    &amp;bsol;*!&lt; (@ 0x00000100) Device info                                                */
263    __IM  uint32_t  RESERVED4[188];
264    __IM  FICR_TEMP_Type TEMP;                    &amp;bsol;*!&lt; (@ 0x00000404) Registers storing factory TEMP module linearization
265                                                                      coefficients                                               */
266  } NRF_FICR_Type;                                &amp;bsol;*!&lt; Size = 1096 (0x448)                                                       */
267  typedef struct {                                &amp;bsol;*!&lt; (@ 0x10001000) UICR Structure                                             */
268    __IM  uint32_t  RESERVED[5];
269    __IOM uint32_t  NRFFW[13];                    &amp;bsol;*!&lt; (@ 0x00000014) Description collection: Reserved for Nordic firmware
270                                                                      design                                                     */
271    __IM  uint32_t  RESERVED1[2];
272    __IOM uint32_t  NRFHW[12];                    &amp;bsol;*!&lt; (@ 0x00000050) Description collection: Reserved for Nordic hardware
273                                                                      design                                                     */
274    __IOM uint32_t  CUSTOMER[32];                 &amp;bsol;*!&lt; (@ 0x00000080) Description collection: Reserved for customer              */
275    __IM  uint32_t  RESERVED2[64];
276    __IOM uint32_t  PSELRESET[2];                 &amp;bsol;*!&lt; (@ 0x00000200) Description collection: Mapping of the nRESET
277                                                                      function (see POWER chapter for details)                   */
278    __IOM uint32_t  APPROTECT;                    &amp;bsol;*!&lt; (@ 0x00000208) Access port protection                                     */
279  } NRF_UICR_Type;                                &amp;bsol;*!&lt; Size = 524 (0x20c)                                                        */
280  typedef struct {                                &amp;bsol;*!&lt; (@ 0x40000000) BPROT Structure                                            */
281    __IM  uint32_t  RESERVED[384];
282    __IOM uint32_t  CONFIG0;                      &amp;bsol;*!&lt; (@ 0x00000600) Block protect configuration register 0                     */
283    __IOM uint32_t  CONFIG1;                      &amp;bsol;*!&lt; (@ 0x00000604) Block protect configuration register 1                     */
284    __IOM uint32_t  DISABLEINDEBUG;               &amp;bsol;*!&lt; (@ 0x00000608) Disable protection mechanism in debug mode                 */
285  } NRF_BPROT_Type;                               &amp;bsol;*!&lt; Size = 1548 (0x60c)                                                       */
286  typedef struct {                                &amp;bsol;*!&lt; (@ 0x40000000) CLOCK Structure                                            */
287    __OM  uint32_t  TASKS_HFCLKSTART;             &amp;bsol;*!&lt; (@ 0x00000000) Start HFCLK crystal oscillator                             */
288    __OM  uint32_t  TASKS_HFCLKSTOP;              &amp;bsol;*!&lt; (@ 0x00000004) Stop HFCLK crystal oscillator                              */
289    __OM  uint32_t  TASKS_LFCLKSTART;             &amp;bsol;*!&lt; (@ 0x00000008) Start LFCLK source                                         */
290    __OM  uint32_t  TASKS_LFCLKSTOP;              &amp;bsol;*!&lt; (@ 0x0000000C) Stop LFCLK source                                          */
291    __OM  uint32_t  TASKS_CAL;                    &amp;bsol;*!&lt; (@ 0x00000010) Start calibration of LFRC oscillator                       */
292    __OM  uint32_t  TASKS_CTSTART;                &amp;bsol;*!&lt; (@ 0x00000014) Start calibration timer                                    */
293    __OM  uint32_t  TASKS_CTSTOP;                 &amp;bsol;*!&lt; (@ 0x00000018) Stop calibration timer                                     */
294    __IM  uint32_t  RESERVED[57];
295    __IOM uint32_t  EVENTS_HFCLKSTARTED;          &amp;bsol;*!&lt; (@ 0x00000100) HFCLK oscillator started                                   */
296    __IOM uint32_t  EVENTS_LFCLKSTARTED;          &amp;bsol;*!&lt; (@ 0x00000104) LFCLK started                                              */
297    __IM  uint32_t  RESERVED1;
298    __IOM uint32_t  EVENTS_DONE;                  &amp;bsol;*!&lt; (@ 0x0000010C) Calibration of LFCLK RC oscillator complete event          */
299    __IOM uint32_t  EVENTS_CTTO;                  &amp;bsol;*!&lt; (@ 0x00000110) Calibration timer timeout                                  */
300    __IM  uint32_t  RESERVED2[124];
301    __IOM uint32_t  INTENSET;                     &amp;bsol;*!&lt; (@ 0x00000304) Enable interrupt                                           */
302    __IOM uint32_t  INTENCLR;                     &amp;bsol;*!&lt; (@ 0x00000308) Disable interrupt                                          */
303    __IM  uint32_t  RESERVED3[63];
304    __IM  uint32_t  HFCLKRUN;                     &amp;bsol;*!&lt; (@ 0x00000408) Status indicating that HFCLKSTART task has been
305                                                                      triggered                                                  */
306    __IM  uint32_t  HFCLKSTAT;                    &amp;bsol;*!&lt; (@ 0x0000040C) HFCLK status                                               */
307    __IM  uint32_t  RESERVED4;
308    __IM  uint32_t  LFCLKRUN;                     &amp;bsol;*!&lt; (@ 0x00000414) Status indicating that LFCLKSTART task has been
309                                                                      triggered                                                  */
310    __IM  uint32_t  LFCLKSTAT;                    &amp;bsol;*!&lt; (@ 0x00000418) LFCLK status                                               */
311    __IM  uint32_t  LFCLKSRCCOPY;                 &amp;bsol;*!&lt; (@ 0x0000041C) Copy of LFCLKSRC register, set when LFCLKSTART
312                                                                      task was triggered                                         */
313    __IM  uint32_t  RESERVED5[62];
314    __IOM uint32_t  LFCLKSRC;                     &amp;bsol;*!&lt; (@ 0x00000518) Clock source for the LFCLK                                 */
315    __IM  uint32_t  RESERVED6[7];
316    __IOM uint32_t  CTIV;                         &amp;bsol;*!&lt; (@ 0x00000538) Calibration timer interval                                 */
317  } NRF_CLOCK_Type;                               &amp;bsol;*!&lt; Size = 1340 (0x53c)                                                       */
318  typedef struct {                                &amp;bsol;*!&lt; (@ 0x40000000) POWER Structure                                            */
319    __IM  uint32_t  RESERVED[30];
320    __OM  uint32_t  TASKS_CONSTLAT;               &amp;bsol;*!&lt; (@ 0x00000078) Enable Constant Latency mode                               */
321    __OM  uint32_t  TASKS_LOWPWR;                 &amp;bsol;*!&lt; (@ 0x0000007C) Enable Low-power mode (variable latency)                   */
322    __IM  uint32_t  RESERVED1[34];
323    __IOM uint32_t  EVENTS_POFWARN;               &amp;bsol;*!&lt; (@ 0x00000108) Power failure warning                                      */
324    __IM  uint32_t  RESERVED2[2];
325    __IOM uint32_t  EVENTS_SLEEPENTER;            &amp;bsol;*!&lt; (@ 0x00000114) CPU entered WFI/WFE sleep                                  */
326    __IOM uint32_t  EVENTS_SLEEPEXIT;             &amp;bsol;*!&lt; (@ 0x00000118) CPU exited WFI/WFE sleep                                   */
327    __IM  uint32_t  RESERVED3[122];
328    __IOM uint32_t  INTENSET;                     &amp;bsol;*!&lt; (@ 0x00000304) Enable interrupt                                           */
329    __IOM uint32_t  INTENCLR;                     &amp;bsol;*!&lt; (@ 0x00000308) Disable interrupt                                          */
330    __IM  uint32_t  RESERVED4[61];
331    __IOM uint32_t  RESETREAS;                    &amp;bsol;*!&lt; (@ 0x00000400) Reset reason                                               */
332    __IM  uint32_t  RESERVED5[63];
333    __OM  uint32_t  SYSTEMOFF;                    &amp;bsol;*!&lt; (@ 0x00000500) System OFF register                                        */
334    __IM  uint32_t  RESERVED6[3];
335    __IOM uint32_t  POFCON;                       &amp;bsol;*!&lt; (@ 0x00000510) Power failure comparator configuration                     */
336    __IM  uint32_t  RESERVED7[2];
337    __IOM uint32_t  GPREGRET;                     &amp;bsol;*!&lt; (@ 0x0000051C) General purpose retention register                         */
338    __IOM uint32_t  GPREGRET2;                    &amp;bsol;*!&lt; (@ 0x00000520) General purpose retention register                         */
339    __IM  uint32_t  RESERVED8[21];
340    __IOM uint32_t  DCDCEN;                       &amp;bsol;*!&lt; (@ 0x00000578) DC/DC enable register                                      */
341    __IM  uint32_t  RESERVED9[225];
342    __IOM POWER_RAM_Type RAM[8];                  &amp;bsol;*!&lt; (@ 0x00000900) Unspecified                                                */
343  } NRF_POWER_Type;                               &amp;bsol;*!&lt; Size = 2432 (0x980)                                                       */
344  typedef struct {                                &amp;bsol;*!&lt; (@ 0x50000000) P0 Structure                                               */
345    __IM  uint32_t  RESERVED[321];
346    __IOM uint32_t  OUT;                          &amp;bsol;*!&lt; (@ 0x00000504) Write GPIO port                                            */
347    __IOM uint32_t  OUTSET;                       &amp;bsol;*!&lt; (@ 0x00000508) Set individual bits in GPIO port                           */
348    __IOM uint32_t  OUTCLR;                       &amp;bsol;*!&lt; (@ 0x0000050C) Clear individual bits in GPIO port                         */
349    __IM  uint32_t  IN;                           &amp;bsol;*!&lt; (@ 0x00000510) Read GPIO port                                             */
350    __IOM uint32_t  DIR;                          &amp;bsol;*!&lt; (@ 0x00000514) Direction of GPIO pins                                     */
351    __IOM uint32_t  DIRSET;                       &amp;bsol;*!&lt; (@ 0x00000518) DIR set register                                           */
352    __IOM uint32_t  DIRCLR;                       &amp;bsol;*!&lt; (@ 0x0000051C) DIR clear register                                         */
353    __IOM uint32_t  LATCH;                        &amp;bsol;*!&lt; (@ 0x00000520) Latch register indicating what GPIO pins that
354                                                                      have met the criteria set in the PIN_CNF[n].SENSE
355                                                                      registers                                                  */
356    __IOM uint32_t  DETECTMODE;                   &amp;bsol;*!&lt; (@ 0x00000524) Select between default DETECT signal behaviour
357                                                                      and LDETECT mode                                           */
358    __IM  uint32_t  RESERVED1[118];
359    __IOM uint32_t  PIN_CNF[32];                  &amp;bsol;*!&lt; (@ 0x00000700) Description collection: Configuration of GPIO
360                                                                      pins                                                       */
361  } NRF_GPIO_Type;                                &amp;bsol;*!&lt; Size = 1920 (0x780)                                                       */
362  typedef struct {                                &amp;bsol;*!&lt; (@ 0x40001000) RADIO Structure                                            */
363    __OM  uint32_t  TASKS_TXEN;                   &amp;bsol;*!&lt; (@ 0x00000000) Enable RADIO in TX mode                                    */
364    __OM  uint32_t  TASKS_RXEN;                   &amp;bsol;*!&lt; (@ 0x00000004) Enable RADIO in RX mode                                    */
365    __OM  uint32_t  TASKS_START;                  &amp;bsol;*!&lt; (@ 0x00000008) Start RADIO                                                */
366    __OM  uint32_t  TASKS_STOP;                   &amp;bsol;*!&lt; (@ 0x0000000C) Stop RADIO                                                 */
367    __OM  uint32_t  TASKS_DISABLE;                &amp;bsol;*!&lt; (@ 0x00000010) Disable RADIO                                              */
368    __OM  uint32_t  TASKS_RSSISTART;              &amp;bsol;*!&lt; (@ 0x00000014) Start the RSSI and take one single sample of
369                                                                      the receive signal strength                                */
370    __OM  uint32_t  TASKS_RSSISTOP;               &amp;bsol;*!&lt; (@ 0x00000018) Stop the RSSI measurement                                  */
371    __OM  uint32_t  TASKS_BCSTART;                &amp;bsol;*!&lt; (@ 0x0000001C) Start the bit counter                                      */
372    __OM  uint32_t  TASKS_BCSTOP;                 &amp;bsol;*!&lt; (@ 0x00000020) Stop the bit counter                                       */
373    __IM  uint32_t  RESERVED[55];
374    __IOM uint32_t  EVENTS_READY;                 &amp;bsol;*!&lt; (@ 0x00000100) RADIO has ramped up and is ready to be started             */
375    __IOM uint32_t  EVENTS_ADDRESS;               &amp;bsol;*!&lt; (@ 0x00000104) Address sent or received                                   */
376    __IOM uint32_t  EVENTS_PAYLOAD;               &amp;bsol;*!&lt; (@ 0x00000108) Packet payload sent or received                            */
377    __IOM uint32_t  EVENTS_END;                   &amp;bsol;*!&lt; (@ 0x0000010C) Packet sent or received                                    */
378    __IOM uint32_t  EVENTS_DISABLED;              &amp;bsol;*!&lt; (@ 0x00000110) RADIO has been disabled                                    */
379    __IOM uint32_t  EVENTS_DEVMATCH;              &amp;bsol;*!&lt; (@ 0x00000114) A device address match occurred on the last received
380                                                                      packet                                                     */
381    __IOM uint32_t  EVENTS_DEVMISS;               &amp;bsol;*!&lt; (@ 0x00000118) No device address match occurred on the last
382                                                                      received packet                                            */
383    __IOM uint32_t  EVENTS_RSSIEND;               &amp;bsol;*!&lt; (@ 0x0000011C) Sampling of receive signal strength complete               */
384    __IM  uint32_t  RESERVED1[2];
385    __IOM uint32_t  EVENTS_BCMATCH;               &amp;bsol;*!&lt; (@ 0x00000128) Bit counter reached bit count value                        */
386    __IM  uint32_t  RESERVED2;
387    __IOM uint32_t  EVENTS_CRCOK;                 &amp;bsol;*!&lt; (@ 0x00000130) Packet received with CRC ok                                */
388    __IOM uint32_t  EVENTS_CRCERROR;              &amp;bsol;*!&lt; (@ 0x00000134) Packet received with CRC error                             */
389    __IM  uint32_t  RESERVED3[7];
390    __IOM uint32_t  EVENTS_TXREADY;               &amp;bsol;*!&lt; (@ 0x00000154) RADIO has ramped up and is ready to be started
391                                                                      TX path                                                    */
392    __IOM uint32_t  EVENTS_RXREADY;               &amp;bsol;*!&lt; (@ 0x00000158) RADIO has ramped up and is ready to be started
393                                                                      RX path                                                    */
394    __IOM uint32_t  EVENTS_MHRMATCH;              &amp;bsol;*!&lt; (@ 0x0000015C) MAC header match found                                     */
395    __IM  uint32_t  RESERVED4[3];
396    __IOM uint32_t  EVENTS_PHYEND;                &amp;bsol;*!&lt; (@ 0x0000016C) Generated when last bit is sent on air                     */
397    __IM  uint32_t  RESERVED5[36];
398    __IOM uint32_t  SHORTS;                       &amp;bsol;*!&lt; (@ 0x00000200) Shortcuts between local events and tasks                   */
399    __IM  uint32_t  RESERVED6[64];
400    __IOM uint32_t  INTENSET;                     &amp;bsol;*!&lt; (@ 0x00000304) Enable interrupt                                           */
401    __IOM uint32_t  INTENCLR;                     &amp;bsol;*!&lt; (@ 0x00000308) Disable interrupt                                          */
402    __IM  uint32_t  RESERVED7[61];
403    __IM  uint32_t  CRCSTATUS;                    &amp;bsol;*!&lt; (@ 0x00000400) CRC status                                                 */
404    __IM  uint32_t  RESERVED8;
405    __IM  uint32_t  RXMATCH;                      &amp;bsol;*!&lt; (@ 0x00000408) Received address                                           */
406    __IM  uint32_t  RXCRC;                        &amp;bsol;*!&lt; (@ 0x0000040C) CRC field of previously received packet                    */
407    __IM  uint32_t  DAI;                          &amp;bsol;*!&lt; (@ 0x00000410) Device address match index                                 */
408    __IM  uint32_t  PDUSTAT;                      &amp;bsol;*!&lt; (@ 0x00000414) Payload status                                             */
409    __IM  uint32_t  RESERVED9[59];
410    __IOM uint32_t  PACKETPTR;                    &amp;bsol;*!&lt; (@ 0x00000504) Packet pointer                                             */
411    __IOM uint32_t  FREQUENCY;                    &amp;bsol;*!&lt; (@ 0x00000508) Frequency                                                  */
412    __IOM uint32_t  TXPOWER;                      &amp;bsol;*!&lt; (@ 0x0000050C) Output power                                               */
413    __IOM uint32_t  MODE;                         &amp;bsol;*!&lt; (@ 0x00000510) Data rate and modulation                                   */
414    __IOM uint32_t  PCNF0;                        &amp;bsol;*!&lt; (@ 0x00000514) Packet configuration register 0                            */
415    __IOM uint32_t  PCNF1;                        &amp;bsol;*!&lt; (@ 0x00000518) Packet configuration register 1                            */
416    __IOM uint32_t  BASE0;                        &amp;bsol;*!&lt; (@ 0x0000051C) Base address 0                                             */
417    __IOM uint32_t  BASE1;                        &amp;bsol;*!&lt; (@ 0x00000520) Base address 1                                             */
418    __IOM uint32_t  PREFIX0;                      &amp;bsol;*!&lt; (@ 0x00000524) Prefixes bytes for logical addresses 0-3                   */
419    __IOM uint32_t  PREFIX1;                      &amp;bsol;*!&lt; (@ 0x00000528) Prefixes bytes for logical addresses 4-7                   */
420    __IOM uint32_t  TXADDRESS;                    &amp;bsol;*!&lt; (@ 0x0000052C) Transmit address select                                    */
421    __IOM uint32_t  RXADDRESSES;                  &amp;bsol;*!&lt; (@ 0x00000530) Receive address select                                     */
422    __IOM uint32_t  CRCCNF;                       &amp;bsol;*!&lt; (@ 0x00000534) CRC configuration                                          */
423    __IOM uint32_t  CRCPOLY;                      &amp;bsol;*!&lt; (@ 0x00000538) CRC polynomial                                             */
424    __IOM uint32_t  CRCINIT;                      &amp;bsol;*!&lt; (@ 0x0000053C) CRC initial value                                          */
425    __IM  uint32_t  RESERVED10;
426    __IOM uint32_t  TIFS;                         &amp;bsol;*!&lt; (@ 0x00000544) Interframe spacing in us                                   */
427    __IM  uint32_t  RSSISAMPLE;                   &amp;bsol;*!&lt; (@ 0x00000548) RSSI sample                                                */
428    __IM  uint32_t  RESERVED11;
429    __IM  uint32_t  STATE;                        &amp;bsol;*!&lt; (@ 0x00000550) Current radio state                                        */
430    __IOM uint32_t  DATAWHITEIV;                  &amp;bsol;*!&lt; (@ 0x00000554) Data whitening initial value                               */
431    __IM  uint32_t  RESERVED12[2];
432    __IOM uint32_t  BCC;                          &amp;bsol;*!&lt; (@ 0x00000560) Bit counter compare                                        */
433    __IM  uint32_t  RESERVED13[39];
434    __IOM uint32_t  DAB[8];                       &amp;bsol;*!&lt; (@ 0x00000600) Description collection: Device address base segment
435                                                                      n                                                          */
436    __IOM uint32_t  DAP[8];                       &amp;bsol;*!&lt; (@ 0x00000620) Description collection: Device address prefix
437                                                                      n                                                          */
438    __IOM uint32_t  DACNF;                        &amp;bsol;*!&lt; (@ 0x00000640) Device address match configuration                         */
439    __IM  uint32_t  RESERVED14[3];
440    __IOM uint32_t  MODECNF0;                     &amp;bsol;*!&lt; (@ 0x00000650) Radio mode configuration register 0                        */
441    __IM  uint32_t  RESERVED15[618];
442    __IOM uint32_t  POWER;                        &amp;bsol;*!&lt; (@ 0x00000FFC) Peripheral power control                                   */
443  } NRF_RADIO_Type;                               &amp;bsol;*!&lt; Size = 4096 (0x1000)                                                      */
444  typedef struct {                                &amp;bsol;*!&lt; (@ 0x40002000) UART0 Structure                                            */
445    __OM  uint32_t  TASKS_STARTRX;                &amp;bsol;*!&lt; (@ 0x00000000) Start UART receiver                                        */
446    __OM  uint32_t  TASKS_STOPRX;                 &amp;bsol;*!&lt; (@ 0x00000004) Stop UART receiver                                         */
447    __OM  uint32_t  TASKS_STARTTX;                &amp;bsol;*!&lt; (@ 0x00000008) Start UART transmitter                                     */
448    __OM  uint32_t  TASKS_STOPTX;                 &amp;bsol;*!&lt; (@ 0x0000000C) Stop UART transmitter                                      */
449    __IM  uint32_t  RESERVED[3];
450    __OM  uint32_t  TASKS_SUSPEND;                &amp;bsol;*!&lt; (@ 0x0000001C) Suspend UART                                               */
451    __IM  uint32_t  RESERVED1[56];
452    __IOM uint32_t  EVENTS_CTS;                   &amp;bsol;*!&lt; (@ 0x00000100) CTS is activated (set low). Clear To Send.                 */
453    __IOM uint32_t  EVENTS_NCTS;                  &amp;bsol;*!&lt; (@ 0x00000104) CTS is deactivated (set high). Not Clear To Send.          */
454    __IOM uint32_t  EVENTS_RXDRDY;                &amp;bsol;*!&lt; (@ 0x00000108) Data received in RXD                                       */
455    __IM  uint32_t  RESERVED2[4];
456    __IOM uint32_t  EVENTS_TXDRDY;                &amp;bsol;*!&lt; (@ 0x0000011C) Data sent from TXD                                         */
457    __IM  uint32_t  RESERVED3;
458    __IOM uint32_t  EVENTS_ERROR;                 &amp;bsol;*!&lt; (@ 0x00000124) Error detected                                             */
459    __IM  uint32_t  RESERVED4[7];
460    __IOM uint32_t  EVENTS_RXTO;                  &amp;bsol;*!&lt; (@ 0x00000144) Receiver timeout                                           */
461    __IM  uint32_t  RESERVED5[46];
462    __IOM uint32_t  SHORTS;                       &amp;bsol;*!&lt; (@ 0x00000200) Shortcuts between local events and tasks                   */
463    __IM  uint32_t  RESERVED6[64];
464    __IOM uint32_t  INTENSET;                     &amp;bsol;*!&lt; (@ 0x00000304) Enable interrupt                                           */
465    __IOM uint32_t  INTENCLR;                     &amp;bsol;*!&lt; (@ 0x00000308) Disable interrupt                                          */
466    __IM  uint32_t  RESERVED7[93];
467    __IOM uint32_t  ERRORSRC;                     &amp;bsol;*!&lt; (@ 0x00000480) Error source                                               */
468    __IM  uint32_t  RESERVED8[31];
469    __IOM uint32_t  ENABLE;                       &amp;bsol;*!&lt; (@ 0x00000500) Enable UART                                                */
470    __IM  uint32_t  RESERVED9;
471    __IOM UART_PSEL_Type PSEL;                    &amp;bsol;*!&lt; (@ 0x00000508) Unspecified                                                */
472    __IM  uint32_t  RXD;                          &amp;bsol;*!&lt; (@ 0x00000518) RXD register                                               */
473    __OM  uint32_t  TXD;                          &amp;bsol;*!&lt; (@ 0x0000051C) TXD register                                               */
474    __IM  uint32_t  RESERVED10;
475    __IOM uint32_t  BAUDRATE;                     &amp;bsol;*!&lt; (@ 0x00000524) Baud rate. Accuracy depends on the HFCLK source
476                                                                      selected.                                                  */
477    __IM  uint32_t  RESERVED11[17];
478    __IOM uint32_t  CONFIG;                       &amp;bsol;*!&lt; (@ 0x0000056C) Configuration of parity and hardware flow control          */
479  } NRF_UART_Type;                                &amp;bsol;*!&lt; Size = 1392 (0x570)                                                       */
480  typedef struct {                                &amp;bsol;*!&lt; (@ 0x40002000) UARTE0 Structure                                           */
481    __OM  uint32_t  TASKS_STARTRX;                &amp;bsol;*!&lt; (@ 0x00000000) Start UART receiver                                        */
482    __OM  uint32_t  TASKS_STOPRX;                 &amp;bsol;*!&lt; (@ 0x00000004) Stop UART receiver                                         */
483    __OM  uint32_t  TASKS_STARTTX;                &amp;bsol;*!&lt; (@ 0x00000008) Start UART transmitter                                     */
484    __OM  uint32_t  TASKS_STOPTX;                 &amp;bsol;*!&lt; (@ 0x0000000C) Stop UART transmitter                                      */
485    __IM  uint32_t  RESERVED[7];
486    __OM  uint32_t  TASKS_FLUSHRX;                &amp;bsol;*!&lt; (@ 0x0000002C) Flush RX FIFO into RX buffer                               */
487    __IM  uint32_t  RESERVED1[52];
488    __IOM uint32_t  EVENTS_CTS;                   &amp;bsol;*!&lt; (@ 0x00000100) CTS is activated (set low). Clear To Send.                 */
489    __IOM uint32_t  EVENTS_NCTS;                  &amp;bsol;*!&lt; (@ 0x00000104) CTS is deactivated (set high). Not Clear To Send.          */
490    __IOM uint32_t  EVENTS_RXDRDY;                &amp;bsol;*!&lt; (@ 0x00000108) Data received in RXD (but potentially not yet
491                                                                      transferred to Data RAM)                                   */
492    __IM  uint32_t  RESERVED2;
493    __IOM uint32_t  EVENTS_ENDRX;                 &amp;bsol;*!&lt; (@ 0x00000110) Receive buffer is filled up                                */
494    __IM  uint32_t  RESERVED3[2];
495    __IOM uint32_t  EVENTS_TXDRDY;                &amp;bsol;*!&lt; (@ 0x0000011C) Data sent from TXD                                         */
496    __IOM uint32_t  EVENTS_ENDTX;                 &amp;bsol;*!&lt; (@ 0x00000120) Last TX byte transmitted                                   */
497    __IOM uint32_t  EVENTS_ERROR;                 &amp;bsol;*!&lt; (@ 0x00000124) Error detected                                             */
498    __IM  uint32_t  RESERVED4[7];
499    __IOM uint32_t  EVENTS_RXTO;                  &amp;bsol;*!&lt; (@ 0x00000144) Receiver timeout                                           */
500    __IM  uint32_t  RESERVED5;
501    __IOM uint32_t  EVENTS_RXSTARTED;             &amp;bsol;*!&lt; (@ 0x0000014C) UART receiver has started                                  */
502    __IOM uint32_t  EVENTS_TXSTARTED;             &amp;bsol;*!&lt; (@ 0x00000150) UART transmitter has started                               */
503    __IM  uint32_t  RESERVED6;
504    __IOM uint32_t  EVENTS_TXSTOPPED;             &amp;bsol;*!&lt; (@ 0x00000158) Transmitter stopped                                        */
505    __IM  uint32_t  RESERVED7[41];
506    __IOM uint32_t  SHORTS;                       &amp;bsol;*!&lt; (@ 0x00000200) Shortcuts between local events and tasks                   */
507    __IM  uint32_t  RESERVED8[63];
508    __IOM uint32_t  INTEN;                        &amp;bsol;*!&lt; (@ 0x00000300) Enable or disable interrupt                                */
509    __IOM uint32_t  INTENSET;                     &amp;bsol;*!&lt; (@ 0x00000304) Enable interrupt                                           */
510    __IOM uint32_t  INTENCLR;                     &amp;bsol;*!&lt; (@ 0x00000308) Disable interrupt                                          */
511    __IM  uint32_t  RESERVED9[93];
512    __IOM uint32_t  ERRORSRC;                     &amp;bsol;*!&lt; (@ 0x00000480) Error source Note : this register is read / write
513                                                                      one to clear.                                              */
514    __IM  uint32_t  RESERVED10[31];
515    __IOM uint32_t  ENABLE;                       &amp;bsol;*!&lt; (@ 0x00000500) Enable UART                                                */
516    __IM  uint32_t  RESERVED11;
517    __IOM UARTE_PSEL_Type PSEL;                   &amp;bsol;*!&lt; (@ 0x00000508) Unspecified                                                */
518    __IM  uint32_t  RESERVED12[3];
519    __IOM uint32_t  BAUDRATE;                     &amp;bsol;*!&lt; (@ 0x00000524) Baud rate. Accuracy depends on the HFCLK source
520                                                                      selected.                                                  */
521    __IM  uint32_t  RESERVED13[3];
522    __IOM UARTE_RXD_Type RXD;                     &amp;bsol;*!&lt; (@ 0x00000534) RXD EasyDMA channel                                        */
523    __IM  uint32_t  RESERVED14;
524    __IOM UARTE_TXD_Type TXD;                     &amp;bsol;*!&lt; (@ 0x00000544) TXD EasyDMA channel                                        */
525    __IM  uint32_t  RESERVED15[7];
526    __IOM uint32_t  CONFIG;                       &amp;bsol;*!&lt; (@ 0x0000056C) Configuration of parity and hardware flow control          */
527  } NRF_UARTE_Type;                               &amp;bsol;*!&lt; Size = 1392 (0x570)                                                       */
528  typedef struct {                                &amp;bsol;*!&lt; (@ 0x40003000) TWI0 Structure                                             */
529    __OM  uint32_t  TASKS_STARTRX;                &amp;bsol;*!&lt; (@ 0x00000000) Start TWI receive sequence                                 */
530    __IM  uint32_t  RESERVED;
531    __OM  uint32_t  TASKS_STARTTX;                &amp;bsol;*!&lt; (@ 0x00000008) Start TWI transmit sequence                                */
532    __IM  uint32_t  RESERVED1[2];
533    __OM  uint32_t  TASKS_STOP;                   &amp;bsol;*!&lt; (@ 0x00000014) Stop TWI transaction                                       */
534    __IM  uint32_t  RESERVED2;
535    __OM  uint32_t  TASKS_SUSPEND;                &amp;bsol;*!&lt; (@ 0x0000001C) Suspend TWI transaction                                    */
536    __OM  uint32_t  TASKS_RESUME;                 &amp;bsol;*!&lt; (@ 0x00000020) Resume TWI transaction                                     */
537    __IM  uint32_t  RESERVED3[56];
538    __IOM uint32_t  EVENTS_STOPPED;               &amp;bsol;*!&lt; (@ 0x00000104) TWI stopped                                                */
539    __IOM uint32_t  EVENTS_RXDREADY;              &amp;bsol;*!&lt; (@ 0x00000108) TWI RXD byte received                                      */
540    __IM  uint32_t  RESERVED4[4];
541    __IOM uint32_t  EVENTS_TXDSENT;               &amp;bsol;*!&lt; (@ 0x0000011C) TWI TXD byte sent                                          */
542    __IM  uint32_t  RESERVED5;
543    __IOM uint32_t  EVENTS_ERROR;                 &amp;bsol;*!&lt; (@ 0x00000124) TWI error                                                  */
544    __IM  uint32_t  RESERVED6[4];
545    __IOM uint32_t  EVENTS_BB;                    &amp;bsol;*!&lt; (@ 0x00000138) TWI byte boundary, generated before each byte
546                                                                      that is sent or received                                   */
547    __IM  uint32_t  RESERVED7[3];
548    __IOM uint32_t  EVENTS_SUSPENDED;             &amp;bsol;*!&lt; (@ 0x00000148) TWI entered the suspended state                            */
549    __IM  uint32_t  RESERVED8[45];
550    __IOM uint32_t  SHORTS;                       &amp;bsol;*!&lt; (@ 0x00000200) Shortcuts between local events and tasks                   */
551    __IM  uint32_t  RESERVED9[64];
552    __IOM uint32_t  INTENSET;                     &amp;bsol;*!&lt; (@ 0x00000304) Enable interrupt                                           */
553    __IOM uint32_t  INTENCLR;                     &amp;bsol;*!&lt; (@ 0x00000308) Disable interrupt                                          */
554    __IM  uint32_t  RESERVED10[110];
555    __IOM uint32_t  ERRORSRC;                     &amp;bsol;*!&lt; (@ 0x000004C4) Error source                                               */
556    __IM  uint32_t  RESERVED11[14];
557    __IOM uint32_t  ENABLE;                       &amp;bsol;*!&lt; (@ 0x00000500) Enable TWI                                                 */
558    __IM  uint32_t  RESERVED12;
559    __IOM TWI_PSEL_Type PSEL;                     &amp;bsol;*!&lt; (@ 0x00000508) Unspecified                                                */
560    __IM  uint32_t  RESERVED13[2];
561    __IM  uint32_t  RXD;                          &amp;bsol;*!&lt; (@ 0x00000518) RXD register                                               */
562    __IOM uint32_t  TXD;                          &amp;bsol;*!&lt; (@ 0x0000051C) TXD register                                               */
563    __IM  uint32_t  RESERVED14;
564    __IOM uint32_t  FREQUENCY;                    &amp;bsol;*!&lt; (@ 0x00000524) TWI frequency. Accuracy depends on the HFCLK
565                                                                      source selected.                                           */
566    __IM  uint32_t  RESERVED15[24];
567    __IOM uint32_t  ADDRESS;                      &amp;bsol;*!&lt; (@ 0x00000588) Address used in the TWI transfer                           */
568  } NRF_TWI_Type;                                 &amp;bsol;*!&lt; Size = 1420 (0x58c)                                                       */
569  typedef struct {                                &amp;bsol;*!&lt; (@ 0x40003000) TWIM0 Structure                                            */
570    __OM  uint32_t  TASKS_STARTRX;                &amp;bsol;*!&lt; (@ 0x00000000) Start TWI receive sequence                                 */
571    __IM  uint32_t  RESERVED;
572    __OM  uint32_t  TASKS_STARTTX;                &amp;bsol;*!&lt; (@ 0x00000008) Start TWI transmit sequence                                */
573    __IM  uint32_t  RESERVED1[2];
574    __OM  uint32_t  TASKS_STOP;                   &amp;bsol;*!&lt; (@ 0x00000014) Stop TWI transaction. Must be issued while the
575                                                                      TWI master is not suspended.                               */
576    __IM  uint32_t  RESERVED2;
577    __OM  uint32_t  TASKS_SUSPEND;                &amp;bsol;*!&lt; (@ 0x0000001C) Suspend TWI transaction                                    */
578    __OM  uint32_t  TASKS_RESUME;                 &amp;bsol;*!&lt; (@ 0x00000020) Resume TWI transaction                                     */
579    __IM  uint32_t  RESERVED3[56];
580    __IOM uint32_t  EVENTS_STOPPED;               &amp;bsol;*!&lt; (@ 0x00000104) TWI stopped                                                */
581    __IM  uint32_t  RESERVED4[7];
582    __IOM uint32_t  EVENTS_ERROR;                 &amp;bsol;*!&lt; (@ 0x00000124) TWI error                                                  */
583    __IM  uint32_t  RESERVED5[8];
584    __IOM uint32_t  EVENTS_SUSPENDED;             &amp;bsol;*!&lt; (@ 0x00000148) Last byte has been sent out after the SUSPEND
585                                                                      task has been issued, TWI traffic is now
586                                                                      suspended.                                                 */
587    __IOM uint32_t  EVENTS_RXSTARTED;             &amp;bsol;*!&lt; (@ 0x0000014C) Receive sequence started                                   */
588    __IOM uint32_t  EVENTS_TXSTARTED;             &amp;bsol;*!&lt; (@ 0x00000150) Transmit sequence started                                  */
589    __IM  uint32_t  RESERVED6[2];
590    __IOM uint32_t  EVENTS_LASTRX;                &amp;bsol;*!&lt; (@ 0x0000015C) Byte boundary, starting to receive the last byte           */
591    __IOM uint32_t  EVENTS_LASTTX;                &amp;bsol;*!&lt; (@ 0x00000160) Byte boundary, starting to transmit the last
592                                                                      byte                                                       */
593    __IM  uint32_t  RESERVED7[39];
594    __IOM uint32_t  SHORTS;                       &amp;bsol;*!&lt; (@ 0x00000200) Shortcuts between local events and tasks                   */
595    __IM  uint32_t  RESERVED8[63];
596    __IOM uint32_t  INTEN;                        &amp;bsol;*!&lt; (@ 0x00000300) Enable or disable interrupt                                */
597    __IOM uint32_t  INTENSET;                     &amp;bsol;*!&lt; (@ 0x00000304) Enable interrupt                                           */
598    __IOM uint32_t  INTENCLR;                     &amp;bsol;*!&lt; (@ 0x00000308) Disable interrupt                                          */
599    __IM  uint32_t  RESERVED9[110];
600    __IOM uint32_t  ERRORSRC;                     &amp;bsol;*!&lt; (@ 0x000004C4) Error source                                               */
601    __IM  uint32_t  RESERVED10[14];
602    __IOM uint32_t  ENABLE;                       &amp;bsol;*!&lt; (@ 0x00000500) Enable TWIM                                                */
603    __IM  uint32_t  RESERVED11;
604    __IOM TWIM_PSEL_Type PSEL;                    &amp;bsol;*!&lt; (@ 0x00000508) Unspecified                                                */
605    __IM  uint32_t  RESERVED12[5];
606    __IOM uint32_t  FREQUENCY;                    &amp;bsol;*!&lt; (@ 0x00000524) TWI frequency. Accuracy depends on the HFCLK
607                                                                      source selected.                                           */
608    __IM  uint32_t  RESERVED13[3];
609    __IOM TWIM_RXD_Type RXD;                      &amp;bsol;*!&lt; (@ 0x00000534) RXD EasyDMA channel                                        */
610    __IOM TWIM_TXD_Type TXD;                      &amp;bsol;*!&lt; (@ 0x00000544) TXD EasyDMA channel                                        */
611    __IM  uint32_t  RESERVED14[13];
612    __IOM uint32_t  ADDRESS;                      &amp;bsol;*!&lt; (@ 0x00000588) Address used in the TWI transfer                           */
613  } NRF_TWIM_Type;                                &amp;bsol;*!&lt; Size = 1420 (0x58c)                                                       */
614  typedef struct {                                &amp;bsol;*!&lt; (@ 0x40003000) TWIS0 Structure                                            */
615    __IM  uint32_t  RESERVED[5];
616    __OM  uint32_t  TASKS_STOP;                   &amp;bsol;*!&lt; (@ 0x00000014) Stop TWI transaction                                       */
617    __IM  uint32_t  RESERVED1;
618    __OM  uint32_t  TASKS_SUSPEND;                &amp;bsol;*!&lt; (@ 0x0000001C) Suspend TWI transaction                                    */
619    __OM  uint32_t  TASKS_RESUME;                 &amp;bsol;*!&lt; (@ 0x00000020) Resume TWI transaction                                     */
620    __IM  uint32_t  RESERVED2[3];
621    __OM  uint32_t  TASKS_PREPARERX;              &amp;bsol;*!&lt; (@ 0x00000030) Prepare the TWI slave to respond to a write command        */
622    __OM  uint32_t  TASKS_PREPARETX;              &amp;bsol;*!&lt; (@ 0x00000034) Prepare the TWI slave to respond to a read command         */
623    __IM  uint32_t  RESERVED3[51];
624    __IOM uint32_t  EVENTS_STOPPED;               &amp;bsol;*!&lt; (@ 0x00000104) TWI stopped                                                */
625    __IM  uint32_t  RESERVED4[7];
626    __IOM uint32_t  EVENTS_ERROR;                 &amp;bsol;*!&lt; (@ 0x00000124) TWI error                                                  */
627    __IM  uint32_t  RESERVED5[9];
628    __IOM uint32_t  EVENTS_RXSTARTED;             &amp;bsol;*!&lt; (@ 0x0000014C) Receive sequence started                                   */
629    __IOM uint32_t  EVENTS_TXSTARTED;             &amp;bsol;*!&lt; (@ 0x00000150) Transmit sequence started                                  */
630    __IM  uint32_t  RESERVED6[4];
631    __IOM uint32_t  EVENTS_WRITE;                 &amp;bsol;*!&lt; (@ 0x00000164) Write command received                                     */
632    __IOM uint32_t  EVENTS_READ;                  &amp;bsol;*!&lt; (@ 0x00000168) Read command received                                      */
633    __IM  uint32_t  RESERVED7[37];
634    __IOM uint32_t  SHORTS;                       &amp;bsol;*!&lt; (@ 0x00000200) Shortcuts between local events and tasks                   */
635    __IM  uint32_t  RESERVED8[63];
636    __IOM uint32_t  INTEN;                        &amp;bsol;*!&lt; (@ 0x00000300) Enable or disable interrupt                                */
637    __IOM uint32_t  INTENSET;                     &amp;bsol;*!&lt; (@ 0x00000304) Enable interrupt                                           */
638    __IOM uint32_t  INTENCLR;                     &amp;bsol;*!&lt; (@ 0x00000308) Disable interrupt                                          */
639    __IM  uint32_t  RESERVED9[113];
640    __IOM uint32_t  ERRORSRC;                     &amp;bsol;*!&lt; (@ 0x000004D0) Error source                                               */
641    __IM  uint32_t  MATCH;                        &amp;bsol;*!&lt; (@ 0x000004D4) Status register indicating which address had
642                                                                      a match                                                    */
643    __IM  uint32_t  RESERVED10[10];
644    __IOM uint32_t  ENABLE;                       &amp;bsol;*!&lt; (@ 0x00000500) Enable TWIS                                                */
645    __IM  uint32_t  RESERVED11;
646    __IOM TWIS_PSEL_Type PSEL;                    &amp;bsol;*!&lt; (@ 0x00000508) Unspecified                                                */
647    __IM  uint32_t  RESERVED12[9];
648    __IOM TWIS_RXD_Type RXD;                      &amp;bsol;*!&lt; (@ 0x00000534) RXD EasyDMA channel                                        */
649    __IOM TWIS_TXD_Type TXD;                      &amp;bsol;*!&lt; (@ 0x00000544) TXD EasyDMA channel                                        */
650    __IM  uint32_t  RESERVED13[13];
651    __IOM uint32_t  ADDRESS[2];                   &amp;bsol;*!&lt; (@ 0x00000588) Description collection: TWI slave address n                */
652    __IM  uint32_t  RESERVED14;
653    __IOM uint32_t  CONFIG;                       &amp;bsol;*!&lt; (@ 0x00000594) Configuration register for the address match
654                                                                      mechanism                                                  */
655    __IM  uint32_t  RESERVED15[10];
656    __IOM uint32_t  ORC;                          &amp;bsol;*!&lt; (@ 0x000005C0) Over-read character. Character sent out in case
657                                                                      of an over-read of the transmit buffer.                    */
658  } NRF_TWIS_Type;                                &amp;bsol;*!&lt; Size = 1476 (0x5c4)                                                       */
659  typedef struct {                                &amp;bsol;*!&lt; (@ 0x40004000) SPI0 Structure                                             */
660    __IM  uint32_t  RESERVED[66];
661    __IOM uint32_t  EVENTS_READY;                 &amp;bsol;*!&lt; (@ 0x00000108) TXD byte sent and RXD byte received                        */
662    __IM  uint32_t  RESERVED1[126];
663    __IOM uint32_t  INTENSET;                     &amp;bsol;*!&lt; (@ 0x00000304) Enable interrupt                                           */
664    __IOM uint32_t  INTENCLR;                     &amp;bsol;*!&lt; (@ 0x00000308) Disable interrupt                                          */
665    __IM  uint32_t  RESERVED2[125];
666    __IOM uint32_t  ENABLE;                       &amp;bsol;*!&lt; (@ 0x00000500) Enable SPI                                                 */
667    __IM  uint32_t  RESERVED3;
668    __IOM SPI_PSEL_Type PSEL;                     &amp;bsol;*!&lt; (@ 0x00000508) Unspecified                                                */
669    __IM  uint32_t  RESERVED4;
670    __IM  uint32_t  RXD;                          &amp;bsol;*!&lt; (@ 0x00000518) RXD register                                               */
671    __IOM uint32_t  TXD;                          &amp;bsol;*!&lt; (@ 0x0000051C) TXD register                                               */
672    __IM  uint32_t  RESERVED5;
673    __IOM uint32_t  FREQUENCY;                    &amp;bsol;*!&lt; (@ 0x00000524) SPI frequency. Accuracy depends on the HFCLK
674                                                                      source selected.                                           */
675    __IM  uint32_t  RESERVED6[11];
676    __IOM uint32_t  CONFIG;                       &amp;bsol;*!&lt; (@ 0x00000554) Configuration register                                     */
677  } NRF_SPI_Type;                                 &amp;bsol;*!&lt; Size = 1368 (0x558)                                                       */
678  typedef struct {                                &amp;bsol;*!&lt; (@ 0x40004000) SPIM0 Structure                                            */
679    __IM  uint32_t  RESERVED[4];
680    __OM  uint32_t  TASKS_START;                  &amp;bsol;*!&lt; (@ 0x00000010) Start SPI transaction                                      */
681    __OM  uint32_t  TASKS_STOP;                   &amp;bsol;*!&lt; (@ 0x00000014) Stop SPI transaction                                       */
682    __IM  uint32_t  RESERVED1;
683    __OM  uint32_t  TASKS_SUSPEND;                &amp;bsol;*!&lt; (@ 0x0000001C) Suspend SPI transaction                                    */
684    __OM  uint32_t  TASKS_RESUME;                 &amp;bsol;*!&lt; (@ 0x00000020) Resume SPI transaction                                     */
685    __IM  uint32_t  RESERVED2[56];
686    __IOM uint32_t  EVENTS_STOPPED;               &amp;bsol;*!&lt; (@ 0x00000104) SPI transaction has stopped                                */
687    __IM  uint32_t  RESERVED3[2];
688    __IOM uint32_t  EVENTS_ENDRX;                 &amp;bsol;*!&lt; (@ 0x00000110) End of RXD buffer reached                                  */
689    __IM  uint32_t  RESERVED4;
690    __IOM uint32_t  EVENTS_END;                   &amp;bsol;*!&lt; (@ 0x00000118) End of RXD buffer and TXD buffer reached                   */
691    __IM  uint32_t  RESERVED5;
692    __IOM uint32_t  EVENTS_ENDTX;                 &amp;bsol;*!&lt; (@ 0x00000120) End of TXD buffer reached                                  */
693    __IM  uint32_t  RESERVED6[10];
694    __IOM uint32_t  EVENTS_STARTED;               &amp;bsol;*!&lt; (@ 0x0000014C) Transaction started                                        */
695    __IM  uint32_t  RESERVED7[44];
696    __IOM uint32_t  SHORTS;                       &amp;bsol;*!&lt; (@ 0x00000200) Shortcuts between local events and tasks                   */
697    __IM  uint32_t  RESERVED8[64];
698    __IOM uint32_t  INTENSET;                     &amp;bsol;*!&lt; (@ 0x00000304) Enable interrupt                                           */
699    __IOM uint32_t  INTENCLR;                     &amp;bsol;*!&lt; (@ 0x00000308) Disable interrupt                                          */
700    __IM  uint32_t  RESERVED9[125];
701    __IOM uint32_t  ENABLE;                       &amp;bsol;*!&lt; (@ 0x00000500) Enable SPIM                                                */
702    __IM  uint32_t  RESERVED10;
703    __IOM SPIM_PSEL_Type PSEL;                    &amp;bsol;*!&lt; (@ 0x00000508) Unspecified                                                */
704    __IM  uint32_t  RESERVED11[4];
705    __IOM uint32_t  FREQUENCY;                    &amp;bsol;*!&lt; (@ 0x00000524) SPI frequency. Accuracy depends on the HFCLK
706                                                                      source selected.                                           */
707    __IM  uint32_t  RESERVED12[3];
708    __IOM SPIM_RXD_Type RXD;                      &amp;bsol;*!&lt; (@ 0x00000534) RXD EasyDMA channel                                        */
709    __IOM SPIM_TXD_Type TXD;                      &amp;bsol;*!&lt; (@ 0x00000544) TXD EasyDMA channel                                        */
710    __IOM uint32_t  CONFIG;                       &amp;bsol;*!&lt; (@ 0x00000554) Configuration register                                     */
711    __IM  uint32_t  RESERVED13[26];
712    __IOM uint32_t  ORC;                          &amp;bsol;*!&lt; (@ 0x000005C0) Over-read character. Character clocked out in
713                                                                      case and over-read of the TXD buffer.                      */
714  } NRF_SPIM_Type;                                &amp;bsol;*!&lt; Size = 1476 (0x5c4)                                                       */
715  typedef struct {                                &amp;bsol;*!&lt; (@ 0x40004000) SPIS0 Structure                                            */
716    __IM  uint32_t  RESERVED[9];
717    __OM  uint32_t  TASKS_ACQUIRE;                &amp;bsol;*!&lt; (@ 0x00000024) Acquire SPI semaphore                                      */
718    __OM  uint32_t  TASKS_RELEASE;                &amp;bsol;*!&lt; (@ 0x00000028) Release SPI semaphore, enabling the SPI slave
719                                                                      to acquire it                                              */
720    __IM  uint32_t  RESERVED1[54];
721    __IOM uint32_t  EVENTS_END;                   &amp;bsol;*!&lt; (@ 0x00000104) Granted transaction completed                              */
722    __IM  uint32_t  RESERVED2[2];
723    __IOM uint32_t  EVENTS_ENDRX;                 &amp;bsol;*!&lt; (@ 0x00000110) End of RXD buffer reached                                  */
724    __IM  uint32_t  RESERVED3[5];
725    __IOM uint32_t  EVENTS_ACQUIRED;              &amp;bsol;*!&lt; (@ 0x00000128) Semaphore acquired                                         */
726    __IM  uint32_t  RESERVED4[53];
727    __IOM uint32_t  SHORTS;                       &amp;bsol;*!&lt; (@ 0x00000200) Shortcuts between local events and tasks                   */
728    __IM  uint32_t  RESERVED5[64];
729    __IOM uint32_t  INTENSET;                     &amp;bsol;*!&lt; (@ 0x00000304) Enable interrupt                                           */
730    __IOM uint32_t  INTENCLR;                     &amp;bsol;*!&lt; (@ 0x00000308) Disable interrupt                                          */
731    __IM  uint32_t  RESERVED6[61];
732    __IM  uint32_t  SEMSTAT;                      &amp;bsol;*!&lt; (@ 0x00000400) Semaphore status register                                  */
733    __IM  uint32_t  RESERVED7[15];
734    __IOM uint32_t  STATUS;                       &amp;bsol;*!&lt; (@ 0x00000440) Status from last transaction                               */
735    __IM  uint32_t  RESERVED8[47];
736    __IOM uint32_t  ENABLE;                       &amp;bsol;*!&lt; (@ 0x00000500) Enable SPI slave                                           */
737    __IM  uint32_t  RESERVED9;
738    __IOM SPIS_PSEL_Type PSEL;                    &amp;bsol;*!&lt; (@ 0x00000508) Unspecified                                                */
739    __IM  uint32_t  RESERVED10[7];
740    __IOM SPIS_RXD_Type RXD;                      &amp;bsol;*!&lt; (@ 0x00000534) Unspecified                                                */
741    __IOM SPIS_TXD_Type TXD;                      &amp;bsol;*!&lt; (@ 0x00000544) Unspecified                                                */
742    __IOM uint32_t  CONFIG;                       &amp;bsol;*!&lt; (@ 0x00000554) Configuration register                                     */
743    __IM  uint32_t  RESERVED11;
744    __IOM uint32_t  DEF;                          &amp;bsol;*!&lt; (@ 0x0000055C) Default character. Character clocked out in case
745                                                                      of an ignored transaction.                                 */
746    __IM  uint32_t  RESERVED12[24];
747    __IOM uint32_t  ORC;                          &amp;bsol;*!&lt; (@ 0x000005C0) Over-read character                                        */
748  } NRF_SPIS_Type;                                &amp;bsol;*!&lt; Size = 1476 (0x5c4)                                                       */
749  typedef struct {                                &amp;bsol;*!&lt; (@ 0x40006000) GPIOTE Structure                                           */
750    __OM  uint32_t  TASKS_OUT[8];                 &amp;bsol;*!&lt; (@ 0x00000000) Description collection: Task for writing to pin
751                                                                      specified in CONFIG[n].PSEL. Action on pin
752                                                                      is configured in CONFIG[n].POLARITY.                       */
753    __IM  uint32_t  RESERVED[4];
754    __OM  uint32_t  TASKS_SET[8];                 &amp;bsol;*!&lt; (@ 0x00000030) Description collection: Task for writing to pin
755                                                                      specified in CONFIG[n].PSEL. Action on pin
756                                                                      is to set it high.                                         */
757    __IM  uint32_t  RESERVED1[4];
758    __OM  uint32_t  TASKS_CLR[8];                 &amp;bsol;*!&lt; (@ 0x00000060) Description collection: Task for writing to pin
759                                                                      specified in CONFIG[n].PSEL. Action on pin
760                                                                      is to set it low.                                          */
761    __IM  uint32_t  RESERVED2[32];
762    __IOM uint32_t  EVENTS_IN[8];                 &amp;bsol;*!&lt; (@ 0x00000100) Description collection: Event generated from
763                                                                      pin specified in CONFIG[n].PSEL                            */
764    __IM  uint32_t  RESERVED3[23];
765    __IOM uint32_t  EVENTS_PORT;                  &amp;bsol;*!&lt; (@ 0x0000017C) Event generated from multiple input GPIO pins
766                                                                      with SENSE mechanism enabled                               */
767    __IM  uint32_t  RESERVED4[97];
768    __IOM uint32_t  INTENSET;                     &amp;bsol;*!&lt; (@ 0x00000304) Enable interrupt                                           */
769    __IOM uint32_t  INTENCLR;                     &amp;bsol;*!&lt; (@ 0x00000308) Disable interrupt                                          */
770    __IM  uint32_t  RESERVED5[129];
771    __IOM uint32_t  CONFIG[8];                    &amp;bsol;*!&lt; (@ 0x00000510) Description collection: Configuration for OUT[n],
772                                                                      SET[n] and CLR[n] tasks and IN[n] event                    */
773  } NRF_GPIOTE_Type;                              &amp;bsol;*!&lt; Size = 1328 (0x530)                                                       */
774  typedef struct {                                &amp;bsol;*!&lt; (@ 0x40007000) SAADC Structure                                            */
775    __OM  uint32_t  TASKS_START;                  &amp;bsol;*!&lt; (@ 0x00000000) Start the ADC and prepare the result buffer in
776                                                                      RAM                                                        */
777    __OM  uint32_t  TASKS_SAMPLE;                 &amp;bsol;*!&lt; (@ 0x00000004) Take one ADC sample, if scan is enabled all channels
778                                                                      are sampled                                                */
779    __OM  uint32_t  TASKS_STOP;                   &amp;bsol;*!&lt; (@ 0x00000008) Stop the ADC and terminate any on-going conversion         */
780    __OM  uint32_t  TASKS_CALIBRATEOFFSET;        &amp;bsol;*!&lt; (@ 0x0000000C) Starts offset auto-calibration                             */
781    __IM  uint32_t  RESERVED[60];
782    __IOM uint32_t  EVENTS_STARTED;               &amp;bsol;*!&lt; (@ 0x00000100) The ADC has started                                        */
783    __IOM uint32_t  EVENTS_END;                   &amp;bsol;*!&lt; (@ 0x00000104) The ADC has filled up the Result buffer                    */
784    __IOM uint32_t  EVENTS_DONE;                  &amp;bsol;*!&lt; (@ 0x00000108) A conversion task has been completed. Depending
785                                                                      on the mode, multiple conversions might
786                                                                      be needed for a result to be transferred
787                                                                      to RAM.                                                    */
788    __IOM uint32_t  EVENTS_RESULTDONE;            &amp;bsol;*!&lt; (@ 0x0000010C) A result is ready to get transferred to RAM.               */
789    __IOM uint32_t  EVENTS_CALIBRATEDONE;         &amp;bsol;*!&lt; (@ 0x00000110) Calibration is complete                                    */
790    __IOM uint32_t  EVENTS_STOPPED;               &amp;bsol;*!&lt; (@ 0x00000114) The ADC has stopped                                        */
791    __IOM SAADC_EVENTS_CH_Type EVENTS_CH[8];      &amp;bsol;*!&lt; (@ 0x00000118) Peripheral events.                                         */
792    __IM  uint32_t  RESERVED1[106];
793    __IOM uint32_t  INTEN;                        &amp;bsol;*!&lt; (@ 0x00000300) Enable or disable interrupt                                */
794    __IOM uint32_t  INTENSET;                     &amp;bsol;*!&lt; (@ 0x00000304) Enable interrupt                                           */
795    __IOM uint32_t  INTENCLR;                     &amp;bsol;*!&lt; (@ 0x00000308) Disable interrupt                                          */
796    __IM  uint32_t  RESERVED2[61];
797    __IM  uint32_t  STATUS;                       &amp;bsol;*!&lt; (@ 0x00000400) Status                                                     */
798    __IM  uint32_t  RESERVED3[63];
799    __IOM uint32_t  ENABLE;                       &amp;bsol;*!&lt; (@ 0x00000500) Enable or disable ADC                                      */
800    __IM  uint32_t  RESERVED4[3];
801    __IOM SAADC_CH_Type CH[8];                    &amp;bsol;*!&lt; (@ 0x00000510) Unspecified                                                */
802    __IM  uint32_t  RESERVED5[24];
803    __IOM uint32_t  RESOLUTION;                   &amp;bsol;*!&lt; (@ 0x000005F0) Resolution configuration                                   */
804    __IOM uint32_t  OVERSAMPLE;                   &amp;bsol;*!&lt; (@ 0x000005F4) Oversampling configuration. OVERSAMPLE should
805                                                                      not be combined with SCAN. The RESOLUTION
806                                                                      is applied before averaging, thus for high
807                                                                      OVERSAMPLE a higher RESOLUTION should be
808                                                                      used.                                                      */
809    __IOM uint32_t  SAMPLERATE;                   &amp;bsol;*!&lt; (@ 0x000005F8) Controls normal or continuous sample rate                  */
810    __IM  uint32_t  RESERVED6[12];
811    __IOM SAADC_RESULT_Type RESULT;               &amp;bsol;*!&lt; (@ 0x0000062C) RESULT EasyDMA channel                                     */
812  } NRF_SAADC_Type;                               &amp;bsol;*!&lt; Size = 1592 (0x638)                                                       */
813  typedef struct {                                &amp;bsol;*!&lt; (@ 0x40008000) TIMER0 Structure                                           */
814    __OM  uint32_t  TASKS_START;                  &amp;bsol;*!&lt; (@ 0x00000000) Start Timer                                                */
815    __OM  uint32_t  TASKS_STOP;                   &amp;bsol;*!&lt; (@ 0x00000004) Stop Timer                                                 */
816    __OM  uint32_t  TASKS_COUNT;                  &amp;bsol;*!&lt; (@ 0x00000008) Increment Timer (Counter mode only)                        */
817    __OM  uint32_t  TASKS_CLEAR;                  &amp;bsol;*!&lt; (@ 0x0000000C) Clear time                                                 */
818    __OM  uint32_t  TASKS_SHUTDOWN;               &amp;bsol;*!&lt; (@ 0x00000010) Deprecated register - Shut down timer                      */
819    __IM  uint32_t  RESERVED[11];
820    __OM  uint32_t  TASKS_CAPTURE[6];             &amp;bsol;*!&lt; (@ 0x00000040) Description collection: Capture Timer value to
821                                                                      CC[n] register                                             */
822    __IM  uint32_t  RESERVED1[58];
823    __IOM uint32_t  EVENTS_COMPARE[6];            &amp;bsol;*!&lt; (@ 0x00000140) Description collection: Compare event on CC[n]
824                                                                      match                                                      */
825    __IM  uint32_t  RESERVED2[42];
826    __IOM uint32_t  SHORTS;                       &amp;bsol;*!&lt; (@ 0x00000200) Shortcuts between local events and tasks                   */
827    __IM  uint32_t  RESERVED3[64];
828    __IOM uint32_t  INTENSET;                     &amp;bsol;*!&lt; (@ 0x00000304) Enable interrupt                                           */
829    __IOM uint32_t  INTENCLR;                     &amp;bsol;*!&lt; (@ 0x00000308) Disable interrupt                                          */
830    __IM  uint32_t  RESERVED4[126];
831    __IOM uint32_t  MODE;                         &amp;bsol;*!&lt; (@ 0x00000504) Timer mode selection                                       */
832    __IOM uint32_t  BITMODE;                      &amp;bsol;*!&lt; (@ 0x00000508) Configure the number of bits used by the TIMER             */
833    __IM  uint32_t  RESERVED5;
834    __IOM uint32_t  PRESCALER;                    &amp;bsol;*!&lt; (@ 0x00000510) Timer prescaler register                                   */
835    __IM  uint32_t  RESERVED6[11];
836    __IOM uint32_t  CC[6];                        &amp;bsol;*!&lt; (@ 0x00000540) Description collection: Capture/Compare register
837                                                                      n                                                          */
838  } NRF_TIMER_Type;                               &amp;bsol;*!&lt; Size = 1368 (0x558)                                                       */
839  typedef struct {                                &amp;bsol;*!&lt; (@ 0x4000B000) RTC0 Structure                                             */
840    __OM  uint32_t  TASKS_START;                  &amp;bsol;*!&lt; (@ 0x00000000) Start RTC COUNTER                                          */
841    __OM  uint32_t  TASKS_STOP;                   &amp;bsol;*!&lt; (@ 0x00000004) Stop RTC COUNTER                                           */
842    __OM  uint32_t  TASKS_CLEAR;                  &amp;bsol;*!&lt; (@ 0x00000008) Clear RTC COUNTER                                          */
843    __OM  uint32_t  TASKS_TRIGOVRFLW;             &amp;bsol;*!&lt; (@ 0x0000000C) Set COUNTER to 0xFFFFF0                                    */
844    __IM  uint32_t  RESERVED[60];
845    __IOM uint32_t  EVENTS_TICK;                  &amp;bsol;*!&lt; (@ 0x00000100) Event on COUNTER increment                                 */
846    __IOM uint32_t  EVENTS_OVRFLW;                &amp;bsol;*!&lt; (@ 0x00000104) Event on COUNTER overflow                                  */
847    __IM  uint32_t  RESERVED1[14];
848    __IOM uint32_t  EVENTS_COMPARE[4];            &amp;bsol;*!&lt; (@ 0x00000140) Description collection: Compare event on CC[n]
849                                                                      match                                                      */
850    __IM  uint32_t  RESERVED2[109];
851    __IOM uint32_t  INTENSET;                     &amp;bsol;*!&lt; (@ 0x00000304) Enable interrupt                                           */
852    __IOM uint32_t  INTENCLR;                     &amp;bsol;*!&lt; (@ 0x00000308) Disable interrupt                                          */
853    __IM  uint32_t  RESERVED3[13];
854    __IOM uint32_t  EVTEN;                        &amp;bsol;*!&lt; (@ 0x00000340) Enable or disable event routing                            */
855    __IOM uint32_t  EVTENSET;                     &amp;bsol;*!&lt; (@ 0x00000344) Enable event routing                                       */
856    __IOM uint32_t  EVTENCLR;                     &amp;bsol;*!&lt; (@ 0x00000348) Disable event routing                                      */
857    __IM  uint32_t  RESERVED4[110];
858    __IM  uint32_t  COUNTER;                      &amp;bsol;*!&lt; (@ 0x00000504) Current COUNTER value                                      */
859    __IOM uint32_t  PRESCALER;                    &amp;bsol;*!&lt; (@ 0x00000508) 12 bit prescaler for COUNTER frequency (32768/(PRESCALER+1)).Mu
860                                                                      t be written when RTC is stopped                           */
861    __IM  uint32_t  RESERVED5[13];
862    __IOM uint32_t  CC[4];                        &amp;bsol;*!&lt; (@ 0x00000540) Description collection: Compare register n                 */
863  } NRF_RTC_Type;                                 &amp;bsol;*!&lt; Size = 1360 (0x550)                                                       */
864  typedef struct {                                &amp;bsol;*!&lt; (@ 0x4000C000) TEMP Structure                                             */
865    __OM  uint32_t  TASKS_START;                  &amp;bsol;*!&lt; (@ 0x00000000) Start temperature measurement                              */
866    __OM  uint32_t  TASKS_STOP;                   &amp;bsol;*!&lt; (@ 0x00000004) Stop temperature measurement                               */
867    __IM  uint32_t  RESERVED[62];
868    __IOM uint32_t  EVENTS_DATARDY;               &amp;bsol;*!&lt; (@ 0x00000100) Temperature measurement complete, data ready               */
869    __IM  uint32_t  RESERVED1[128];
870    __IOM uint32_t  INTENSET;                     &amp;bsol;*!&lt; (@ 0x00000304) Enable interrupt                                           */
871    __IOM uint32_t  INTENCLR;                     &amp;bsol;*!&lt; (@ 0x00000308) Disable interrupt                                          */
872    __IM  uint32_t  RESERVED2[127];
873    __IM  int32_t   TEMP;                         &amp;bsol;*!&lt; (@ 0x00000508) Temperature in degC (0.25deg steps)                        */
874    __IM  uint32_t  RESERVED3[5];
875    __IOM uint32_t  A0;                           &amp;bsol;*!&lt; (@ 0x00000520) Slope of 1st piece wise linear function                    */
876    __IOM uint32_t  A1;                           &amp;bsol;*!&lt; (@ 0x00000524) Slope of 2nd piece wise linear function                    */
877    __IOM uint32_t  A2;                           &amp;bsol;*!&lt; (@ 0x00000528) Slope of 3rd piece wise linear function                    */
878    __IOM uint32_t  A3;                           &amp;bsol;*!&lt; (@ 0x0000052C) Slope of 4th piece wise linear function                    */
879    __IOM uint32_t  A4;                           &amp;bsol;*!&lt; (@ 0x00000530) Slope of 5th piece wise linear function                    */
880    __IOM uint32_t  A5;                           &amp;bsol;*!&lt; (@ 0x00000534) Slope of 6th piece wise linear function                    */
881    __IM  uint32_t  RESERVED4[2];
882    __IOM uint32_t  B0;                           &amp;bsol;*!&lt; (@ 0x00000540) y-intercept of 1st piece wise linear function              */
883    __IOM uint32_t  B1;                           &amp;bsol;*!&lt; (@ 0x00000544) y-intercept of 2nd piece wise linear function              */
884    __IOM uint32_t  B2;                           &amp;bsol;*!&lt; (@ 0x00000548) y-intercept of 3rd piece wise linear function              */
885    __IOM uint32_t  B3;                           &amp;bsol;*!&lt; (@ 0x0000054C) y-intercept of 4th piece wise linear function              */
886    __IOM uint32_t  B4;                           &amp;bsol;*!&lt; (@ 0x00000550) y-intercept of 5th piece wise linear function              */
887    __IOM uint32_t  B5;                           &amp;bsol;*!&lt; (@ 0x00000554) y-intercept of 6th piece wise linear function              */
888    __IM  uint32_t  RESERVED5[2];
889    __IOM uint32_t  T0;                           &amp;bsol;*!&lt; (@ 0x00000560) End point of 1st piece wise linear function                */
890    __IOM uint32_t  T1;                           &amp;bsol;*!&lt; (@ 0x00000564) End point of 2nd piece wise linear function                */
891    __IOM uint32_t  T2;                           &amp;bsol;*!&lt; (@ 0x00000568) End point of 3rd piece wise linear function                */
892    __IOM uint32_t  T3;                           &amp;bsol;*!&lt; (@ 0x0000056C) End point of 4th piece wise linear function                */
893    __IOM uint32_t  T4;                           &amp;bsol;*!&lt; (@ 0x00000570) End point of 5th piece wise linear function                */
894  } NRF_TEMP_Type;                                &amp;bsol;*!&lt; Size = 1396 (0x574)                                                       */
895  typedef struct {                                &amp;bsol;*!&lt; (@ 0x4000D000) RNG Structure                                              */
896    __OM  uint32_t  TASKS_START;                  &amp;bsol;*!&lt; (@ 0x00000000) Task starting the random number generator                  */
897    __OM  uint32_t  TASKS_STOP;                   &amp;bsol;*!&lt; (@ 0x00000004) Task stopping the random number generator                  */
898    __IM  uint32_t  RESERVED[62];
899    __IOM uint32_t  EVENTS_VALRDY;                &amp;bsol;*!&lt; (@ 0x00000100) Event being generated for every new random number
900                                                                      written to the VALUE register                              */
901    __IM  uint32_t  RESERVED1[63];
902    __IOM uint32_t  SHORTS;                       &amp;bsol;*!&lt; (@ 0x00000200) Shortcuts between local events and tasks                   */
903    __IM  uint32_t  RESERVED2[64];
904    __IOM uint32_t  INTENSET;                     &amp;bsol;*!&lt; (@ 0x00000304) Enable interrupt                                           */
905    __IOM uint32_t  INTENCLR;                     &amp;bsol;*!&lt; (@ 0x00000308) Disable interrupt                                          */
906    __IM  uint32_t  RESERVED3[126];
907    __IOM uint32_t  CONFIG;                       &amp;bsol;*!&lt; (@ 0x00000504) Configuration register                                     */
908    __IM  uint32_t  VALUE;                        &amp;bsol;*!&lt; (@ 0x00000508) Output random number                                       */
909  } NRF_RNG_Type;                                 &amp;bsol;*!&lt; Size = 1292 (0x50c)                                                       */
910  typedef struct {                                &amp;bsol;*!&lt; (@ 0x4000E000) ECB Structure                                              */
911    __OM  uint32_t  TASKS_STARTECB;               &amp;bsol;*!&lt; (@ 0x00000000) Start ECB block encrypt                                    */
912    __OM  uint32_t  TASKS_STOPECB;                &amp;bsol;*!&lt; (@ 0x00000004) Abort a possible executing ECB operation                   */
913    __IM  uint32_t  RESERVED[62];
914    __IOM uint32_t  EVENTS_ENDECB;                &amp;bsol;*!&lt; (@ 0x00000100) ECB block encrypt complete                                 */
915    __IOM uint32_t  EVENTS_ERRORECB;              &amp;bsol;*!&lt; (@ 0x00000104) ECB block encrypt aborted because of a STOPECB
916                                                                      task or due to an error                                    */
917    __IM  uint32_t  RESERVED1[127];
918    __IOM uint32_t  INTENSET;                     &amp;bsol;*!&lt; (@ 0x00000304) Enable interrupt                                           */
919    __IOM uint32_t  INTENCLR;                     &amp;bsol;*!&lt; (@ 0x00000308) Disable interrupt                                          */
920    __IM  uint32_t  RESERVED2[126];
921    __IOM uint32_t  ECBDATAPTR;                   &amp;bsol;*!&lt; (@ 0x00000504) ECB block encrypt memory pointers                          */
922  } NRF_ECB_Type;                                 &amp;bsol;*!&lt; Size = 1288 (0x508)                                                       */
923  typedef struct {                                &amp;bsol;*!&lt; (@ 0x4000F000) AAR Structure                                              */
924    __OM  uint32_t  TASKS_START;                  &amp;bsol;*!&lt; (@ 0x00000000) Start resolving addresses based on IRKs specified
925                                                                      in the IRK data structure                                  */
926    __IM  uint32_t  RESERVED;
927    __OM  uint32_t  TASKS_STOP;                   &amp;bsol;*!&lt; (@ 0x00000008) Stop resolving addresses                                   */
928    __IM  uint32_t  RESERVED1[61];
929    __IOM uint32_t  EVENTS_END;                   &amp;bsol;*!&lt; (@ 0x00000100) Address resolution procedure complete                      */
930    __IOM uint32_t  EVENTS_RESOLVED;              &amp;bsol;*!&lt; (@ 0x00000104) Address resolved                                           */
931    __IOM uint32_t  EVENTS_NOTRESOLVED;           &amp;bsol;*!&lt; (@ 0x00000108) Address not resolved                                       */
932    __IM  uint32_t  RESERVED2[126];
933    __IOM uint32_t  INTENSET;                     &amp;bsol;*!&lt; (@ 0x00000304) Enable interrupt                                           */
934    __IOM uint32_t  INTENCLR;                     &amp;bsol;*!&lt; (@ 0x00000308) Disable interrupt                                          */
935    __IM  uint32_t  RESERVED3[61];
936    __IM  uint32_t  STATUS;                       &amp;bsol;*!&lt; (@ 0x00000400) Resolution status                                          */
937    __IM  uint32_t  RESERVED4[63];
938    __IOM uint32_t  ENABLE;                       &amp;bsol;*!&lt; (@ 0x00000500) Enable AAR                                                 */
939    __IOM uint32_t  NIRK;                         &amp;bsol;*!&lt; (@ 0x00000504) Number of IRKs                                             */
940    __IOM uint32_t  IRKPTR;                       &amp;bsol;*!&lt; (@ 0x00000508) Pointer to IRK data structure                              */
941    __IM  uint32_t  RESERVED5;
942    __IOM uint32_t  ADDRPTR;                      &amp;bsol;*!&lt; (@ 0x00000510) Pointer to the resolvable address                          */
943    __IOM uint32_t  SCRATCHPTR;                   &amp;bsol;*!&lt; (@ 0x00000514) Pointer to data area used for temporary storage            */
944  } NRF_AAR_Type;                                 &amp;bsol;*!&lt; Size = 1304 (0x518)                                                       */
945  typedef struct {                                &amp;bsol;*!&lt; (@ 0x4000F000) CCM Structure                                              */
946    __OM  uint32_t  TASKS_KSGEN;                  &amp;bsol;*!&lt; (@ 0x00000000) Start generation of key-stream. This operation
947                                                                      will stop by itself when completed.                        */
948    __OM  uint32_t  TASKS_CRYPT;                  &amp;bsol;*!&lt; (@ 0x00000004) Start encryption/decryption. This operation will
949                                                                      stop by itself when completed.                             */
950    __OM  uint32_t  TASKS_STOP;                   &amp;bsol;*!&lt; (@ 0x00000008) Stop encryption/decryption                                 */
951    __OM  uint32_t  TASKS_RATEOVERRIDE;           &amp;bsol;*!&lt; (@ 0x0000000C) Override DATARATE setting in MODE register with
952                                                                      the contents of the RATEOVERRIDE register
953                                                                      for any ongoing encryption/decryption                      */
954    __IM  uint32_t  RESERVED[60];
955    __IOM uint32_t  EVENTS_ENDKSGEN;              &amp;bsol;*!&lt; (@ 0x00000100) Key-stream generation complete                             */
956    __IOM uint32_t  EVENTS_ENDCRYPT;              &amp;bsol;*!&lt; (@ 0x00000104) Encrypt/decrypt complete                                   */
957    __IOM uint32_t  EVENTS_ERROR;                 &amp;bsol;*!&lt; (@ 0x00000108) Deprecated register - CCM error event                      */
958    __IM  uint32_t  RESERVED1[61];
959    __IOM uint32_t  SHORTS;                       &amp;bsol;*!&lt; (@ 0x00000200) Shortcuts between local events and tasks                   */
960    __IM  uint32_t  RESERVED2[64];
961    __IOM uint32_t  INTENSET;                     &amp;bsol;*!&lt; (@ 0x00000304) Enable interrupt                                           */
962    __IOM uint32_t  INTENCLR;                     &amp;bsol;*!&lt; (@ 0x00000308) Disable interrupt                                          */
963    __IM  uint32_t  RESERVED3[61];
964    __IM  uint32_t  MICSTATUS;                    &amp;bsol;*!&lt; (@ 0x00000400) MIC check result                                           */
965    __IM  uint32_t  RESERVED4[63];
966    __IOM uint32_t  ENABLE;                       &amp;bsol;*!&lt; (@ 0x00000500) Enable                                                     */
967    __IOM uint32_t  MODE;                         &amp;bsol;*!&lt; (@ 0x00000504) Operation mode                                             */
968    __IOM uint32_t  CNFPTR;                       &amp;bsol;*!&lt; (@ 0x00000508) Pointer to data structure holding AES key and
969                                                                      NONCE vector                                               */
970    __IOM uint32_t  INPTR;                        &amp;bsol;*!&lt; (@ 0x0000050C) Input pointer                                              */
971    __IOM uint32_t  OUTPTR;                       &amp;bsol;*!&lt; (@ 0x00000510) Output pointer                                             */
972    __IOM uint32_t  SCRATCHPTR;                   &amp;bsol;*!&lt; (@ 0x00000514) Pointer to data area used for temporary storage            */
973    __IOM uint32_t  MAXPACKETSIZE;                &amp;bsol;*!&lt; (@ 0x00000518) Length of key-stream generated when MODE.LENGTH
974                                                                      = Extended.                                                */
975    __IOM uint32_t  RATEOVERRIDE;                 &amp;bsol;*!&lt; (@ 0x0000051C) Data rate override setting.                                */
976  } NRF_CCM_Type;                                 &amp;bsol;*!&lt; Size = 1312 (0x520)                                                       */
977  typedef struct {                                &amp;bsol;*!&lt; (@ 0x40010000) WDT Structure                                              */
978    __OM  uint32_t  TASKS_START;                  &amp;bsol;*!&lt; (@ 0x00000000) Start the watchdog                                         */
979    __IM  uint32_t  RESERVED[63];
980    __IOM uint32_t  EVENTS_TIMEOUT;               &amp;bsol;*!&lt; (@ 0x00000100) Watchdog timeout                                           */
981    __IM  uint32_t  RESERVED1[128];
982    __IOM uint32_t  INTENSET;                     &amp;bsol;*!&lt; (@ 0x00000304) Enable interrupt                                           */
983    __IOM uint32_t  INTENCLR;                     &amp;bsol;*!&lt; (@ 0x00000308) Disable interrupt                                          */
984    __IM  uint32_t  RESERVED2[61];
985    __IM  uint32_t  RUNSTATUS;                    &amp;bsol;*!&lt; (@ 0x00000400) Run status                                                 */
986    __IM  uint32_t  REQSTATUS;                    &amp;bsol;*!&lt; (@ 0x00000404) Request status                                             */
987    __IM  uint32_t  RESERVED3[63];
988    __IOM uint32_t  CRV;                          &amp;bsol;*!&lt; (@ 0x00000504) Counter reload value                                       */
989    __IOM uint32_t  RREN;                         &amp;bsol;*!&lt; (@ 0x00000508) Enable register for reload request registers               */
990    __IOM uint32_t  CONFIG;                       &amp;bsol;*!&lt; (@ 0x0000050C) Configuration register                                     */
991    __IM  uint32_t  RESERVED4[60];
992    __OM  uint32_t  RR[8];                        &amp;bsol;*!&lt; (@ 0x00000600) Description collection: Reload request n                   */
993  } NRF_WDT_Type;                                 &amp;bsol;*!&lt; Size = 1568 (0x620)                                                       */
994  typedef struct {                                &amp;bsol;*!&lt; (@ 0x40014000) EGU0 Structure                                             */
995    __OM  uint32_t  TASKS_TRIGGER[16];            &amp;bsol;*!&lt; (@ 0x00000000) Description collection: Trigger n for triggering
996                                                                      the corresponding TRIGGERED[n] event                       */
997    __IM  uint32_t  RESERVED[48];
998    __IOM uint32_t  EVENTS_TRIGGERED[16];         &amp;bsol;*!&lt; (@ 0x00000100) Description collection: Event number n generated
999                                                                      by triggering the corresponding TRIGGER[n]
1000                                                                      task                                                       */
1001    __IM  uint32_t  RESERVED1[112];
1002    __IOM uint32_t  INTEN;                        &amp;bsol;*!&lt; (@ 0x00000300) Enable or disable interrupt                                */
1003    __IOM uint32_t  INTENSET;                     &amp;bsol;*!&lt; (@ 0x00000304) Enable interrupt                                           */
1004    __IOM uint32_t  INTENCLR;                     &amp;bsol;*!&lt; (@ 0x00000308) Disable interrupt                                          */
1005  } NRF_EGU_Type;                                 &amp;bsol;*!&lt; Size = 780 (0x30c)                                                        */
1006  typedef struct {                                &amp;bsol;*!&lt; (@ 0x40014000) SWI0 Structure                                             */
1007    __IM  uint32_t  UNUSED;                       &amp;bsol;*!&lt; (@ 0x00000000) Unused.                                                    */
1008  } NRF_SWI_Type;                                 &amp;bsol;*!&lt; Size = 4 (0x4)                                                            */
1009  typedef struct {                                &amp;bsol;*!&lt; (@ 0x4001E000) NVMC Structure                                             */
1010    __IM  uint32_t  RESERVED[256];
1011    __IM  uint32_t  READY;                        &amp;bsol;*!&lt; (@ 0x00000400) Ready flag                                                 */
1012    __IM  uint32_t  RESERVED1[64];
1013    __IOM uint32_t  CONFIG;                       &amp;bsol;*!&lt; (@ 0x00000504) Configuration register                                     */
1014    union {
1015      __IOM uint32_t ERASEPAGE;                   &amp;bsol;*!&lt; (@ 0x00000508) Register for erasing a page in code area                   */
1016      __IOM uint32_t ERASEPCR1;                   &amp;bsol;*!&lt; (@ 0x00000508) Deprecated register - Register for erasing a
1017                                                                      page in code area. Equivalent to ERASEPAGE.                */
1018    };
1019    __IOM uint32_t  ERASEALL;                     &amp;bsol;*!&lt; (@ 0x0000050C) Register for erasing all non-volatile user memory          */
1020    __IOM uint32_t  ERASEPCR0;                    &amp;bsol;*!&lt; (@ 0x00000510) Deprecated register - Register for erasing a
1021                                                                      page in code area. Equivalent to ERASEPAGE.                */
1022    __IOM uint32_t  ERASEUICR;                    &amp;bsol;*!&lt; (@ 0x00000514) Register for erasing user information configuration
1023                                                                      registers                                                  */
1024    __IOM uint32_t  ERASEPAGEPARTIAL;             &amp;bsol;*!&lt; (@ 0x00000518) Register for partial erase of a page in code
1025                                                                      area                                                       */
1026    __IOM uint32_t  ERASEPAGEPARTIALCFG;          &amp;bsol;*!&lt; (@ 0x0000051C) Register for partial erase configuration                   */
1027  } NRF_NVMC_Type;                                &amp;bsol;*!&lt; Size = 1312 (0x520)                                                       */
1028  typedef struct {                                &amp;bsol;*!&lt; (@ 0x4001F000) PPI Structure                                              */
1029    __OM  PPI_TASKS_CHG_Type TASKS_CHG[6];        &amp;bsol;*!&lt; (@ 0x00000000) Channel group tasks                                        */
1030    __IM  uint32_t  RESERVED[308];
1031    __IOM uint32_t  CHEN;                         &amp;bsol;*!&lt; (@ 0x00000500) Channel enable register                                    */
1032    __IOM uint32_t  CHENSET;                      &amp;bsol;*!&lt; (@ 0x00000504) Channel enable set register                                */
1033    __IOM uint32_t  CHENCLR;                      &amp;bsol;*!&lt; (@ 0x00000508) Channel enable clear register                              */
1034    __IM  uint32_t  RESERVED1;
1035    __IOM PPI_CH_Type CH[20];                     &amp;bsol;*!&lt; (@ 0x00000510) PPI Channel                                                */
1036    __IM  uint32_t  RESERVED2[148];
1037    __IOM uint32_t  CHG[6];                       &amp;bsol;*!&lt; (@ 0x00000800) Description collection: Channel group n                    */
1038    __IM  uint32_t  RESERVED3[62];
1039    __IOM PPI_FORK_Type FORK[32];                 &amp;bsol;*!&lt; (@ 0x00000910) Fork                                                       */
1040  } NRF_PPI_Type;                                 &amp;bsol;*!&lt; Size = 2448 (0x990)                                                       */
1041  #define NRF_FICR_BASE               0x10000000UL
1042  #define NRF_UICR_BASE               0x10001000UL
1043  #define NRF_BPROT_BASE              0x40000000UL
1044  #define NRF_CLOCK_BASE              0x40000000UL
1045  #define NRF_POWER_BASE              0x40000000UL
1046  #define NRF_P0_BASE                 0x50000000UL
1047  #define NRF_RADIO_BASE              0x40001000UL
1048  #define NRF_UART0_BASE              0x40002000UL
1049  #define NRF_UARTE0_BASE             0x40002000UL
1050  #define NRF_TWI0_BASE               0x40003000UL
1051  #define NRF_TWIM0_BASE              0x40003000UL
1052  #define NRF_TWIS0_BASE              0x40003000UL
1053  #define NRF_SPI0_BASE               0x40004000UL
1054  #define NRF_SPIM0_BASE              0x40004000UL
1055  #define NRF_SPIS0_BASE              0x40004000UL
1056  #define NRF_GPIOTE_BASE             0x40006000UL
1057  #define NRF_SAADC_BASE              0x40007000UL
1058  #define NRF_TIMER0_BASE             0x40008000UL
1059  #define NRF_TIMER1_BASE             0x40009000UL
1060  #define NRF_TIMER2_BASE             0x4000A000UL
1061  #define NRF_RTC0_BASE               0x4000B000UL
1062  #define NRF_TEMP_BASE               0x4000C000UL
1063  #define NRF_RNG_BASE                0x4000D000UL
1064  #define NRF_ECB_BASE                0x4000E000UL
1065  #define NRF_AAR_BASE                0x4000F000UL
1066  #define NRF_CCM_BASE                0x4000F000UL
1067  #define NRF_WDT_BASE                0x40010000UL
1068  #define NRF_RTC1_BASE               0x40011000UL
1069  #define NRF_EGU0_BASE               0x40014000UL
1070  #define NRF_SWI0_BASE               0x40014000UL
1071  #define NRF_EGU1_BASE               0x40015000UL
1072  #define NRF_SWI1_BASE               0x40015000UL
1073  #define NRF_SWI2_BASE               0x40016000UL
1074  #define NRF_SWI3_BASE               0x40017000UL
1075  #define NRF_SWI4_BASE               0x40018000UL
1076  #define NRF_SWI5_BASE               0x40019000UL
1077  #define NRF_NVMC_BASE               0x4001E000UL
1078  #define NRF_PPI_BASE                0x4001F000UL
1079  #define NRF_FICR                    ((NRF_FICR_Type*)          NRF_FICR_BASE)
1080  #define NRF_UICR                    ((NRF_UICR_Type*)          NRF_UICR_BASE)
1081  #define NRF_BPROT                   ((NRF_BPROT_Type*)         NRF_BPROT_BASE)
1082  #define NRF_CLOCK                   ((NRF_CLOCK_Type*)         NRF_CLOCK_BASE)
1083  #define NRF_POWER                   ((NRF_POWER_Type*)         NRF_POWER_BASE)
1084  #define NRF_P0                      ((NRF_GPIO_Type*)          NRF_P0_BASE)
1085  #define NRF_RADIO                   ((NRF_RADIO_Type*)         NRF_RADIO_BASE)
1086  #define NRF_UART0                   ((NRF_UART_Type*)          NRF_UART0_BASE)
1087  #define NRF_UARTE0                  ((NRF_UARTE_Type*)         NRF_UARTE0_BASE)
1088  #define NRF_TWI0                    ((NRF_TWI_Type*)           NRF_TWI0_BASE)
1089  #define NRF_TWIM0                   ((NRF_TWIM_Type*)          NRF_TWIM0_BASE)
1090  #define NRF_TWIS0                   ((NRF_TWIS_Type*)          NRF_TWIS0_BASE)
1091  #define NRF_SPI0                    ((NRF_SPI_Type*)           NRF_SPI0_BASE)
1092  #define NRF_SPIM0                   ((NRF_SPIM_Type*)          NRF_SPIM0_BASE)
1093  #define NRF_SPIS0                   ((NRF_SPIS_Type*)          NRF_SPIS0_BASE)
1094  #define NRF_GPIOTE                  ((NRF_GPIOTE_Type*)        NRF_GPIOTE_BASE)
1095  #define NRF_SAADC                   ((NRF_SAADC_Type*)         NRF_SAADC_BASE)
1096  #define NRF_TIMER0                  ((NRF_TIMER_Type*)         NRF_TIMER0_BASE)
1097  #define NRF_TIMER1                  ((NRF_TIMER_Type*)         NRF_TIMER1_BASE)
1098  #define NRF_TIMER2                  ((NRF_TIMER_Type*)         NRF_TIMER2_BASE)
1099  #define NRF_RTC0                    ((NRF_RTC_Type*)           NRF_RTC0_BASE)
1100  #define NRF_TEMP                    ((NRF_TEMP_Type*)          NRF_TEMP_BASE)
1101  #define NRF_RNG                     ((NRF_RNG_Type*)           NRF_RNG_BASE)
1102  #define NRF_ECB                     ((NRF_ECB_Type*)           NRF_ECB_BASE)
1103  #define NRF_AAR                     ((NRF_AAR_Type*)           NRF_AAR_BASE)
1104  #define NRF_CCM                     ((NRF_CCM_Type*)           NRF_CCM_BASE)
1105  #define NRF_WDT                     ((NRF_WDT_Type*)           NRF_WDT_BASE)
1106  #define NRF_RTC1                    ((NRF_RTC_Type*)           NRF_RTC1_BASE)
1107  #define NRF_EGU0                    ((NRF_EGU_Type*)           NRF_EGU0_BASE)
1108  #define NRF_SWI0                    ((NRF_SWI_Type*)           NRF_SWI0_BASE)
1109  #define NRF_EGU1                    ((NRF_EGU_Type*)           NRF_EGU1_BASE)
1110  #define NRF_SWI1                    ((NRF_SWI_Type*)           NRF_SWI1_BASE)
1111  #define NRF_SWI2                    ((NRF_SWI_Type*)           NRF_SWI2_BASE)
1112  #define NRF_SWI3                    ((NRF_SWI_Type*)           NRF_SWI3_BASE)
1113  #define NRF_SWI4                    ((NRF_SWI_Type*)           NRF_SWI4_BASE)
1114  #define NRF_SWI5                    ((NRF_SWI_Type*)           NRF_SWI5_BASE)
1115  #define NRF_NVMC                    ((NRF_NVMC_Type*)          NRF_NVMC_BASE)
1116  #define NRF_PPI                     ((NRF_PPI_Type*)           NRF_PPI_BASE)
1117  #if defined (__CC_ARM)
1118    #pragma pop
1119  #elif defined (__ICCARM__)
1120  #elif defined(__ARMCC_VERSION) &amp;&amp; (__ARMCC_VERSION &gt;= 6010050)
1121    #pragma clang diagnostic pop
1122  #elif defined (__GNUC__)
1123  #elif defined (__TMS470__)
1124  #elif defined (__TASKING__)
1125    #pragma warning restore
1126  #elif defined (__CSMC__)
1127  #endif
1128  #ifdef __cplusplus
1129  }
1130  #endif
1131  #endif &amp;bsol;* NRF52805_H */
</code></pre>
        </div>
    
        <!-- The Modal -->
        <div id="myModal" class="modal">
            <div class="modal-content">
                <span class="row close">&times;</span>
                <div class='row'>
                    <div class="column" style="font-weight: bold;text-decoration: underline">Fragment from Adafruit_nRF52_Arduino-MDEwOlJlcG9zaXRvcnk3NDM1NDcyOQ==-flat-nrf52811.h</div>
                    <div class="column" style="font-weight: bold;text-decoration: underline">Fragment from Adafruit_nRF52_Arduino-MDEwOlJlcG9zaXRvcnk3NDM1NDcyOQ==-flat-nrf52805.h</div>
                </div>
                <div class="column column_space"><pre><code>113                                                                      The RAM size will vary depending on product
114                                                                      variant, and the RAMn register will only
115                                                                      be present if the corresponding RAM AHB
116                                                                      slave is present on the device.                            */
117    __OM  uint32_t  POWERSET;                     &amp;bsol;*!&lt; (@ 0x00000004) Description cluster: RAMn power control set register       */
118    __OM  uint32_t  POWERCLR;                     &amp;bsol;*!&lt; (@ 0x00000008) Description cluster: RAMn power control clear
119                                                                      register                                                   */
120    __IM  uint32_t  RESERVED;
121  } POWER_RAM_Type;                               &amp;bsol;*!&lt; Size = 16 (0x10)                                                          */
122  typedef struct {
123    __IOM uint32_t  DFEGPIO[8];                   &amp;bsol;*!&lt; (@ 0x00000000) Description collection: Pin select for DFE pin
</pre></code></div>
                <div class="column column_space"><pre><code>109                                                                      The RAM size will vary depending on product
110                                                                      variant, and the RAMn register will only
111                                                                      be present if the corresponding RAM AHB
112                                                                      slave is present on the device.                            */
113    __OM  uint32_t  POWERSET;                     &amp;bsol;*!&lt; (@ 0x00000004) Description cluster: RAMn power control set register       */
114    __OM  uint32_t  POWERCLR;                     &amp;bsol;*!&lt; (@ 0x00000008) Description cluster: RAMn power control clear
115                                                                      register                                                   */
116    __IM  uint32_t  RESERVED;
117  } POWER_RAM_Type;                               &amp;bsol;*!&lt; Size = 16 (0x10)                                                          */
118  typedef struct {
119    __IOM uint32_t  RTS;                          &amp;bsol;*!&lt; (@ 0x00000000) Pin select for RTS                                         */
</pre></code></div>
            </div>
        </div>
        <script>
        // Get the modal
        var modal = document.getElementById("myModal");
        
        // Get the button that opens the modal
        var btn = document.getElementById("myBtn");
        
        // Get the <span> element that closes the modal
        var span = document.getElementsByClassName("close")[0];
        
        // When the user clicks the button, open the modal
        function openModal(){
          modal.style.display = "block";
        }
        
        // When the user clicks on <span> (x), close the modal
        span.onclick = function() {
        modal.style.display = "none";
        }
        
        // When the user clicks anywhere outside of the modal, close it
        window.onclick = function(event) {
        if (event.target == modal) {
        modal.style.display = "none";
        } }
        
        </script>
    </body>
    </html>
    