============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Apr 03 2025  04:48:47 pm
  Module:                 rapid_x_cpu
  Operating conditions:   worst_low (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (5751 ps) Setup Check with Pin memory_unit_iv_data_in_reg[31]/CK->D
          Group: i_clk
     Startpoint: (R) memory_unit_dcache_line_read_reg[meta][tag][10]/CK
          Clock: (R) i_clk
       Endpoint: (F) memory_unit_iv_data_in_reg[31]/D
          Clock: (R) i_clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      51                  
       Uncertainty:-     100                  
     Required Time:=    9849                  
      Launch Clock:-       0                  
         Data Path:-    4098                  
             Slack:=    5751                  

#-------------------------------------------------------------------------------------------------------------------------------------------------
#                             Timing Point                               Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------------------
  memory_unit_dcache_line_read_reg[meta][tag][10]/CK                     -       -      R     (arrival)   1986     -   400     0       0    (-,-) 
  memory_unit_dcache_line_read_reg[meta][tag][10]/Q                      -       CK->Q  R     DFFR_X1        3   5.7    13   183     183    (-,-) 
  g100823/ZN                                                             -       A->ZN  R     XNOR2_X1       1   1.8    13    58     241    (-,-) 
  g100729/ZN                                                             -       A->ZN  F     OAI221_X1      1   1.7    14    43     285    (-,-) 
  g100291__8246/ZN                                                       -       A2->ZN R     NOR4_X1        1   1.8    28    64     349    (-,-) 
  g99988__6131/ZN                                                        -       A1->ZN F     NAND4_X1       2   3.6    20    51     399    (-,-) 
  g99911__2883/ZN                                                        -       A1->ZN R     NOR2_X1        2   3.8    18    48     447    (-,-) 
  g99839__6783/ZN                                                        -       A1->ZN F     NOR2_X1        2   3.6     8    31     478    (-,-) 
  g99833__5107/ZN                                                        -       A1->ZN R     OAI22_X1       7  23.2    90   116     594    (-,-) 
  g99788__5115/ZN                                                        -       A1->ZN F     NAND2_X1       8  16.5    42   104     698    (-,-) 
  g99769__5477/Z                                                         -       A->Z   R     XOR2_X1        1   1.8    18    67     766    (-,-) 
  g99750__1617/ZN                                                        -       A->ZN  F     OAI211_X1      1   1.6    13    42     808    (-,-) 
  g99714__5107/ZN                                                        -       A1->ZN F     OR4_X2        33  83.1    53   149     956    (-,-) 
  g99673__1666/Z                                                         -       S->Z   F     MUX2_X1        4   7.7    14   116    1072    (-,-) 
  g99502__6131/ZN                                                        -       A1->ZN R     AOI22_X1       2  13.2    54    88    1161    (-,-) 
  g99486/ZN                                                              -       A->ZN  F     INV_X8       102 242.7    37   152    1312    (-,-) 
  g99467__9315/ZN                                                        -       A1->ZN R     AOI22_X1       1   2.5    24    85    1397    (-,-) 
  g199471/ZN                                                             -       A->ZN  F     XNOR2_X1       1   2.9    23    39    1437    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3490/CO -       CI->CO F     FA_X1          1   2.9    12    88    1524    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3489/CO -       CI->CO F     FA_X1          1   2.9    12    81    1606    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3488/CO -       CI->CO F     FA_X1          1   2.9    12    81    1687    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3487/CO -       CI->CO F     FA_X1          1   2.9    12    81    1768    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3486/CO -       CI->CO F     FA_X1          1   2.9    12    81    1849    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3485/CO -       CI->CO F     FA_X1          1   2.9    12    81    1930    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3484/CO -       CI->CO F     FA_X1          1   2.9    12    81    2011    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3483/CO -       CI->CO F     FA_X1          1   2.9    12    81    2092    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3482/CO -       CI->CO F     FA_X1          1   2.9    12    81    2173    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3481/CO -       CI->CO F     FA_X1          1   2.9    12    81    2254    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3480/CO -       CI->CO F     FA_X1          1   2.9    12    81    2335    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3479/CO -       CI->CO F     FA_X1          1   2.9    12    81    2416    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3478/CO -       CI->CO F     FA_X1          1   2.9    12    81    2498    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3477/CO -       CI->CO F     FA_X1          1   2.9    12    81    2579    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3476/CO -       CI->CO F     FA_X1          1   2.9    12    81    2660    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3475/CO -       CI->CO F     FA_X1          1   2.9    12    81    2741    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3474/CO -       CI->CO F     FA_X1          1   2.9    12    81    2822    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3473/CO -       CI->CO F     FA_X1          1   2.9    12    81    2903    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3472/CO -       CI->CO F     FA_X1          1   2.9    12    81    2984    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3471/CO -       CI->CO F     FA_X1          1   2.9    12    81    3065    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3470/CO -       CI->CO F     FA_X1          1   2.9    12    81    3146    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3469/CO -       CI->CO F     FA_X1          1   2.9    12    81    3228    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3468/CO -       CI->CO F     FA_X1          1   2.9    12    81    3309    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3467/CO -       CI->CO F     FA_X1          1   2.9    12    81    3390    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3466/CO -       CI->CO F     FA_X1          1   2.9    12    81    3471    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3465/CO -       CI->CO F     FA_X1          1   2.9    12    81    3552    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3464/CO -       CI->CO F     FA_X1          1   2.9    12    81    3633    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3463/CO -       CI->CO F     FA_X1          1   2.9    12    81    3714    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3462/CO -       CI->CO F     FA_X1          1   2.9    12    81    3795    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3461/CO -       CI->CO F     FA_X1          1   2.9    12    81    3876    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3460/CO -       CI->CO F     FA_X1          1   2.4    11    80    3956    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3459/ZN -       A->ZN  F     XNOR2_X1       1   1.7     9    52    4008    (-,-) 
  g195167/ZN                                                             -       C1->ZN R     AOI221_X1      1   1.7    29    47    4055    (-,-) 
  ex_logic_g59/ZN                                                        -       I->ZN  F     TINV_X1        1   2.1     8    34    4089    (-,-) 
  memory_unit_iv_data_in_reg[31]/D                                       <<<     -      F     SDFF_X1        1     -     -     9    4098    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------------------

