// Seed: 1697294858
`default_nettype id_0
module module_0 (
    output id_0,
    input  id_1,
    input  id_2
    , id_3
);
  reg id_4;
  initial begin
    id_4 = id_3;
    id_4 <= id_1 || 1'd0;
    id_4 = 1;
    id_4 = 1;
  end
  assign id_4 = id_2 + id_4;
  always @(negedge 1) begin
    id_0 <= sample;
  end
endmodule
module module_1 (
    output logic id_0,
    input id_1,
    output id_2,
    output logic id_3,
    input logic id_4,
    output id_5,
    input id_6
);
  assign {id_4, id_1} = id_4;
  logic id_7;
  assign id_2 = ~id_6;
  type_13 id_8 (
      .id_0(1),
      .id_1(1),
      .id_2(id_3),
      .id_3(id_0 & (1'h0 & id_1)),
      .id_4(id_5)
  );
  assign id_0 = 1'b0;
  assign id_7 = 1;
endmodule
