Generated by Fabric Compiler ( version 2022.2-SP6.4 <build 146967> ) at Wed Aug 20 05:21:49 2025

Timing Constraint:
NULL


Inferred clocks commands :
-------------------------------------------------------
create_clock -period {1000} -waveform {0 500} -name {btn_ggle|clk} [get_ports {clk}] -add
set_clock_groups -name {Inferred_clock_group_0} -asynchronous -group [get_clocks {btn_ggle|clk}]


IO Constraint :
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| I/O NAME     | I/O DIRECTION     | LOC     | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | OFF_CHIP_TERMINATION     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_MODE_VALUE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | IN_DELAY     | OUT_DELAY     | IPT     | CAL_MODE     | DDR_RES     | CP_DIFFOUT_DYN_EN     | CP_DIFFIN_DYN_EN     | DIFFOUT_EN0     | DIFFOUT_EN1     | IN_MAG     | HYS     | DYN_TERM     | TX_VCM_0     | TX_VCM_1     | IO_REGISTER     | VIRTUAL_IO     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| led[0]       | output            | A20     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| led[1]       | output            | C18     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| led[2]       | output            | C19     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| led[3]       | output            | E18     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| led[4]       | output            | A17     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| led[5]       | output            | A18     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| led[6]       | output            | C17     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| led[7]       | output            | B17     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| btn          | input             | W20     | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| clk          | input             | D18     | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| rstn         | input             | C22     | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
Clock Signal:
+-----------------------------------------------------------------------------------------------+
| Driver_Pin_Name     | Clk_Source_Inst     | Clk_Inst_Name     | Net_Name        | Fanout     
+-----------------------------------------------------------------------------------------------+
| O                   | clk_ibuf            | clkbufg_0         | ntclkbufg_0     | 20         
+-----------------------------------------------------------------------------------------------+


Reset Signal:
+--------------------------------------------------+
| Net_Name     | Rst_Source_Inst     | Fanout     
+--------------------------------------------------+
| N0_0         | N0_0                | 18         
+--------------------------------------------------+


CE Signal:
+------------------------------------------------------+
| Net_Name          | CE_Source_Inst     | Fanout     
+------------------------------------------------------+
| N44               | N44                | 1          
| nt_btn_flag_8     | N24                | 8          
+------------------------------------------------------+


Other High Fanout Signal:
+-----------------------------------------------------+
| Net_Name          | Driver            | Fanout     
+-----------------------------------------------------+
| ntclkbufg_0       | clkbufg_0         | 20         
| N0_0              | N0_0              | 19         
| nt_btn_flag_8     | N24               | 8          
| nt_btn            | btn_ibuf          | 6          
| nt_led[1]         | led[1]            | 6          
| nt_led[0]         | led[0]            | 6          
| cnt[4]            | cnt[4]            | 5          
| nt_led[3]         | led[3]            | 5          
| nt_led[2]         | led[2]            | 5          
| btn_temp          | btn_temp          | 5          
| cnt[5]            | cnt[5]            | 5          
| cnt[6]            | cnt[6]            | 4          
| nt_led[4]         | led[4]            | 4          
| cnt[2]            | cnt[2]            | 4          
| cnt[0]            | cnt[0]            | 4          
| cnt[1]            | cnt[1]            | 4          
| _N66              | N40_3             | 4          
| nt_rstn           | rstn_ibuf         | 3          
| nt_led[5]         | led[5]            | 3          
| cnt[7]            | cnt[7]            | 3          
| cnt[3]            | cnt[3]            | 3          
| nt_led[7]         | led[7]            | 2          
| nt_led[6]         | led[6]            | 2          
| _N0               | N2_eq0            | 2          
| btn_flag_d0       | btn_flag_d0       | 2          
| btn_flag          | btn_flag_obuf     | 1          
| btn_flag_d1       | btn_flag_d1       | 1          
| btn_ggle          | btn_ggle          | 1          
| N48[4]            | N28_sum4          | 1          
| N41[0]            | N41[0]            | 1          
| N48[3]            | N28_sum2          | 1          
| N48[2]            | N28_sum2          | 1          
| _N51              | N28_ac5           | 1          
| N48[1]            | N28_sum1          | 1          
| N48[0]            | N28_sum4          | 1          
| N45               | N2_eq0            | 1          
| led[0]            | led_obuf[0]       | 1          
| _N74              | N39_6             | 1          
| led[2]            | led_obuf[2]       | 1          
| led[3]            | led_obuf[3]       | 1          
| led[4]            | led_obuf[4]       | 1          
| led[5]            | led_obuf[5]       | 1          
| led[6]            | led_obuf[6]       | 1          
| led[7]            | led_obuf[7]       | 1          
| N44               | N44               | 1          
| nt_btn_flag       | N24               | 1          
| N41[7]            | N41[7]            | 1          
| nt_clk            | clk_ibuf          | 1          
| N41[6]            | N41[6]            | 1          
| N41[5]            | N41[4]            | 1          
| N41[4]            | N41[4]            | 1          
| N41[3]            | N41[3]            | 1          
| N41[2]            | N41[1]            | 1          
| N48[7]            | N28_sum6          | 1          
| led[1]            | led_obuf[1]       | 1          
| N48[5]            | N28_sum5          | 1          
| N48[6]            | N28_sum6          | 1          
| N41[1]            | N41[1]            | 1          
+-----------------------------------------------------+


Converting tech operator to gate operator.
Processing gate operator.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 240           | 0                  
| FF                    | 20       | 133200        | 1                  
| LUT                   | 18       | 66600         | 1                  
| Distributed RAM       | 0        | 19900         | 0                  
| DRM                   | 0        | 155           | 0                  
| IO                    | 12       | 300           | 4                  
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 0        | 1             | 0                  
| USCM                  | 1        | 32            | 4                  
| CCS                   | 1        | 1             | 100                
| ADC                   | 0        | 1             | 0                  
| DDR_PHY               | 0        | 24            | 0                  
| HSSTLP                | 0        | 2             | 0                  
| GPLL                  | 0        | 6             | 0                  
| PPLL                  | 0        | 6             | 0                  
| DDRPHY_CPD            | 0        | 12            | 0                  
| HCKB                  | 0        | 96            | 0                  
| IOCKB                 | 0        | 24            | 0                  
| MRCKB                 | 0        | 12            | 0                  
| PCIE                  | 0        | 1             | 0                  
| DDRPHY_IOCLK_DIV      | 0        | 6             | 0                  
| ANALOG                | 0        | 1             | 0                  
| TSERDES               | 0        | 48            | 0                  
| KEYRAM                | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Virtual IO Port Info:
NULL
Device mapping done.
Total device mapping takes 0.02 sec.


Inputs and Outputs :
+----------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                          
+----------------------------------------------------------------------------------------------------------------------------------+
| Input      | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/02_key/prj/synthesize/btn_ggle_syn.adf     
| Output     | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/02_key/prj/device_map/btn_ggle_map.adf     
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/02_key/prj/device_map/btn_ggle_dmr.prt     
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/02_key/prj/device_map/btn_ggle.dmr         
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/02_key/prj/device_map/dmr.db               
+----------------------------------------------------------------------------------------------------------------------------------+


Flow Command: dev_map 
Peak memory: 321 MB
Total CPU time to dev_map completion : 0h:0m:8s
Process Total CPU time to dev_map completion : 0h:0m:8s
Total real time to dev_map completion : 0h:0m:11s
