// Seed: 2208409297
module module_0 (
    input tri0  id_0,
    input uwire id_1
);
  wand id_3;
  tri1 id_4;
  always_ff if (id_3 - id_4) id_3 = 1;
  supply0 id_5;
  if (-1'b0) wire id_7;
  else always id_4 = -1;
  assign module_1.type_5 = 0;
  id_8(
      1, id_5, 1'b0, id_4 & ""
  );
  wor id_9, id_10, id_11 = -1;
  assign id_6 = -1;
  wire id_12;
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    output supply0 id_2,
    input supply1 id_3,
    input supply0 id_4,
    input wor id_5,
    input wire id_6,
    input wand id_7,
    output supply1 id_8,
    output tri id_9,
    output wor id_10
);
  assign id_10 = id_4;
  module_0 modCall_1 (
      id_0,
      id_7
  );
  always id_2 = 1;
endmodule
