<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>PPCRegisterInfo.cpp source code [llvm/llvm/lib/Target/PowerPC/PPCRegisterInfo.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/PowerPC/PPCRegisterInfo.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>PowerPC</a>/<a href='PPCRegisterInfo.cpp.html'>PPCRegisterInfo.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- PPCRegisterInfo.cpp - PowerPC Register Information ----------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains the PowerPC implementation of the TargetRegisterInfo</i></td></tr>
<tr><th id="10">10</th><td><i>// class.</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="PPCRegisterInfo.h.html">"PPCRegisterInfo.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="PPCFrameLowering.h.html">"PPCFrameLowering.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="PPCInstrBuilder.h.html">"PPCInstrBuilder.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="PPCMachineFunctionInfo.h.html">"PPCMachineFunctionInfo.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="PPCSubtarget.h.html">"PPCSubtarget.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="PPCTargetMachine.h.html">"PPCTargetMachine.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/ADT/BitVector.h.html">"llvm/ADT/BitVector.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/ADT/STLExtras.h.html">"llvm/ADT/STLExtras.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/ADT/Statistic.h.html">"llvm/ADT/Statistic.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html">"llvm/CodeGen/MachineFrameInfo.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineModuleInfo.h.html">"llvm/CodeGen/MachineModuleInfo.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/CodeGen/RegisterScavenging.h.html">"llvm/CodeGen/RegisterScavenging.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html">"llvm/CodeGen/TargetFrameLowering.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html">"llvm/CodeGen/TargetInstrInfo.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/IR/CallingConv.h.html">"llvm/IR/CallingConv.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../include/llvm/IR/Constants.h.html">"llvm/IR/Constants.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../include/llvm/IR/Function.h.html">"llvm/IR/Function.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../include/llvm/IR/Type.h.html">"llvm/IR/Type.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../include/llvm/Support/CommandLine.h.html">"llvm/Support/CommandLine.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../../include/llvm/Support/MathExtras.h.html">"llvm/Support/MathExtras.h"</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="../../../include/llvm/Target/TargetMachine.h.html">"llvm/Target/TargetMachine.h"</a></u></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="../../../include/llvm/Target/TargetOptions.h.html">"llvm/Target/TargetOptions.h"</a></u></td></tr>
<tr><th id="42">42</th><td><u>#include <a href="../../../../../include/c++/7/cstdlib.html">&lt;cstdlib&gt;</a></u></td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "reginfo"</u></td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/GET_REGINFO_TARGET_DESC" data-ref="_M/GET_REGINFO_TARGET_DESC">GET_REGINFO_TARGET_DESC</dfn></u></td></tr>
<tr><th id="49">49</th><td><u>#include <span class='error' title="&apos;PPCGenRegisterInfo.inc&apos; file not found">"PPCGenRegisterInfo.inc"</span></u></td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic InflateGPRC = {&quot;reginfo&quot;, &quot;InflateGPRC&quot;, &quot;Number of gprc inputs for getLargestLegalClass&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="InflateGPRC" title='InflateGPRC' data-ref="InflateGPRC">InflateGPRC</dfn>, <q>"Number of gprc inputs for getLargestLegalClass"</q>);</td></tr>
<tr><th id="52">52</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic InflateGP8RC = {&quot;reginfo&quot;, &quot;InflateGP8RC&quot;, &quot;Number of g8rc inputs for getLargestLegalClass&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="InflateGP8RC" title='InflateGP8RC' data-ref="InflateGP8RC">InflateGP8RC</dfn>, <q>"Number of g8rc inputs for getLargestLegalClass"</q>);</td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt;</td></tr>
<tr><th id="55">55</th><td><dfn class="tu decl def" id="EnableBasePointer" title='EnableBasePointer' data-type='cl::opt&lt;bool&gt;' data-ref="EnableBasePointer">EnableBasePointer</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"ppc-use-base-pointer"</q>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>),</td></tr>
<tr><th id="56">56</th><td>         <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Enable use of a base pointer for complex stack frames"</q>));</td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt;</td></tr>
<tr><th id="59">59</th><td><dfn class="tu decl def" id="AlwaysBasePointer" title='AlwaysBasePointer' data-type='cl::opt&lt;bool&gt;' data-ref="AlwaysBasePointer">AlwaysBasePointer</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"ppc-always-use-base-pointer"</q>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>),</td></tr>
<tr><th id="60">60</th><td>         <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Force the use of a base pointer in every function"</q>));</td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt;</td></tr>
<tr><th id="63">63</th><td><dfn class="tu decl def" id="EnableGPRToVecSpills" title='EnableGPRToVecSpills' data-type='cl::opt&lt;bool&gt;' data-ref="EnableGPRToVecSpills">EnableGPRToVecSpills</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"ppc-enable-gpr-to-vsr-spills"</q>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>),</td></tr>
<tr><th id="64">64</th><td>         <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Enable spills from gpr to vsr rather than stack"</q>));</td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt;</td></tr>
<tr><th id="67">67</th><td><dfn class="tu decl def" id="StackPtrConst" title='StackPtrConst' data-type='cl::opt&lt;bool&gt;' data-ref="StackPtrConst">StackPtrConst</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"ppc-stack-ptr-caller-preserved"</q>,</td></tr>
<tr><th id="68">68</th><td>                <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Consider R1 caller preserved so stack saves of "</q></td></tr>
<tr><th id="69">69</th><td>                         <q>"caller preserved registers can be LICM candidates"</q>),</td></tr>
<tr><th id="70">70</th><td>                <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>), <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>);</td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>unsigned</em>&gt;</td></tr>
<tr><th id="73">73</th><td><dfn class="tu decl def" id="MaxCRBitSpillDist" title='MaxCRBitSpillDist' data-type='cl::opt&lt;unsigned int&gt;' data-ref="MaxCRBitSpillDist">MaxCRBitSpillDist</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"ppc-max-crbit-spill-dist"</q>,</td></tr>
<tr><th id="74">74</th><td>                  <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Maximum search distance for definition of CR bit "</q></td></tr>
<tr><th id="75">75</th><td>                           <q>"spill on ppc"</q>),</td></tr>
<tr><th id="76">76</th><td>                  <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<var>100</var>));</td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td><em>static</em> <em>unsigned</em> <a class="tu decl" href="#_ZL23offsetMinAlignForOpcodej" title='offsetMinAlignForOpcode' data-type='unsigned int offsetMinAlignForOpcode(unsigned int OpC)' data-ref="_ZL23offsetMinAlignForOpcodej">offsetMinAlignForOpcode</a>(<em>unsigned</em> <dfn class="local col1 decl" id="1OpC" title='OpC' data-type='unsigned int' data-ref="1OpC">OpC</dfn>);</td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td><a class="type" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo" title='llvm::PPCRegisterInfo' data-ref="llvm::PPCRegisterInfo">PPCRegisterInfo</a>::<dfn class="decl def" id="_ZN4llvm15PPCRegisterInfoC1ERKNS_16PPCTargetMachineE" title='llvm::PPCRegisterInfo::PPCRegisterInfo' data-ref="_ZN4llvm15PPCRegisterInfoC1ERKNS_16PPCTargetMachineE">PPCRegisterInfo</dfn>(<em>const</em> <a class="type" href="PPCTargetMachine.h.html#llvm::PPCTargetMachine" title='llvm::PPCTargetMachine' data-ref="llvm::PPCTargetMachine">PPCTargetMachine</a> &amp;<dfn class="local col2 decl" id="2TM" title='TM' data-type='const llvm::PPCTargetMachine &amp;' data-ref="2TM">TM</dfn>)</td></tr>
<tr><th id="81">81</th><td>  : PPCGenRegisterInfo(TM.isPPC64() ? PPC::<span class='error' title="no member named &apos;LR8&apos; in namespace &apos;llvm::PPC&apos;">LR8</span> : PPC::<span class='error' title="no member named &apos;LR&apos; in namespace &apos;llvm::PPC&apos;">LR</span>,</td></tr>
<tr><th id="82">82</th><td>                       TM.isPPC64() ? <var>0</var> : <var>1</var>,</td></tr>
<tr><th id="83">83</th><td>                       TM.isPPC64() ? <var>0</var> : <var>1</var>),</td></tr>
<tr><th id="84">84</th><td>    <a class="member" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo::TM" title='llvm::PPCRegisterInfo::TM' data-ref="llvm::PPCRegisterInfo::TM">TM</a>(<a class="local col2 ref" href="#2TM" title='TM' data-ref="2TM">TM</a>) {</td></tr>
<tr><th id="85">85</th><td>  ImmToIdxMap[PPC::<span class='error' title="no member named &apos;LD&apos; in namespace &apos;llvm::PPC&apos;">LD</span>]   = PPC::<span class='error' title="no member named &apos;LDX&apos; in namespace &apos;llvm::PPC&apos;">LDX</span>;    ImmToIdxMap[PPC::<span class='error' title="no member named &apos;STD&apos; in namespace &apos;llvm::PPC&apos;">STD</span>]  = PPC::<span class='error' title="no member named &apos;STDX&apos; in namespace &apos;llvm::PPC&apos;">STDX</span>;</td></tr>
<tr><th id="86">86</th><td>  ImmToIdxMap[PPC::<span class='error' title="no member named &apos;LBZ&apos; in namespace &apos;llvm::PPC&apos;">LBZ</span>]  = PPC::<span class='error' title="no member named &apos;LBZX&apos; in namespace &apos;llvm::PPC&apos;">LBZX</span>;   ImmToIdxMap[PPC::<span class='error' title="no member named &apos;STB&apos; in namespace &apos;llvm::PPC&apos;">STB</span>]  = PPC::<span class='error' title="no member named &apos;STBX&apos; in namespace &apos;llvm::PPC&apos;">STBX</span>;</td></tr>
<tr><th id="87">87</th><td>  ImmToIdxMap[PPC::<span class='error' title="no member named &apos;LHZ&apos; in namespace &apos;llvm::PPC&apos;">LHZ</span>]  = PPC::<span class='error' title="no member named &apos;LHZX&apos; in namespace &apos;llvm::PPC&apos;">LHZX</span>;   ImmToIdxMap[PPC::<span class='error' title="no member named &apos;LHA&apos; in namespace &apos;llvm::PPC&apos;">LHA</span>]  = PPC::<span class='error' title="no member named &apos;LHAX&apos; in namespace &apos;llvm::PPC&apos;">LHAX</span>;</td></tr>
<tr><th id="88">88</th><td>  ImmToIdxMap[PPC::<span class='error' title="no member named &apos;LWZ&apos; in namespace &apos;llvm::PPC&apos;">LWZ</span>]  = PPC::<span class='error' title="no member named &apos;LWZX&apos; in namespace &apos;llvm::PPC&apos;">LWZX</span>;   ImmToIdxMap[PPC::<span class='error' title="no member named &apos;LWA&apos; in namespace &apos;llvm::PPC&apos;">LWA</span>]  = PPC::<span class='error' title="no member named &apos;LWAX&apos; in namespace &apos;llvm::PPC&apos;">LWAX</span>;</td></tr>
<tr><th id="89">89</th><td>  ImmToIdxMap[PPC::<span class='error' title="no member named &apos;LFS&apos; in namespace &apos;llvm::PPC&apos;">LFS</span>]  = PPC::<span class='error' title="no member named &apos;LFSX&apos; in namespace &apos;llvm::PPC&apos;">LFSX</span>;   ImmToIdxMap[PPC::<span class='error' title="no member named &apos;LFD&apos; in namespace &apos;llvm::PPC&apos;">LFD</span>]  = PPC::<span class='error' title="no member named &apos;LFDX&apos; in namespace &apos;llvm::PPC&apos;">LFDX</span>;</td></tr>
<tr><th id="90">90</th><td>  ImmToIdxMap[PPC::<span class='error' title="no member named &apos;STH&apos; in namespace &apos;llvm::PPC&apos;">STH</span>]  = PPC::<span class='error' title="no member named &apos;STHX&apos; in namespace &apos;llvm::PPC&apos;">STHX</span>;   ImmToIdxMap[PPC::<span class='error' title="no member named &apos;STW&apos; in namespace &apos;llvm::PPC&apos;">STW</span>]  = PPC::<span class='error' title="no member named &apos;STWX&apos; in namespace &apos;llvm::PPC&apos;">STWX</span>;</td></tr>
<tr><th id="91">91</th><td>  ImmToIdxMap[PPC::<span class='error' title="no member named &apos;STFS&apos; in namespace &apos;llvm::PPC&apos;">STFS</span>] = PPC::<span class='error' title="no member named &apos;STFSX&apos; in namespace &apos;llvm::PPC&apos;">STFSX</span>;  ImmToIdxMap[PPC::<span class='error' title="no member named &apos;STFD&apos; in namespace &apos;llvm::PPC&apos;">STFD</span>] = PPC::<span class='error' title="no member named &apos;STFDX&apos; in namespace &apos;llvm::PPC&apos;">STFDX</span>;</td></tr>
<tr><th id="92">92</th><td>  ImmToIdxMap[PPC::<span class='error' title="no member named &apos;ADDI&apos; in namespace &apos;llvm::PPC&apos;">ADDI</span>] = PPC::<span class='error' title="no member named &apos;ADD4&apos; in namespace &apos;llvm::PPC&apos;">ADD4</span>;</td></tr>
<tr><th id="93">93</th><td>  ImmToIdxMap[<span class='error' title="no member named &apos;LWA_32&apos; in namespace &apos;llvm::PPC&apos;; did you mean &apos;Lo_32&apos;?">PPC</span>::LWA_32] = PPC::<span class='error' title="no member named &apos;LWAX_32&apos; in namespace &apos;llvm::PPC&apos;">LWAX_32</span>;</td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td>  <i>// 64-bit</i></td></tr>
<tr><th id="96">96</th><td>  ImmToIdxMap[PPC::<span class='error' title="no member named &apos;LHA8&apos; in namespace &apos;llvm::PPC&apos;">LHA8</span>] = PPC::<span class='error' title="no member named &apos;LHAX8&apos; in namespace &apos;llvm::PPC&apos;">LHAX8</span>; ImmToIdxMap[PPC::<span class='error' title="no member named &apos;LBZ8&apos; in namespace &apos;llvm::PPC&apos;">LBZ8</span>] = PPC::<span class='error' title="no member named &apos;LBZX8&apos; in namespace &apos;llvm::PPC&apos;">LBZX8</span>;</td></tr>
<tr><th id="97">97</th><td>  ImmToIdxMap[PPC::<span class='error' title="no member named &apos;LHZ8&apos; in namespace &apos;llvm::PPC&apos;">LHZ8</span>] = PPC::<span class='error' title="no member named &apos;LHZX8&apos; in namespace &apos;llvm::PPC&apos;">LHZX8</span>; ImmToIdxMap[PPC::<span class='error' title="no member named &apos;LWZ8&apos; in namespace &apos;llvm::PPC&apos;">LWZ8</span>] = PPC::<span class='error' title="no member named &apos;LWZX8&apos; in namespace &apos;llvm::PPC&apos;">LWZX8</span>;</td></tr>
<tr><th id="98">98</th><td>  ImmToIdxMap[PPC::<span class='error' title="no member named &apos;STB8&apos; in namespace &apos;llvm::PPC&apos;">STB8</span>] = PPC::<span class='error' title="no member named &apos;STBX8&apos; in namespace &apos;llvm::PPC&apos;">STBX8</span>; ImmToIdxMap[PPC::<span class='error' title="no member named &apos;STH8&apos; in namespace &apos;llvm::PPC&apos;">STH8</span>] = PPC::<span class='error' title="no member named &apos;STHX8&apos; in namespace &apos;llvm::PPC&apos;">STHX8</span>;</td></tr>
<tr><th id="99">99</th><td>  ImmToIdxMap[PPC::<span class='error' title="no member named &apos;STW8&apos; in namespace &apos;llvm::PPC&apos;">STW8</span>] = PPC::<span class='error' title="no member named &apos;STWX8&apos; in namespace &apos;llvm::PPC&apos;">STWX8</span>; ImmToIdxMap[PPC::<span class='error' title="no member named &apos;STDU&apos; in namespace &apos;llvm::PPC&apos;">STDU</span>] = PPC::<span class='error' title="no member named &apos;STDUX&apos; in namespace &apos;llvm::PPC&apos;">STDUX</span>;</td></tr>
<tr><th id="100">100</th><td>  ImmToIdxMap[PPC::<span class='error' title="no member named &apos;ADDI8&apos; in namespace &apos;llvm::PPC&apos;">ADDI8</span>] = PPC::<span class='error' title="no member named &apos;ADD8&apos; in namespace &apos;llvm::PPC&apos;">ADD8</span>;</td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td>  <i>// VSX</i></td></tr>
<tr><th id="103">103</th><td>  ImmToIdxMap[PPC::<span class='error' title="no member named &apos;DFLOADf32&apos; in namespace &apos;llvm::PPC&apos;">DFLOADf32</span>] = PPC::<span class='error' title="no member named &apos;LXSSPX&apos; in namespace &apos;llvm::PPC&apos;">LXSSPX</span>;</td></tr>
<tr><th id="104">104</th><td>  ImmToIdxMap[PPC::<span class='error' title="no member named &apos;DFLOADf64&apos; in namespace &apos;llvm::PPC&apos;">DFLOADf64</span>] = PPC::<span class='error' title="no member named &apos;LXSDX&apos; in namespace &apos;llvm::PPC&apos;">LXSDX</span>;</td></tr>
<tr><th id="105">105</th><td>  ImmToIdxMap[PPC::<span class='error' title="no member named &apos;SPILLTOVSR_LD&apos; in namespace &apos;llvm::PPC&apos;">SPILLTOVSR_LD</span>] = PPC::<span class='error' title="no member named &apos;SPILLTOVSR_LDX&apos; in namespace &apos;llvm::PPC&apos;">SPILLTOVSR_LDX</span>;</td></tr>
<tr><th id="106">106</th><td>  ImmToIdxMap[PPC::<span class='error' title="no member named &apos;SPILLTOVSR_ST&apos; in namespace &apos;llvm::PPC&apos;">SPILLTOVSR_ST</span>] = PPC::<span class='error' title="no member named &apos;SPILLTOVSR_STX&apos; in namespace &apos;llvm::PPC&apos;">SPILLTOVSR_STX</span>;</td></tr>
<tr><th id="107">107</th><td>  ImmToIdxMap[PPC::<span class='error' title="no member named &apos;DFSTOREf32&apos; in namespace &apos;llvm::PPC&apos;">DFSTOREf32</span>] = PPC::<span class='error' title="no member named &apos;STXSSPX&apos; in namespace &apos;llvm::PPC&apos;">STXSSPX</span>;</td></tr>
<tr><th id="108">108</th><td>  ImmToIdxMap[PPC::<span class='error' title="no member named &apos;DFSTOREf64&apos; in namespace &apos;llvm::PPC&apos;">DFSTOREf64</span>] = PPC::<span class='error' title="no member named &apos;STXSDX&apos; in namespace &apos;llvm::PPC&apos;">STXSDX</span>;</td></tr>
<tr><th id="109">109</th><td>  ImmToIdxMap[PPC::<span class='error' title="no member named &apos;LXV&apos; in namespace &apos;llvm::PPC&apos;">LXV</span>] = PPC::<span class='error' title="no member named &apos;LXVX&apos; in namespace &apos;llvm::PPC&apos;">LXVX</span>;</td></tr>
<tr><th id="110">110</th><td>  ImmToIdxMap[PPC::<span class='error' title="no member named &apos;LXSD&apos; in namespace &apos;llvm::PPC&apos;">LXSD</span>] = PPC::<span class='error' title="no member named &apos;LXSDX&apos; in namespace &apos;llvm::PPC&apos;">LXSDX</span>;</td></tr>
<tr><th id="111">111</th><td>  ImmToIdxMap[PPC::<span class='error' title="no member named &apos;LXSSP&apos; in namespace &apos;llvm::PPC&apos;">LXSSP</span>] = PPC::<span class='error' title="no member named &apos;LXSSPX&apos; in namespace &apos;llvm::PPC&apos;">LXSSPX</span>;</td></tr>
<tr><th id="112">112</th><td>  ImmToIdxMap[PPC::<span class='error' title="no member named &apos;STXV&apos; in namespace &apos;llvm::PPC&apos;">STXV</span>] = PPC::<span class='error' title="no member named &apos;STXVX&apos; in namespace &apos;llvm::PPC&apos;">STXVX</span>;</td></tr>
<tr><th id="113">113</th><td>  ImmToIdxMap[PPC::<span class='error' title="no member named &apos;STXSD&apos; in namespace &apos;llvm::PPC&apos;">STXSD</span>] = PPC::<span class='error' title="no member named &apos;STXSDX&apos; in namespace &apos;llvm::PPC&apos;">STXSDX</span>;</td></tr>
<tr><th id="114">114</th><td>  ImmToIdxMap[PPC::<span class='error' title="no member named &apos;STXSSP&apos; in namespace &apos;llvm::PPC&apos;">STXSSP</span>] = PPC::<span class='error' title="no member named &apos;STXSSPX&apos; in namespace &apos;llvm::PPC&apos;">STXSSPX</span>;</td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td>  <i>// SPE</i></td></tr>
<tr><th id="117">117</th><td>  ImmToIdxMap[PPC::<span class='error' title="no member named &apos;EVLDD&apos; in namespace &apos;llvm::PPC&apos;">EVLDD</span>] = PPC::<span class='error' title="no member named &apos;EVLDDX&apos; in namespace &apos;llvm::PPC&apos;">EVLDDX</span>;</td></tr>
<tr><th id="118">118</th><td>  ImmToIdxMap[PPC::<span class='error' title="no member named &apos;EVSTDD&apos; in namespace &apos;llvm::PPC&apos;">EVSTDD</span>] = PPC::<span class='error' title="no member named &apos;EVSTDDX&apos; in namespace &apos;llvm::PPC&apos;">EVSTDDX</span>;</td></tr>
<tr><th id="119">119</th><td>  ImmToIdxMap[PPC::<span class='error' title="no member named &apos;SPESTW&apos; in namespace &apos;llvm::PPC&apos;">SPESTW</span>] = PPC::<span class='error' title="no member named &apos;SPESTWX&apos; in namespace &apos;llvm::PPC&apos;">SPESTWX</span>;</td></tr>
<tr><th id="120">120</th><td>  ImmToIdxMap[PPC::<span class='error' title="no member named &apos;SPELWZ&apos; in namespace &apos;llvm::PPC&apos;">SPELWZ</span>] = PPC::<span class='error' title="no member named &apos;SPELWZX&apos; in namespace &apos;llvm::PPC&apos;">SPELWZX</span>;</td></tr>
<tr><th id="121">121</th><td>}</td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td><i class="doc">/// getPointerRegClass - Return the register class to use to hold pointers.</i></td></tr>
<tr><th id="124">124</th><td><i class="doc">/// This is used for addressing modes.</i></td></tr>
<tr><th id="125">125</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="126">126</th><td><a class="type" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo" title='llvm::PPCRegisterInfo' data-ref="llvm::PPCRegisterInfo">PPCRegisterInfo</a>::<span class='error' title="out-of-line definition of &apos;getPointerRegClass&apos; does not match any declaration in &apos;llvm::PPCRegisterInfo&apos;"><dfn class="decl def" id="_ZNK4llvm15PPCRegisterInfo18getPointerRegClassERKNS_15MachineFunctionEj" title='llvm::PPCRegisterInfo::getPointerRegClass' data-ref="_ZNK4llvm15PPCRegisterInfo18getPointerRegClassERKNS_15MachineFunctionEj">getPointerRegClass</dfn></span>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="3MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="3MF">MF</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="4Kind" title='Kind' data-type='unsigned int' data-ref="4Kind">Kind</dfn>)</td></tr>
<tr><th id="127">127</th><td>                                                                       <em>const</em> {</td></tr>
<tr><th id="128">128</th><td>  <i>// Note that PPCInstrInfo::FoldImmediate also directly uses this Kind value</i></td></tr>
<tr><th id="129">129</th><td><i>  // when it checks for ZERO folding.</i></td></tr>
<tr><th id="130">130</th><td>  <b>if</b> (<a class="local col4 ref" href="#4Kind" title='Kind' data-ref="4Kind">Kind</a> == <var>1</var>) {</td></tr>
<tr><th id="131">131</th><td>    <b>if</b> (TM.isPPC64())</td></tr>
<tr><th id="132">132</th><td>      <b>return</b> &amp;PPC::<span class='error' title="no member named &apos;G8RC_NOX0RegClass&apos; in namespace &apos;llvm::PPC&apos;">G8RC_NOX0RegClass</span>;</td></tr>
<tr><th id="133">133</th><td>    <b>return</b> &amp;PPC::<span class='error' title="no member named &apos;GPRC_NOR0RegClass&apos; in namespace &apos;llvm::PPC&apos;">GPRC_NOR0RegClass</span>;</td></tr>
<tr><th id="134">134</th><td>  }</td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td>  <b>if</b> (TM.isPPC64())</td></tr>
<tr><th id="137">137</th><td>    <b>return</b> &amp;PPC::<span class='error' title="no member named &apos;G8RCRegClass&apos; in namespace &apos;llvm::PPC&apos;">G8RCRegClass</span>;</td></tr>
<tr><th id="138">138</th><td>  <b>return</b> &amp;PPC::<span class='error' title="no member named &apos;GPRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">GPRCRegClass</span>;</td></tr>
<tr><th id="139">139</th><td>}</td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td><em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a>*</td></tr>
<tr><th id="142">142</th><td><a class="type" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo" title='llvm::PPCRegisterInfo' data-ref="llvm::PPCRegisterInfo">PPCRegisterInfo</a>::<span class='error' title="out-of-line definition of &apos;getCalleeSavedRegs&apos; does not match any declaration in &apos;llvm::PPCRegisterInfo&apos;"><dfn class="decl def" id="_ZNK4llvm15PPCRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE" title='llvm::PPCRegisterInfo::getCalleeSavedRegs' data-ref="_ZNK4llvm15PPCRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE">getCalleeSavedRegs</dfn></span>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col5 decl" id="5MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="5MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="143">143</th><td>  <em>const</em> <a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget">PPCSubtarget</a> &amp;<dfn class="local col6 decl" id="6Subtarget" title='Subtarget' data-type='const llvm::PPCSubtarget &amp;' data-ref="6Subtarget">Subtarget</dfn> = <a class="local col5 ref" href="#5MF" title='MF' data-ref="5MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget">PPCSubtarget</a>&gt;();</td></tr>
<tr><th id="144">144</th><td>  <b>if</b> (<a class="local col5 ref" href="#5MF" title='MF' data-ref="5MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>() == <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AnyReg" title='llvm::CallingConv::AnyReg' data-ref="llvm::CallingConv::AnyReg">AnyReg</a>) {</td></tr>
<tr><th id="145">145</th><td>    <b>if</b> (Subtarget.hasVSX())</td></tr>
<tr><th id="146">146</th><td>      <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_64_AllRegs_VSX_SaveList&apos;">CSR_64_AllRegs_VSX_SaveList</span>;</td></tr>
<tr><th id="147">147</th><td>    <b>if</b> (Subtarget.hasAltivec())</td></tr>
<tr><th id="148">148</th><td>      <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_64_AllRegs_Altivec_SaveList&apos;">CSR_64_AllRegs_Altivec_SaveList</span>;</td></tr>
<tr><th id="149">149</th><td>    <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_64_AllRegs_SaveList&apos;">CSR_64_AllRegs_SaveList</span>;</td></tr>
<tr><th id="150">150</th><td>  }</td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td>  <b>if</b> (Subtarget.isDarwinABI())</td></tr>
<tr><th id="153">153</th><td>    <b>return</b> TM.isPPC64()</td></tr>
<tr><th id="154">154</th><td>               ? (Subtarget.hasAltivec() ? <span class='error' title="use of undeclared identifier &apos;CSR_Darwin64_Altivec_SaveList&apos;">CSR_Darwin64_Altivec_SaveList</span></td></tr>
<tr><th id="155">155</th><td>                                         : <span class='error' title="use of undeclared identifier &apos;CSR_Darwin64_SaveList&apos;">CSR_Darwin64_SaveList</span>)</td></tr>
<tr><th id="156">156</th><td>               : (Subtarget.hasAltivec() ? <span class='error' title="use of undeclared identifier &apos;CSR_Darwin32_Altivec_SaveList&apos;">CSR_Darwin32_Altivec_SaveList</span></td></tr>
<tr><th id="157">157</th><td>                                         : <span class='error' title="use of undeclared identifier &apos;CSR_Darwin32_SaveList&apos;">CSR_Darwin32_SaveList</span>);</td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td>  <b>if</b> (TM.isPPC64() &amp;&amp; MF-&gt;getInfo&lt;PPCFunctionInfo&gt;()-&gt;isSplitCSR())</td></tr>
<tr><th id="160">160</th><td>    <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_SRV464_TLS_PE_SaveList&apos;">CSR_SRV464_TLS_PE_SaveList</span>;</td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td>  <b>if</b> (Subtarget.hasSPE())</td></tr>
<tr><th id="163">163</th><td>    <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_SVR432_SPE_SaveList&apos;">CSR_SVR432_SPE_SaveList</span>;</td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td>  <i>// On PPC64, we might need to save r2 (but only if it is not reserved).</i></td></tr>
<tr><th id="166">166</th><td>  <em>bool</em> <dfn class="local col7 decl" id="7SaveR2" title='SaveR2' data-type='bool' data-ref="7SaveR2">SaveR2</dfn> = MF-&gt;getRegInfo().isAllocatable(PPC::<span class='error' title="no member named &apos;X2&apos; in namespace &apos;llvm::PPC&apos;">X2</span>);</td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td>  <b>if</b> (<a class="local col5 ref" href="#5MF" title='MF' data-ref="5MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>() == <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::Cold" title='llvm::CallingConv::Cold' data-ref="llvm::CallingConv::Cold">Cold</a>) {</td></tr>
<tr><th id="169">169</th><td>    <b>return</b> TM.isPPC64()</td></tr>
<tr><th id="170">170</th><td>               ? (Subtarget.hasAltivec()</td></tr>
<tr><th id="171">171</th><td>                      ? (SaveR2 ? <span class='error' title="use of undeclared identifier &apos;CSR_SVR64_ColdCC_R2_Altivec_SaveList&apos;">CSR_SVR64_ColdCC_R2_Altivec_SaveList</span></td></tr>
<tr><th id="172">172</th><td>                                : <span class='error' title="use of undeclared identifier &apos;CSR_SVR64_ColdCC_Altivec_SaveList&apos;">CSR_SVR64_ColdCC_Altivec_SaveList</span>)</td></tr>
<tr><th id="173">173</th><td>                      : (SaveR2 ? <span class='error' title="use of undeclared identifier &apos;CSR_SVR64_ColdCC_R2_SaveList&apos;">CSR_SVR64_ColdCC_R2_SaveList</span></td></tr>
<tr><th id="174">174</th><td>                                : <span class='error' title="use of undeclared identifier &apos;CSR_SVR64_ColdCC_SaveList&apos;">CSR_SVR64_ColdCC_SaveList</span>))</td></tr>
<tr><th id="175">175</th><td>               : (Subtarget.hasAltivec() ? <span class='error' title="use of undeclared identifier &apos;CSR_SVR32_ColdCC_Altivec_SaveList&apos;">CSR_SVR32_ColdCC_Altivec_SaveList</span></td></tr>
<tr><th id="176">176</th><td>                                         : <span class='error' title="use of undeclared identifier &apos;CSR_SVR32_ColdCC_SaveList&apos;">CSR_SVR32_ColdCC_SaveList</span>);</td></tr>
<tr><th id="177">177</th><td>  }</td></tr>
<tr><th id="178">178</th><td></td></tr>
<tr><th id="179">179</th><td>  <b>return</b> TM.isPPC64()</td></tr>
<tr><th id="180">180</th><td>             ? (Subtarget.hasAltivec()</td></tr>
<tr><th id="181">181</th><td>                    ? (SaveR2 ? <span class='error' title="use of undeclared identifier &apos;CSR_SVR464_R2_Altivec_SaveList&apos;">CSR_SVR464_R2_Altivec_SaveList</span></td></tr>
<tr><th id="182">182</th><td>                              : <span class='error' title="use of undeclared identifier &apos;CSR_SVR464_Altivec_SaveList&apos;">CSR_SVR464_Altivec_SaveList</span>)</td></tr>
<tr><th id="183">183</th><td>                    : (SaveR2 ? <span class='error' title="use of undeclared identifier &apos;CSR_SVR464_R2_SaveList&apos;">CSR_SVR464_R2_SaveList</span> : <span class='error' title="use of undeclared identifier &apos;CSR_SVR464_SaveList&apos;">CSR_SVR464_SaveList</span>))</td></tr>
<tr><th id="184">184</th><td>             : (Subtarget.hasAltivec() ? <span class='error' title="use of undeclared identifier &apos;CSR_SVR432_Altivec_SaveList&apos;">CSR_SVR432_Altivec_SaveList</span></td></tr>
<tr><th id="185">185</th><td>                                       : <span class='error' title="use of undeclared identifier &apos;CSR_SVR432_SaveList&apos;">CSR_SVR432_SaveList</span>);</td></tr>
<tr><th id="186">186</th><td>}</td></tr>
<tr><th id="187">187</th><td></td></tr>
<tr><th id="188">188</th><td><em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> *</td></tr>
<tr><th id="189">189</th><td><a class="type" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo" title='llvm::PPCRegisterInfo' data-ref="llvm::PPCRegisterInfo">PPCRegisterInfo</a>::<span class='error' title="out-of-line definition of &apos;getCalleeSavedRegsViaCopy&apos; does not match any declaration in &apos;llvm::PPCRegisterInfo&apos;"><dfn class="decl def" id="_ZNK4llvm15PPCRegisterInfo25getCalleeSavedRegsViaCopyEPKNS_15MachineFunctionE" title='llvm::PPCRegisterInfo::getCalleeSavedRegsViaCopy' data-ref="_ZNK4llvm15PPCRegisterInfo25getCalleeSavedRegsViaCopyEPKNS_15MachineFunctionE">getCalleeSavedRegsViaCopy</dfn></span>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col8 decl" id="8MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="8MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="190">190</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MF &amp;&amp; &quot;Invalid MachineFunction pointer.&quot;) ? void (0) : __assert_fail (&quot;MF &amp;&amp; \&quot;Invalid MachineFunction pointer.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCRegisterInfo.cpp&quot;, 190, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#8MF" title='MF' data-ref="8MF">MF</a> &amp;&amp; <q>"Invalid MachineFunction pointer."</q>);</td></tr>
<tr><th id="191">191</th><td>  <em>const</em> <a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget">PPCSubtarget</a> &amp;<dfn class="local col9 decl" id="9Subtarget" title='Subtarget' data-type='const llvm::PPCSubtarget &amp;' data-ref="9Subtarget">Subtarget</dfn> = <a class="local col8 ref" href="#8MF" title='MF' data-ref="8MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget">PPCSubtarget</a>&gt;();</td></tr>
<tr><th id="192">192</th><td>  <b>if</b> (<a class="local col9 ref" href="#9Subtarget" title='Subtarget' data-ref="9Subtarget">Subtarget</a>.<a class="ref" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget11isDarwinABIEv" title='llvm::PPCSubtarget::isDarwinABI' data-ref="_ZNK4llvm12PPCSubtarget11isDarwinABIEv">isDarwinABI</a>())</td></tr>
<tr><th id="193">193</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="194">194</th><td>  <b>if</b> (!<a class="member" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo::TM" title='llvm::PPCRegisterInfo::TM' data-ref="llvm::PPCRegisterInfo::TM">TM</a>.<a class="ref" href="PPCTargetMachine.h.html#_ZNK4llvm16PPCTargetMachine7isPPC64Ev" title='llvm::PPCTargetMachine::isPPC64' data-ref="_ZNK4llvm16PPCTargetMachine7isPPC64Ev">isPPC64</a>())</td></tr>
<tr><th id="195">195</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="196">196</th><td>  <b>if</b> (<a class="local col8 ref" href="#8MF" title='MF' data-ref="8MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>() != <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::CXX_FAST_TLS" title='llvm::CallingConv::CXX_FAST_TLS' data-ref="llvm::CallingConv::CXX_FAST_TLS">CXX_FAST_TLS</a>)</td></tr>
<tr><th id="197">197</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="198">198</th><td>  <b>if</b> (!<a class="local col8 ref" href="#8MF" title='MF' data-ref="8MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZNK4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="PPCMachineFunctionInfo.h.html#llvm::PPCFunctionInfo" title='llvm::PPCFunctionInfo' data-ref="llvm::PPCFunctionInfo">PPCFunctionInfo</a>&gt;()-&gt;<a class="ref" href="PPCMachineFunctionInfo.h.html#_ZNK4llvm15PPCFunctionInfo10isSplitCSREv" title='llvm::PPCFunctionInfo::isSplitCSR' data-ref="_ZNK4llvm15PPCFunctionInfo10isSplitCSREv">isSplitCSR</a>())</td></tr>
<tr><th id="199">199</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="200">200</th><td></td></tr>
<tr><th id="201">201</th><td>  <i>// On PPC64, we might need to save r2 (but only if it is not reserved).</i></td></tr>
<tr><th id="202">202</th><td>  <em>bool</em> <dfn class="local col0 decl" id="10SaveR2" title='SaveR2' data-type='bool' data-ref="10SaveR2">SaveR2</dfn> = !getReservedRegs(*MF).test(PPC::<span class='error' title="no member named &apos;X2&apos; in namespace &apos;llvm::PPC&apos;">X2</span>);</td></tr>
<tr><th id="203">203</th><td>  <b>if</b> (Subtarget.hasAltivec())</td></tr>
<tr><th id="204">204</th><td>    <b>return</b> SaveR2</td></tr>
<tr><th id="205">205</th><td>      ? <span class='error' title="use of undeclared identifier &apos;CSR_SVR464_R2_Altivec_ViaCopy_SaveList&apos;">CSR_SVR464_R2_Altivec_ViaCopy_SaveList</span></td></tr>
<tr><th id="206">206</th><td>      : <span class='error' title="use of undeclared identifier &apos;CSR_SVR464_Altivec_ViaCopy_SaveList&apos;">CSR_SVR464_Altivec_ViaCopy_SaveList</span>;</td></tr>
<tr><th id="207">207</th><td>  <b>else</b></td></tr>
<tr><th id="208">208</th><td>    <b>return</b> SaveR2</td></tr>
<tr><th id="209">209</th><td>      ? <span class='error' title="use of undeclared identifier &apos;CSR_SVR464_R2_ViaCopy_SaveList&apos;">CSR_SVR464_R2_ViaCopy_SaveList</span></td></tr>
<tr><th id="210">210</th><td>      : <span class='error' title="use of undeclared identifier &apos;CSR_SVR464_ViaCopy_SaveList&apos;">CSR_SVR464_ViaCopy_SaveList</span>;</td></tr>
<tr><th id="211">211</th><td>}</td></tr>
<tr><th id="212">212</th><td></td></tr>
<tr><th id="213">213</th><td><em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *</td></tr>
<tr><th id="214">214</th><td><a class="type" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo" title='llvm::PPCRegisterInfo' data-ref="llvm::PPCRegisterInfo">PPCRegisterInfo</a>::<span class='error' title="out-of-line definition of &apos;getCallPreservedMask&apos; does not match any declaration in &apos;llvm::PPCRegisterInfo&apos;"><dfn class="decl def" id="_ZNK4llvm15PPCRegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj" title='llvm::PPCRegisterInfo::getCallPreservedMask' data-ref="_ZNK4llvm15PPCRegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj">getCallPreservedMask</dfn></span>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="11MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="11MF">MF</dfn>,</td></tr>
<tr><th id="215">215</th><td>                                      <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col2 decl" id="12CC" title='CC' data-type='CallingConv::ID' data-ref="12CC">CC</dfn>) <em>const</em> {</td></tr>
<tr><th id="216">216</th><td>  <em>const</em> <a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget">PPCSubtarget</a> &amp;<dfn class="local col3 decl" id="13Subtarget" title='Subtarget' data-type='const llvm::PPCSubtarget &amp;' data-ref="13Subtarget">Subtarget</dfn> = <a class="local col1 ref" href="#11MF" title='MF' data-ref="11MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget">PPCSubtarget</a>&gt;();</td></tr>
<tr><th id="217">217</th><td>  <b>if</b> (<a class="local col2 ref" href="#12CC" title='CC' data-ref="12CC">CC</a> == <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AnyReg" title='llvm::CallingConv::AnyReg' data-ref="llvm::CallingConv::AnyReg">AnyReg</a>) {</td></tr>
<tr><th id="218">218</th><td>    <b>if</b> (Subtarget.hasVSX())</td></tr>
<tr><th id="219">219</th><td>      <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_64_AllRegs_VSX_RegMask&apos;">CSR_64_AllRegs_VSX_RegMask</span>;</td></tr>
<tr><th id="220">220</th><td>    <b>if</b> (Subtarget.hasAltivec())</td></tr>
<tr><th id="221">221</th><td>      <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_64_AllRegs_Altivec_RegMask&apos;">CSR_64_AllRegs_Altivec_RegMask</span>;</td></tr>
<tr><th id="222">222</th><td>    <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_64_AllRegs_RegMask&apos;">CSR_64_AllRegs_RegMask</span>;</td></tr>
<tr><th id="223">223</th><td>  }</td></tr>
<tr><th id="224">224</th><td></td></tr>
<tr><th id="225">225</th><td>  <b>if</b> (Subtarget.isDarwinABI())</td></tr>
<tr><th id="226">226</th><td>    <b>return</b> TM.isPPC64() ? (Subtarget.hasAltivec() ? <span class='error' title="use of undeclared identifier &apos;CSR_Darwin64_Altivec_RegMask&apos;">CSR_Darwin64_Altivec_RegMask</span></td></tr>
<tr><th id="227">227</th><td>                                                  : <span class='error' title="use of undeclared identifier &apos;CSR_Darwin64_RegMask&apos;">CSR_Darwin64_RegMask</span>)</td></tr>
<tr><th id="228">228</th><td>                        : (Subtarget.hasAltivec() ? <span class='error' title="use of undeclared identifier &apos;CSR_Darwin32_Altivec_RegMask&apos;">CSR_Darwin32_Altivec_RegMask</span></td></tr>
<tr><th id="229">229</th><td>                                                  : <span class='error' title="use of undeclared identifier &apos;CSR_Darwin32_RegMask&apos;">CSR_Darwin32_RegMask</span>);</td></tr>
<tr><th id="230">230</th><td>  <b>if</b> (<a class="local col3 ref" href="#13Subtarget" title='Subtarget' data-ref="13Subtarget">Subtarget</a>.<a class="ref" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget8isAIXABIEv" title='llvm::PPCSubtarget::isAIXABI' data-ref="_ZNK4llvm12PPCSubtarget8isAIXABIEv">isAIXABI</a>()) {</td></tr>
<tr><th id="231">231</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!Subtarget.hasAltivec() &amp;&amp; &quot;Altivec is not implemented on AIX yet.&quot;) ? void (0) : __assert_fail (&quot;!Subtarget.hasAltivec() &amp;&amp; \&quot;Altivec is not implemented on AIX yet.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCRegisterInfo.cpp&quot;, 231, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col3 ref" href="#13Subtarget" title='Subtarget' data-ref="13Subtarget">Subtarget</a>.<a class="ref" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget10hasAltivecEv" title='llvm::PPCSubtarget::hasAltivec' data-ref="_ZNK4llvm12PPCSubtarget10hasAltivecEv">hasAltivec</a>() &amp;&amp; <q>"Altivec is not implemented on AIX yet."</q>);</td></tr>
<tr><th id="232">232</th><td>    <b>return</b> TM.isPPC64() ? <span class='error' title="use of undeclared identifier &apos;CSR_AIX64_RegMask&apos;">CSR_AIX64_RegMask</span> : <span class='error' title="use of undeclared identifier &apos;CSR_AIX32_RegMask&apos;">CSR_AIX32_RegMask</span>;</td></tr>
<tr><th id="233">233</th><td>  }</td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td>  <b>if</b> (<a class="local col2 ref" href="#12CC" title='CC' data-ref="12CC">CC</a> == <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::Cold" title='llvm::CallingConv::Cold' data-ref="llvm::CallingConv::Cold">Cold</a>) {</td></tr>
<tr><th id="236">236</th><td>    <b>return</b> TM.isPPC64() ? (Subtarget.hasAltivec() ? <span class='error' title="use of undeclared identifier &apos;CSR_SVR64_ColdCC_Altivec_RegMask&apos;">CSR_SVR64_ColdCC_Altivec_RegMask</span></td></tr>
<tr><th id="237">237</th><td>                                                  : <span class='error' title="use of undeclared identifier &apos;CSR_SVR64_ColdCC_RegMask&apos;">CSR_SVR64_ColdCC_RegMask</span>)</td></tr>
<tr><th id="238">238</th><td>                        : (Subtarget.hasAltivec() ? <span class='error' title="use of undeclared identifier &apos;CSR_SVR32_ColdCC_Altivec_RegMask&apos;">CSR_SVR32_ColdCC_Altivec_RegMask</span></td></tr>
<tr><th id="239">239</th><td>                                                  : <span class='error' title="use of undeclared identifier &apos;CSR_SVR32_ColdCC_RegMask&apos;">CSR_SVR32_ColdCC_RegMask</span>);</td></tr>
<tr><th id="240">240</th><td>  }</td></tr>
<tr><th id="241">241</th><td></td></tr>
<tr><th id="242">242</th><td>  <b>return</b> TM.isPPC64() ? (Subtarget.hasAltivec() ? <span class='error' title="use of undeclared identifier &apos;CSR_SVR464_Altivec_RegMask&apos;">CSR_SVR464_Altivec_RegMask</span></td></tr>
<tr><th id="243">243</th><td>                                                : <span class='error' title="use of undeclared identifier &apos;CSR_SVR464_RegMask&apos;">CSR_SVR464_RegMask</span>)</td></tr>
<tr><th id="244">244</th><td>                      : (Subtarget.hasAltivec() ? <span class='error' title="use of undeclared identifier &apos;CSR_SVR432_Altivec_RegMask&apos;">CSR_SVR432_Altivec_RegMask</span></td></tr>
<tr><th id="245">245</th><td>                                                : <span class='error' title="use of undeclared identifier &apos;CSR_SVR432_RegMask&apos;">CSR_SVR432_RegMask</span>);</td></tr>
<tr><th id="246">246</th><td>}</td></tr>
<tr><th id="247">247</th><td></td></tr>
<tr><th id="248">248</th><td><em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a>*</td></tr>
<tr><th id="249">249</th><td><a class="type" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo" title='llvm::PPCRegisterInfo' data-ref="llvm::PPCRegisterInfo">PPCRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm15PPCRegisterInfo18getNoPreservedMaskEv" title='llvm::PPCRegisterInfo::getNoPreservedMask' data-ref="_ZNK4llvm15PPCRegisterInfo18getNoPreservedMaskEv">getNoPreservedMask</dfn>() <em>const</em> {</td></tr>
<tr><th id="250">250</th><td>  <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_NoRegs_RegMask&apos;">CSR_NoRegs_RegMask</span>;</td></tr>
<tr><th id="251">251</th><td>}</td></tr>
<tr><th id="252">252</th><td></td></tr>
<tr><th id="253">253</th><td><em>void</em> <a class="type" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo" title='llvm::PPCRegisterInfo' data-ref="llvm::PPCRegisterInfo">PPCRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm15PPCRegisterInfo25adjustStackMapLiveOutMaskEPj" title='llvm::PPCRegisterInfo::adjustStackMapLiveOutMask' data-ref="_ZNK4llvm15PPCRegisterInfo25adjustStackMapLiveOutMaskEPj">adjustStackMapLiveOutMask</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *<dfn class="local col4 decl" id="14Mask" title='Mask' data-type='uint32_t *' data-ref="14Mask">Mask</dfn>) <em>const</em> {</td></tr>
<tr><th id="254">254</th><td>  <b>for</b> (<em>unsigned</em> PseudoReg : {PPC::<span class='error' title="no member named &apos;ZERO&apos; in namespace &apos;llvm::PPC&apos;">ZERO</span>, PPC::<span class='error' title="no member named &apos;ZERO8&apos; in namespace &apos;llvm::PPC&apos;">ZERO8</span>, PPC::<span class='error' title="no member named &apos;RM&apos; in namespace &apos;llvm::PPC&apos;">RM</span>})</td></tr>
<tr><th id="255">255</th><td>    Mask[PseudoReg / <var>32</var>] &amp;= ~(<var>1u</var> &lt;&lt; (PseudoReg % <var>32</var>));</td></tr>
<tr><th id="256">256</th><td>}</td></tr>
<tr><th id="257">257</th><td></td></tr>
<tr><th id="258">258</th><td><a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <a class="type" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo" title='llvm::PPCRegisterInfo' data-ref="llvm::PPCRegisterInfo">PPCRegisterInfo</a>::<span class='error' title="out-of-line definition of &apos;getReservedRegs&apos; does not match any declaration in &apos;llvm::PPCRegisterInfo&apos;"><dfn class="decl def" id="_ZNK4llvm15PPCRegisterInfo15getReservedRegsERKNS_15MachineFunctionE" title='llvm::PPCRegisterInfo::getReservedRegs' data-ref="_ZNK4llvm15PPCRegisterInfo15getReservedRegsERKNS_15MachineFunctionE">getReservedRegs</dfn></span>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="15MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="15MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="259">259</th><td>  <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="local col6 decl" id="16Reserved" title='Reserved' data-type='llvm::BitVector' data-ref="16Reserved">Reserved</dfn>(<span class='error' title="use of undeclared identifier &apos;getNumRegs&apos;">getNumRegs</span>());</td></tr>
<tr><th id="260">260</th><td>  <em>const</em> <a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget">PPCSubtarget</a> &amp;<dfn class="local col7 decl" id="17Subtarget" title='Subtarget' data-type='const llvm::PPCSubtarget &amp;' data-ref="17Subtarget">Subtarget</dfn> = <a class="local col5 ref" href="#15MF" title='MF' data-ref="15MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget">PPCSubtarget</a>&gt;();</td></tr>
<tr><th id="261">261</th><td>  <em>const</em> <a class="type" href="PPCFrameLowering.h.html#llvm::PPCFrameLowering" title='llvm::PPCFrameLowering' data-ref="llvm::PPCFrameLowering">PPCFrameLowering</a> *<dfn class="local col8 decl" id="18TFI" title='TFI' data-type='const llvm::PPCFrameLowering *' data-ref="18TFI">TFI</dfn> = <span class='error' title="use of undeclared identifier &apos;getFrameLowering&apos;">getFrameLowering</span>(MF);</td></tr>
<tr><th id="262">262</th><td></td></tr>
<tr><th id="263">263</th><td>  <i>// The ZERO register is not really a register, but the representation of r0</i></td></tr>
<tr><th id="264">264</th><td><i>  // when used in instructions that treat r0 as the constant 0.</i></td></tr>
<tr><th id="265">265</th><td>  markSuperRegs(Reserved, PPC::<span class='error' title="no member named &apos;ZERO&apos; in namespace &apos;llvm::PPC&apos;">ZERO</span>);</td></tr>
<tr><th id="266">266</th><td></td></tr>
<tr><th id="267">267</th><td>  <i>// The FP register is also not really a register, but is the representation</i></td></tr>
<tr><th id="268">268</th><td><i>  // of the frame pointer register used by ISD::FRAMEADDR.</i></td></tr>
<tr><th id="269">269</th><td>  markSuperRegs(Reserved, PPC::<span class='error' title="no member named &apos;FP&apos; in namespace &apos;llvm::PPC&apos;">FP</span>);</td></tr>
<tr><th id="270">270</th><td></td></tr>
<tr><th id="271">271</th><td>  <i>// The BP register is also not really a register, but is the representation</i></td></tr>
<tr><th id="272">272</th><td><i>  // of the base pointer register used by setjmp.</i></td></tr>
<tr><th id="273">273</th><td>  markSuperRegs(Reserved, PPC::<span class='error' title="no member named &apos;BP&apos; in namespace &apos;llvm::PPC&apos;">BP</span>);</td></tr>
<tr><th id="274">274</th><td></td></tr>
<tr><th id="275">275</th><td>  <i>// The counter registers must be reserved so that counter-based loops can</i></td></tr>
<tr><th id="276">276</th><td><i>  // be correctly formed (and the mtctr instructions are not DCE'd).</i></td></tr>
<tr><th id="277">277</th><td>  markSuperRegs(Reserved, PPC::<span class='error' title="no member named &apos;CTR&apos; in namespace &apos;llvm::PPC&apos;">CTR</span>);</td></tr>
<tr><th id="278">278</th><td>  markSuperRegs(Reserved, PPC::<span class='error' title="no member named &apos;CTR8&apos; in namespace &apos;llvm::PPC&apos;">CTR8</span>);</td></tr>
<tr><th id="279">279</th><td></td></tr>
<tr><th id="280">280</th><td>  markSuperRegs(Reserved, PPC::<span class='error' title="no member named &apos;R1&apos; in namespace &apos;llvm::PPC&apos;">R1</span>);</td></tr>
<tr><th id="281">281</th><td>  markSuperRegs(Reserved, PPC::<span class='error' title="no member named &apos;LR&apos; in namespace &apos;llvm::PPC&apos;">LR</span>);</td></tr>
<tr><th id="282">282</th><td>  markSuperRegs(Reserved, PPC::<span class='error' title="no member named &apos;LR8&apos; in namespace &apos;llvm::PPC&apos;">LR8</span>);</td></tr>
<tr><th id="283">283</th><td>  markSuperRegs(Reserved, PPC::<span class='error' title="no member named &apos;RM&apos; in namespace &apos;llvm::PPC&apos;">RM</span>);</td></tr>
<tr><th id="284">284</th><td></td></tr>
<tr><th id="285">285</th><td>  <b>if</b> (!Subtarget.isDarwinABI() || !Subtarget.hasAltivec())</td></tr>
<tr><th id="286">286</th><td>    markSuperRegs(Reserved, PPC::<span class='error' title="no member named &apos;VRSAVE&apos; in namespace &apos;llvm::PPC&apos;">VRSAVE</span>);</td></tr>
<tr><th id="287">287</th><td></td></tr>
<tr><th id="288">288</th><td>  <i>// The SVR4 ABI reserves r2 and r13</i></td></tr>
<tr><th id="289">289</th><td>  <b>if</b> (<a class="local col7 ref" href="#17Subtarget" title='Subtarget' data-ref="17Subtarget">Subtarget</a>.<a class="ref" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget9isSVR4ABIEv" title='llvm::PPCSubtarget::isSVR4ABI' data-ref="_ZNK4llvm12PPCSubtarget9isSVR4ABIEv">isSVR4ABI</a>()) {</td></tr>
<tr><th id="290">290</th><td>    <i>// We only reserve r2 if we need to use the TOC pointer. If we have no</i></td></tr>
<tr><th id="291">291</th><td><i>    // explicit uses of the TOC pointer (meaning we're a leaf function with</i></td></tr>
<tr><th id="292">292</th><td><i>    // no constant-pool loads, etc.) and we have no potential uses inside an</i></td></tr>
<tr><th id="293">293</th><td><i>    // inline asm block, then we can treat r2 has an ordinary callee-saved</i></td></tr>
<tr><th id="294">294</th><td><i>    // register.</i></td></tr>
<tr><th id="295">295</th><td>    <em>const</em> <a class="type" href="PPCMachineFunctionInfo.h.html#llvm::PPCFunctionInfo" title='llvm::PPCFunctionInfo' data-ref="llvm::PPCFunctionInfo">PPCFunctionInfo</a> *<dfn class="local col9 decl" id="19FuncInfo" title='FuncInfo' data-type='const llvm::PPCFunctionInfo *' data-ref="19FuncInfo">FuncInfo</dfn> = <a class="local col5 ref" href="#15MF" title='MF' data-ref="15MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZNK4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="PPCMachineFunctionInfo.h.html#llvm::PPCFunctionInfo" title='llvm::PPCFunctionInfo' data-ref="llvm::PPCFunctionInfo">PPCFunctionInfo</a>&gt;();</td></tr>
<tr><th id="296">296</th><td>    <b>if</b> (!TM.isPPC64() || FuncInfo-&gt;usesTOCBasePtr() || MF.hasInlineAsm())</td></tr>
<tr><th id="297">297</th><td>      markSuperRegs(Reserved, PPC::<span class='error' title="no member named &apos;R2&apos; in namespace &apos;llvm::PPC&apos;">R2</span>);  <i>// System-reserved register</i></td></tr>
<tr><th id="298">298</th><td>    markSuperRegs(Reserved, PPC::<span class='error' title="no member named &apos;R13&apos; in namespace &apos;llvm::PPC&apos;">R13</span>); <i>// Small Data Area pointer register</i></td></tr>
<tr><th id="299">299</th><td>  }</td></tr>
<tr><th id="300">300</th><td></td></tr>
<tr><th id="301">301</th><td>  <i>// Always reserve r2 on AIX for now.</i></td></tr>
<tr><th id="302">302</th><td><i>  // TODO: Make r2 allocatable on AIX/XCOFF for some leaf functions.</i></td></tr>
<tr><th id="303">303</th><td>  <b>if</b> (Subtarget.isAIXABI())</td></tr>
<tr><th id="304">304</th><td>    markSuperRegs(Reserved, PPC::<span class='error' title="no member named &apos;R2&apos; in namespace &apos;llvm::PPC&apos;">R2</span>);  <i>// System-reserved register</i></td></tr>
<tr><th id="305">305</th><td></td></tr>
<tr><th id="306">306</th><td>  <i>// On PPC64, r13 is the thread pointer. Never allocate this register.</i></td></tr>
<tr><th id="307">307</th><td>  <b>if</b> (TM.isPPC64())</td></tr>
<tr><th id="308">308</th><td>    markSuperRegs(Reserved, PPC::<span class='error' title="no member named &apos;R13&apos; in namespace &apos;llvm::PPC&apos;">R13</span>);</td></tr>
<tr><th id="309">309</th><td></td></tr>
<tr><th id="310">310</th><td>  <b>if</b> (TFI-&gt;needsFP(MF))</td></tr>
<tr><th id="311">311</th><td>    markSuperRegs(Reserved, PPC::<span class='error' title="no member named &apos;R31&apos; in namespace &apos;llvm::PPC&apos;">R31</span>);</td></tr>
<tr><th id="312">312</th><td></td></tr>
<tr><th id="313">313</th><td>  <em>bool</em> <dfn class="local col0 decl" id="20IsPositionIndependent" title='IsPositionIndependent' data-type='bool' data-ref="20IsPositionIndependent">IsPositionIndependent</dfn> = <a class="member" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo::TM" title='llvm::PPCRegisterInfo::TM' data-ref="llvm::PPCRegisterInfo::TM">TM</a>.<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine21isPositionIndependentEv" title='llvm::TargetMachine::isPositionIndependent' data-ref="_ZNK4llvm13TargetMachine21isPositionIndependentEv">isPositionIndependent</a>();</td></tr>
<tr><th id="314">314</th><td>  <b>if</b> (hasBasePointer(MF)) {</td></tr>
<tr><th id="315">315</th><td>    <b>if</b> (Subtarget.isSVR4ABI() &amp;&amp; !TM.isPPC64() &amp;&amp; IsPositionIndependent)</td></tr>
<tr><th id="316">316</th><td>      markSuperRegs(Reserved, PPC::<span class='error' title="no member named &apos;R29&apos; in namespace &apos;llvm::PPC&apos;">R29</span>);</td></tr>
<tr><th id="317">317</th><td>    <b>else</b></td></tr>
<tr><th id="318">318</th><td>      markSuperRegs(Reserved, PPC::<span class='error' title="no member named &apos;R30&apos; in namespace &apos;llvm::PPC&apos;">R30</span>);</td></tr>
<tr><th id="319">319</th><td>  }</td></tr>
<tr><th id="320">320</th><td></td></tr>
<tr><th id="321">321</th><td>  <b>if</b> (Subtarget.isSVR4ABI() &amp;&amp; !TM.isPPC64() &amp;&amp; IsPositionIndependent)</td></tr>
<tr><th id="322">322</th><td>    markSuperRegs(Reserved, PPC::<span class='error' title="no member named &apos;R30&apos; in namespace &apos;llvm::PPC&apos;">R30</span>);</td></tr>
<tr><th id="323">323</th><td></td></tr>
<tr><th id="324">324</th><td>  <i>// Reserve Altivec registers when Altivec is unavailable.</i></td></tr>
<tr><th id="325">325</th><td>  <b>if</b> (!Subtarget.hasAltivec())</td></tr>
<tr><th id="326">326</th><td>    <b>for</b> (TargetRegisterClass::iterator I = PPC::<span class='error' title="no member named &apos;VRRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">VRRCRegClass</span>.begin(),</td></tr>
<tr><th id="327">327</th><td>         IE = PPC::<span class='error' title="no member named &apos;VRRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">VRRCRegClass</span>.end(); I != IE; ++I)</td></tr>
<tr><th id="328">328</th><td>      <span class='error' title="use of undeclared identifier &apos;markSuperRegs&apos;">markSuperRegs</span>(Reserved, *I);</td></tr>
<tr><th id="329">329</th><td></td></tr>
<tr><th id="330">330</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (checkAllSuperRegsMarked(Reserved)) ? void (0) : __assert_fail (&quot;checkAllSuperRegsMarked(Reserved)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCRegisterInfo.cpp&quot;, 330, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<span class='error' title="use of undeclared identifier &apos;checkAllSuperRegsMarked&apos;">checkAllSuperRegsMarked</span>(Reserved));</td></tr>
<tr><th id="331">331</th><td>  <b>return</b> <a class="local col6 ref" href="#16Reserved" title='Reserved' data-ref="16Reserved">Reserved</a>;</td></tr>
<tr><th id="332">332</th><td>}</td></tr>
<tr><th id="333">333</th><td></td></tr>
<tr><th id="334">334</th><td><em>bool</em> <a class="type" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo" title='llvm::PPCRegisterInfo' data-ref="llvm::PPCRegisterInfo">PPCRegisterInfo</a>::<span class='error' title="out-of-line definition of &apos;requiresFrameIndexScavenging&apos; does not match any declaration in &apos;llvm::PPCRegisterInfo&apos;"><dfn class="decl def" id="_ZNK4llvm15PPCRegisterInfo28requiresFrameIndexScavengingERKNS_15MachineFunctionE" title='llvm::PPCRegisterInfo::requiresFrameIndexScavenging' data-ref="_ZNK4llvm15PPCRegisterInfo28requiresFrameIndexScavengingERKNS_15MachineFunctionE">requiresFrameIndexScavenging</dfn></span>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="21MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="21MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="335">335</th><td>  <em>const</em> <a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget">PPCSubtarget</a> &amp;<dfn class="local col2 decl" id="22Subtarget" title='Subtarget' data-type='const llvm::PPCSubtarget &amp;' data-ref="22Subtarget">Subtarget</dfn> = <a class="local col1 ref" href="#21MF" title='MF' data-ref="21MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget">PPCSubtarget</a>&gt;();</td></tr>
<tr><th id="336">336</th><td>  <em>const</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo">PPCInstrInfo</a> *<dfn class="local col3 decl" id="23InstrInfo" title='InstrInfo' data-type='const llvm::PPCInstrInfo *' data-ref="23InstrInfo">InstrInfo</dfn> =  <a class="local col2 ref" href="#22Subtarget" title='Subtarget' data-ref="22Subtarget">Subtarget</a>.<a class="ref" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget12getInstrInfoEv" title='llvm::PPCSubtarget::getInstrInfo' data-ref="_ZNK4llvm12PPCSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="337">337</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col4 decl" id="24MFI" title='MFI' data-type='const llvm::MachineFrameInfo &amp;' data-ref="24MFI">MFI</dfn> = <a class="local col1 ref" href="#21MF" title='MF' data-ref="21MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZNK4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="338">338</th><td>  <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::CalleeSavedInfo" title='llvm::CalleeSavedInfo' data-ref="llvm::CalleeSavedInfo">CalleeSavedInfo</a>&gt; &amp;<dfn class="local col5 decl" id="25Info" title='Info' data-type='const std::vector&lt;CalleeSavedInfo&gt; &amp;' data-ref="25Info">Info</dfn> = <a class="local col4 ref" href="#24MFI" title='MFI' data-ref="24MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18getCalleeSavedInfoEv" title='llvm::MachineFrameInfo::getCalleeSavedInfo' data-ref="_ZNK4llvm16MachineFrameInfo18getCalleeSavedInfoEv">getCalleeSavedInfo</a>();</td></tr>
<tr><th id="339">339</th><td></td></tr>
<tr><th id="340">340</th><td>  <i>// If the callee saved info is invalid we have to default to true for safety.</i></td></tr>
<tr><th id="341">341</th><td>  <b>if</b> (!<a class="local col4 ref" href="#24MFI" title='MFI' data-ref="24MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo22isCalleeSavedInfoValidEv" title='llvm::MachineFrameInfo::isCalleeSavedInfoValid' data-ref="_ZNK4llvm16MachineFrameInfo22isCalleeSavedInfoValidEv">isCalleeSavedInfoValid</a>())</td></tr>
<tr><th id="342">342</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="343">343</th><td></td></tr>
<tr><th id="344">344</th><td>  <i>// We will require the use of X-Forms because the frame is larger than what</i></td></tr>
<tr><th id="345">345</th><td><i>  // can be represented in signed 16 bits that fit in the immediate of a D-Form.</i></td></tr>
<tr><th id="346">346</th><td><i>  // If we need an X-Form then we need a register to store the address offset.</i></td></tr>
<tr><th id="347">347</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="26FrameSize" title='FrameSize' data-type='unsigned int' data-ref="26FrameSize">FrameSize</dfn> = <a class="local col4 ref" href="#24MFI" title='MFI' data-ref="24MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo12getStackSizeEv" title='llvm::MachineFrameInfo::getStackSize' data-ref="_ZNK4llvm16MachineFrameInfo12getStackSizeEv">getStackSize</a>();</td></tr>
<tr><th id="348">348</th><td>  <i>// Signed 16 bits means that the FrameSize cannot be more than 15 bits.</i></td></tr>
<tr><th id="349">349</th><td>  <b>if</b> (<a class="local col6 ref" href="#26FrameSize" title='FrameSize' data-ref="26FrameSize">FrameSize</a> &amp; ~<var>0x7FFF</var>)</td></tr>
<tr><th id="350">350</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="351">351</th><td></td></tr>
<tr><th id="352">352</th><td>  <i>// The callee saved info is valid so it can be traversed.</i></td></tr>
<tr><th id="353">353</th><td><i>  // Checking for registers that need saving that do not have load or store</i></td></tr>
<tr><th id="354">354</th><td><i>  // forms where the address offset is an immediate.</i></td></tr>
<tr><th id="355">355</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="27i" title='i' data-type='unsigned int' data-ref="27i">i</dfn> = <var>0</var>; <a class="local col7 ref" href="#27i" title='i' data-ref="27i">i</a> &lt; <a class="local col5 ref" href="#25Info" title='Info' data-ref="25Info">Info</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col7 ref" href="#27i" title='i' data-ref="27i">i</a>++) {</td></tr>
<tr><th id="356">356</th><td>    <em>int</em> <dfn class="local col8 decl" id="28FrIdx" title='FrIdx' data-type='int' data-ref="28FrIdx">FrIdx</dfn> = <a class="local col5 ref" href="#25Info" title='Info' data-ref="25Info">Info</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col7 ref" href="#27i" title='i' data-ref="27i">i</a>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm15CalleeSavedInfo11getFrameIdxEv" title='llvm::CalleeSavedInfo::getFrameIdx' data-ref="_ZNK4llvm15CalleeSavedInfo11getFrameIdxEv">getFrameIdx</a>();</td></tr>
<tr><th id="357">357</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="29Reg" title='Reg' data-type='unsigned int' data-ref="29Reg">Reg</dfn> = <a class="local col5 ref" href="#25Info" title='Info' data-ref="25Info">Info</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col7 ref" href="#27i" title='i' data-ref="27i">i</a>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm15CalleeSavedInfo6getRegEv" title='llvm::CalleeSavedInfo::getReg' data-ref="_ZNK4llvm15CalleeSavedInfo6getRegEv">getReg</a>();</td></tr>
<tr><th id="358">358</th><td></td></tr>
<tr><th id="359">359</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="30Opcode" title='Opcode' data-type='unsigned int' data-ref="30Opcode">Opcode</dfn> = <a class="local col3 ref" href="#23InstrInfo" title='InstrInfo' data-ref="23InstrInfo">InstrInfo</a>-&gt;<a class="ref" href="PPCInstrInfo.h.html#_ZNK4llvm12PPCInstrInfo22getStoreOpcodeForSpillEjPKNS_19TargetRegisterClassE" title='llvm::PPCInstrInfo::getStoreOpcodeForSpill' data-ref="_ZNK4llvm12PPCInstrInfo22getStoreOpcodeForSpillEjPKNS_19TargetRegisterClassE">getStoreOpcodeForSpill</a>(<a class="local col9 ref" href="#29Reg" title='Reg' data-ref="29Reg">Reg</a>);</td></tr>
<tr><th id="360">360</th><td>    <b>if</b> (!<a class="local col4 ref" href="#24MFI" title='MFI' data-ref="24MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18isFixedObjectIndexEi" title='llvm::MachineFrameInfo::isFixedObjectIndex' data-ref="_ZNK4llvm16MachineFrameInfo18isFixedObjectIndexEi">isFixedObjectIndex</a>(<a class="local col8 ref" href="#28FrIdx" title='FrIdx' data-ref="28FrIdx">FrIdx</a>)) {</td></tr>
<tr><th id="361">361</th><td>      <i>// This is not a fixed object. If it requires alignment then we may still</i></td></tr>
<tr><th id="362">362</th><td><i>      // need to use the XForm.</i></td></tr>
<tr><th id="363">363</th><td>      <b>if</b> (<a class="tu ref" href="#_ZL23offsetMinAlignForOpcodej" title='offsetMinAlignForOpcode' data-use='c' data-ref="_ZL23offsetMinAlignForOpcodej">offsetMinAlignForOpcode</a>(<a class="local col0 ref" href="#30Opcode" title='Opcode' data-ref="30Opcode">Opcode</a>) &gt; <var>1</var>)</td></tr>
<tr><th id="364">364</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="365">365</th><td>    }</td></tr>
<tr><th id="366">366</th><td></td></tr>
<tr><th id="367">367</th><td>    <i>// This is eiher:</i></td></tr>
<tr><th id="368">368</th><td><i>    // 1) A fixed frame index object which we know are aligned so</i></td></tr>
<tr><th id="369">369</th><td><i>    // as long as we have a valid DForm/DSForm/DQForm (non XForm) we don't</i></td></tr>
<tr><th id="370">370</th><td><i>    // need to consider the alignement here.</i></td></tr>
<tr><th id="371">371</th><td><i>    // 2) A not fixed object but in that case we now know that the min required</i></td></tr>
<tr><th id="372">372</th><td><i>    // alignment is no more than 1 based on the previous check.</i></td></tr>
<tr><th id="373">373</th><td>    <b>if</b> (<a class="local col3 ref" href="#23InstrInfo" title='InstrInfo' data-ref="23InstrInfo">InstrInfo</a>-&gt;<a class="ref" href="PPCInstrInfo.h.html#_ZNK4llvm12PPCInstrInfo12isXFormMemOpEj" title='llvm::PPCInstrInfo::isXFormMemOp' data-ref="_ZNK4llvm12PPCInstrInfo12isXFormMemOpEj">isXFormMemOp</a>(<a class="local col0 ref" href="#30Opcode" title='Opcode' data-ref="30Opcode">Opcode</a>))</td></tr>
<tr><th id="374">374</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="375">375</th><td>  }</td></tr>
<tr><th id="376">376</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="377">377</th><td>}</td></tr>
<tr><th id="378">378</th><td></td></tr>
<tr><th id="379">379</th><td><em>bool</em> <a class="type" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo" title='llvm::PPCRegisterInfo' data-ref="llvm::PPCRegisterInfo">PPCRegisterInfo</a>::<span class='error' title="out-of-line definition of &apos;isCallerPreservedPhysReg&apos; does not match any declaration in &apos;llvm::PPCRegisterInfo&apos;"><dfn class="decl def" id="_ZNK4llvm15PPCRegisterInfo24isCallerPreservedPhysRegEjRKNS_15MachineFunctionE" title='llvm::PPCRegisterInfo::isCallerPreservedPhysReg' data-ref="_ZNK4llvm15PPCRegisterInfo24isCallerPreservedPhysRegEjRKNS_15MachineFunctionE">isCallerPreservedPhysReg</dfn></span>(<em>unsigned</em> <dfn class="local col1 decl" id="31PhysReg" title='PhysReg' data-type='unsigned int' data-ref="31PhysReg">PhysReg</dfn>,</td></tr>
<tr><th id="380">380</th><td>                                               <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="32MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="32MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="381">381</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TargetRegisterInfo::isPhysicalRegister(PhysReg)) ? void (0) : __assert_fail (&quot;TargetRegisterInfo::isPhysicalRegister(PhysReg)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCRegisterInfo.cpp&quot;, 381, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col1 ref" href="#31PhysReg" title='PhysReg' data-ref="31PhysReg">PhysReg</a>));</td></tr>
<tr><th id="382">382</th><td>  <em>const</em> <a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget">PPCSubtarget</a> &amp;<dfn class="local col3 decl" id="33Subtarget" title='Subtarget' data-type='const llvm::PPCSubtarget &amp;' data-ref="33Subtarget">Subtarget</dfn> = <a class="local col2 ref" href="#32MF" title='MF' data-ref="32MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget">PPCSubtarget</a>&gt;();</td></tr>
<tr><th id="383">383</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col4 decl" id="34MFI" title='MFI' data-type='const llvm::MachineFrameInfo &amp;' data-ref="34MFI">MFI</dfn> = <a class="local col2 ref" href="#32MF" title='MF' data-ref="32MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZNK4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="384">384</th><td>  <b>if</b> (!<a class="member" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo::TM" title='llvm::PPCRegisterInfo::TM' data-ref="llvm::PPCRegisterInfo::TM">TM</a>.<a class="ref" href="PPCTargetMachine.h.html#_ZNK4llvm16PPCTargetMachine7isPPC64Ev" title='llvm::PPCTargetMachine::isPPC64' data-ref="_ZNK4llvm16PPCTargetMachine7isPPC64Ev">isPPC64</a>())</td></tr>
<tr><th id="385">385</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="386">386</th><td></td></tr>
<tr><th id="387">387</th><td>  <b>if</b> (!<a class="local col3 ref" href="#33Subtarget" title='Subtarget' data-ref="33Subtarget">Subtarget</a>.<a class="ref" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget9isSVR4ABIEv" title='llvm::PPCSubtarget::isSVR4ABI' data-ref="_ZNK4llvm12PPCSubtarget9isSVR4ABIEv">isSVR4ABI</a>())</td></tr>
<tr><th id="388">388</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="389">389</th><td>  <b>if</b> (PhysReg == PPC::<span class='error' title="no member named &apos;X2&apos; in namespace &apos;llvm::PPC&apos;">X2</span>)</td></tr>
<tr><th id="390">390</th><td>    <i>// X2 is guaranteed to be preserved within a function if it is reserved.</i></td></tr>
<tr><th id="391">391</th><td><i>    // The reason it's reserved is that it's the TOC pointer (and the function</i></td></tr>
<tr><th id="392">392</th><td><i>    // uses the TOC). In functions where it isn't reserved (i.e. leaf functions</i></td></tr>
<tr><th id="393">393</th><td><i>    // with no TOC access), we can't claim that it is preserved.</i></td></tr>
<tr><th id="394">394</th><td>    <b>return</b> (getReservedRegs(MF).test(PPC::<span class='error' title="no member named &apos;X2&apos; in namespace &apos;llvm::PPC&apos;">X2</span>));</td></tr>
<tr><th id="395">395</th><td>  <b>if</b> (StackPtrConst &amp;&amp; (PhysReg == PPC::<span class='error' title="no member named &apos;X1&apos; in namespace &apos;llvm::PPC&apos;">X1</span>) &amp;&amp; !MFI.hasVarSizedObjects()</td></tr>
<tr><th id="396">396</th><td>      &amp;&amp; !MFI.hasOpaqueSPAdjustment())</td></tr>
<tr><th id="397">397</th><td>    <i>// The value of the stack pointer does not change within a function after</i></td></tr>
<tr><th id="398">398</th><td><i>    // the prologue and before the epilogue if there are no dynamic allocations</i></td></tr>
<tr><th id="399">399</th><td><i>    // and no inline asm which clobbers X1.</i></td></tr>
<tr><th id="400">400</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="401">401</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="402">402</th><td>}</td></tr>
<tr><th id="403">403</th><td></td></tr>
<tr><th id="404">404</th><td><em>unsigned</em> <a class="type" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo" title='llvm::PPCRegisterInfo' data-ref="llvm::PPCRegisterInfo">PPCRegisterInfo</a>::<span class='error' title="out-of-line definition of &apos;getRegPressureLimit&apos; does not match any declaration in &apos;llvm::PPCRegisterInfo&apos;"><dfn class="decl def" id="_ZNK4llvm15PPCRegisterInfo19getRegPressureLimitEPKNS_19TargetRegisterClassERNS_15MachineFunctionE" title='llvm::PPCRegisterInfo::getRegPressureLimit' data-ref="_ZNK4llvm15PPCRegisterInfo19getRegPressureLimitEPKNS_19TargetRegisterClassERNS_15MachineFunctionE">getRegPressureLimit</dfn></span>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="35RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="35RC">RC</dfn>,</td></tr>
<tr><th id="405">405</th><td>                                              <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="36MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="36MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="406">406</th><td>  <em>const</em> <a class="type" href="PPCFrameLowering.h.html#llvm::PPCFrameLowering" title='llvm::PPCFrameLowering' data-ref="llvm::PPCFrameLowering">PPCFrameLowering</a> *<dfn class="local col7 decl" id="37TFI" title='TFI' data-type='const llvm::PPCFrameLowering *' data-ref="37TFI">TFI</dfn> = <span class='error' title="use of undeclared identifier &apos;getFrameLowering&apos;">getFrameLowering</span>(MF);</td></tr>
<tr><th id="407">407</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col8 decl" id="38DefaultSafety" title='DefaultSafety' data-type='const unsigned int' data-ref="38DefaultSafety">DefaultSafety</dfn> = <var>1</var>;</td></tr>
<tr><th id="408">408</th><td></td></tr>
<tr><th id="409">409</th><td>  <b>switch</b> (<a class="local col5 ref" href="#35RC" title='RC' data-ref="35RC">RC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>()) {</td></tr>
<tr><th id="410">410</th><td>  <b>default</b>:</td></tr>
<tr><th id="411">411</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="412">412</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;G8RC_NOX0RegClassID&apos; in namespace &apos;llvm::PPC&apos;">G8RC_NOX0RegClassID</span>:</td></tr>
<tr><th id="413">413</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;GPRC_NOR0RegClassID&apos; in namespace &apos;llvm::PPC&apos;">GPRC_NOR0RegClassID</span>:</td></tr>
<tr><th id="414">414</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;SPERCRegClassID&apos; in namespace &apos;llvm::PPC&apos;">SPERCRegClassID</span>:</td></tr>
<tr><th id="415">415</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;SPE4RCRegClassID&apos; in namespace &apos;llvm::PPC&apos;">SPE4RCRegClassID</span>:</td></tr>
<tr><th id="416">416</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;G8RCRegClassID&apos; in namespace &apos;llvm::PPC&apos;">G8RCRegClassID</span>:</td></tr>
<tr><th id="417">417</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;GPRCRegClassID&apos; in namespace &apos;llvm::PPC&apos;">GPRCRegClassID</span>: {</td></tr>
<tr><th id="418">418</th><td>    <em>unsigned</em> FP = TFI-&gt;hasFP(MF) ? <var>1</var> : <var>0</var>;</td></tr>
<tr><th id="419">419</th><td>    <b>return</b> <var>32</var> - FP - DefaultSafety;</td></tr>
<tr><th id="420">420</th><td>  }</td></tr>
<tr><th id="421">421</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;F8RCRegClassID&apos; in namespace &apos;llvm::PPC&apos;">F8RCRegClassID</span>:</td></tr>
<tr><th id="422">422</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;F4RCRegClassID&apos; in namespace &apos;llvm::PPC&apos;">F4RCRegClassID</span>:</td></tr>
<tr><th id="423">423</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;QFRCRegClassID&apos; in namespace &apos;llvm::PPC&apos;">QFRCRegClassID</span>:</td></tr>
<tr><th id="424">424</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;QSRCRegClassID&apos; in namespace &apos;llvm::PPC&apos;">QSRCRegClassID</span>:</td></tr>
<tr><th id="425">425</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;QBRCRegClassID&apos; in namespace &apos;llvm::PPC&apos;">QBRCRegClassID</span>:</td></tr>
<tr><th id="426">426</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;VRRCRegClassID&apos; in namespace &apos;llvm::PPC&apos;">VRRCRegClassID</span>:</td></tr>
<tr><th id="427">427</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;VFRCRegClassID&apos; in namespace &apos;llvm::PPC&apos;">VFRCRegClassID</span>:</td></tr>
<tr><th id="428">428</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;VSLRCRegClassID&apos; in namespace &apos;llvm::PPC&apos;">VSLRCRegClassID</span>:</td></tr>
<tr><th id="429">429</th><td>    <b>return</b> <var>32</var> - DefaultSafety;</td></tr>
<tr><th id="430">430</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;VSRCRegClassID&apos; in namespace &apos;llvm::PPC&apos;">VSRCRegClassID</span>:</td></tr>
<tr><th id="431">431</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;VSFRCRegClassID&apos; in namespace &apos;llvm::PPC&apos;">VSFRCRegClassID</span>:</td></tr>
<tr><th id="432">432</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;VSSRCRegClassID&apos; in namespace &apos;llvm::PPC&apos;">VSSRCRegClassID</span>:</td></tr>
<tr><th id="433">433</th><td>    <b>return</b> <var>64</var> - DefaultSafety;</td></tr>
<tr><th id="434">434</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;CRRCRegClassID&apos; in namespace &apos;llvm::PPC&apos;">CRRCRegClassID</span>:</td></tr>
<tr><th id="435">435</th><td>    <b>return</b> <var>8</var> - DefaultSafety;</td></tr>
<tr><th id="436">436</th><td>  }</td></tr>
<tr><th id="437">437</th><td>}</td></tr>
<tr><th id="438">438</th><td></td></tr>
<tr><th id="439">439</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="440">440</th><td><a class="type" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo" title='llvm::PPCRegisterInfo' data-ref="llvm::PPCRegisterInfo">PPCRegisterInfo</a>::<span class='error' title="out-of-line definition of &apos;getLargestLegalSuperClass&apos; does not match any declaration in &apos;llvm::PPCRegisterInfo&apos;"><dfn class="decl def" id="_ZNK4llvm15PPCRegisterInfo25getLargestLegalSuperClassEPKNS_19TargetRegisterClassERKNS_15MachineFunctionE" title='llvm::PPCRegisterInfo::getLargestLegalSuperClass' data-ref="_ZNK4llvm15PPCRegisterInfo25getLargestLegalSuperClassEPKNS_19TargetRegisterClassERKNS_15MachineFunctionE">getLargestLegalSuperClass</dfn></span>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="39RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="39RC">RC</dfn>,</td></tr>
<tr><th id="441">441</th><td>                                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="40MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="40MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="442">442</th><td>  <em>const</em> <a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget">PPCSubtarget</a> &amp;<dfn class="local col1 decl" id="41Subtarget" title='Subtarget' data-type='const llvm::PPCSubtarget &amp;' data-ref="41Subtarget">Subtarget</dfn> = <a class="local col0 ref" href="#40MF" title='MF' data-ref="40MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget">PPCSubtarget</a>&gt;();</td></tr>
<tr><th id="443">443</th><td>  <b>if</b> (<a class="local col1 ref" href="#41Subtarget" title='Subtarget' data-ref="41Subtarget">Subtarget</a>.<a class="ref" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget6hasVSXEv" title='llvm::PPCSubtarget::hasVSX' data-ref="_ZNK4llvm12PPCSubtarget6hasVSXEv">hasVSX</a>()) {</td></tr>
<tr><th id="444">444</th><td>    <i>// With VSX, we can inflate various sub-register classes to the full VSX</i></td></tr>
<tr><th id="445">445</th><td><i>    // register set.</i></td></tr>
<tr><th id="446">446</th><td><i></i></td></tr>
<tr><th id="447">447</th><td><i>    // For Power9 we allow the user to enable GPR to vector spills.</i></td></tr>
<tr><th id="448">448</th><td><i>    // FIXME: Currently limited to spilling GP8RC. A follow on patch will add</i></td></tr>
<tr><th id="449">449</th><td><i>    // support to spill GPRC.</i></td></tr>
<tr><th id="450">450</th><td>    <b>if</b> (<a class="member" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo::TM" title='llvm::PPCRegisterInfo::TM' data-ref="llvm::PPCRegisterInfo::TM">TM</a>.<a class="ref" href="PPCTargetMachine.h.html#_ZNK4llvm16PPCTargetMachine10isELFv2ABIEv" title='llvm::PPCTargetMachine::isELFv2ABI' data-ref="_ZNK4llvm16PPCTargetMachine10isELFv2ABIEv">isELFv2ABI</a>()) {</td></tr>
<tr><th id="451">451</th><td>      <b>if</b> (Subtarget.hasP9Vector() &amp;&amp; EnableGPRToVecSpills &amp;&amp;</td></tr>
<tr><th id="452">452</th><td>          RC == &amp;PPC::<span class='error' title="no member named &apos;G8RCRegClass&apos; in namespace &apos;llvm::PPC&apos;">G8RCRegClass</span>) {</td></tr>
<tr><th id="453">453</th><td>        <a class="ref" href="#52" title='InflateGP8RC' data-ref="InflateGP8RC">InflateGP8RC</a><a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEi" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEi">++</a>;</td></tr>
<tr><th id="454">454</th><td>        <b>return</b> &amp;PPC::<span class='error' title="no member named &apos;SPILLTOVSRRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">SPILLTOVSRRCRegClass</span>;</td></tr>
<tr><th id="455">455</th><td>      }</td></tr>
<tr><th id="456">456</th><td>      <b>if</b> (RC == &amp;PPC::<span class='error' title="no member named &apos;GPRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">GPRCRegClass</span> &amp;&amp; EnableGPRToVecSpills)</td></tr>
<tr><th id="457">457</th><td>        <a class="ref" href="#51" title='InflateGPRC' data-ref="InflateGPRC">InflateGPRC</a><a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEi" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEi">++</a>;</td></tr>
<tr><th id="458">458</th><td>    }</td></tr>
<tr><th id="459">459</th><td>    <b>if</b> (RC == &amp;PPC::<span class='error' title="no member named &apos;F8RCRegClass&apos; in namespace &apos;llvm::PPC&apos;">F8RCRegClass</span>)</td></tr>
<tr><th id="460">460</th><td>      <b>return</b> &amp;PPC::<span class='error' title="no member named &apos;VSFRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">VSFRCRegClass</span>;</td></tr>
<tr><th id="461">461</th><td>    <b>else</b> <b>if</b> (RC == &amp;PPC::<span class='error' title="no member named &apos;VRRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">VRRCRegClass</span>)</td></tr>
<tr><th id="462">462</th><td>      <b>return</b> &amp;PPC::<span class='error' title="no member named &apos;VSRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">VSRCRegClass</span>;</td></tr>
<tr><th id="463">463</th><td>    <b>else</b> <b>if</b> (RC == &amp;PPC::<span class='error' title="no member named &apos;F4RCRegClass&apos; in namespace &apos;llvm::PPC&apos;">F4RCRegClass</span> &amp;&amp; Subtarget.hasP8Vector())</td></tr>
<tr><th id="464">464</th><td>      <b>return</b> &amp;PPC::<span class='error' title="no member named &apos;VSSRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">VSSRCRegClass</span>;</td></tr>
<tr><th id="465">465</th><td>  }</td></tr>
<tr><th id="466">466</th><td></td></tr>
<tr><th id="467">467</th><td>  <b>return</b> TargetRegisterInfo::<span class='error' title="call to non-static member function without an object argument">getLargestLegalSuperClass</span>(RC, MF);</td></tr>
<tr><th id="468">468</th><td>}</td></tr>
<tr><th id="469">469</th><td></td></tr>
<tr><th id="470">470</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="471">471</th><td><i>// Stack Frame Processing methods</i></td></tr>
<tr><th id="472">472</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="473">473</th><td><i></i></td></tr>
<tr><th id="474">474</th><td><i>/// lowerDynamicAlloc - Generate the code for allocating an object in the</i></td></tr>
<tr><th id="475">475</th><td><i>/// current frame.  The sequence of code will be in the general form</i></td></tr>
<tr><th id="476">476</th><td><i>///</i></td></tr>
<tr><th id="477">477</th><td><i>///   addi   R0, SP, \#frameSize ; get the address of the previous frame</i></td></tr>
<tr><th id="478">478</th><td><i>///   stwxu  R0, SP, Rnegsize   ; add and update the SP with the negated size</i></td></tr>
<tr><th id="479">479</th><td><i>///   addi   Rnew, SP, \#maxCalFrameSize ; get the top of the allocation</i></td></tr>
<tr><th id="480">480</th><td><i>///</i></td></tr>
<tr><th id="481">481</th><td><em>void</em> <a class="type" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo" title='llvm::PPCRegisterInfo' data-ref="llvm::PPCRegisterInfo">PPCRegisterInfo</a>::<span class='error' title="out-of-line definition of &apos;lowerDynamicAlloc&apos; does not match any declaration in &apos;llvm::PPCRegisterInfo&apos;"><dfn class="decl def" id="_ZNK4llvm15PPCRegisterInfo17lowerDynamicAllocENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::PPCRegisterInfo::lowerDynamicAlloc' data-ref="_ZNK4llvm15PPCRegisterInfo17lowerDynamicAllocENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">lowerDynamicAlloc</dfn></span>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col2 decl" id="42II" title='II' data-type='MachineBasicBlock::iterator' data-ref="42II">II</dfn>) <em>const</em> {</td></tr>
<tr><th id="482">482</th><td>  <i>// Get the instruction.</i></td></tr>
<tr><th id="483">483</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="43MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="43MI">MI</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col2 ref" href="#42II" title='II' data-ref="42II">II</a>;</td></tr>
<tr><th id="484">484</th><td>  <i>// Get the instruction's basic block.</i></td></tr>
<tr><th id="485">485</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="44MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="44MBB">MBB</dfn> = *<a class="local col3 ref" href="#43MI" title='MI' data-ref="43MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="486">486</th><td>  <i>// Get the basic block's function.</i></td></tr>
<tr><th id="487">487</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="45MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="45MF">MF</dfn> = *<a class="local col4 ref" href="#44MBB" title='MBB' data-ref="44MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="488">488</th><td>  <i>// Get the frame info.</i></td></tr>
<tr><th id="489">489</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col6 decl" id="46MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="46MFI">MFI</dfn> = <a class="local col5 ref" href="#45MF" title='MF' data-ref="45MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="490">490</th><td>  <em>const</em> <a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget">PPCSubtarget</a> &amp;<dfn class="local col7 decl" id="47Subtarget" title='Subtarget' data-type='const llvm::PPCSubtarget &amp;' data-ref="47Subtarget">Subtarget</dfn> = <a class="local col5 ref" href="#45MF" title='MF' data-ref="45MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget">PPCSubtarget</a>&gt;();</td></tr>
<tr><th id="491">491</th><td>  <i>// Get the instruction info.</i></td></tr>
<tr><th id="492">492</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> &amp;<span class='error' title="no viable conversion from &apos;const llvm::PPCInstrInfo&apos; to &apos;const llvm::TargetInstrInfo&apos;"><dfn class="local col8 decl" id="48TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="48TII">TII</dfn></span> = *Subtarget.getInstrInfo();</td></tr>
<tr><th id="493">493</th><td>  <i>// Determine whether 64-bit pointers are used.</i></td></tr>
<tr><th id="494">494</th><td>  <em>bool</em> <dfn class="local col9 decl" id="49LP64" title='LP64' data-type='bool' data-ref="49LP64">LP64</dfn> = <a class="member" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo::TM" title='llvm::PPCRegisterInfo::TM' data-ref="llvm::PPCRegisterInfo::TM">TM</a>.<a class="ref" href="PPCTargetMachine.h.html#_ZNK4llvm16PPCTargetMachine7isPPC64Ev" title='llvm::PPCTargetMachine::isPPC64' data-ref="_ZNK4llvm16PPCTargetMachine7isPPC64Ev">isPPC64</a>();</td></tr>
<tr><th id="495">495</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col0 decl" id="50dl" title='dl' data-type='llvm::DebugLoc' data-ref="50dl">dl</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col3 ref" href="#43MI" title='MI' data-ref="43MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="496">496</th><td></td></tr>
<tr><th id="497">497</th><td>  <i>// Get the maximum call stack size.</i></td></tr>
<tr><th id="498">498</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="51maxCallFrameSize" title='maxCallFrameSize' data-type='unsigned int' data-ref="51maxCallFrameSize">maxCallFrameSize</dfn> = <a class="local col6 ref" href="#46MFI" title='MFI' data-ref="46MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo19getMaxCallFrameSizeEv" title='llvm::MachineFrameInfo::getMaxCallFrameSize' data-ref="_ZNK4llvm16MachineFrameInfo19getMaxCallFrameSizeEv">getMaxCallFrameSize</a>();</td></tr>
<tr><th id="499">499</th><td>  <i>// Get the total frame size.</i></td></tr>
<tr><th id="500">500</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="52FrameSize" title='FrameSize' data-type='unsigned int' data-ref="52FrameSize">FrameSize</dfn> = <a class="local col6 ref" href="#46MFI" title='MFI' data-ref="46MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo12getStackSizeEv" title='llvm::MachineFrameInfo::getStackSize' data-ref="_ZNK4llvm16MachineFrameInfo12getStackSizeEv">getStackSize</a>();</td></tr>
<tr><th id="501">501</th><td></td></tr>
<tr><th id="502">502</th><td>  <i>// Get stack alignments.</i></td></tr>
<tr><th id="503">503</th><td>  <em>const</em> <a class="type" href="PPCFrameLowering.h.html#llvm::PPCFrameLowering" title='llvm::PPCFrameLowering' data-ref="llvm::PPCFrameLowering">PPCFrameLowering</a> *<dfn class="local col3 decl" id="53TFI" title='TFI' data-type='const llvm::PPCFrameLowering *' data-ref="53TFI">TFI</dfn> = <span class='error' title="use of undeclared identifier &apos;getFrameLowering&apos;">getFrameLowering</span>(MF);</td></tr>
<tr><th id="504">504</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="54TargetAlign" title='TargetAlign' data-type='unsigned int' data-ref="54TargetAlign">TargetAlign</dfn> = <a class="local col3 ref" href="#53TFI" title='TFI' data-ref="53TFI">TFI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#_ZNK4llvm19TargetFrameLowering17getStackAlignmentEv" title='llvm::TargetFrameLowering::getStackAlignment' data-ref="_ZNK4llvm19TargetFrameLowering17getStackAlignmentEv">getStackAlignment</a>();</td></tr>
<tr><th id="505">505</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="55MaxAlign" title='MaxAlign' data-type='unsigned int' data-ref="55MaxAlign">MaxAlign</dfn> = <a class="local col6 ref" href="#46MFI" title='MFI' data-ref="46MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo15getMaxAlignmentEv" title='llvm::MachineFrameInfo::getMaxAlignment' data-ref="_ZNK4llvm16MachineFrameInfo15getMaxAlignmentEv">getMaxAlignment</a>();</td></tr>
<tr><th id="506">506</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((maxCallFrameSize &amp; (MaxAlign-1)) == 0 &amp;&amp; &quot;Maximum call-frame size not sufficiently aligned&quot;) ? void (0) : __assert_fail (&quot;(maxCallFrameSize &amp; (MaxAlign-1)) == 0 &amp;&amp; \&quot;Maximum call-frame size not sufficiently aligned\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCRegisterInfo.cpp&quot;, 507, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col1 ref" href="#51maxCallFrameSize" title='maxCallFrameSize' data-ref="51maxCallFrameSize">maxCallFrameSize</a> &amp; (<a class="local col5 ref" href="#55MaxAlign" title='MaxAlign' data-ref="55MaxAlign">MaxAlign</a>-<var>1</var>)) == <var>0</var> &amp;&amp;</td></tr>
<tr><th id="507">507</th><td>         <q>"Maximum call-frame size not sufficiently aligned"</q>);</td></tr>
<tr><th id="508">508</th><td></td></tr>
<tr><th id="509">509</th><td>  <i>// Determine the previous frame's address.  If FrameSize can't be</i></td></tr>
<tr><th id="510">510</th><td><i>  // represented as 16 bits or we need special alignment, then we load the</i></td></tr>
<tr><th id="511">511</th><td><i>  // previous frame's address from 0(SP).  Why not do an addis of the hi?</i></td></tr>
<tr><th id="512">512</th><td><i>  // Because R0 is our only safe tmp register and addi/addis treat R0 as zero.</i></td></tr>
<tr><th id="513">513</th><td><i>  // Constructing the constant and adding would take 3 instructions.</i></td></tr>
<tr><th id="514">514</th><td><i>  // Fortunately, a frame greater than 32K is rare.</i></td></tr>
<tr><th id="515">515</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="56G8RC" title='G8RC' data-type='const llvm::TargetRegisterClass *' data-ref="56G8RC">G8RC</dfn> = &amp;PPC::<span class='error' title="no member named &apos;G8RCRegClass&apos; in namespace &apos;llvm::PPC&apos;">G8RCRegClass</span>;</td></tr>
<tr><th id="516">516</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="57GPRC" title='GPRC' data-type='const llvm::TargetRegisterClass *' data-ref="57GPRC">GPRC</dfn> = &amp;PPC::<span class='error' title="no member named &apos;GPRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">GPRCRegClass</span>;</td></tr>
<tr><th id="517">517</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="58Reg" title='Reg' data-type='unsigned int' data-ref="58Reg">Reg</dfn> = <a class="local col5 ref" href="#45MF" title='MF' data-ref="45MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col9 ref" href="#49LP64" title='LP64' data-ref="49LP64">LP64</a> ? <a class="local col6 ref" href="#56G8RC" title='G8RC' data-ref="56G8RC">G8RC</a> : <a class="local col7 ref" href="#57GPRC" title='GPRC' data-ref="57GPRC">GPRC</a>);</td></tr>
<tr><th id="518">518</th><td></td></tr>
<tr><th id="519">519</th><td>  <b>if</b> (<a class="local col5 ref" href="#55MaxAlign" title='MaxAlign' data-ref="55MaxAlign">MaxAlign</a> &lt; <a class="local col4 ref" href="#54TargetAlign" title='TargetAlign' data-ref="54TargetAlign">TargetAlign</a> &amp;&amp; <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl">isInt</a>&lt;<var>16</var>&gt;(<a class="local col2 ref" href="#52FrameSize" title='FrameSize' data-ref="52FrameSize">FrameSize</a>)) {</td></tr>
<tr><th id="520">520</th><td>    <b>if</b> (LP64)</td></tr>
<tr><th id="521">521</th><td>      BuildMI(MBB, II, dl, TII.get(PPC::<span class='error' title="no member named &apos;ADDI8&apos; in namespace &apos;llvm::PPC&apos;">ADDI8</span>), Reg)</td></tr>
<tr><th id="522">522</th><td>        .addReg(PPC::<span class='error' title="no member named &apos;X31&apos; in namespace &apos;llvm::PPC&apos;">X31</span>)</td></tr>
<tr><th id="523">523</th><td>        .addImm(FrameSize);</td></tr>
<tr><th id="524">524</th><td>    <b>else</b></td></tr>
<tr><th id="525">525</th><td>      BuildMI(MBB, II, dl, TII.get(PPC::<span class='error' title="no member named &apos;ADDI&apos; in namespace &apos;llvm::PPC&apos;">ADDI</span>), Reg)</td></tr>
<tr><th id="526">526</th><td>        .addReg(PPC::<span class='error' title="no member named &apos;R31&apos; in namespace &apos;llvm::PPC&apos;">R31</span>)</td></tr>
<tr><th id="527">527</th><td>        .addImm(FrameSize);</td></tr>
<tr><th id="528">528</th><td>  } <b>else</b> <b>if</b> (<a class="local col9 ref" href="#49LP64" title='LP64' data-ref="49LP64">LP64</a>) {</td></tr>
<tr><th id="529">529</th><td>    BuildMI(MBB, II, dl, TII.get(PPC::<span class='error' title="no member named &apos;LD&apos; in namespace &apos;llvm::PPC&apos;">LD</span>), Reg)</td></tr>
<tr><th id="530">530</th><td>      .addImm(<var>0</var>)</td></tr>
<tr><th id="531">531</th><td>      .addReg(PPC::<span class='error' title="no member named &apos;X1&apos; in namespace &apos;llvm::PPC&apos;">X1</span>);</td></tr>
<tr><th id="532">532</th><td>  } <b>else</b> {</td></tr>
<tr><th id="533">533</th><td>    BuildMI(MBB, II, dl, TII.get(PPC::<span class='error' title="no member named &apos;LWZ&apos; in namespace &apos;llvm::PPC&apos;">LWZ</span>), Reg)</td></tr>
<tr><th id="534">534</th><td>      .addImm(<var>0</var>)</td></tr>
<tr><th id="535">535</th><td>      .addReg(PPC::<span class='error' title="no member named &apos;R1&apos; in namespace &apos;llvm::PPC&apos;">R1</span>);</td></tr>
<tr><th id="536">536</th><td>  }</td></tr>
<tr><th id="537">537</th><td></td></tr>
<tr><th id="538">538</th><td>  <em>bool</em> <dfn class="local col9 decl" id="59KillNegSizeReg" title='KillNegSizeReg' data-type='bool' data-ref="59KillNegSizeReg">KillNegSizeReg</dfn> = <a class="local col3 ref" href="#43MI" title='MI' data-ref="43MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>();</td></tr>
<tr><th id="539">539</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="60NegSizeReg" title='NegSizeReg' data-type='unsigned int' data-ref="60NegSizeReg">NegSizeReg</dfn> = <a class="local col3 ref" href="#43MI" title='MI' data-ref="43MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="540">540</th><td></td></tr>
<tr><th id="541">541</th><td>  <i>// Grow the stack and update the stack pointer link, then determine the</i></td></tr>
<tr><th id="542">542</th><td><i>  // address of new allocated space.</i></td></tr>
<tr><th id="543">543</th><td>  <b>if</b> (<a class="local col9 ref" href="#49LP64" title='LP64' data-ref="49LP64">LP64</a>) {</td></tr>
<tr><th id="544">544</th><td>    <b>if</b> (<a class="local col5 ref" href="#55MaxAlign" title='MaxAlign' data-ref="55MaxAlign">MaxAlign</a> &gt; <a class="local col4 ref" href="#54TargetAlign" title='TargetAlign' data-ref="54TargetAlign">TargetAlign</a>) {</td></tr>
<tr><th id="545">545</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="61UnalNegSizeReg" title='UnalNegSizeReg' data-type='unsigned int' data-ref="61UnalNegSizeReg">UnalNegSizeReg</dfn> = <a class="local col0 ref" href="#60NegSizeReg" title='NegSizeReg' data-ref="60NegSizeReg">NegSizeReg</a>;</td></tr>
<tr><th id="546">546</th><td>      <a class="local col0 ref" href="#60NegSizeReg" title='NegSizeReg' data-ref="60NegSizeReg">NegSizeReg</a> = <a class="local col5 ref" href="#45MF" title='MF' data-ref="45MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col6 ref" href="#56G8RC" title='G8RC' data-ref="56G8RC">G8RC</a>);</td></tr>
<tr><th id="547">547</th><td></td></tr>
<tr><th id="548">548</th><td>      <i>// Unfortunately, there is no andi, only andi., and we can't insert that</i></td></tr>
<tr><th id="549">549</th><td><i>      // here because we might clobber cr0 while it is live.</i></td></tr>
<tr><th id="550">550</th><td>      BuildMI(MBB, II, dl, TII.get(PPC::<span class='error' title="no member named &apos;LI8&apos; in namespace &apos;llvm::PPC&apos;">LI8</span>), NegSizeReg)</td></tr>
<tr><th id="551">551</th><td>        .addImm(~(MaxAlign-<var>1</var>));</td></tr>
<tr><th id="552">552</th><td></td></tr>
<tr><th id="553">553</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="62NegSizeReg1" title='NegSizeReg1' data-type='unsigned int' data-ref="62NegSizeReg1">NegSizeReg1</dfn> = <a class="local col0 ref" href="#60NegSizeReg" title='NegSizeReg' data-ref="60NegSizeReg">NegSizeReg</a>;</td></tr>
<tr><th id="554">554</th><td>      <a class="local col0 ref" href="#60NegSizeReg" title='NegSizeReg' data-ref="60NegSizeReg">NegSizeReg</a> = <a class="local col5 ref" href="#45MF" title='MF' data-ref="45MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col6 ref" href="#56G8RC" title='G8RC' data-ref="56G8RC">G8RC</a>);</td></tr>
<tr><th id="555">555</th><td>      BuildMI(MBB, II, dl, TII.get(PPC::<span class='error' title="no member named &apos;AND8&apos; in namespace &apos;llvm::PPC&apos;">AND8</span>), NegSizeReg)</td></tr>
<tr><th id="556">556</th><td>        .addReg(UnalNegSizeReg, getKillRegState(KillNegSizeReg))</td></tr>
<tr><th id="557">557</th><td>        .addReg(NegSizeReg1, RegState::Kill);</td></tr>
<tr><th id="558">558</th><td>      <a class="local col9 ref" href="#59KillNegSizeReg" title='KillNegSizeReg' data-ref="59KillNegSizeReg">KillNegSizeReg</a> = <b>true</b>;</td></tr>
<tr><th id="559">559</th><td>    }</td></tr>
<tr><th id="560">560</th><td></td></tr>
<tr><th id="561">561</th><td>    BuildMI(MBB, II, dl, TII.get(PPC::<span class='error' title="no member named &apos;STDUX&apos; in namespace &apos;llvm::PPC&apos;">STDUX</span>), PPC::<span class='error' title="no member named &apos;X1&apos; in namespace &apos;llvm::PPC&apos;">X1</span>)</td></tr>
<tr><th id="562">562</th><td>      .addReg(Reg, RegState::Kill)</td></tr>
<tr><th id="563">563</th><td>      .addReg(PPC::<span class='error' title="no member named &apos;X1&apos; in namespace &apos;llvm::PPC&apos;">X1</span>)</td></tr>
<tr><th id="564">564</th><td>      .addReg(NegSizeReg, getKillRegState(KillNegSizeReg));</td></tr>
<tr><th id="565">565</th><td>    BuildMI(MBB, II, dl, TII.get(PPC::<span class='error' title="no member named &apos;ADDI8&apos; in namespace &apos;llvm::PPC&apos;">ADDI8</span>), MI.getOperand(<var>0</var>).getReg())</td></tr>
<tr><th id="566">566</th><td>      .addReg(PPC::<span class='error' title="no member named &apos;X1&apos; in namespace &apos;llvm::PPC&apos;">X1</span>)</td></tr>
<tr><th id="567">567</th><td>      .addImm(maxCallFrameSize);</td></tr>
<tr><th id="568">568</th><td>  } <b>else</b> {</td></tr>
<tr><th id="569">569</th><td>    <b>if</b> (<a class="local col5 ref" href="#55MaxAlign" title='MaxAlign' data-ref="55MaxAlign">MaxAlign</a> &gt; <a class="local col4 ref" href="#54TargetAlign" title='TargetAlign' data-ref="54TargetAlign">TargetAlign</a>) {</td></tr>
<tr><th id="570">570</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="63UnalNegSizeReg" title='UnalNegSizeReg' data-type='unsigned int' data-ref="63UnalNegSizeReg">UnalNegSizeReg</dfn> = <a class="local col0 ref" href="#60NegSizeReg" title='NegSizeReg' data-ref="60NegSizeReg">NegSizeReg</a>;</td></tr>
<tr><th id="571">571</th><td>      <a class="local col0 ref" href="#60NegSizeReg" title='NegSizeReg' data-ref="60NegSizeReg">NegSizeReg</a> = <a class="local col5 ref" href="#45MF" title='MF' data-ref="45MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col7 ref" href="#57GPRC" title='GPRC' data-ref="57GPRC">GPRC</a>);</td></tr>
<tr><th id="572">572</th><td></td></tr>
<tr><th id="573">573</th><td>      <i>// Unfortunately, there is no andi, only andi., and we can't insert that</i></td></tr>
<tr><th id="574">574</th><td><i>      // here because we might clobber cr0 while it is live.</i></td></tr>
<tr><th id="575">575</th><td>      BuildMI(MBB, II, dl, TII.get(PPC::<span class='error' title="no member named &apos;LI&apos; in namespace &apos;llvm::PPC&apos;">LI</span>), NegSizeReg)</td></tr>
<tr><th id="576">576</th><td>        .addImm(~(MaxAlign-<var>1</var>));</td></tr>
<tr><th id="577">577</th><td></td></tr>
<tr><th id="578">578</th><td>      <em>unsigned</em> <dfn class="local col4 decl" id="64NegSizeReg1" title='NegSizeReg1' data-type='unsigned int' data-ref="64NegSizeReg1">NegSizeReg1</dfn> = <a class="local col0 ref" href="#60NegSizeReg" title='NegSizeReg' data-ref="60NegSizeReg">NegSizeReg</a>;</td></tr>
<tr><th id="579">579</th><td>      <a class="local col0 ref" href="#60NegSizeReg" title='NegSizeReg' data-ref="60NegSizeReg">NegSizeReg</a> = <a class="local col5 ref" href="#45MF" title='MF' data-ref="45MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col7 ref" href="#57GPRC" title='GPRC' data-ref="57GPRC">GPRC</a>);</td></tr>
<tr><th id="580">580</th><td>      BuildMI(MBB, II, dl, TII.get(PPC::<span class='error' title="no member named &apos;AND&apos; in namespace &apos;llvm::PPC&apos;">AND</span>), NegSizeReg)</td></tr>
<tr><th id="581">581</th><td>        .addReg(UnalNegSizeReg, getKillRegState(KillNegSizeReg))</td></tr>
<tr><th id="582">582</th><td>        .addReg(NegSizeReg1, RegState::Kill);</td></tr>
<tr><th id="583">583</th><td>      <a class="local col9 ref" href="#59KillNegSizeReg" title='KillNegSizeReg' data-ref="59KillNegSizeReg">KillNegSizeReg</a> = <b>true</b>;</td></tr>
<tr><th id="584">584</th><td>    }</td></tr>
<tr><th id="585">585</th><td></td></tr>
<tr><th id="586">586</th><td>    BuildMI(MBB, II, dl, TII.get(PPC::<span class='error' title="no member named &apos;STWUX&apos; in namespace &apos;llvm::PPC&apos;">STWUX</span>), PPC::<span class='error' title="no member named &apos;R1&apos; in namespace &apos;llvm::PPC&apos;">R1</span>)</td></tr>
<tr><th id="587">587</th><td>      .addReg(Reg, RegState::Kill)</td></tr>
<tr><th id="588">588</th><td>      .addReg(PPC::<span class='error' title="no member named &apos;R1&apos; in namespace &apos;llvm::PPC&apos;">R1</span>)</td></tr>
<tr><th id="589">589</th><td>      .addReg(NegSizeReg, getKillRegState(KillNegSizeReg));</td></tr>
<tr><th id="590">590</th><td>    BuildMI(MBB, II, dl, TII.get(PPC::<span class='error' title="no member named &apos;ADDI&apos; in namespace &apos;llvm::PPC&apos;">ADDI</span>), MI.getOperand(<var>0</var>).getReg())</td></tr>
<tr><th id="591">591</th><td>      .addReg(PPC::<span class='error' title="no member named &apos;R1&apos; in namespace &apos;llvm::PPC&apos;">R1</span>)</td></tr>
<tr><th id="592">592</th><td>      .addImm(maxCallFrameSize);</td></tr>
<tr><th id="593">593</th><td>  }</td></tr>
<tr><th id="594">594</th><td></td></tr>
<tr><th id="595">595</th><td>  <i>// Discard the DYNALLOC instruction.</i></td></tr>
<tr><th id="596">596</th><td>  <a class="local col4 ref" href="#44MBB" title='MBB' data-ref="44MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">erase</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#42II" title='II' data-ref="42II">II</a>);</td></tr>
<tr><th id="597">597</th><td>}</td></tr>
<tr><th id="598">598</th><td></td></tr>
<tr><th id="599">599</th><td><em>void</em> <a class="type" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo" title='llvm::PPCRegisterInfo' data-ref="llvm::PPCRegisterInfo">PPCRegisterInfo</a>::<span class='error' title="out-of-line definition of &apos;lowerDynamicAreaOffset&apos; does not match any declaration in &apos;llvm::PPCRegisterInfo&apos;"><dfn class="decl def" id="_ZNK4llvm15PPCRegisterInfo22lowerDynamicAreaOffsetENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::PPCRegisterInfo::lowerDynamicAreaOffset' data-ref="_ZNK4llvm15PPCRegisterInfo22lowerDynamicAreaOffsetENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">lowerDynamicAreaOffset</dfn></span>(</td></tr>
<tr><th id="600">600</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col5 decl" id="65II" title='II' data-type='MachineBasicBlock::iterator' data-ref="65II">II</dfn>) <em>const</em> {</td></tr>
<tr><th id="601">601</th><td>  <i>// Get the instruction.</i></td></tr>
<tr><th id="602">602</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="66MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="66MI">MI</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col5 ref" href="#65II" title='II' data-ref="65II">II</a>;</td></tr>
<tr><th id="603">603</th><td>  <i>// Get the instruction's basic block.</i></td></tr>
<tr><th id="604">604</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="67MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="67MBB">MBB</dfn> = *<a class="local col6 ref" href="#66MI" title='MI' data-ref="66MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="605">605</th><td>  <i>// Get the basic block's function.</i></td></tr>
<tr><th id="606">606</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="68MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="68MF">MF</dfn> = *<a class="local col7 ref" href="#67MBB" title='MBB' data-ref="67MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="607">607</th><td>  <i>// Get the frame info.</i></td></tr>
<tr><th id="608">608</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col9 decl" id="69MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="69MFI">MFI</dfn> = <a class="local col8 ref" href="#68MF" title='MF' data-ref="68MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="609">609</th><td>  <em>const</em> <a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget">PPCSubtarget</a> &amp;<dfn class="local col0 decl" id="70Subtarget" title='Subtarget' data-type='const llvm::PPCSubtarget &amp;' data-ref="70Subtarget">Subtarget</dfn> = <a class="local col8 ref" href="#68MF" title='MF' data-ref="68MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget">PPCSubtarget</a>&gt;();</td></tr>
<tr><th id="610">610</th><td>  <i>// Get the instruction info.</i></td></tr>
<tr><th id="611">611</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> &amp;<span class='error' title="no viable conversion from &apos;const llvm::PPCInstrInfo&apos; to &apos;const llvm::TargetInstrInfo&apos;"><dfn class="local col1 decl" id="71TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="71TII">TII</dfn></span> = *Subtarget.getInstrInfo();</td></tr>
<tr><th id="612">612</th><td></td></tr>
<tr><th id="613">613</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="72maxCallFrameSize" title='maxCallFrameSize' data-type='unsigned int' data-ref="72maxCallFrameSize">maxCallFrameSize</dfn> = <a class="local col9 ref" href="#69MFI" title='MFI' data-ref="69MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo19getMaxCallFrameSizeEv" title='llvm::MachineFrameInfo::getMaxCallFrameSize' data-ref="_ZNK4llvm16MachineFrameInfo19getMaxCallFrameSizeEv">getMaxCallFrameSize</a>();</td></tr>
<tr><th id="614">614</th><td>  <em>bool</em> <dfn class="local col3 decl" id="73is64Bit" title='is64Bit' data-type='bool' data-ref="73is64Bit">is64Bit</dfn> = <a class="member" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo::TM" title='llvm::PPCRegisterInfo::TM' data-ref="llvm::PPCRegisterInfo::TM">TM</a>.<a class="ref" href="PPCTargetMachine.h.html#_ZNK4llvm16PPCTargetMachine7isPPC64Ev" title='llvm::PPCTargetMachine::isPPC64' data-ref="_ZNK4llvm16PPCTargetMachine7isPPC64Ev">isPPC64</a>();</td></tr>
<tr><th id="615">615</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col4 decl" id="74dl" title='dl' data-type='llvm::DebugLoc' data-ref="74dl">dl</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col6 ref" href="#66MI" title='MI' data-ref="66MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="616">616</th><td>  BuildMI(MBB, II, dl, TII.get(is64Bit ? PPC::<span class='error' title="no member named &apos;LI8&apos; in namespace &apos;llvm::PPC&apos;">LI8</span> : PPC::<span class='error' title="no member named &apos;LI&apos; in namespace &apos;llvm::PPC&apos;">LI</span>),</td></tr>
<tr><th id="617">617</th><td>          MI.getOperand(<var>0</var>).getReg())</td></tr>
<tr><th id="618">618</th><td>      .addImm(maxCallFrameSize);</td></tr>
<tr><th id="619">619</th><td>  <a class="local col7 ref" href="#67MBB" title='MBB' data-ref="67MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">erase</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#65II" title='II' data-ref="65II">II</a>);</td></tr>
<tr><th id="620">620</th><td>}</td></tr>
<tr><th id="621">621</th><td></td></tr>
<tr><th id="622">622</th><td><i class="doc">/// lowerCRSpilling - Generate the code for spilling a CR register. Instead of</i></td></tr>
<tr><th id="623">623</th><td><i class="doc">/// reserving a whole register (R0), we scrounge for one here. This generates</i></td></tr>
<tr><th id="624">624</th><td><i class="doc">/// code like this:</i></td></tr>
<tr><th id="625">625</th><td><i class="doc">///</i></td></tr>
<tr><th id="626">626</th><td><i class="doc">///   mfcr rA                  ; Move the conditional register into GPR rA.</i></td></tr>
<tr><th id="627">627</th><td><i class="doc">///   rlwinm rA, rA, SB, 0, 31 ; Shift the bits left so they are in CR0's slot.</i></td></tr>
<tr><th id="628">628</th><td><i class="doc">///   stw rA, FI               ; Store rA to the frame.</i></td></tr>
<tr><th id="629">629</th><td><i class="doc">///</i></td></tr>
<tr><th id="630">630</th><td><em>void</em> <a class="type" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo" title='llvm::PPCRegisterInfo' data-ref="llvm::PPCRegisterInfo">PPCRegisterInfo</a>::<span class='error' title="out-of-line definition of &apos;lowerCRSpilling&apos; does not match any declaration in &apos;llvm::PPCRegisterInfo&apos;"><dfn class="decl def" id="_ZNK4llvm15PPCRegisterInfo15lowerCRSpillingENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" title='llvm::PPCRegisterInfo::lowerCRSpilling' data-ref="_ZNK4llvm15PPCRegisterInfo15lowerCRSpillingENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj">lowerCRSpilling</dfn></span>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col5 decl" id="75II" title='II' data-type='MachineBasicBlock::iterator' data-ref="75II">II</dfn>,</td></tr>
<tr><th id="631">631</th><td>                                      <em>unsigned</em> <dfn class="local col6 decl" id="76FrameIndex" title='FrameIndex' data-type='unsigned int' data-ref="76FrameIndex">FrameIndex</dfn>) <em>const</em> {</td></tr>
<tr><th id="632">632</th><td>  <i>// Get the instruction.</i></td></tr>
<tr><th id="633">633</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="77MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="77MI">MI</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col5 ref" href="#75II" title='II' data-ref="75II">II</a>;       <i>// ; SPILL_CR &lt;SrcReg&gt;, &lt;offset&gt;</i></td></tr>
<tr><th id="634">634</th><td>  <i>// Get the instruction's basic block.</i></td></tr>
<tr><th id="635">635</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="78MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="78MBB">MBB</dfn> = *<a class="local col7 ref" href="#77MI" title='MI' data-ref="77MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="636">636</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="79MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="79MF">MF</dfn> = *<a class="local col8 ref" href="#78MBB" title='MBB' data-ref="78MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="637">637</th><td>  <em>const</em> <a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget">PPCSubtarget</a> &amp;<dfn class="local col0 decl" id="80Subtarget" title='Subtarget' data-type='const llvm::PPCSubtarget &amp;' data-ref="80Subtarget">Subtarget</dfn> = <a class="local col9 ref" href="#79MF" title='MF' data-ref="79MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget">PPCSubtarget</a>&gt;();</td></tr>
<tr><th id="638">638</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> &amp;<span class='error' title="no viable conversion from &apos;const llvm::PPCInstrInfo&apos; to &apos;const llvm::TargetInstrInfo&apos;"><dfn class="local col1 decl" id="81TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="81TII">TII</dfn></span> = *Subtarget.getInstrInfo();</td></tr>
<tr><th id="639">639</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col2 decl" id="82dl" title='dl' data-type='llvm::DebugLoc' data-ref="82dl">dl</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col7 ref" href="#77MI" title='MI' data-ref="77MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="640">640</th><td></td></tr>
<tr><th id="641">641</th><td>  <em>bool</em> <dfn class="local col3 decl" id="83LP64" title='LP64' data-type='bool' data-ref="83LP64">LP64</dfn> = <a class="member" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo::TM" title='llvm::PPCRegisterInfo::TM' data-ref="llvm::PPCRegisterInfo::TM">TM</a>.<a class="ref" href="PPCTargetMachine.h.html#_ZNK4llvm16PPCTargetMachine7isPPC64Ev" title='llvm::PPCTargetMachine::isPPC64' data-ref="_ZNK4llvm16PPCTargetMachine7isPPC64Ev">isPPC64</a>();</td></tr>
<tr><th id="642">642</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="84G8RC" title='G8RC' data-type='const llvm::TargetRegisterClass *' data-ref="84G8RC">G8RC</dfn> = &amp;PPC::<span class='error' title="no member named &apos;G8RCRegClass&apos; in namespace &apos;llvm::PPC&apos;">G8RCRegClass</span>;</td></tr>
<tr><th id="643">643</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="85GPRC" title='GPRC' data-type='const llvm::TargetRegisterClass *' data-ref="85GPRC">GPRC</dfn> = &amp;PPC::<span class='error' title="no member named &apos;GPRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">GPRCRegClass</span>;</td></tr>
<tr><th id="644">644</th><td></td></tr>
<tr><th id="645">645</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="86Reg" title='Reg' data-type='unsigned int' data-ref="86Reg">Reg</dfn> = <a class="local col9 ref" href="#79MF" title='MF' data-ref="79MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col3 ref" href="#83LP64" title='LP64' data-ref="83LP64">LP64</a> ? <a class="local col4 ref" href="#84G8RC" title='G8RC' data-ref="84G8RC">G8RC</a> : <a class="local col5 ref" href="#85GPRC" title='GPRC' data-ref="85GPRC">GPRC</a>);</td></tr>
<tr><th id="646">646</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="87SrcReg" title='SrcReg' data-type='unsigned int' data-ref="87SrcReg">SrcReg</dfn> = <a class="local col7 ref" href="#77MI" title='MI' data-ref="77MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="647">647</th><td></td></tr>
<tr><th id="648">648</th><td>  <i>// We need to store the CR in the low 4-bits of the saved value. First, issue</i></td></tr>
<tr><th id="649">649</th><td><i>  // an MFOCRF to save all of the CRBits and, if needed, kill the SrcReg.</i></td></tr>
<tr><th id="650">650</th><td>  BuildMI(MBB, II, dl, TII.get(LP64 ? PPC::<span class='error' title="no member named &apos;MFOCRF8&apos; in namespace &apos;llvm::PPC&apos;">MFOCRF8</span> : PPC::<span class='error' title="no member named &apos;MFOCRF&apos; in namespace &apos;llvm::PPC&apos;">MFOCRF</span>), Reg)</td></tr>
<tr><th id="651">651</th><td>      .addReg(SrcReg, getKillRegState(MI.getOperand(<var>0</var>).isKill()));</td></tr>
<tr><th id="652">652</th><td></td></tr>
<tr><th id="653">653</th><td>  <i>// If the saved register wasn't CR0, shift the bits left so that they are in</i></td></tr>
<tr><th id="654">654</th><td><i>  // CR0's slot.</i></td></tr>
<tr><th id="655">655</th><td>  <b>if</b> (SrcReg != PPC::<span class='error' title="no member named &apos;CR0&apos; in namespace &apos;llvm::PPC&apos;">CR0</span>) {</td></tr>
<tr><th id="656">656</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="88Reg1" title='Reg1' data-type='unsigned int' data-ref="88Reg1">Reg1</dfn> = <a class="local col6 ref" href="#86Reg" title='Reg' data-ref="86Reg">Reg</a>;</td></tr>
<tr><th id="657">657</th><td>    <a class="local col6 ref" href="#86Reg" title='Reg' data-ref="86Reg">Reg</a> = <a class="local col9 ref" href="#79MF" title='MF' data-ref="79MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col3 ref" href="#83LP64" title='LP64' data-ref="83LP64">LP64</a> ? <a class="local col4 ref" href="#84G8RC" title='G8RC' data-ref="84G8RC">G8RC</a> : <a class="local col5 ref" href="#85GPRC" title='GPRC' data-ref="85GPRC">GPRC</a>);</td></tr>
<tr><th id="658">658</th><td></td></tr>
<tr><th id="659">659</th><td>    <i>// rlwinm rA, rA, ShiftBits, 0, 31.</i></td></tr>
<tr><th id="660">660</th><td>    BuildMI(MBB, II, dl, TII.get(LP64 ? PPC::<span class='error' title="no member named &apos;RLWINM8&apos; in namespace &apos;llvm::PPC&apos;">RLWINM8</span> : PPC::<span class='error' title="no member named &apos;RLWINM&apos; in namespace &apos;llvm::PPC&apos;">RLWINM</span>), Reg)</td></tr>
<tr><th id="661">661</th><td>      .addReg(Reg1, RegState::Kill)</td></tr>
<tr><th id="662">662</th><td>      .addImm(<span class='error' title="use of undeclared identifier &apos;getEncodingValue&apos;">getEncodingValue</span>(SrcReg) * <var>4</var>)</td></tr>
<tr><th id="663">663</th><td>      .addImm(<var>0</var>)</td></tr>
<tr><th id="664">664</th><td>      .addImm(<var>31</var>);</td></tr>
<tr><th id="665">665</th><td>  }</td></tr>
<tr><th id="666">666</th><td></td></tr>
<tr><th id="667">667</th><td>  addFrameReference(BuildMI(MBB, II, dl, TII.get(LP64 ? PPC::<span class='error' title="no member named &apos;STW8&apos; in namespace &apos;llvm::PPC&apos;">STW8</span> : PPC::<span class='error' title="no member named &apos;STW&apos; in namespace &apos;llvm::PPC&apos;">STW</span>))</td></tr>
<tr><th id="668">668</th><td>                    .addReg(Reg, RegState::Kill),</td></tr>
<tr><th id="669">669</th><td>                    FrameIndex);</td></tr>
<tr><th id="670">670</th><td></td></tr>
<tr><th id="671">671</th><td>  <i>// Discard the pseudo instruction.</i></td></tr>
<tr><th id="672">672</th><td>  <a class="local col8 ref" href="#78MBB" title='MBB' data-ref="78MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">erase</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#75II" title='II' data-ref="75II">II</a>);</td></tr>
<tr><th id="673">673</th><td>}</td></tr>
<tr><th id="674">674</th><td></td></tr>
<tr><th id="675">675</th><td><em>void</em> <a class="type" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo" title='llvm::PPCRegisterInfo' data-ref="llvm::PPCRegisterInfo">PPCRegisterInfo</a>::<span class='error' title="out-of-line definition of &apos;lowerCRRestore&apos; does not match any declaration in &apos;llvm::PPCRegisterInfo&apos;"><dfn class="decl def" id="_ZNK4llvm15PPCRegisterInfo14lowerCRRestoreENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" title='llvm::PPCRegisterInfo::lowerCRRestore' data-ref="_ZNK4llvm15PPCRegisterInfo14lowerCRRestoreENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj">lowerCRRestore</dfn></span>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="89II" title='II' data-type='MachineBasicBlock::iterator' data-ref="89II">II</dfn>,</td></tr>
<tr><th id="676">676</th><td>                                      <em>unsigned</em> <dfn class="local col0 decl" id="90FrameIndex" title='FrameIndex' data-type='unsigned int' data-ref="90FrameIndex">FrameIndex</dfn>) <em>const</em> {</td></tr>
<tr><th id="677">677</th><td>  <i>// Get the instruction.</i></td></tr>
<tr><th id="678">678</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="91MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="91MI">MI</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col9 ref" href="#89II" title='II' data-ref="89II">II</a>;       <i>// ; &lt;DestReg&gt; = RESTORE_CR &lt;offset&gt;</i></td></tr>
<tr><th id="679">679</th><td>  <i>// Get the instruction's basic block.</i></td></tr>
<tr><th id="680">680</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="92MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="92MBB">MBB</dfn> = *<a class="local col1 ref" href="#91MI" title='MI' data-ref="91MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="681">681</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="93MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="93MF">MF</dfn> = *<a class="local col2 ref" href="#92MBB" title='MBB' data-ref="92MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="682">682</th><td>  <em>const</em> <a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget">PPCSubtarget</a> &amp;<dfn class="local col4 decl" id="94Subtarget" title='Subtarget' data-type='const llvm::PPCSubtarget &amp;' data-ref="94Subtarget">Subtarget</dfn> = <a class="local col3 ref" href="#93MF" title='MF' data-ref="93MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget">PPCSubtarget</a>&gt;();</td></tr>
<tr><th id="683">683</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> &amp;<span class='error' title="no viable conversion from &apos;const llvm::PPCInstrInfo&apos; to &apos;const llvm::TargetInstrInfo&apos;"><dfn class="local col5 decl" id="95TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="95TII">TII</dfn></span> = *Subtarget.getInstrInfo();</td></tr>
<tr><th id="684">684</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col6 decl" id="96dl" title='dl' data-type='llvm::DebugLoc' data-ref="96dl">dl</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col1 ref" href="#91MI" title='MI' data-ref="91MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="685">685</th><td></td></tr>
<tr><th id="686">686</th><td>  <em>bool</em> <dfn class="local col7 decl" id="97LP64" title='LP64' data-type='bool' data-ref="97LP64">LP64</dfn> = <a class="member" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo::TM" title='llvm::PPCRegisterInfo::TM' data-ref="llvm::PPCRegisterInfo::TM">TM</a>.<a class="ref" href="PPCTargetMachine.h.html#_ZNK4llvm16PPCTargetMachine7isPPC64Ev" title='llvm::PPCTargetMachine::isPPC64' data-ref="_ZNK4llvm16PPCTargetMachine7isPPC64Ev">isPPC64</a>();</td></tr>
<tr><th id="687">687</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="98G8RC" title='G8RC' data-type='const llvm::TargetRegisterClass *' data-ref="98G8RC">G8RC</dfn> = &amp;PPC::<span class='error' title="no member named &apos;G8RCRegClass&apos; in namespace &apos;llvm::PPC&apos;">G8RCRegClass</span>;</td></tr>
<tr><th id="688">688</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="99GPRC" title='GPRC' data-type='const llvm::TargetRegisterClass *' data-ref="99GPRC">GPRC</dfn> = &amp;PPC::<span class='error' title="no member named &apos;GPRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">GPRCRegClass</span>;</td></tr>
<tr><th id="689">689</th><td></td></tr>
<tr><th id="690">690</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="100Reg" title='Reg' data-type='unsigned int' data-ref="100Reg">Reg</dfn> = <a class="local col3 ref" href="#93MF" title='MF' data-ref="93MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col7 ref" href="#97LP64" title='LP64' data-ref="97LP64">LP64</a> ? <a class="local col8 ref" href="#98G8RC" title='G8RC' data-ref="98G8RC">G8RC</a> : <a class="local col9 ref" href="#99GPRC" title='GPRC' data-ref="99GPRC">GPRC</a>);</td></tr>
<tr><th id="691">691</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="101DestReg" title='DestReg' data-type='unsigned int' data-ref="101DestReg">DestReg</dfn> = <a class="local col1 ref" href="#91MI" title='MI' data-ref="91MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="692">692</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.definesRegister(DestReg) &amp;&amp; &quot;RESTORE_CR does not define its destination&quot;) ? void (0) : __assert_fail (&quot;MI.definesRegister(DestReg) &amp;&amp; \&quot;RESTORE_CR does not define its destination\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCRegisterInfo.cpp&quot;, 693, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#91MI" title='MI' data-ref="91MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr15definesRegisterEjPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::definesRegister' data-ref="_ZNK4llvm12MachineInstr15definesRegisterEjPKNS_18TargetRegisterInfoE">definesRegister</a>(<a class="local col1 ref" href="#101DestReg" title='DestReg' data-ref="101DestReg">DestReg</a>) &amp;&amp;</td></tr>
<tr><th id="693">693</th><td>    <q>"RESTORE_CR does not define its destination"</q>);</td></tr>
<tr><th id="694">694</th><td></td></tr>
<tr><th id="695">695</th><td>  addFrameReference(BuildMI(MBB, II, dl, TII.get(LP64 ? PPC::<span class='error' title="no member named &apos;LWZ8&apos; in namespace &apos;llvm::PPC&apos;">LWZ8</span> : PPC::<span class='error' title="no member named &apos;LWZ&apos; in namespace &apos;llvm::PPC&apos;">LWZ</span>),</td></tr>
<tr><th id="696">696</th><td>                              Reg), FrameIndex);</td></tr>
<tr><th id="697">697</th><td></td></tr>
<tr><th id="698">698</th><td>  <i>// If the reloaded register isn't CR0, shift the bits right so that they are</i></td></tr>
<tr><th id="699">699</th><td><i>  // in the right CR's slot.</i></td></tr>
<tr><th id="700">700</th><td>  <b>if</b> (DestReg != PPC::<span class='error' title="no member named &apos;CR0&apos; in namespace &apos;llvm::PPC&apos;">CR0</span>) {</td></tr>
<tr><th id="701">701</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="102Reg1" title='Reg1' data-type='unsigned int' data-ref="102Reg1">Reg1</dfn> = <a class="local col0 ref" href="#100Reg" title='Reg' data-ref="100Reg">Reg</a>;</td></tr>
<tr><th id="702">702</th><td>    <a class="local col0 ref" href="#100Reg" title='Reg' data-ref="100Reg">Reg</a> = <a class="local col3 ref" href="#93MF" title='MF' data-ref="93MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col7 ref" href="#97LP64" title='LP64' data-ref="97LP64">LP64</a> ? <a class="local col8 ref" href="#98G8RC" title='G8RC' data-ref="98G8RC">G8RC</a> : <a class="local col9 ref" href="#99GPRC" title='GPRC' data-ref="99GPRC">GPRC</a>);</td></tr>
<tr><th id="703">703</th><td></td></tr>
<tr><th id="704">704</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="103ShiftBits" title='ShiftBits' data-type='unsigned int' data-ref="103ShiftBits">ShiftBits</dfn> = <span class='error' title="use of undeclared identifier &apos;getEncodingValue&apos;">getEncodingValue</span>(DestReg)*<var>4</var>;</td></tr>
<tr><th id="705">705</th><td>    <i>// rlwinm r11, r11, 32-ShiftBits, 0, 31.</i></td></tr>
<tr><th id="706">706</th><td>    BuildMI(MBB, II, dl, TII.get(LP64 ? PPC::<span class='error' title="no member named &apos;RLWINM8&apos; in namespace &apos;llvm::PPC&apos;">RLWINM8</span> : PPC::<span class='error' title="no member named &apos;RLWINM&apos; in namespace &apos;llvm::PPC&apos;">RLWINM</span>), Reg)</td></tr>
<tr><th id="707">707</th><td>             .addReg(Reg1, RegState::Kill).addImm(<var>32</var>-ShiftBits).addImm(<var>0</var>)</td></tr>
<tr><th id="708">708</th><td>             .addImm(<var>31</var>);</td></tr>
<tr><th id="709">709</th><td>  }</td></tr>
<tr><th id="710">710</th><td></td></tr>
<tr><th id="711">711</th><td>  BuildMI(MBB, II, dl, TII.get(LP64 ? PPC::<span class='error' title="no member named &apos;MTOCRF8&apos; in namespace &apos;llvm::PPC&apos;">MTOCRF8</span> : PPC::<span class='error' title="no member named &apos;MTOCRF&apos; in namespace &apos;llvm::PPC&apos;">MTOCRF</span>), DestReg)</td></tr>
<tr><th id="712">712</th><td>             .addReg(Reg, RegState::Kill);</td></tr>
<tr><th id="713">713</th><td></td></tr>
<tr><th id="714">714</th><td>  <i>// Discard the pseudo instruction.</i></td></tr>
<tr><th id="715">715</th><td>  <a class="local col2 ref" href="#92MBB" title='MBB' data-ref="92MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">erase</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#89II" title='II' data-ref="89II">II</a>);</td></tr>
<tr><th id="716">716</th><td>}</td></tr>
<tr><th id="717">717</th><td></td></tr>
<tr><th id="718">718</th><td><em>void</em> <a class="type" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo" title='llvm::PPCRegisterInfo' data-ref="llvm::PPCRegisterInfo">PPCRegisterInfo</a>::<span class='error' title="out-of-line definition of &apos;lowerCRBitSpilling&apos; does not match any declaration in &apos;llvm::PPCRegisterInfo&apos;"><dfn class="decl def" id="_ZNK4llvm15PPCRegisterInfo18lowerCRBitSpillingENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" title='llvm::PPCRegisterInfo::lowerCRBitSpilling' data-ref="_ZNK4llvm15PPCRegisterInfo18lowerCRBitSpillingENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj">lowerCRBitSpilling</dfn></span>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="104II" title='II' data-type='MachineBasicBlock::iterator' data-ref="104II">II</dfn>,</td></tr>
<tr><th id="719">719</th><td>                                         <em>unsigned</em> <dfn class="local col5 decl" id="105FrameIndex" title='FrameIndex' data-type='unsigned int' data-ref="105FrameIndex">FrameIndex</dfn>) <em>const</em> {</td></tr>
<tr><th id="720">720</th><td>  <i>// Get the instruction.</i></td></tr>
<tr><th id="721">721</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="106MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="106MI">MI</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col4 ref" href="#104II" title='II' data-ref="104II">II</a>;       <i>// ; SPILL_CRBIT &lt;SrcReg&gt;, &lt;offset&gt;</i></td></tr>
<tr><th id="722">722</th><td>  <i>// Get the instruction's basic block.</i></td></tr>
<tr><th id="723">723</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="107MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="107MBB">MBB</dfn> = *<a class="local col6 ref" href="#106MI" title='MI' data-ref="106MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="724">724</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="108MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="108MF">MF</dfn> = *<a class="local col7 ref" href="#107MBB" title='MBB' data-ref="107MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="725">725</th><td>  <em>const</em> <a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget">PPCSubtarget</a> &amp;<dfn class="local col9 decl" id="109Subtarget" title='Subtarget' data-type='const llvm::PPCSubtarget &amp;' data-ref="109Subtarget">Subtarget</dfn> = <a class="local col8 ref" href="#108MF" title='MF' data-ref="108MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget">PPCSubtarget</a>&gt;();</td></tr>
<tr><th id="726">726</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> &amp;<span class='error' title="no viable conversion from &apos;const llvm::PPCInstrInfo&apos; to &apos;const llvm::TargetInstrInfo&apos;"><dfn class="local col0 decl" id="110TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="110TII">TII</dfn></span> = *Subtarget.getInstrInfo();</td></tr>
<tr><th id="727">727</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>* <span class='error' title="cannot initialize a variable of type &apos;const llvm::TargetRegisterInfo *&apos; with an rvalue of type &apos;const llvm::PPCRegisterInfo *&apos;"><dfn class="local col1 decl" id="111TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="111TRI">TRI</dfn></span> = Subtarget.getRegisterInfo();</td></tr>
<tr><th id="728">728</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col2 decl" id="112dl" title='dl' data-type='llvm::DebugLoc' data-ref="112dl">dl</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col6 ref" href="#106MI" title='MI' data-ref="106MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="729">729</th><td></td></tr>
<tr><th id="730">730</th><td>  <em>bool</em> <dfn class="local col3 decl" id="113LP64" title='LP64' data-type='bool' data-ref="113LP64">LP64</dfn> = <a class="member" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo::TM" title='llvm::PPCRegisterInfo::TM' data-ref="llvm::PPCRegisterInfo::TM">TM</a>.<a class="ref" href="PPCTargetMachine.h.html#_ZNK4llvm16PPCTargetMachine7isPPC64Ev" title='llvm::PPCTargetMachine::isPPC64' data-ref="_ZNK4llvm16PPCTargetMachine7isPPC64Ev">isPPC64</a>();</td></tr>
<tr><th id="731">731</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="114G8RC" title='G8RC' data-type='const llvm::TargetRegisterClass *' data-ref="114G8RC">G8RC</dfn> = &amp;PPC::<span class='error' title="no member named &apos;G8RCRegClass&apos; in namespace &apos;llvm::PPC&apos;">G8RCRegClass</span>;</td></tr>
<tr><th id="732">732</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="115GPRC" title='GPRC' data-type='const llvm::TargetRegisterClass *' data-ref="115GPRC">GPRC</dfn> = &amp;PPC::<span class='error' title="no member named &apos;GPRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">GPRCRegClass</span>;</td></tr>
<tr><th id="733">733</th><td></td></tr>
<tr><th id="734">734</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="116Reg" title='Reg' data-type='unsigned int' data-ref="116Reg">Reg</dfn> = <a class="local col8 ref" href="#108MF" title='MF' data-ref="108MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col3 ref" href="#113LP64" title='LP64' data-ref="113LP64">LP64</a> ? <a class="local col4 ref" href="#114G8RC" title='G8RC' data-ref="114G8RC">G8RC</a> : <a class="local col5 ref" href="#115GPRC" title='GPRC' data-ref="115GPRC">GPRC</a>);</td></tr>
<tr><th id="735">735</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="117SrcReg" title='SrcReg' data-type='unsigned int' data-ref="117SrcReg">SrcReg</dfn> = <a class="local col6 ref" href="#106MI" title='MI' data-ref="106MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="736">736</th><td></td></tr>
<tr><th id="737">737</th><td>  <i>// Search up the BB to find the definition of the CR bit.</i></td></tr>
<tr><th id="738">738</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::reverse_iterator" title='llvm::MachineBasicBlock::reverse_iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;' data-ref="llvm::MachineBasicBlock::reverse_iterator">reverse_iterator</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1Ev" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1Ev"></a><dfn class="local col8 decl" id="118Ins" title='Ins' data-type='MachineBasicBlock::reverse_iterator' data-ref="118Ins">Ins</dfn>;</td></tr>
<tr><th id="739">739</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="119CRBitSpillDistance" title='CRBitSpillDistance' data-type='unsigned int' data-ref="119CRBitSpillDistance">CRBitSpillDistance</dfn> = <var>0</var>;</td></tr>
<tr><th id="740">740</th><td>  <b>for</b> (<a class="local col8 ref" href="#118Ins" title='Ins' data-ref="118Ins">Ins</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb1EEaSEOS2_">=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col6 ref" href="#106MI" title='MI' data-ref="106MI">MI</a>; <a class="local col8 ref" href="#118Ins" title='Ins' data-ref="118Ins">Ins</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col7 ref" href="#107MBB" title='MBB' data-ref="107MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock4rendEv" title='llvm::MachineBasicBlock::rend' data-ref="_ZN4llvm17MachineBasicBlock4rendEv">rend</a>(); <a class="local col8 ref" href="#118Ins" title='Ins' data-ref="118Ins">Ins</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEi" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEi">++</a>) {</td></tr>
<tr><th id="741">741</th><td>    <i>// Definition found.</i></td></tr>
<tr><th id="742">742</th><td>    <b>if</b> (Ins-&gt;modifiesRegister(SrcReg, TRI))</td></tr>
<tr><th id="743">743</th><td>      <b>break</b>;</td></tr>
<tr><th id="744">744</th><td>    <i>// Unable to find CR bit definition within maximum search distance.</i></td></tr>
<tr><th id="745">745</th><td>    <b>if</b> (<a class="local col9 ref" href="#119CRBitSpillDistance" title='CRBitSpillDistance' data-ref="119CRBitSpillDistance">CRBitSpillDistance</a> == <a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#MaxCRBitSpillDist" title='MaxCRBitSpillDist' data-use='m' data-ref="MaxCRBitSpillDist">MaxCRBitSpillDist</a>) {</td></tr>
<tr><th id="746">746</th><td>      <a class="local col8 ref" href="#118Ins" title='Ins' data-ref="118Ins">Ins</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb1EEaSEOS2_">=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col6 ref" href="#106MI" title='MI' data-ref="106MI">MI</a>;</td></tr>
<tr><th id="747">747</th><td>      <b>break</b>;</td></tr>
<tr><th id="748">748</th><td>    }</td></tr>
<tr><th id="749">749</th><td>    <i>// Skip debug instructions when counting CR bit spill distance.</i></td></tr>
<tr><th id="750">750</th><td>    <b>if</b> (!<a class="local col8 ref" href="#118Ins" title='Ins' data-ref="118Ins">Ins</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="751">751</th><td>      <a class="local col9 ref" href="#119CRBitSpillDistance" title='CRBitSpillDistance' data-ref="119CRBitSpillDistance">CRBitSpillDistance</a>++;</td></tr>
<tr><th id="752">752</th><td>  }</td></tr>
<tr><th id="753">753</th><td></td></tr>
<tr><th id="754">754</th><td>  <i>// Unable to find the definition of the CR bit in the MBB.</i></td></tr>
<tr><th id="755">755</th><td>  <b>if</b> (<a class="local col8 ref" href="#118Ins" title='Ins' data-ref="118Ins">Ins</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col7 ref" href="#107MBB" title='MBB' data-ref="107MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock4rendEv" title='llvm::MachineBasicBlock::rend' data-ref="_ZN4llvm17MachineBasicBlock4rendEv">rend</a>())</td></tr>
<tr><th id="756">756</th><td>    <a class="local col8 ref" href="#118Ins" title='Ins' data-ref="118Ins">Ins</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb1EEaSEOS2_">=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col6 ref" href="#106MI" title='MI' data-ref="106MI">MI</a>;</td></tr>
<tr><th id="757">757</th><td></td></tr>
<tr><th id="758">758</th><td>  <i>// There is no need to extract the CR bit if its value is already known.</i></td></tr>
<tr><th id="759">759</th><td>  <b>switch</b> (<a class="local col8 ref" href="#118Ins" title='Ins' data-ref="118Ins">Ins</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="760">760</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;CRUNSET&apos; in namespace &apos;llvm::PPC&apos;">CRUNSET</span>:</td></tr>
<tr><th id="761">761</th><td>    BuildMI(MBB, II, dl, TII.get(LP64 ? PPC::<span class='error' title="no member named &apos;LI8&apos; in namespace &apos;llvm::PPC&apos;">LI8</span> : PPC::<span class='error' title="no member named &apos;LI&apos; in namespace &apos;llvm::PPC&apos;">LI</span>), Reg)</td></tr>
<tr><th id="762">762</th><td>      .addImm(<var>0</var>);</td></tr>
<tr><th id="763">763</th><td>    <b>break</b>;</td></tr>
<tr><th id="764">764</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;CRSET&apos; in namespace &apos;llvm::PPC&apos;">CRSET</span>:</td></tr>
<tr><th id="765">765</th><td>    BuildMI(MBB, II, dl, TII.get(LP64 ? PPC::<span class='error' title="no member named &apos;LIS8&apos; in namespace &apos;llvm::PPC&apos;">LIS8</span> : PPC::<span class='error' title="no member named &apos;LIS&apos; in namespace &apos;llvm::PPC&apos;">LIS</span>), Reg)</td></tr>
<tr><th id="766">766</th><td>      .addImm(-<var>32768</var>);</td></tr>
<tr><th id="767">767</th><td>    <b>break</b>;</td></tr>
<tr><th id="768">768</th><td>  <b>default</b>:</td></tr>
<tr><th id="769">769</th><td>    <i>// We need to move the CR field that contains the CR bit we are spilling.</i></td></tr>
<tr><th id="770">770</th><td><i>    // The super register may not be explicitly defined (i.e. it can be defined</i></td></tr>
<tr><th id="771">771</th><td><i>    // by a CR-logical that only defines the subreg) so we state that the CR</i></td></tr>
<tr><th id="772">772</th><td><i>    // field is undef. Also, in order to preserve the kill flag on the CR bit,</i></td></tr>
<tr><th id="773">773</th><td><i>    // we add it as an implicit use.</i></td></tr>
<tr><th id="774">774</th><td>    BuildMI(MBB, II, dl, TII.get(LP64 ? PPC::<span class='error' title="no member named &apos;MFOCRF8&apos; in namespace &apos;llvm::PPC&apos;">MFOCRF8</span> : PPC::<span class='error' title="no member named &apos;MFOCRF&apos; in namespace &apos;llvm::PPC&apos;">MFOCRF</span>), Reg)</td></tr>
<tr><th id="775">775</th><td>      .addReg(getCRFromCRBit(SrcReg), RegState::Undef)</td></tr>
<tr><th id="776">776</th><td>      .addReg(SrcReg,</td></tr>
<tr><th id="777">777</th><td>              RegState::Implicit | getKillRegState(MI.getOperand(<var>0</var>).isKill()));</td></tr>
<tr><th id="778">778</th><td></td></tr>
<tr><th id="779">779</th><td>    <i>// If the saved register wasn't CR0LT, shift the bits left so that the bit</i></td></tr>
<tr><th id="780">780</th><td><i>    // to store is the first one. Mask all but that bit.</i></td></tr>
<tr><th id="781">781</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="120Reg1" title='Reg1' data-type='unsigned int' data-ref="120Reg1">Reg1</dfn> = <a class="local col6 ref" href="#116Reg" title='Reg' data-ref="116Reg">Reg</a>;</td></tr>
<tr><th id="782">782</th><td>    <a class="local col6 ref" href="#116Reg" title='Reg' data-ref="116Reg">Reg</a> = <a class="local col8 ref" href="#108MF" title='MF' data-ref="108MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col3 ref" href="#113LP64" title='LP64' data-ref="113LP64">LP64</a> ? <a class="local col4 ref" href="#114G8RC" title='G8RC' data-ref="114G8RC">G8RC</a> : <a class="local col5 ref" href="#115GPRC" title='GPRC' data-ref="115GPRC">GPRC</a>);</td></tr>
<tr><th id="783">783</th><td></td></tr>
<tr><th id="784">784</th><td>    <i>// rlwinm rA, rA, ShiftBits, 0, 0.</i></td></tr>
<tr><th id="785">785</th><td>    BuildMI(MBB, II, dl, TII.get(LP64 ? PPC::<span class='error' title="no member named &apos;RLWINM8&apos; in namespace &apos;llvm::PPC&apos;">RLWINM8</span> : PPC::<span class='error' title="no member named &apos;RLWINM&apos; in namespace &apos;llvm::PPC&apos;">RLWINM</span>), Reg)</td></tr>
<tr><th id="786">786</th><td>      .addReg(Reg1, RegState::Kill)</td></tr>
<tr><th id="787">787</th><td>      .addImm(<span class='error' title="use of undeclared identifier &apos;getEncodingValue&apos;">getEncodingValue</span>(SrcReg))</td></tr>
<tr><th id="788">788</th><td>      .addImm(<var>0</var>).addImm(<var>0</var>);</td></tr>
<tr><th id="789">789</th><td>  }</td></tr>
<tr><th id="790">790</th><td>  addFrameReference(BuildMI(MBB, II, dl, TII.get(LP64 ? PPC::<span class='error' title="no member named &apos;STW8&apos; in namespace &apos;llvm::PPC&apos;">STW8</span> : PPC::<span class='error' title="no member named &apos;STW&apos; in namespace &apos;llvm::PPC&apos;">STW</span>))</td></tr>
<tr><th id="791">791</th><td>                    .addReg(Reg, RegState::Kill),</td></tr>
<tr><th id="792">792</th><td>                    FrameIndex);</td></tr>
<tr><th id="793">793</th><td></td></tr>
<tr><th id="794">794</th><td>  <i>// Discard the pseudo instruction.</i></td></tr>
<tr><th id="795">795</th><td>  <a class="local col7 ref" href="#107MBB" title='MBB' data-ref="107MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">erase</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#104II" title='II' data-ref="104II">II</a>);</td></tr>
<tr><th id="796">796</th><td>}</td></tr>
<tr><th id="797">797</th><td></td></tr>
<tr><th id="798">798</th><td><em>void</em> <a class="type" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo" title='llvm::PPCRegisterInfo' data-ref="llvm::PPCRegisterInfo">PPCRegisterInfo</a>::<span class='error' title="out-of-line definition of &apos;lowerCRBitRestore&apos; does not match any declaration in &apos;llvm::PPCRegisterInfo&apos;"><dfn class="decl def" id="_ZNK4llvm15PPCRegisterInfo17lowerCRBitRestoreENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" title='llvm::PPCRegisterInfo::lowerCRBitRestore' data-ref="_ZNK4llvm15PPCRegisterInfo17lowerCRBitRestoreENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj">lowerCRBitRestore</dfn></span>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col1 decl" id="121II" title='II' data-type='MachineBasicBlock::iterator' data-ref="121II">II</dfn>,</td></tr>
<tr><th id="799">799</th><td>                                      <em>unsigned</em> <dfn class="local col2 decl" id="122FrameIndex" title='FrameIndex' data-type='unsigned int' data-ref="122FrameIndex">FrameIndex</dfn>) <em>const</em> {</td></tr>
<tr><th id="800">800</th><td>  <i>// Get the instruction.</i></td></tr>
<tr><th id="801">801</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="123MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="123MI">MI</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col1 ref" href="#121II" title='II' data-ref="121II">II</a>;       <i>// ; &lt;DestReg&gt; = RESTORE_CRBIT &lt;offset&gt;</i></td></tr>
<tr><th id="802">802</th><td>  <i>// Get the instruction's basic block.</i></td></tr>
<tr><th id="803">803</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="124MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="124MBB">MBB</dfn> = *<a class="local col3 ref" href="#123MI" title='MI' data-ref="123MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="804">804</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="125MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="125MF">MF</dfn> = *<a class="local col4 ref" href="#124MBB" title='MBB' data-ref="124MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="805">805</th><td>  <em>const</em> <a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget">PPCSubtarget</a> &amp;<dfn class="local col6 decl" id="126Subtarget" title='Subtarget' data-type='const llvm::PPCSubtarget &amp;' data-ref="126Subtarget">Subtarget</dfn> = <a class="local col5 ref" href="#125MF" title='MF' data-ref="125MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget">PPCSubtarget</a>&gt;();</td></tr>
<tr><th id="806">806</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> &amp;<span class='error' title="no viable conversion from &apos;const llvm::PPCInstrInfo&apos; to &apos;const llvm::TargetInstrInfo&apos;"><dfn class="local col7 decl" id="127TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="127TII">TII</dfn></span> = *Subtarget.getInstrInfo();</td></tr>
<tr><th id="807">807</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col8 decl" id="128dl" title='dl' data-type='llvm::DebugLoc' data-ref="128dl">dl</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col3 ref" href="#123MI" title='MI' data-ref="123MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="808">808</th><td></td></tr>
<tr><th id="809">809</th><td>  <em>bool</em> <dfn class="local col9 decl" id="129LP64" title='LP64' data-type='bool' data-ref="129LP64">LP64</dfn> = <a class="member" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo::TM" title='llvm::PPCRegisterInfo::TM' data-ref="llvm::PPCRegisterInfo::TM">TM</a>.<a class="ref" href="PPCTargetMachine.h.html#_ZNK4llvm16PPCTargetMachine7isPPC64Ev" title='llvm::PPCTargetMachine::isPPC64' data-ref="_ZNK4llvm16PPCTargetMachine7isPPC64Ev">isPPC64</a>();</td></tr>
<tr><th id="810">810</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="130G8RC" title='G8RC' data-type='const llvm::TargetRegisterClass *' data-ref="130G8RC">G8RC</dfn> = &amp;PPC::<span class='error' title="no member named &apos;G8RCRegClass&apos; in namespace &apos;llvm::PPC&apos;">G8RCRegClass</span>;</td></tr>
<tr><th id="811">811</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="131GPRC" title='GPRC' data-type='const llvm::TargetRegisterClass *' data-ref="131GPRC">GPRC</dfn> = &amp;PPC::<span class='error' title="no member named &apos;GPRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">GPRCRegClass</span>;</td></tr>
<tr><th id="812">812</th><td></td></tr>
<tr><th id="813">813</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="132Reg" title='Reg' data-type='unsigned int' data-ref="132Reg">Reg</dfn> = <a class="local col5 ref" href="#125MF" title='MF' data-ref="125MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col9 ref" href="#129LP64" title='LP64' data-ref="129LP64">LP64</a> ? <a class="local col0 ref" href="#130G8RC" title='G8RC' data-ref="130G8RC">G8RC</a> : <a class="local col1 ref" href="#131GPRC" title='GPRC' data-ref="131GPRC">GPRC</a>);</td></tr>
<tr><th id="814">814</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="133DestReg" title='DestReg' data-type='unsigned int' data-ref="133DestReg">DestReg</dfn> = <a class="local col3 ref" href="#123MI" title='MI' data-ref="123MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="815">815</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.definesRegister(DestReg) &amp;&amp; &quot;RESTORE_CRBIT does not define its destination&quot;) ? void (0) : __assert_fail (&quot;MI.definesRegister(DestReg) &amp;&amp; \&quot;RESTORE_CRBIT does not define its destination\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCRegisterInfo.cpp&quot;, 816, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#123MI" title='MI' data-ref="123MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr15definesRegisterEjPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::definesRegister' data-ref="_ZNK4llvm12MachineInstr15definesRegisterEjPKNS_18TargetRegisterInfoE">definesRegister</a>(<a class="local col3 ref" href="#133DestReg" title='DestReg' data-ref="133DestReg">DestReg</a>) &amp;&amp;</td></tr>
<tr><th id="816">816</th><td>    <q>"RESTORE_CRBIT does not define its destination"</q>);</td></tr>
<tr><th id="817">817</th><td></td></tr>
<tr><th id="818">818</th><td>  addFrameReference(BuildMI(MBB, II, dl, TII.get(LP64 ? PPC::<span class='error' title="no member named &apos;LWZ8&apos; in namespace &apos;llvm::PPC&apos;">LWZ8</span> : PPC::<span class='error' title="no member named &apos;LWZ&apos; in namespace &apos;llvm::PPC&apos;">LWZ</span>),</td></tr>
<tr><th id="819">819</th><td>                              Reg), FrameIndex);</td></tr>
<tr><th id="820">820</th><td></td></tr>
<tr><th id="821">821</th><td>  BuildMI(MBB, II, dl, TII.get(TargetOpcode::IMPLICIT_DEF), DestReg);</td></tr>
<tr><th id="822">822</th><td></td></tr>
<tr><th id="823">823</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="134RegO" title='RegO' data-type='unsigned int' data-ref="134RegO">RegO</dfn> = <a class="local col5 ref" href="#125MF" title='MF' data-ref="125MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col9 ref" href="#129LP64" title='LP64' data-ref="129LP64">LP64</a> ? <a class="local col0 ref" href="#130G8RC" title='G8RC' data-ref="130G8RC">G8RC</a> : <a class="local col1 ref" href="#131GPRC" title='GPRC' data-ref="131GPRC">GPRC</a>);</td></tr>
<tr><th id="824">824</th><td>  BuildMI(MBB, II, dl, TII.get(LP64 ? PPC::<span class='error' title="no member named &apos;MFOCRF8&apos; in namespace &apos;llvm::PPC&apos;">MFOCRF8</span> : PPC::<span class='error' title="no member named &apos;MFOCRF&apos; in namespace &apos;llvm::PPC&apos;">MFOCRF</span>), RegO)</td></tr>
<tr><th id="825">825</th><td>          .addReg(getCRFromCRBit(DestReg));</td></tr>
<tr><th id="826">826</th><td></td></tr>
<tr><th id="827">827</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="135ShiftBits" title='ShiftBits' data-type='unsigned int' data-ref="135ShiftBits">ShiftBits</dfn> = <span class='error' title="use of undeclared identifier &apos;getEncodingValue&apos;">getEncodingValue</span>(DestReg);</td></tr>
<tr><th id="828">828</th><td>  <i>// rlwimi r11, r10, 32-ShiftBits, ..., ...</i></td></tr>
<tr><th id="829">829</th><td>  BuildMI(MBB, II, dl, TII.get(LP64 ? PPC::<span class='error' title="no member named &apos;RLWIMI8&apos; in namespace &apos;llvm::PPC&apos;">RLWIMI8</span> : PPC::<span class='error' title="no member named &apos;RLWIMI&apos; in namespace &apos;llvm::PPC&apos;">RLWIMI</span>), RegO)</td></tr>
<tr><th id="830">830</th><td>      .addReg(RegO, RegState::Kill)</td></tr>
<tr><th id="831">831</th><td>      .addReg(Reg, RegState::Kill)</td></tr>
<tr><th id="832">832</th><td>      .addImm(ShiftBits ? <var>32</var> - ShiftBits : <var>0</var>)</td></tr>
<tr><th id="833">833</th><td>      .addImm(ShiftBits)</td></tr>
<tr><th id="834">834</th><td>      .addImm(ShiftBits);</td></tr>
<tr><th id="835">835</th><td></td></tr>
<tr><th id="836">836</th><td>  BuildMI(MBB, II, dl, TII.get(LP64 ? PPC::<span class='error' title="no member named &apos;MTOCRF8&apos; in namespace &apos;llvm::PPC&apos;">MTOCRF8</span> : PPC::<span class='error' title="no member named &apos;MTOCRF&apos; in namespace &apos;llvm::PPC&apos;">MTOCRF</span>),</td></tr>
<tr><th id="837">837</th><td>          getCRFromCRBit(DestReg))</td></tr>
<tr><th id="838">838</th><td>      .addReg(RegO, RegState::Kill)</td></tr>
<tr><th id="839">839</th><td>      <i>// Make sure we have a use dependency all the way through this</i></td></tr>
<tr><th id="840">840</th><td><i>      // sequence of instructions. We can't have the other bits in the CR</i></td></tr>
<tr><th id="841">841</th><td><i>      // modified in between the mfocrf and the mtocrf.</i></td></tr>
<tr><th id="842">842</th><td>      .addReg(getCRFromCRBit(DestReg), RegState::Implicit);</td></tr>
<tr><th id="843">843</th><td></td></tr>
<tr><th id="844">844</th><td>  <i>// Discard the pseudo instruction.</i></td></tr>
<tr><th id="845">845</th><td>  <a class="local col4 ref" href="#124MBB" title='MBB' data-ref="124MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">erase</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#121II" title='II' data-ref="121II">II</a>);</td></tr>
<tr><th id="846">846</th><td>}</td></tr>
<tr><th id="847">847</th><td></td></tr>
<tr><th id="848">848</th><td><em>void</em> <a class="type" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo" title='llvm::PPCRegisterInfo' data-ref="llvm::PPCRegisterInfo">PPCRegisterInfo</a>::<span class='error' title="out-of-line definition of &apos;lowerVRSAVESpilling&apos; does not match any declaration in &apos;llvm::PPCRegisterInfo&apos;"><dfn class="decl def" id="_ZNK4llvm15PPCRegisterInfo19lowerVRSAVESpillingENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" title='llvm::PPCRegisterInfo::lowerVRSAVESpilling' data-ref="_ZNK4llvm15PPCRegisterInfo19lowerVRSAVESpillingENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj">lowerVRSAVESpilling</dfn></span>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="136II" title='II' data-type='MachineBasicBlock::iterator' data-ref="136II">II</dfn>,</td></tr>
<tr><th id="849">849</th><td>                                          <em>unsigned</em> <dfn class="local col7 decl" id="137FrameIndex" title='FrameIndex' data-type='unsigned int' data-ref="137FrameIndex">FrameIndex</dfn>) <em>const</em> {</td></tr>
<tr><th id="850">850</th><td>  <i>// Get the instruction.</i></td></tr>
<tr><th id="851">851</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="138MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="138MI">MI</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#136II" title='II' data-ref="136II">II</a>;       <i>// ; SPILL_VRSAVE &lt;SrcReg&gt;, &lt;offset&gt;</i></td></tr>
<tr><th id="852">852</th><td>  <i>// Get the instruction's basic block.</i></td></tr>
<tr><th id="853">853</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="139MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="139MBB">MBB</dfn> = *<a class="local col8 ref" href="#138MI" title='MI' data-ref="138MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="854">854</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="140MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="140MF">MF</dfn> = *<a class="local col9 ref" href="#139MBB" title='MBB' data-ref="139MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="855">855</th><td>  <em>const</em> <a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget">PPCSubtarget</a> &amp;<dfn class="local col1 decl" id="141Subtarget" title='Subtarget' data-type='const llvm::PPCSubtarget &amp;' data-ref="141Subtarget">Subtarget</dfn> = <a class="local col0 ref" href="#140MF" title='MF' data-ref="140MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget">PPCSubtarget</a>&gt;();</td></tr>
<tr><th id="856">856</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> &amp;<span class='error' title="no viable conversion from &apos;const llvm::PPCInstrInfo&apos; to &apos;const llvm::TargetInstrInfo&apos;"><dfn class="local col2 decl" id="142TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="142TII">TII</dfn></span> = *Subtarget.getInstrInfo();</td></tr>
<tr><th id="857">857</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col3 decl" id="143dl" title='dl' data-type='llvm::DebugLoc' data-ref="143dl">dl</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col8 ref" href="#138MI" title='MI' data-ref="138MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="858">858</th><td></td></tr>
<tr><th id="859">859</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="144GPRC" title='GPRC' data-type='const llvm::TargetRegisterClass *' data-ref="144GPRC">GPRC</dfn> = &amp;PPC::<span class='error' title="no member named &apos;GPRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">GPRCRegClass</span>;</td></tr>
<tr><th id="860">860</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="145Reg" title='Reg' data-type='unsigned int' data-ref="145Reg">Reg</dfn> = <a class="local col0 ref" href="#140MF" title='MF' data-ref="140MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col4 ref" href="#144GPRC" title='GPRC' data-ref="144GPRC">GPRC</a>);</td></tr>
<tr><th id="861">861</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="146SrcReg" title='SrcReg' data-type='unsigned int' data-ref="146SrcReg">SrcReg</dfn> = <a class="local col8 ref" href="#138MI" title='MI' data-ref="138MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="862">862</th><td></td></tr>
<tr><th id="863">863</th><td>  BuildMI(MBB, II, dl, TII.get(PPC::<span class='error' title="no member named &apos;MFVRSAVEv&apos; in namespace &apos;llvm::PPC&apos;">MFVRSAVEv</span>), Reg)</td></tr>
<tr><th id="864">864</th><td>      .addReg(SrcReg, getKillRegState(MI.getOperand(<var>0</var>).isKill()));</td></tr>
<tr><th id="865">865</th><td></td></tr>
<tr><th id="866">866</th><td>  addFrameReference(</td></tr>
<tr><th id="867">867</th><td>      BuildMI(MBB, II, dl, TII.get(PPC::<span class='error' title="no member named &apos;STW&apos; in namespace &apos;llvm::PPC&apos;">STW</span>)).addReg(Reg, RegState::Kill),</td></tr>
<tr><th id="868">868</th><td>      FrameIndex);</td></tr>
<tr><th id="869">869</th><td></td></tr>
<tr><th id="870">870</th><td>  <i>// Discard the pseudo instruction.</i></td></tr>
<tr><th id="871">871</th><td>  <a class="local col9 ref" href="#139MBB" title='MBB' data-ref="139MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">erase</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#136II" title='II' data-ref="136II">II</a>);</td></tr>
<tr><th id="872">872</th><td>}</td></tr>
<tr><th id="873">873</th><td></td></tr>
<tr><th id="874">874</th><td><em>void</em> <a class="type" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo" title='llvm::PPCRegisterInfo' data-ref="llvm::PPCRegisterInfo">PPCRegisterInfo</a>::<span class='error' title="out-of-line definition of &apos;lowerVRSAVERestore&apos; does not match any declaration in &apos;llvm::PPCRegisterInfo&apos;"><dfn class="decl def" id="_ZNK4llvm15PPCRegisterInfo18lowerVRSAVERestoreENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" title='llvm::PPCRegisterInfo::lowerVRSAVERestore' data-ref="_ZNK4llvm15PPCRegisterInfo18lowerVRSAVERestoreENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj">lowerVRSAVERestore</dfn></span>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="147II" title='II' data-type='MachineBasicBlock::iterator' data-ref="147II">II</dfn>,</td></tr>
<tr><th id="875">875</th><td>                                         <em>unsigned</em> <dfn class="local col8 decl" id="148FrameIndex" title='FrameIndex' data-type='unsigned int' data-ref="148FrameIndex">FrameIndex</dfn>) <em>const</em> {</td></tr>
<tr><th id="876">876</th><td>  <i>// Get the instruction.</i></td></tr>
<tr><th id="877">877</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="149MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="149MI">MI</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col7 ref" href="#147II" title='II' data-ref="147II">II</a>;       <i>// ; &lt;DestReg&gt; = RESTORE_VRSAVE &lt;offset&gt;</i></td></tr>
<tr><th id="878">878</th><td>  <i>// Get the instruction's basic block.</i></td></tr>
<tr><th id="879">879</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="150MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="150MBB">MBB</dfn> = *<a class="local col9 ref" href="#149MI" title='MI' data-ref="149MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="880">880</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="151MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="151MF">MF</dfn> = *<a class="local col0 ref" href="#150MBB" title='MBB' data-ref="150MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="881">881</th><td>  <em>const</em> <a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget">PPCSubtarget</a> &amp;<dfn class="local col2 decl" id="152Subtarget" title='Subtarget' data-type='const llvm::PPCSubtarget &amp;' data-ref="152Subtarget">Subtarget</dfn> = <a class="local col1 ref" href="#151MF" title='MF' data-ref="151MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget">PPCSubtarget</a>&gt;();</td></tr>
<tr><th id="882">882</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> &amp;<span class='error' title="no viable conversion from &apos;const llvm::PPCInstrInfo&apos; to &apos;const llvm::TargetInstrInfo&apos;"><dfn class="local col3 decl" id="153TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="153TII">TII</dfn></span> = *Subtarget.getInstrInfo();</td></tr>
<tr><th id="883">883</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col4 decl" id="154dl" title='dl' data-type='llvm::DebugLoc' data-ref="154dl">dl</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col9 ref" href="#149MI" title='MI' data-ref="149MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="884">884</th><td></td></tr>
<tr><th id="885">885</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="155GPRC" title='GPRC' data-type='const llvm::TargetRegisterClass *' data-ref="155GPRC">GPRC</dfn> = &amp;PPC::<span class='error' title="no member named &apos;GPRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">GPRCRegClass</span>;</td></tr>
<tr><th id="886">886</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="156Reg" title='Reg' data-type='unsigned int' data-ref="156Reg">Reg</dfn> = <a class="local col1 ref" href="#151MF" title='MF' data-ref="151MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col5 ref" href="#155GPRC" title='GPRC' data-ref="155GPRC">GPRC</a>);</td></tr>
<tr><th id="887">887</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="157DestReg" title='DestReg' data-type='unsigned int' data-ref="157DestReg">DestReg</dfn> = <a class="local col9 ref" href="#149MI" title='MI' data-ref="149MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="888">888</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.definesRegister(DestReg) &amp;&amp; &quot;RESTORE_VRSAVE does not define its destination&quot;) ? void (0) : __assert_fail (&quot;MI.definesRegister(DestReg) &amp;&amp; \&quot;RESTORE_VRSAVE does not define its destination\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCRegisterInfo.cpp&quot;, 889, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#149MI" title='MI' data-ref="149MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr15definesRegisterEjPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::definesRegister' data-ref="_ZNK4llvm12MachineInstr15definesRegisterEjPKNS_18TargetRegisterInfoE">definesRegister</a>(<a class="local col7 ref" href="#157DestReg" title='DestReg' data-ref="157DestReg">DestReg</a>) &amp;&amp;</td></tr>
<tr><th id="889">889</th><td>    <q>"RESTORE_VRSAVE does not define its destination"</q>);</td></tr>
<tr><th id="890">890</th><td></td></tr>
<tr><th id="891">891</th><td>  addFrameReference(BuildMI(MBB, II, dl, TII.get(PPC::<span class='error' title="no member named &apos;LWZ&apos; in namespace &apos;llvm::PPC&apos;">LWZ</span>),</td></tr>
<tr><th id="892">892</th><td>                              Reg), FrameIndex);</td></tr>
<tr><th id="893">893</th><td></td></tr>
<tr><th id="894">894</th><td>  BuildMI(MBB, II, dl, TII.get(PPC::<span class='error' title="no member named &apos;MTVRSAVEv&apos; in namespace &apos;llvm::PPC&apos;">MTVRSAVEv</span>), DestReg)</td></tr>
<tr><th id="895">895</th><td>             .addReg(Reg, RegState::Kill);</td></tr>
<tr><th id="896">896</th><td></td></tr>
<tr><th id="897">897</th><td>  <i>// Discard the pseudo instruction.</i></td></tr>
<tr><th id="898">898</th><td>  <a class="local col0 ref" href="#150MBB" title='MBB' data-ref="150MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">erase</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#147II" title='II' data-ref="147II">II</a>);</td></tr>
<tr><th id="899">899</th><td>}</td></tr>
<tr><th id="900">900</th><td></td></tr>
<tr><th id="901">901</th><td><em>bool</em> <a class="type" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo" title='llvm::PPCRegisterInfo' data-ref="llvm::PPCRegisterInfo">PPCRegisterInfo</a>::<span class='error' title="out-of-line definition of &apos;hasReservedSpillSlot&apos; does not match any declaration in &apos;llvm::PPCRegisterInfo&apos;"><dfn class="decl def" id="_ZNK4llvm15PPCRegisterInfo20hasReservedSpillSlotERKNS_15MachineFunctionEjRi" title='llvm::PPCRegisterInfo::hasReservedSpillSlot' data-ref="_ZNK4llvm15PPCRegisterInfo20hasReservedSpillSlotERKNS_15MachineFunctionEjRi">hasReservedSpillSlot</dfn></span>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="158MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="158MF">MF</dfn>,</td></tr>
<tr><th id="902">902</th><td>                                           <em>unsigned</em> <dfn class="local col9 decl" id="159Reg" title='Reg' data-type='unsigned int' data-ref="159Reg">Reg</dfn>, <em>int</em> &amp;<dfn class="local col0 decl" id="160FrameIdx" title='FrameIdx' data-type='int &amp;' data-ref="160FrameIdx">FrameIdx</dfn>) <em>const</em> {</td></tr>
<tr><th id="903">903</th><td>  <em>const</em> <a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget">PPCSubtarget</a> &amp;<dfn class="local col1 decl" id="161Subtarget" title='Subtarget' data-type='const llvm::PPCSubtarget &amp;' data-ref="161Subtarget">Subtarget</dfn> = <a class="local col8 ref" href="#158MF" title='MF' data-ref="158MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget">PPCSubtarget</a>&gt;();</td></tr>
<tr><th id="904">904</th><td>  <i>// For the nonvolatile condition registers (CR2, CR3, CR4) in an SVR4</i></td></tr>
<tr><th id="905">905</th><td><i>  // ABI, return true to prevent allocating an additional frame slot.</i></td></tr>
<tr><th id="906">906</th><td><i>  // For 64-bit, the CR save area is at SP+8; the value of FrameIdx = 0</i></td></tr>
<tr><th id="907">907</th><td><i>  // is arbitrary and will be subsequently ignored.  For 32-bit, we have</i></td></tr>
<tr><th id="908">908</th><td><i>  // previously created the stack slot if needed, so return its FrameIdx.</i></td></tr>
<tr><th id="909">909</th><td>  <b>if</b> (Subtarget.isSVR4ABI() &amp;&amp; PPC::<span class='error' title="no member named &apos;CR2&apos; in namespace &apos;llvm::PPC&apos;">CR2</span> &lt;= Reg &amp;&amp; Reg &lt;= PPC::<span class='error' title="no member named &apos;CR4&apos; in namespace &apos;llvm::PPC&apos;">CR4</span>) {</td></tr>
<tr><th id="910">910</th><td>    <b>if</b> (<a class="member" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo::TM" title='llvm::PPCRegisterInfo::TM' data-ref="llvm::PPCRegisterInfo::TM">TM</a>.<a class="ref" href="PPCTargetMachine.h.html#_ZNK4llvm16PPCTargetMachine7isPPC64Ev" title='llvm::PPCTargetMachine::isPPC64' data-ref="_ZNK4llvm16PPCTargetMachine7isPPC64Ev">isPPC64</a>())</td></tr>
<tr><th id="911">911</th><td>      <a class="local col0 ref" href="#160FrameIdx" title='FrameIdx' data-ref="160FrameIdx">FrameIdx</a> = <var>0</var>;</td></tr>
<tr><th id="912">912</th><td>    <b>else</b> {</td></tr>
<tr><th id="913">913</th><td>      <em>const</em> <a class="type" href="PPCMachineFunctionInfo.h.html#llvm::PPCFunctionInfo" title='llvm::PPCFunctionInfo' data-ref="llvm::PPCFunctionInfo">PPCFunctionInfo</a> *<dfn class="local col2 decl" id="162FI" title='FI' data-type='const llvm::PPCFunctionInfo *' data-ref="162FI">FI</dfn> = <a class="local col8 ref" href="#158MF" title='MF' data-ref="158MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZNK4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="PPCMachineFunctionInfo.h.html#llvm::PPCFunctionInfo" title='llvm::PPCFunctionInfo' data-ref="llvm::PPCFunctionInfo">PPCFunctionInfo</a>&gt;();</td></tr>
<tr><th id="914">914</th><td>      <a class="local col0 ref" href="#160FrameIdx" title='FrameIdx' data-ref="160FrameIdx">FrameIdx</a> = <a class="local col2 ref" href="#162FI" title='FI' data-ref="162FI">FI</a>-&gt;<a class="ref" href="PPCMachineFunctionInfo.h.html#_ZNK4llvm15PPCFunctionInfo20getCRSpillFrameIndexEv" title='llvm::PPCFunctionInfo::getCRSpillFrameIndex' data-ref="_ZNK4llvm15PPCFunctionInfo20getCRSpillFrameIndexEv">getCRSpillFrameIndex</a>();</td></tr>
<tr><th id="915">915</th><td>    }</td></tr>
<tr><th id="916">916</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="917">917</th><td>  }</td></tr>
<tr><th id="918">918</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="919">919</th><td>}</td></tr>
<tr><th id="920">920</th><td></td></tr>
<tr><th id="921">921</th><td><i  data-doc="_ZL23offsetMinAlignForOpcodej">// If the offset must be a multiple of some value, return what that value is.</i></td></tr>
<tr><th id="922">922</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL23offsetMinAlignForOpcodej" title='offsetMinAlignForOpcode' data-type='unsigned int offsetMinAlignForOpcode(unsigned int OpC)' data-ref="_ZL23offsetMinAlignForOpcodej">offsetMinAlignForOpcode</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="163OpC" title='OpC' data-type='unsigned int' data-ref="163OpC">OpC</dfn>) {</td></tr>
<tr><th id="923">923</th><td>  <b>switch</b> (<a class="local col3 ref" href="#163OpC" title='OpC' data-ref="163OpC">OpC</a>) {</td></tr>
<tr><th id="924">924</th><td>  <b>default</b>:</td></tr>
<tr><th id="925">925</th><td>    <b>return</b> <var>1</var>;</td></tr>
<tr><th id="926">926</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;LWA&apos; in namespace &apos;llvm::PPC&apos;">LWA</span>:</td></tr>
<tr><th id="927">927</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;LWA_32&apos; in namespace &apos;llvm::PPC&apos;">LWA_32</span>:</td></tr>
<tr><th id="928">928</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;LD&apos; in namespace &apos;llvm::PPC&apos;">LD</span>:</td></tr>
<tr><th id="929">929</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;LDU&apos; in namespace &apos;llvm::PPC&apos;">LDU</span>:</td></tr>
<tr><th id="930">930</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;STD&apos; in namespace &apos;llvm::PPC&apos;">STD</span>:</td></tr>
<tr><th id="931">931</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;STDU&apos; in namespace &apos;llvm::PPC&apos;">STDU</span>:</td></tr>
<tr><th id="932">932</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;DFLOADf32&apos; in namespace &apos;llvm::PPC&apos;">DFLOADf32</span>:</td></tr>
<tr><th id="933">933</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;DFLOADf64&apos; in namespace &apos;llvm::PPC&apos;">DFLOADf64</span>:</td></tr>
<tr><th id="934">934</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;DFSTOREf32&apos; in namespace &apos;llvm::PPC&apos;">DFSTOREf32</span>:</td></tr>
<tr><th id="935">935</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;DFSTOREf64&apos; in namespace &apos;llvm::PPC&apos;">DFSTOREf64</span>:</td></tr>
<tr><th id="936">936</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;LXSD&apos; in namespace &apos;llvm::PPC&apos;">LXSD</span>:</td></tr>
<tr><th id="937">937</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;LXSSP&apos; in namespace &apos;llvm::PPC&apos;">LXSSP</span>:</td></tr>
<tr><th id="938">938</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;STXSD&apos; in namespace &apos;llvm::PPC&apos;">STXSD</span>:</td></tr>
<tr><th id="939">939</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;STXSSP&apos; in namespace &apos;llvm::PPC&apos;">STXSSP</span>:</td></tr>
<tr><th id="940">940</th><td>    <b>return</b> <var>4</var>;</td></tr>
<tr><th id="941">941</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;LXV&apos; in namespace &apos;llvm::PPC&apos;">LXV</span>:</td></tr>
<tr><th id="942">942</th><td>  <b>case</b> PPC::<span class='error' title="no member named &apos;STXV&apos; in namespace &apos;llvm::PPC&apos;">STXV</span>:</td></tr>
<tr><th id="943">943</th><td>    <b>return</b> <var>16</var>;</td></tr>
<tr><th id="944">944</th><td>  }</td></tr>
<tr><th id="945">945</th><td>}</td></tr>
<tr><th id="946">946</th><td></td></tr>
<tr><th id="947">947</th><td><i  data-doc="_ZL14offsetMinAlignRKN4llvm12MachineInstrE">// If the offset must be a multiple of some value, return what that value is.</i></td></tr>
<tr><th id="948">948</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL14offsetMinAlignRKN4llvm12MachineInstrE" title='offsetMinAlign' data-type='unsigned int offsetMinAlign(const llvm::MachineInstr &amp; MI)' data-ref="_ZL14offsetMinAlignRKN4llvm12MachineInstrE">offsetMinAlign</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="164MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="164MI">MI</dfn>) {</td></tr>
<tr><th id="949">949</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="165OpC" title='OpC' data-type='unsigned int' data-ref="165OpC">OpC</dfn> = <a class="local col4 ref" href="#164MI" title='MI' data-ref="164MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="950">950</th><td>  <b>return</b> <a class="tu ref" href="#_ZL23offsetMinAlignForOpcodej" title='offsetMinAlignForOpcode' data-use='c' data-ref="_ZL23offsetMinAlignForOpcodej">offsetMinAlignForOpcode</a>(<a class="local col5 ref" href="#165OpC" title='OpC' data-ref="165OpC">OpC</a>);</td></tr>
<tr><th id="951">951</th><td>}</td></tr>
<tr><th id="952">952</th><td></td></tr>
<tr><th id="953">953</th><td><i  data-doc="_ZL19getOffsetONFromFIONRKN4llvm12MachineInstrEj">// Return the OffsetOperandNo given the FIOperandNum (and the instruction).</i></td></tr>
<tr><th id="954">954</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL19getOffsetONFromFIONRKN4llvm12MachineInstrEj" title='getOffsetONFromFION' data-type='unsigned int getOffsetONFromFION(const llvm::MachineInstr &amp; MI, unsigned int FIOperandNum)' data-ref="_ZL19getOffsetONFromFIONRKN4llvm12MachineInstrEj">getOffsetONFromFION</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="166MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="166MI">MI</dfn>,</td></tr>
<tr><th id="955">955</th><td>                                    <em>unsigned</em> <dfn class="local col7 decl" id="167FIOperandNum" title='FIOperandNum' data-type='unsigned int' data-ref="167FIOperandNum">FIOperandNum</dfn>) {</td></tr>
<tr><th id="956">956</th><td>  <i>// Take into account whether it's an add or mem instruction</i></td></tr>
<tr><th id="957">957</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="168OffsetOperandNo" title='OffsetOperandNo' data-type='unsigned int' data-ref="168OffsetOperandNo">OffsetOperandNo</dfn> = (<a class="local col7 ref" href="#167FIOperandNum" title='FIOperandNum' data-ref="167FIOperandNum">FIOperandNum</a> == <var>2</var>) ? <var>1</var> : <var>2</var>;</td></tr>
<tr><th id="958">958</th><td>  <b>if</b> (<a class="local col6 ref" href="#166MI" title='MI' data-ref="166MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11isInlineAsmEv" title='llvm::MachineInstr::isInlineAsm' data-ref="_ZNK4llvm12MachineInstr11isInlineAsmEv">isInlineAsm</a>())</td></tr>
<tr><th id="959">959</th><td>    <a class="local col8 ref" href="#168OffsetOperandNo" title='OffsetOperandNo' data-ref="168OffsetOperandNo">OffsetOperandNo</a> = <a class="local col7 ref" href="#167FIOperandNum" title='FIOperandNum' data-ref="167FIOperandNum">FIOperandNum</a> - <var>1</var>;</td></tr>
<tr><th id="960">960</th><td>  <b>else</b> <b>if</b> (<a class="local col6 ref" href="#166MI" title='MI' data-ref="166MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#112" title='llvm::TargetOpcode::STACKMAP' data-ref="llvm::TargetOpcode::STACKMAP">STACKMAP</a> ||</td></tr>
<tr><th id="961">961</th><td>           <a class="local col6 ref" href="#166MI" title='MI' data-ref="166MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#122" title='llvm::TargetOpcode::PATCHPOINT' data-ref="llvm::TargetOpcode::PATCHPOINT">PATCHPOINT</a>)</td></tr>
<tr><th id="962">962</th><td>    <a class="local col8 ref" href="#168OffsetOperandNo" title='OffsetOperandNo' data-ref="168OffsetOperandNo">OffsetOperandNo</a> = <a class="local col7 ref" href="#167FIOperandNum" title='FIOperandNum' data-ref="167FIOperandNum">FIOperandNum</a> + <var>1</var>;</td></tr>
<tr><th id="963">963</th><td></td></tr>
<tr><th id="964">964</th><td>  <b>return</b> <a class="local col8 ref" href="#168OffsetOperandNo" title='OffsetOperandNo' data-ref="168OffsetOperandNo">OffsetOperandNo</a>;</td></tr>
<tr><th id="965">965</th><td>}</td></tr>
<tr><th id="966">966</th><td></td></tr>
<tr><th id="967">967</th><td><em>void</em></td></tr>
<tr><th id="968">968</th><td><a class="type" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo" title='llvm::PPCRegisterInfo' data-ref="llvm::PPCRegisterInfo">PPCRegisterInfo</a>::<span class='error' title="out-of-line definition of &apos;eliminateFrameIndex&apos; does not match any declaration in &apos;llvm::PPCRegisterInfo&apos;"><dfn class="decl def" id="_ZNK4llvm15PPCRegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE" title='llvm::PPCRegisterInfo::eliminateFrameIndex' data-ref="_ZNK4llvm15PPCRegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE">eliminateFrameIndex</dfn></span>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="169II" title='II' data-type='MachineBasicBlock::iterator' data-ref="169II">II</dfn>,</td></tr>
<tr><th id="969">969</th><td>                                     <em>int</em> <dfn class="local col0 decl" id="170SPAdj" title='SPAdj' data-type='int' data-ref="170SPAdj">SPAdj</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="171FIOperandNum" title='FIOperandNum' data-type='unsigned int' data-ref="171FIOperandNum">FIOperandNum</dfn>,</td></tr>
<tr><th id="970">970</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger">RegScavenger</a> *<dfn class="local col2 decl" id="172RS" title='RS' data-type='llvm::RegScavenger *' data-ref="172RS">RS</dfn>) <em>const</em> {</td></tr>
<tr><th id="971">971</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SPAdj == 0 &amp;&amp; &quot;Unexpected&quot;) ? void (0) : __assert_fail (&quot;SPAdj == 0 &amp;&amp; \&quot;Unexpected\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCRegisterInfo.cpp&quot;, 971, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#170SPAdj" title='SPAdj' data-ref="170SPAdj">SPAdj</a> == <var>0</var> &amp;&amp; <q>"Unexpected"</q>);</td></tr>
<tr><th id="972">972</th><td></td></tr>
<tr><th id="973">973</th><td>  <i>// Get the instruction.</i></td></tr>
<tr><th id="974">974</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="173MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="173MI">MI</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col9 ref" href="#169II" title='II' data-ref="169II">II</a>;</td></tr>
<tr><th id="975">975</th><td>  <i>// Get the instruction's basic block.</i></td></tr>
<tr><th id="976">976</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="174MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="174MBB">MBB</dfn> = *<a class="local col3 ref" href="#173MI" title='MI' data-ref="173MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="977">977</th><td>  <i>// Get the basic block's function.</i></td></tr>
<tr><th id="978">978</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="175MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="175MF">MF</dfn> = *<a class="local col4 ref" href="#174MBB" title='MBB' data-ref="174MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="979">979</th><td>  <em>const</em> <a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget">PPCSubtarget</a> &amp;<dfn class="local col6 decl" id="176Subtarget" title='Subtarget' data-type='const llvm::PPCSubtarget &amp;' data-ref="176Subtarget">Subtarget</dfn> = <a class="local col5 ref" href="#175MF" title='MF' data-ref="175MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget">PPCSubtarget</a>&gt;();</td></tr>
<tr><th id="980">980</th><td>  <i>// Get the instruction info.</i></td></tr>
<tr><th id="981">981</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> &amp;<span class='error' title="no viable conversion from &apos;const llvm::PPCInstrInfo&apos; to &apos;const llvm::TargetInstrInfo&apos;"><dfn class="local col7 decl" id="177TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="177TII">TII</dfn></span> = *Subtarget.getInstrInfo();</td></tr>
<tr><th id="982">982</th><td>  <i>// Get the frame info.</i></td></tr>
<tr><th id="983">983</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col8 decl" id="178MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="178MFI">MFI</dfn> = <a class="local col5 ref" href="#175MF" title='MF' data-ref="175MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="984">984</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col9 decl" id="179dl" title='dl' data-type='llvm::DebugLoc' data-ref="179dl">dl</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col3 ref" href="#173MI" title='MI' data-ref="173MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="985">985</th><td></td></tr>
<tr><th id="986">986</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="180OffsetOperandNo" title='OffsetOperandNo' data-type='unsigned int' data-ref="180OffsetOperandNo">OffsetOperandNo</dfn> = <a class="tu ref" href="#_ZL19getOffsetONFromFIONRKN4llvm12MachineInstrEj" title='getOffsetONFromFION' data-use='c' data-ref="_ZL19getOffsetONFromFIONRKN4llvm12MachineInstrEj">getOffsetONFromFION</a>(<a class="local col3 ref" href="#173MI" title='MI' data-ref="173MI">MI</a>, <a class="local col1 ref" href="#171FIOperandNum" title='FIOperandNum' data-ref="171FIOperandNum">FIOperandNum</a>);</td></tr>
<tr><th id="987">987</th><td></td></tr>
<tr><th id="988">988</th><td>  <i>// Get the frame index.</i></td></tr>
<tr><th id="989">989</th><td>  <em>int</em> <dfn class="local col1 decl" id="181FrameIndex" title='FrameIndex' data-type='int' data-ref="181FrameIndex">FrameIndex</dfn> = <a class="local col3 ref" href="#173MI" title='MI' data-ref="173MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#171FIOperandNum" title='FIOperandNum' data-ref="171FIOperandNum">FIOperandNum</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="990">990</th><td></td></tr>
<tr><th id="991">991</th><td>  <i>// Get the frame pointer save index.  Users of this index are primarily</i></td></tr>
<tr><th id="992">992</th><td><i>  // DYNALLOC instructions.</i></td></tr>
<tr><th id="993">993</th><td>  <a class="type" href="PPCMachineFunctionInfo.h.html#llvm::PPCFunctionInfo" title='llvm::PPCFunctionInfo' data-ref="llvm::PPCFunctionInfo">PPCFunctionInfo</a> *<dfn class="local col2 decl" id="182FI" title='FI' data-type='llvm::PPCFunctionInfo *' data-ref="182FI">FI</dfn> = <a class="local col5 ref" href="#175MF" title='MF' data-ref="175MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="PPCMachineFunctionInfo.h.html#llvm::PPCFunctionInfo" title='llvm::PPCFunctionInfo' data-ref="llvm::PPCFunctionInfo">PPCFunctionInfo</a>&gt;();</td></tr>
<tr><th id="994">994</th><td>  <em>int</em> <dfn class="local col3 decl" id="183FPSI" title='FPSI' data-type='int' data-ref="183FPSI">FPSI</dfn> = <a class="local col2 ref" href="#182FI" title='FI' data-ref="182FI">FI</a>-&gt;<a class="ref" href="PPCMachineFunctionInfo.h.html#_ZNK4llvm15PPCFunctionInfo24getFramePointerSaveIndexEv" title='llvm::PPCFunctionInfo::getFramePointerSaveIndex' data-ref="_ZNK4llvm15PPCFunctionInfo24getFramePointerSaveIndexEv">getFramePointerSaveIndex</a>();</td></tr>
<tr><th id="995">995</th><td>  <i>// Get the instruction opcode.</i></td></tr>
<tr><th id="996">996</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="184OpC" title='OpC' data-type='unsigned int' data-ref="184OpC">OpC</dfn> = <a class="local col3 ref" href="#173MI" title='MI' data-ref="173MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="997">997</th><td></td></tr>
<tr><th id="998">998</th><td>  <b>if</b> ((OpC == PPC::<span class='error' title="no member named &apos;DYNAREAOFFSET&apos; in namespace &apos;llvm::PPC&apos;">DYNAREAOFFSET</span> || OpC == PPC::<span class='error' title="no member named &apos;DYNAREAOFFSET8&apos; in namespace &apos;llvm::PPC&apos;">DYNAREAOFFSET8</span>)) {</td></tr>
<tr><th id="999">999</th><td>    lowerDynamicAreaOffset(II);</td></tr>
<tr><th id="1000">1000</th><td>    <b>return</b>;</td></tr>
<tr><th id="1001">1001</th><td>  }</td></tr>
<tr><th id="1002">1002</th><td></td></tr>
<tr><th id="1003">1003</th><td>  <i>// Special case for dynamic alloca.</i></td></tr>
<tr><th id="1004">1004</th><td>  <b>if</b> (FPSI &amp;&amp; FrameIndex == FPSI &amp;&amp;</td></tr>
<tr><th id="1005">1005</th><td>      (OpC == PPC::<span class='error' title="no member named &apos;DYNALLOC&apos; in namespace &apos;llvm::PPC&apos;">DYNALLOC</span> || OpC == PPC::<span class='error' title="no member named &apos;DYNALLOC8&apos; in namespace &apos;llvm::PPC&apos;">DYNALLOC8</span>)) {</td></tr>
<tr><th id="1006">1006</th><td>    lowerDynamicAlloc(II);</td></tr>
<tr><th id="1007">1007</th><td>    <b>return</b>;</td></tr>
<tr><th id="1008">1008</th><td>  }</td></tr>
<tr><th id="1009">1009</th><td></td></tr>
<tr><th id="1010">1010</th><td>  <i>// Special case for pseudo-ops SPILL_CR and RESTORE_CR, etc.</i></td></tr>
<tr><th id="1011">1011</th><td>  <b>if</b> (OpC == PPC::<span class='error' title="no member named &apos;SPILL_CR&apos; in namespace &apos;llvm::PPC&apos;">SPILL_CR</span>) {</td></tr>
<tr><th id="1012">1012</th><td>    lowerCRSpilling(II, FrameIndex);</td></tr>
<tr><th id="1013">1013</th><td>    <b>return</b>;</td></tr>
<tr><th id="1014">1014</th><td>  } <b>else</b> <b>if</b> (OpC == PPC::<span class='error' title="no member named &apos;RESTORE_CR&apos; in namespace &apos;llvm::PPC&apos;">RESTORE_CR</span>) {</td></tr>
<tr><th id="1015">1015</th><td>    lowerCRRestore(II, FrameIndex);</td></tr>
<tr><th id="1016">1016</th><td>    <b>return</b>;</td></tr>
<tr><th id="1017">1017</th><td>  } <b>else</b> <b>if</b> (OpC == PPC::<span class='error' title="no member named &apos;SPILL_CRBIT&apos; in namespace &apos;llvm::PPC&apos;">SPILL_CRBIT</span>) {</td></tr>
<tr><th id="1018">1018</th><td>    lowerCRBitSpilling(II, FrameIndex);</td></tr>
<tr><th id="1019">1019</th><td>    <b>return</b>;</td></tr>
<tr><th id="1020">1020</th><td>  } <b>else</b> <b>if</b> (OpC == PPC::<span class='error' title="no member named &apos;RESTORE_CRBIT&apos; in namespace &apos;llvm::PPC&apos;">RESTORE_CRBIT</span>) {</td></tr>
<tr><th id="1021">1021</th><td>    lowerCRBitRestore(II, FrameIndex);</td></tr>
<tr><th id="1022">1022</th><td>    <b>return</b>;</td></tr>
<tr><th id="1023">1023</th><td>  } <b>else</b> <b>if</b> (OpC == PPC::<span class='error' title="no member named &apos;SPILL_VRSAVE&apos; in namespace &apos;llvm::PPC&apos;">SPILL_VRSAVE</span>) {</td></tr>
<tr><th id="1024">1024</th><td>    lowerVRSAVESpilling(II, FrameIndex);</td></tr>
<tr><th id="1025">1025</th><td>    <b>return</b>;</td></tr>
<tr><th id="1026">1026</th><td>  } <b>else</b> <b>if</b> (OpC == PPC::<span class='error' title="no member named &apos;RESTORE_VRSAVE&apos; in namespace &apos;llvm::PPC&apos;">RESTORE_VRSAVE</span>) {</td></tr>
<tr><th id="1027">1027</th><td>    lowerVRSAVERestore(II, FrameIndex);</td></tr>
<tr><th id="1028">1028</th><td>    <b>return</b>;</td></tr>
<tr><th id="1029">1029</th><td>  }</td></tr>
<tr><th id="1030">1030</th><td></td></tr>
<tr><th id="1031">1031</th><td>  <i>// Replace the FrameIndex with base register with GPR1 (SP) or GPR31 (FP).</i></td></tr>
<tr><th id="1032">1032</th><td>  MI.getOperand(FIOperandNum).ChangeToRegister(</td></tr>
<tr><th id="1033">1033</th><td>    FrameIndex &lt; <var>0</var> ? getBaseRegister(MF) : getFrameRegister(MF), <b>false</b>);</td></tr>
<tr><th id="1034">1034</th><td></td></tr>
<tr><th id="1035">1035</th><td>  <i>// If the instruction is not present in ImmToIdxMap, then it has no immediate</i></td></tr>
<tr><th id="1036">1036</th><td><i>  // form (and must be r+r).</i></td></tr>
<tr><th id="1037">1037</th><td>  <em>bool</em> <dfn class="local col5 decl" id="185noImmForm" title='noImmForm' data-type='bool' data-ref="185noImmForm">noImmForm</dfn> = !MI.isInlineAsm() &amp;&amp; OpC != TargetOpcode::STACKMAP &amp;&amp;</td></tr>
<tr><th id="1038">1038</th><td>                   OpC != TargetOpcode::PATCHPOINT &amp;&amp; !ImmToIdxMap.count(OpC);</td></tr>
<tr><th id="1039">1039</th><td></td></tr>
<tr><th id="1040">1040</th><td>  <i>// Now add the frame object offset to the offset from r1.</i></td></tr>
<tr><th id="1041">1041</th><td>  <em>int</em> <dfn class="local col6 decl" id="186Offset" title='Offset' data-type='int' data-ref="186Offset">Offset</dfn> = <a class="local col8 ref" href="#178MFI" title='MFI' data-ref="178MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi" title='llvm::MachineFrameInfo::getObjectOffset' data-ref="_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi">getObjectOffset</a>(<a class="local col1 ref" href="#181FrameIndex" title='FrameIndex' data-ref="181FrameIndex">FrameIndex</a>);</td></tr>
<tr><th id="1042">1042</th><td>  <a class="local col6 ref" href="#186Offset" title='Offset' data-ref="186Offset">Offset</a> += <a class="local col3 ref" href="#173MI" title='MI' data-ref="173MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#180OffsetOperandNo" title='OffsetOperandNo' data-ref="180OffsetOperandNo">OffsetOperandNo</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1043">1043</th><td></td></tr>
<tr><th id="1044">1044</th><td>  <i>// If we're not using a Frame Pointer that has been set to the value of the</i></td></tr>
<tr><th id="1045">1045</th><td><i>  // SP before having the stack size subtracted from it, then add the stack size</i></td></tr>
<tr><th id="1046">1046</th><td><i>  // to Offset to get the correct offset.</i></td></tr>
<tr><th id="1047">1047</th><td><i>  // Naked functions have stack size 0, although getStackSize may not reflect</i></td></tr>
<tr><th id="1048">1048</th><td><i>  // that because we didn't call all the pieces that compute it for naked</i></td></tr>
<tr><th id="1049">1049</th><td><i>  // functions.</i></td></tr>
<tr><th id="1050">1050</th><td>  <b>if</b> (!MF.getFunction().hasFnAttribute(Attribute::<span class='error' title="no member named &apos;Naked&apos; in &apos;llvm::Attribute&apos;">Naked</span>)) {</td></tr>
<tr><th id="1051">1051</th><td>    <b>if</b> (!(hasBasePointer(MF) &amp;&amp; FrameIndex &lt; <var>0</var>))</td></tr>
<tr><th id="1052">1052</th><td>      <a class="local col6 ref" href="#186Offset" title='Offset' data-ref="186Offset">Offset</a> += <a class="local col8 ref" href="#178MFI" title='MFI' data-ref="178MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo12getStackSizeEv" title='llvm::MachineFrameInfo::getStackSize' data-ref="_ZNK4llvm16MachineFrameInfo12getStackSizeEv">getStackSize</a>();</td></tr>
<tr><th id="1053">1053</th><td>  }</td></tr>
<tr><th id="1054">1054</th><td></td></tr>
<tr><th id="1055">1055</th><td>  <i>// If we can, encode the offset directly into the instruction.  If this is a</i></td></tr>
<tr><th id="1056">1056</th><td><i>  // normal PPC "ri" instruction, any 16-bit value can be safely encoded.  If</i></td></tr>
<tr><th id="1057">1057</th><td><i>  // this is a PPC64 "ix" instruction, only a 16-bit value with the low two bits</i></td></tr>
<tr><th id="1058">1058</th><td><i>  // clear can be encoded.  This is extremely uncommon, because normally you</i></td></tr>
<tr><th id="1059">1059</th><td><i>  // only "std" to a stack slot that is at least 4-byte aligned, but it can</i></td></tr>
<tr><th id="1060">1060</th><td><i>  // happen in invalid code.</i></td></tr>
<tr><th id="1061">1061</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (OpC != PPC::DBG_VALUE &amp;&amp; &quot;This should be handled in a target-independent way&quot;) ? void (0) : __assert_fail (&quot;OpC != PPC::DBG_VALUE &amp;&amp; \&quot;This should be handled in a target-independent way\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCRegisterInfo.cpp&quot;, 1062, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(OpC != PPC::<span class='error' title="no member named &apos;DBG_VALUE&apos; in namespace &apos;llvm::PPC&apos;">DBG_VALUE</span> &amp;&amp;</td></tr>
<tr><th id="1062">1062</th><td>         <q>"This should be handled in a target-independent way"</q>);</td></tr>
<tr><th id="1063">1063</th><td>  <b>if</b> (!<a class="local col5 ref" href="#185noImmForm" title='noImmForm' data-ref="185noImmForm">noImmForm</a> &amp;&amp; ((<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl">isInt</a>&lt;<var>16</var>&gt;(<a class="local col6 ref" href="#186Offset" title='Offset' data-ref="186Offset">Offset</a>) &amp;&amp;</td></tr>
<tr><th id="1064">1064</th><td>                      ((<a class="local col6 ref" href="#186Offset" title='Offset' data-ref="186Offset">Offset</a> % <a class="tu ref" href="#_ZL14offsetMinAlignRKN4llvm12MachineInstrE" title='offsetMinAlign' data-use='c' data-ref="_ZL14offsetMinAlignRKN4llvm12MachineInstrE">offsetMinAlign</a>(<a class="local col3 ref" href="#173MI" title='MI' data-ref="173MI">MI</a>)) == <var>0</var>)) ||</td></tr>
<tr><th id="1065">1065</th><td>                     <a class="local col4 ref" href="#184OpC" title='OpC' data-ref="184OpC">OpC</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#112" title='llvm::TargetOpcode::STACKMAP' data-ref="llvm::TargetOpcode::STACKMAP">STACKMAP</a> ||</td></tr>
<tr><th id="1066">1066</th><td>                     <a class="local col4 ref" href="#184OpC" title='OpC' data-ref="184OpC">OpC</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#122" title='llvm::TargetOpcode::PATCHPOINT' data-ref="llvm::TargetOpcode::PATCHPOINT">PATCHPOINT</a>)) {</td></tr>
<tr><th id="1067">1067</th><td>    <a class="local col3 ref" href="#173MI" title='MI' data-ref="173MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#180OffsetOperandNo" title='OffsetOperandNo' data-ref="180OffsetOperandNo">OffsetOperandNo</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateEl" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateEl">ChangeToImmediate</a>(<a class="local col6 ref" href="#186Offset" title='Offset' data-ref="186Offset">Offset</a>);</td></tr>
<tr><th id="1068">1068</th><td>    <b>return</b>;</td></tr>
<tr><th id="1069">1069</th><td>  }</td></tr>
<tr><th id="1070">1070</th><td></td></tr>
<tr><th id="1071">1071</th><td>  <i>// The offset doesn't fit into a single register, scavenge one to build the</i></td></tr>
<tr><th id="1072">1072</th><td><i>  // offset in.</i></td></tr>
<tr><th id="1073">1073</th><td></td></tr>
<tr><th id="1074">1074</th><td>  <em>bool</em> <dfn class="local col7 decl" id="187is64Bit" title='is64Bit' data-type='bool' data-ref="187is64Bit">is64Bit</dfn> = <a class="member" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo::TM" title='llvm::PPCRegisterInfo::TM' data-ref="llvm::PPCRegisterInfo::TM">TM</a>.<a class="ref" href="PPCTargetMachine.h.html#_ZNK4llvm16PPCTargetMachine7isPPC64Ev" title='llvm::PPCTargetMachine::isPPC64' data-ref="_ZNK4llvm16PPCTargetMachine7isPPC64Ev">isPPC64</a>();</td></tr>
<tr><th id="1075">1075</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="188G8RC" title='G8RC' data-type='const llvm::TargetRegisterClass *' data-ref="188G8RC">G8RC</dfn> = &amp;PPC::<span class='error' title="no member named &apos;G8RCRegClass&apos; in namespace &apos;llvm::PPC&apos;">G8RCRegClass</span>;</td></tr>
<tr><th id="1076">1076</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="189GPRC" title='GPRC' data-type='const llvm::TargetRegisterClass *' data-ref="189GPRC">GPRC</dfn> = &amp;PPC::<span class='error' title="no member named &apos;GPRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">GPRCRegClass</span>;</td></tr>
<tr><th id="1077">1077</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="190RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="190RC">RC</dfn> = <a class="local col7 ref" href="#187is64Bit" title='is64Bit' data-ref="187is64Bit">is64Bit</a> ? <a class="local col8 ref" href="#188G8RC" title='G8RC' data-ref="188G8RC">G8RC</a> : <a class="local col9 ref" href="#189GPRC" title='GPRC' data-ref="189GPRC">GPRC</a>;</td></tr>
<tr><th id="1078">1078</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="191SRegHi" title='SRegHi' data-type='unsigned int' data-ref="191SRegHi">SRegHi</dfn> = <a class="local col5 ref" href="#175MF" title='MF' data-ref="175MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col0 ref" href="#190RC" title='RC' data-ref="190RC">RC</a>),</td></tr>
<tr><th id="1079">1079</th><td>           <dfn class="local col2 decl" id="192SReg" title='SReg' data-type='unsigned int' data-ref="192SReg">SReg</dfn> = <a class="local col5 ref" href="#175MF" title='MF' data-ref="175MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col0 ref" href="#190RC" title='RC' data-ref="190RC">RC</a>);</td></tr>
<tr><th id="1080">1080</th><td></td></tr>
<tr><th id="1081">1081</th><td>  <i>// Insert a set of rA with the full offset value before the ld, st, or add</i></td></tr>
<tr><th id="1082">1082</th><td>  <b>if</b> (<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl">isInt</a>&lt;<var>16</var>&gt;(<a class="local col6 ref" href="#186Offset" title='Offset' data-ref="186Offset">Offset</a>))</td></tr>
<tr><th id="1083">1083</th><td>    BuildMI(MBB, II, dl, TII.get(is64Bit ? PPC::<span class='error' title="no member named &apos;LI8&apos; in namespace &apos;llvm::PPC&apos;">LI8</span> : PPC::<span class='error' title="no member named &apos;LI&apos; in namespace &apos;llvm::PPC&apos;">LI</span>), SReg)</td></tr>
<tr><th id="1084">1084</th><td>      .addImm(Offset);</td></tr>
<tr><th id="1085">1085</th><td>  <b>else</b> {</td></tr>
<tr><th id="1086">1086</th><td>    BuildMI(MBB, II, dl, TII.get(is64Bit ? PPC::<span class='error' title="no member named &apos;LIS8&apos; in namespace &apos;llvm::PPC&apos;">LIS8</span> : PPC::<span class='error' title="no member named &apos;LIS&apos; in namespace &apos;llvm::PPC&apos;">LIS</span>), SRegHi)</td></tr>
<tr><th id="1087">1087</th><td>      .addImm(Offset &gt;&gt; <var>16</var>);</td></tr>
<tr><th id="1088">1088</th><td>    BuildMI(MBB, II, dl, TII.get(is64Bit ? PPC::<span class='error' title="no member named &apos;ORI8&apos; in namespace &apos;llvm::PPC&apos;">ORI8</span> : PPC::<span class='error' title="no member named &apos;ORI&apos; in namespace &apos;llvm::PPC&apos;">ORI</span>), SReg)</td></tr>
<tr><th id="1089">1089</th><td>      .addReg(SRegHi, RegState::Kill)</td></tr>
<tr><th id="1090">1090</th><td>      .addImm(Offset);</td></tr>
<tr><th id="1091">1091</th><td>  }</td></tr>
<tr><th id="1092">1092</th><td></td></tr>
<tr><th id="1093">1093</th><td>  <i>// Convert into indexed form of the instruction:</i></td></tr>
<tr><th id="1094">1094</th><td><i>  //</i></td></tr>
<tr><th id="1095">1095</th><td><i>  //   sth 0:rA, 1:imm 2:(rB) ==&gt; sthx 0:rA, 2:rB, 1:r0</i></td></tr>
<tr><th id="1096">1096</th><td><i>  //   addi 0:rA 1:rB, 2, imm ==&gt; add 0:rA, 1:rB, 2:r0</i></td></tr>
<tr><th id="1097">1097</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="193OperandBase" title='OperandBase' data-type='unsigned int' data-ref="193OperandBase">OperandBase</dfn>;</td></tr>
<tr><th id="1098">1098</th><td></td></tr>
<tr><th id="1099">1099</th><td>  <b>if</b> (<a class="local col5 ref" href="#185noImmForm" title='noImmForm' data-ref="185noImmForm">noImmForm</a>)</td></tr>
<tr><th id="1100">1100</th><td>    <a class="local col3 ref" href="#193OperandBase" title='OperandBase' data-ref="193OperandBase">OperandBase</a> = <var>1</var>;</td></tr>
<tr><th id="1101">1101</th><td>  <b>else</b> <b>if</b> (<a class="local col4 ref" href="#184OpC" title='OpC' data-ref="184OpC">OpC</a> != <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#30" title='llvm::TargetOpcode::INLINEASM' data-ref="llvm::TargetOpcode::INLINEASM">INLINEASM</a> &amp;&amp;</td></tr>
<tr><th id="1102">1102</th><td>           <a class="local col4 ref" href="#184OpC" title='OpC' data-ref="184OpC">OpC</a> != <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#31" title='llvm::TargetOpcode::INLINEASM_BR' data-ref="llvm::TargetOpcode::INLINEASM_BR">INLINEASM_BR</a>) {</td></tr>
<tr><th id="1103">1103</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (ImmToIdxMap.count(OpC) &amp;&amp; &quot;No indexed form of load or store available!&quot;) ? void (0) : __assert_fail (&quot;ImmToIdxMap.count(OpC) &amp;&amp; \&quot;No indexed form of load or store available!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCRegisterInfo.cpp&quot;, 1104, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(ImmToIdxMap.count(OpC) &amp;&amp;</td></tr>
<tr><th id="1104">1104</th><td>           <q>"No indexed form of load or store available!"</q>);</td></tr>
<tr><th id="1105">1105</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="194NewOpcode" title='NewOpcode' data-type='unsigned int' data-ref="194NewOpcode">NewOpcode</dfn> = ImmToIdxMap.find(OpC)-&gt;second;</td></tr>
<tr><th id="1106">1106</th><td>    MI.setDesc(TII.get(NewOpcode));</td></tr>
<tr><th id="1107">1107</th><td>    <a class="local col3 ref" href="#193OperandBase" title='OperandBase' data-ref="193OperandBase">OperandBase</a> = <var>1</var>;</td></tr>
<tr><th id="1108">1108</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1109">1109</th><td>    <a class="local col3 ref" href="#193OperandBase" title='OperandBase' data-ref="193OperandBase">OperandBase</a> = <a class="local col0 ref" href="#180OffsetOperandNo" title='OffsetOperandNo' data-ref="180OffsetOperandNo">OffsetOperandNo</a>;</td></tr>
<tr><th id="1110">1110</th><td>  }</td></tr>
<tr><th id="1111">1111</th><td></td></tr>
<tr><th id="1112">1112</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="195StackReg" title='StackReg' data-type='unsigned int' data-ref="195StackReg">StackReg</dfn> = <a class="local col3 ref" href="#173MI" title='MI' data-ref="173MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#171FIOperandNum" title='FIOperandNum' data-ref="171FIOperandNum">FIOperandNum</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1113">1113</th><td>  <a class="local col3 ref" href="#173MI" title='MI' data-ref="173MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#193OperandBase" title='OperandBase' data-ref="193OperandBase">OperandBase</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb">ChangeToRegister</a>(<a class="local col5 ref" href="#195StackReg" title='StackReg' data-ref="195StackReg">StackReg</a>, <b>false</b>);</td></tr>
<tr><th id="1114">1114</th><td>  <a class="local col3 ref" href="#173MI" title='MI' data-ref="173MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#193OperandBase" title='OperandBase' data-ref="193OperandBase">OperandBase</a> + <var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb">ChangeToRegister</a>(<a class="local col2 ref" href="#192SReg" title='SReg' data-ref="192SReg">SReg</a>, <b>false</b>, <b>false</b>, <b>true</b>);</td></tr>
<tr><th id="1115">1115</th><td>}</td></tr>
<tr><th id="1116">1116</th><td></td></tr>
<tr><th id="1117">1117</th><td><em>unsigned</em> <a class="type" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo" title='llvm::PPCRegisterInfo' data-ref="llvm::PPCRegisterInfo">PPCRegisterInfo</a>::<span class='error' title="out-of-line definition of &apos;getFrameRegister&apos; does not match any declaration in &apos;llvm::PPCRegisterInfo&apos;"><dfn class="decl def" id="_ZNK4llvm15PPCRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE" title='llvm::PPCRegisterInfo::getFrameRegister' data-ref="_ZNK4llvm15PPCRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE">getFrameRegister</dfn></span>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="196MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="196MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="1118">1118</th><td>  <em>const</em> <a class="type" href="PPCFrameLowering.h.html#llvm::PPCFrameLowering" title='llvm::PPCFrameLowering' data-ref="llvm::PPCFrameLowering">PPCFrameLowering</a> *<dfn class="local col7 decl" id="197TFI" title='TFI' data-type='const llvm::PPCFrameLowering *' data-ref="197TFI">TFI</dfn> = <span class='error' title="use of undeclared identifier &apos;getFrameLowering&apos;">getFrameLowering</span>(MF);</td></tr>
<tr><th id="1119">1119</th><td></td></tr>
<tr><th id="1120">1120</th><td>  <b>if</b> (!TM.isPPC64())</td></tr>
<tr><th id="1121">1121</th><td>    <b>return</b> TFI-&gt;hasFP(MF) ? PPC::<span class='error' title="no member named &apos;R31&apos; in namespace &apos;llvm::PPC&apos;">R31</span> : PPC::<span class='error' title="no member named &apos;R1&apos; in namespace &apos;llvm::PPC&apos;">R1</span>;</td></tr>
<tr><th id="1122">1122</th><td>  <b>else</b></td></tr>
<tr><th id="1123">1123</th><td>    <b>return</b> TFI-&gt;hasFP(MF) ? PPC::<span class='error' title="no member named &apos;X31&apos; in namespace &apos;llvm::PPC&apos;">X31</span> : PPC::<span class='error' title="no member named &apos;X1&apos; in namespace &apos;llvm::PPC&apos;">X1</span>;</td></tr>
<tr><th id="1124">1124</th><td>}</td></tr>
<tr><th id="1125">1125</th><td></td></tr>
<tr><th id="1126">1126</th><td><em>unsigned</em> <a class="type" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo" title='llvm::PPCRegisterInfo' data-ref="llvm::PPCRegisterInfo">PPCRegisterInfo</a>::<span class='error' title="out-of-line definition of &apos;getBaseRegister&apos; does not match any declaration in &apos;llvm::PPCRegisterInfo&apos;"><dfn class="decl def" id="_ZNK4llvm15PPCRegisterInfo15getBaseRegisterERKNS_15MachineFunctionE" title='llvm::PPCRegisterInfo::getBaseRegister' data-ref="_ZNK4llvm15PPCRegisterInfo15getBaseRegisterERKNS_15MachineFunctionE">getBaseRegister</dfn></span>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="198MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="198MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="1127">1127</th><td>  <em>const</em> <a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget">PPCSubtarget</a> &amp;<dfn class="local col9 decl" id="199Subtarget" title='Subtarget' data-type='const llvm::PPCSubtarget &amp;' data-ref="199Subtarget">Subtarget</dfn> = <a class="local col8 ref" href="#198MF" title='MF' data-ref="198MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget">PPCSubtarget</a>&gt;();</td></tr>
<tr><th id="1128">1128</th><td>  <b>if</b> (!hasBasePointer(MF))</td></tr>
<tr><th id="1129">1129</th><td>    <b>return</b> getFrameRegister(MF);</td></tr>
<tr><th id="1130">1130</th><td></td></tr>
<tr><th id="1131">1131</th><td>  <b>if</b> (TM.isPPC64())</td></tr>
<tr><th id="1132">1132</th><td>    <b>return</b> PPC::<span class='error' title="no member named &apos;X30&apos; in namespace &apos;llvm::PPC&apos;">X30</span>;</td></tr>
<tr><th id="1133">1133</th><td></td></tr>
<tr><th id="1134">1134</th><td>  <b>if</b> (Subtarget.isSVR4ABI() &amp;&amp; TM.isPositionIndependent())</td></tr>
<tr><th id="1135">1135</th><td>    <b>return</b> PPC::<span class='error' title="no member named &apos;R29&apos; in namespace &apos;llvm::PPC&apos;">R29</span>;</td></tr>
<tr><th id="1136">1136</th><td></td></tr>
<tr><th id="1137">1137</th><td>  <b>return</b> PPC::<span class='error' title="no member named &apos;R30&apos; in namespace &apos;llvm::PPC&apos;">R30</span>;</td></tr>
<tr><th id="1138">1138</th><td>}</td></tr>
<tr><th id="1139">1139</th><td></td></tr>
<tr><th id="1140">1140</th><td><em>bool</em> <a class="type" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo" title='llvm::PPCRegisterInfo' data-ref="llvm::PPCRegisterInfo">PPCRegisterInfo</a>::<span class='error' title="out-of-line definition of &apos;hasBasePointer&apos; does not match any declaration in &apos;llvm::PPCRegisterInfo&apos;"><dfn class="decl def" id="_ZNK4llvm15PPCRegisterInfo14hasBasePointerERKNS_15MachineFunctionE" title='llvm::PPCRegisterInfo::hasBasePointer' data-ref="_ZNK4llvm15PPCRegisterInfo14hasBasePointerERKNS_15MachineFunctionE">hasBasePointer</dfn></span>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="200MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="200MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="1141">1141</th><td>  <b>if</b> (!<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#EnableBasePointer" title='EnableBasePointer' data-use='m' data-ref="EnableBasePointer">EnableBasePointer</a>)</td></tr>
<tr><th id="1142">1142</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1143">1143</th><td>  <b>if</b> (<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#AlwaysBasePointer" title='AlwaysBasePointer' data-use='m' data-ref="AlwaysBasePointer">AlwaysBasePointer</a>)</td></tr>
<tr><th id="1144">1144</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1145">1145</th><td></td></tr>
<tr><th id="1146">1146</th><td>  <i>// If we need to realign the stack, then the stack pointer can no longer</i></td></tr>
<tr><th id="1147">1147</th><td><i>  // serve as an offset into the caller's stack space. As a result, we need a</i></td></tr>
<tr><th id="1148">1148</th><td><i>  // base pointer.</i></td></tr>
<tr><th id="1149">1149</th><td>  <b>return</b> <span class='error' title="use of undeclared identifier &apos;needsStackRealignment&apos;">needsStackRealignment</span>(MF);</td></tr>
<tr><th id="1150">1150</th><td>}</td></tr>
<tr><th id="1151">1151</th><td></td></tr>
<tr><th id="1152">1152</th><td><i class="doc">/// Returns true if the instruction's frame index</i></td></tr>
<tr><th id="1153">1153</th><td><i class="doc">/// reference would be better served by a base register other than FP</i></td></tr>
<tr><th id="1154">1154</th><td><i class="doc">/// or SP. Used by LocalStackFrameAllocation to determine which frame index</i></td></tr>
<tr><th id="1155">1155</th><td><i class="doc">/// references it should create new base registers for.</i></td></tr>
<tr><th id="1156">1156</th><td><em>bool</em> <a class="type" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo" title='llvm::PPCRegisterInfo' data-ref="llvm::PPCRegisterInfo">PPCRegisterInfo</a>::</td></tr>
<tr><th id="1157">1157</th><td><span class='error' title="out-of-line definition of &apos;needsFrameBaseReg&apos; does not match any declaration in &apos;llvm::PPCRegisterInfo&apos;"><dfn class="decl def" id="_ZNK4llvm15PPCRegisterInfo17needsFrameBaseRegEPNS_12MachineInstrEl" title='llvm::PPCRegisterInfo::needsFrameBaseReg' data-ref="_ZNK4llvm15PPCRegisterInfo17needsFrameBaseRegEPNS_12MachineInstrEl">needsFrameBaseReg</dfn></span>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="201MI" title='MI' data-type='llvm::MachineInstr *' data-ref="201MI">MI</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col2 decl" id="202Offset" title='Offset' data-type='int64_t' data-ref="202Offset">Offset</dfn>) <em>const</em> {</td></tr>
<tr><th id="1158">1158</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Offset &lt; 0 &amp;&amp; &quot;Local offset must be negative&quot;) ? void (0) : __assert_fail (&quot;Offset &lt; 0 &amp;&amp; \&quot;Local offset must be negative\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCRegisterInfo.cpp&quot;, 1158, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#202Offset" title='Offset' data-ref="202Offset">Offset</a> &lt; <var>0</var> &amp;&amp; <q>"Local offset must be negative"</q>);</td></tr>
<tr><th id="1159">1159</th><td></td></tr>
<tr><th id="1160">1160</th><td>  <i>// It's the load/store FI references that cause issues, as it can be difficult</i></td></tr>
<tr><th id="1161">1161</th><td><i>  // to materialize the offset if it won't fit in the literal field. Estimate</i></td></tr>
<tr><th id="1162">1162</th><td><i>  // based on the size of the local frame and some conservative assumptions</i></td></tr>
<tr><th id="1163">1163</th><td><i>  // about the rest of the stack frame (note, this is pre-regalloc, so</i></td></tr>
<tr><th id="1164">1164</th><td><i>  // we don't know everything for certain yet) whether this offset is likely</i></td></tr>
<tr><th id="1165">1165</th><td><i>  // to be out of range of the immediate. Return true if so.</i></td></tr>
<tr><th id="1166">1166</th><td><i></i></td></tr>
<tr><th id="1167">1167</th><td><i>  // We only generate virtual base registers for loads and stores that have</i></td></tr>
<tr><th id="1168">1168</th><td><i>  // an r+i form. Return false for everything else.</i></td></tr>
<tr><th id="1169">1169</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="203OpC" title='OpC' data-type='unsigned int' data-ref="203OpC">OpC</dfn> = <a class="local col1 ref" href="#201MI" title='MI' data-ref="201MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1170">1170</th><td>  <b>if</b> (!ImmToIdxMap.count(OpC))</td></tr>
<tr><th id="1171">1171</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1172">1172</th><td></td></tr>
<tr><th id="1173">1173</th><td>  <i>// Don't generate a new virtual base register just to add zero to it.</i></td></tr>
<tr><th id="1174">1174</th><td>  <b>if</b> ((OpC == PPC::<span class='error' title="no member named &apos;ADDI&apos; in namespace &apos;llvm::PPC&apos;">ADDI</span> || OpC == PPC::<span class='error' title="no member named &apos;ADDI8&apos; in namespace &apos;llvm::PPC&apos;">ADDI8</span>) &amp;&amp;</td></tr>
<tr><th id="1175">1175</th><td>      MI-&gt;getOperand(<var>2</var>).getImm() == <var>0</var>)</td></tr>
<tr><th id="1176">1176</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1177">1177</th><td></td></tr>
<tr><th id="1178">1178</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="204MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="204MBB">MBB</dfn> = *<a class="local col1 ref" href="#201MI" title='MI' data-ref="201MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="1179">1179</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="205MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="205MF">MF</dfn> = *<a class="local col4 ref" href="#204MBB" title='MBB' data-ref="204MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="1180">1180</th><td>  <em>const</em> <a class="type" href="PPCFrameLowering.h.html#llvm::PPCFrameLowering" title='llvm::PPCFrameLowering' data-ref="llvm::PPCFrameLowering">PPCFrameLowering</a> *<dfn class="local col6 decl" id="206TFI" title='TFI' data-type='const llvm::PPCFrameLowering *' data-ref="206TFI">TFI</dfn> = <span class='error' title="use of undeclared identifier &apos;getFrameLowering&apos;">getFrameLowering</span>(MF);</td></tr>
<tr><th id="1181">1181</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="207StackEst" title='StackEst' data-type='unsigned int' data-ref="207StackEst">StackEst</dfn> = <a class="local col6 ref" href="#206TFI" title='TFI' data-ref="206TFI">TFI</a>-&gt;<a class="ref" href="PPCFrameLowering.h.html#_ZNK4llvm16PPCFrameLowering20determineFrameLayoutERKNS_15MachineFunctionEbPj" title='llvm::PPCFrameLowering::determineFrameLayout' data-ref="_ZNK4llvm16PPCFrameLowering20determineFrameLayoutERKNS_15MachineFunctionEbPj">determineFrameLayout</a>(<a class="local col5 ref" href="#205MF" title='MF' data-ref="205MF">MF</a>, <b>true</b>);</td></tr>
<tr><th id="1182">1182</th><td></td></tr>
<tr><th id="1183">1183</th><td>  <i>// If we likely don't need a stack frame, then we probably don't need a</i></td></tr>
<tr><th id="1184">1184</th><td><i>  // virtual base register either.</i></td></tr>
<tr><th id="1185">1185</th><td>  <b>if</b> (!<a class="local col7 ref" href="#207StackEst" title='StackEst' data-ref="207StackEst">StackEst</a>)</td></tr>
<tr><th id="1186">1186</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1187">1187</th><td></td></tr>
<tr><th id="1188">1188</th><td>  <i>// Estimate an offset from the stack pointer.</i></td></tr>
<tr><th id="1189">1189</th><td><i>  // The incoming offset is relating to the SP at the start of the function,</i></td></tr>
<tr><th id="1190">1190</th><td><i>  // but when we access the local it'll be relative to the SP after local</i></td></tr>
<tr><th id="1191">1191</th><td><i>  // allocation, so adjust our SP-relative offset by that allocation size.</i></td></tr>
<tr><th id="1192">1192</th><td>  <a class="local col2 ref" href="#202Offset" title='Offset' data-ref="202Offset">Offset</a> += <a class="local col7 ref" href="#207StackEst" title='StackEst' data-ref="207StackEst">StackEst</a>;</td></tr>
<tr><th id="1193">1193</th><td></td></tr>
<tr><th id="1194">1194</th><td>  <i>// The frame pointer will point to the end of the stack, so estimate the</i></td></tr>
<tr><th id="1195">1195</th><td><i>  // offset as the difference between the object offset and the FP location.</i></td></tr>
<tr><th id="1196">1196</th><td>  <b>return</b> !isFrameOffsetLegal(MI, getBaseRegister(MF), Offset);</td></tr>
<tr><th id="1197">1197</th><td>}</td></tr>
<tr><th id="1198">1198</th><td></td></tr>
<tr><th id="1199">1199</th><td><i class="doc">/// Insert defining instruction(s) for BaseReg to</i></td></tr>
<tr><th id="1200">1200</th><td><i class="doc">/// be a pointer to FrameIdx at the beginning of the basic block.</i></td></tr>
<tr><th id="1201">1201</th><td><em>void</em> <a class="type" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo" title='llvm::PPCRegisterInfo' data-ref="llvm::PPCRegisterInfo">PPCRegisterInfo</a>::</td></tr>
<tr><th id="1202">1202</th><td><span class='error' title="out-of-line definition of &apos;materializeFrameBaseRegister&apos; does not match any declaration in &apos;llvm::PPCRegisterInfo&apos;"><dfn class="decl def" id="_ZNK4llvm15PPCRegisterInfo28materializeFrameBaseRegisterEPNS_17MachineBasicBlockEjil" title='llvm::PPCRegisterInfo::materializeFrameBaseRegister' data-ref="_ZNK4llvm15PPCRegisterInfo28materializeFrameBaseRegisterEPNS_17MachineBasicBlockEjil">materializeFrameBaseRegister</dfn></span>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="208MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="208MBB">MBB</dfn>,</td></tr>
<tr><th id="1203">1203</th><td>                             <em>unsigned</em> <dfn class="local col9 decl" id="209BaseReg" title='BaseReg' data-type='unsigned int' data-ref="209BaseReg">BaseReg</dfn>, <em>int</em> <dfn class="local col0 decl" id="210FrameIdx" title='FrameIdx' data-type='int' data-ref="210FrameIdx">FrameIdx</dfn>,</td></tr>
<tr><th id="1204">1204</th><td>                             <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col1 decl" id="211Offset" title='Offset' data-type='int64_t' data-ref="211Offset">Offset</dfn>) <em>const</em> {</td></tr>
<tr><th id="1205">1205</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="212ADDriOpc" title='ADDriOpc' data-type='unsigned int' data-ref="212ADDriOpc">ADDriOpc</dfn> = TM.isPPC64() ? PPC::<span class='error' title="no member named &apos;ADDI8&apos; in namespace &apos;llvm::PPC&apos;">ADDI8</span> : PPC::<span class='error' title="no member named &apos;ADDI&apos; in namespace &apos;llvm::PPC&apos;">ADDI</span>;</td></tr>
<tr><th id="1206">1206</th><td></td></tr>
<tr><th id="1207">1207</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col3 decl" id="213Ins" title='Ins' data-type='MachineBasicBlock::iterator' data-ref="213Ins">Ins</dfn> = <a class="local col8 ref" href="#208MBB" title='MBB' data-ref="208MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>();</td></tr>
<tr><th id="1208">1208</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev"></a><dfn class="local col4 decl" id="214DL" title='DL' data-type='llvm::DebugLoc' data-ref="214DL">DL</dfn>;                  <i>// Defaults to "unknown"</i></td></tr>
<tr><th id="1209">1209</th><td>  <b>if</b> (<a class="local col3 ref" href="#213Ins" title='Ins' data-ref="213Ins">Ins</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col8 ref" href="#208MBB" title='MBB' data-ref="208MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>())</td></tr>
<tr><th id="1210">1210</th><td>    <a class="local col4 ref" href="#214DL" title='DL' data-ref="214DL">DL</a> <a class="ref" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::operator=' data-ref="_ZN4llvm8DebugLocaSERKS0_">=</a> <a class="local col3 ref" href="#213Ins" title='Ins' data-ref="213Ins">Ins</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="1211">1211</th><td></td></tr>
<tr><th id="1212">1212</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="215MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="215MF">MF</dfn> = *<a class="local col8 ref" href="#208MBB" title='MBB' data-ref="208MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="1213">1213</th><td>  <em>const</em> <a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget">PPCSubtarget</a> &amp;<dfn class="local col6 decl" id="216Subtarget" title='Subtarget' data-type='const llvm::PPCSubtarget &amp;' data-ref="216Subtarget">Subtarget</dfn> = <a class="local col5 ref" href="#215MF" title='MF' data-ref="215MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget">PPCSubtarget</a>&gt;();</td></tr>
<tr><th id="1214">1214</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> &amp;<span class='error' title="no viable conversion from &apos;const llvm::PPCInstrInfo&apos; to &apos;const llvm::TargetInstrInfo&apos;"><dfn class="local col7 decl" id="217TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="217TII">TII</dfn></span> = *Subtarget.getInstrInfo();</td></tr>
<tr><th id="1215">1215</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col8 decl" id="218MCID" title='MCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="218MCID">MCID</dfn> = TII.get(ADDriOpc);</td></tr>
<tr><th id="1216">1216</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col9 decl" id="219MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="219MRI">MRI</dfn> = <a class="local col8 ref" href="#208MBB" title='MBB' data-ref="208MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="1217">1217</th><td>  MRI.constrainRegClass(BaseReg, TII.getRegClass(MCID, <var>0</var>, <b>this</b>, MF));</td></tr>
<tr><th id="1218">1218</th><td></td></tr>
<tr><th id="1219">1219</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="local col8 ref" href="#208MBB" title='MBB' data-ref="208MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#213Ins" title='Ins' data-ref="213Ins">Ins</a>, <a class="local col4 ref" href="#214DL" title='DL' data-ref="214DL">DL</a>, <a class="local col8 ref" href="#218MCID" title='MCID' data-ref="218MCID">MCID</a>, <a class="local col9 ref" href="#209BaseReg" title='BaseReg' data-ref="209BaseReg">BaseReg</a>)</td></tr>
<tr><th id="1220">1220</th><td>    .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" title='llvm::MachineInstrBuilder::addFrameIndex' data-ref="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi">addFrameIndex</a>(<a class="local col0 ref" href="#210FrameIdx" title='FrameIdx' data-ref="210FrameIdx">FrameIdx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col1 ref" href="#211Offset" title='Offset' data-ref="211Offset">Offset</a>);</td></tr>
<tr><th id="1221">1221</th><td>}</td></tr>
<tr><th id="1222">1222</th><td></td></tr>
<tr><th id="1223">1223</th><td><em>void</em> <a class="type" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo" title='llvm::PPCRegisterInfo' data-ref="llvm::PPCRegisterInfo">PPCRegisterInfo</a>::<span class='error' title="out-of-line definition of &apos;resolveFrameIndex&apos; does not match any declaration in &apos;llvm::PPCRegisterInfo&apos;"><dfn class="decl def" id="_ZNK4llvm15PPCRegisterInfo17resolveFrameIndexERNS_12MachineInstrEjl" title='llvm::PPCRegisterInfo::resolveFrameIndex' data-ref="_ZNK4llvm15PPCRegisterInfo17resolveFrameIndexERNS_12MachineInstrEjl">resolveFrameIndex</dfn></span>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="220MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="220MI">MI</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="221BaseReg" title='BaseReg' data-type='unsigned int' data-ref="221BaseReg">BaseReg</dfn>,</td></tr>
<tr><th id="1224">1224</th><td>                                        <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col2 decl" id="222Offset" title='Offset' data-type='int64_t' data-ref="222Offset">Offset</dfn>) <em>const</em> {</td></tr>
<tr><th id="1225">1225</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="223FIOperandNum" title='FIOperandNum' data-type='unsigned int' data-ref="223FIOperandNum">FIOperandNum</dfn> = <var>0</var>;</td></tr>
<tr><th id="1226">1226</th><td>  <b>while</b> (!<a class="local col0 ref" href="#220MI" title='MI' data-ref="220MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#223FIOperandNum" title='FIOperandNum' data-ref="223FIOperandNum">FIOperandNum</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>()) {</td></tr>
<tr><th id="1227">1227</th><td>    ++<a class="local col3 ref" href="#223FIOperandNum" title='FIOperandNum' data-ref="223FIOperandNum">FIOperandNum</a>;</td></tr>
<tr><th id="1228">1228</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (FIOperandNum &lt; MI.getNumOperands() &amp;&amp; &quot;Instr doesn&apos;t have FrameIndex operand!&quot;) ? void (0) : __assert_fail (&quot;FIOperandNum &lt; MI.getNumOperands() &amp;&amp; \&quot;Instr doesn&apos;t have FrameIndex operand!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCRegisterInfo.cpp&quot;, 1229, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#223FIOperandNum" title='FIOperandNum' data-ref="223FIOperandNum">FIOperandNum</a> &lt; <a class="local col0 ref" href="#220MI" title='MI' data-ref="220MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() &amp;&amp;</td></tr>
<tr><th id="1229">1229</th><td>           <q>"Instr doesn't have FrameIndex operand!"</q>);</td></tr>
<tr><th id="1230">1230</th><td>  }</td></tr>
<tr><th id="1231">1231</th><td></td></tr>
<tr><th id="1232">1232</th><td>  <a class="local col0 ref" href="#220MI" title='MI' data-ref="220MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#223FIOperandNum" title='FIOperandNum' data-ref="223FIOperandNum">FIOperandNum</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb">ChangeToRegister</a>(<a class="local col1 ref" href="#221BaseReg" title='BaseReg' data-ref="221BaseReg">BaseReg</a>, <b>false</b>);</td></tr>
<tr><th id="1233">1233</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="224OffsetOperandNo" title='OffsetOperandNo' data-type='unsigned int' data-ref="224OffsetOperandNo">OffsetOperandNo</dfn> = <a class="tu ref" href="#_ZL19getOffsetONFromFIONRKN4llvm12MachineInstrEj" title='getOffsetONFromFION' data-use='c' data-ref="_ZL19getOffsetONFromFIONRKN4llvm12MachineInstrEj">getOffsetONFromFION</a>(<a class="local col0 ref" href="#220MI" title='MI' data-ref="220MI">MI</a>, <a class="local col3 ref" href="#223FIOperandNum" title='FIOperandNum' data-ref="223FIOperandNum">FIOperandNum</a>);</td></tr>
<tr><th id="1234">1234</th><td>  <a class="local col2 ref" href="#222Offset" title='Offset' data-ref="222Offset">Offset</a> += <a class="local col0 ref" href="#220MI" title='MI' data-ref="220MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#224OffsetOperandNo" title='OffsetOperandNo' data-ref="224OffsetOperandNo">OffsetOperandNo</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1235">1235</th><td>  <a class="local col0 ref" href="#220MI" title='MI' data-ref="220MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#224OffsetOperandNo" title='OffsetOperandNo' data-ref="224OffsetOperandNo">OffsetOperandNo</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateEl" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateEl">ChangeToImmediate</a>(<a class="local col2 ref" href="#222Offset" title='Offset' data-ref="222Offset">Offset</a>);</td></tr>
<tr><th id="1236">1236</th><td></td></tr>
<tr><th id="1237">1237</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="225MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="225MBB">MBB</dfn> = *<a class="local col0 ref" href="#220MI" title='MI' data-ref="220MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="1238">1238</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="226MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="226MF">MF</dfn> = *<a class="local col5 ref" href="#225MBB" title='MBB' data-ref="225MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="1239">1239</th><td>  <em>const</em> <a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget">PPCSubtarget</a> &amp;<dfn class="local col7 decl" id="227Subtarget" title='Subtarget' data-type='const llvm::PPCSubtarget &amp;' data-ref="227Subtarget">Subtarget</dfn> = <a class="local col6 ref" href="#226MF" title='MF' data-ref="226MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget">PPCSubtarget</a>&gt;();</td></tr>
<tr><th id="1240">1240</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> &amp;<span class='error' title="no viable conversion from &apos;const llvm::PPCInstrInfo&apos; to &apos;const llvm::TargetInstrInfo&apos;"><dfn class="local col8 decl" id="228TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="228TII">TII</dfn></span> = *Subtarget.getInstrInfo();</td></tr>
<tr><th id="1241">1241</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col9 decl" id="229MCID" title='MCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="229MCID">MCID</dfn> = <a class="local col0 ref" href="#220MI" title='MI' data-ref="220MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="1242">1242</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="230MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="230MRI">MRI</dfn> = <a class="local col6 ref" href="#226MF" title='MF' data-ref="226MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="1243">1243</th><td>  MRI.constrainRegClass(BaseReg,</td></tr>
<tr><th id="1244">1244</th><td>                        TII.getRegClass(MCID, FIOperandNum, <b>this</b>, MF));</td></tr>
<tr><th id="1245">1245</th><td>}</td></tr>
<tr><th id="1246">1246</th><td></td></tr>
<tr><th id="1247">1247</th><td><em>bool</em> <a class="type" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo" title='llvm::PPCRegisterInfo' data-ref="llvm::PPCRegisterInfo">PPCRegisterInfo</a>::<span class='error' title="out-of-line definition of &apos;isFrameOffsetLegal&apos; does not match any declaration in &apos;llvm::PPCRegisterInfo&apos;"><dfn class="decl def" id="_ZNK4llvm15PPCRegisterInfo18isFrameOffsetLegalEPKNS_12MachineInstrEjl" title='llvm::PPCRegisterInfo::isFrameOffsetLegal' data-ref="_ZNK4llvm15PPCRegisterInfo18isFrameOffsetLegalEPKNS_12MachineInstrEjl">isFrameOffsetLegal</dfn></span>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="231MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="231MI">MI</dfn>,</td></tr>
<tr><th id="1248">1248</th><td>                                         <em>unsigned</em> <dfn class="local col2 decl" id="232BaseReg" title='BaseReg' data-type='unsigned int' data-ref="232BaseReg">BaseReg</dfn>,</td></tr>
<tr><th id="1249">1249</th><td>                                         <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col3 decl" id="233Offset" title='Offset' data-type='int64_t' data-ref="233Offset">Offset</dfn>) <em>const</em> {</td></tr>
<tr><th id="1250">1250</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="234FIOperandNum" title='FIOperandNum' data-type='unsigned int' data-ref="234FIOperandNum">FIOperandNum</dfn> = <var>0</var>;</td></tr>
<tr><th id="1251">1251</th><td>  <b>while</b> (!<a class="local col1 ref" href="#231MI" title='MI' data-ref="231MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#234FIOperandNum" title='FIOperandNum' data-ref="234FIOperandNum">FIOperandNum</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>()) {</td></tr>
<tr><th id="1252">1252</th><td>    ++<a class="local col4 ref" href="#234FIOperandNum" title='FIOperandNum' data-ref="234FIOperandNum">FIOperandNum</a>;</td></tr>
<tr><th id="1253">1253</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (FIOperandNum &lt; MI-&gt;getNumOperands() &amp;&amp; &quot;Instr doesn&apos;t have FrameIndex operand!&quot;) ? void (0) : __assert_fail (&quot;FIOperandNum &lt; MI-&gt;getNumOperands() &amp;&amp; \&quot;Instr doesn&apos;t have FrameIndex operand!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCRegisterInfo.cpp&quot;, 1254, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#234FIOperandNum" title='FIOperandNum' data-ref="234FIOperandNum">FIOperandNum</a> &lt; <a class="local col1 ref" href="#231MI" title='MI' data-ref="231MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() &amp;&amp;</td></tr>
<tr><th id="1254">1254</th><td>           <q>"Instr doesn't have FrameIndex operand!"</q>);</td></tr>
<tr><th id="1255">1255</th><td>  }</td></tr>
<tr><th id="1256">1256</th><td></td></tr>
<tr><th id="1257">1257</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="235OffsetOperandNo" title='OffsetOperandNo' data-type='unsigned int' data-ref="235OffsetOperandNo">OffsetOperandNo</dfn> = <a class="tu ref" href="#_ZL19getOffsetONFromFIONRKN4llvm12MachineInstrEj" title='getOffsetONFromFION' data-use='c' data-ref="_ZL19getOffsetONFromFIONRKN4llvm12MachineInstrEj">getOffsetONFromFION</a>(*<a class="local col1 ref" href="#231MI" title='MI' data-ref="231MI">MI</a>, <a class="local col4 ref" href="#234FIOperandNum" title='FIOperandNum' data-ref="234FIOperandNum">FIOperandNum</a>);</td></tr>
<tr><th id="1258">1258</th><td>  <a class="local col3 ref" href="#233Offset" title='Offset' data-ref="233Offset">Offset</a> += <a class="local col1 ref" href="#231MI" title='MI' data-ref="231MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#235OffsetOperandNo" title='OffsetOperandNo' data-ref="235OffsetOperandNo">OffsetOperandNo</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1259">1259</th><td></td></tr>
<tr><th id="1260">1260</th><td>  <b>return</b> MI-&gt;getOpcode() == PPC::<span class='error' title="no member named &apos;DBG_VALUE&apos; in namespace &apos;llvm::PPC&apos;">DBG_VALUE</span> || <i>// DBG_VALUE is always Reg+Imm</i></td></tr>
<tr><th id="1261">1261</th><td>         MI-&gt;getOpcode() == TargetOpcode::STACKMAP ||</td></tr>
<tr><th id="1262">1262</th><td>         MI-&gt;getOpcode() == TargetOpcode::PATCHPOINT ||</td></tr>
<tr><th id="1263">1263</th><td>         (isInt&lt;<var>16</var>&gt;(Offset) &amp;&amp; (Offset % offsetMinAlign(*MI)) == <var>0</var>);</td></tr>
<tr><th id="1264">1264</th><td>}</td></tr>
<tr><th id="1265">1265</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
