	component ase_address_span_extender_0 is
		generic (
			SYNC_RESET : integer := 0
		);
		port (
			clk                  : in  std_logic                      := 'X';             -- clk
			reset                : in  std_logic                      := 'X';             -- reset
			avs_s0_address       : in  std_logic_vector(5 downto 0)   := (others => 'X'); -- address
			avs_s0_read          : in  std_logic                      := 'X';             -- read
			avs_s0_readdata      : out std_logic_vector(511 downto 0);                    -- readdata
			avs_s0_write         : in  std_logic                      := 'X';             -- write
			avs_s0_writedata     : in  std_logic_vector(511 downto 0) := (others => 'X'); -- writedata
			avs_s0_readdatavalid : out std_logic;                                         -- readdatavalid
			avs_s0_waitrequest   : out std_logic;                                         -- waitrequest
			avs_s0_byteenable    : in  std_logic_vector(63 downto 0)  := (others => 'X'); -- byteenable
			avs_s0_burstcount    : in  std_logic_vector(3 downto 0)   := (others => 'X'); -- burstcount
			avm_m0_address       : out std_logic_vector(47 downto 0);                     -- address
			avm_m0_read          : out std_logic;                                         -- read
			avm_m0_waitrequest   : in  std_logic                      := 'X';             -- waitrequest
			avm_m0_readdata      : in  std_logic_vector(511 downto 0) := (others => 'X'); -- readdata
			avm_m0_write         : out std_logic;                                         -- write
			avm_m0_writedata     : out std_logic_vector(511 downto 0);                    -- writedata
			avm_m0_readdatavalid : in  std_logic                      := 'X';             -- readdatavalid
			avm_m0_byteenable    : out std_logic_vector(63 downto 0);                     -- byteenable
			avm_m0_burstcount    : out std_logic_vector(3 downto 0);                      -- burstcount
			avs_cntl_read        : in  std_logic                      := 'X';             -- read
			avs_cntl_readdata    : out std_logic_vector(63 downto 0);                     -- readdata
			avs_cntl_write       : in  std_logic                      := 'X';             -- write
			avs_cntl_writedata   : in  std_logic_vector(63 downto 0)  := (others => 'X'); -- writedata
			avs_cntl_byteenable  : in  std_logic_vector(7 downto 0)   := (others => 'X')  -- byteenable
		);
	end component ase_address_span_extender_0;

