{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1693397404240 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1693397404241 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 30 16:40:04 2023 " "Processing started: Wed Aug 30 16:40:04 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1693397404241 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1693397404241 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off aftab_core -c aftab_core " "Command: quartus_map --read_settings_files=on --write_settings_files=off aftab_core -c aftab_core" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1693397404241 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1693397405448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/datapath/aftab_aau/aftab_aau.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/datapath/aftab_aau/aftab_aau.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_AAU " "Found entity 1: aftab_AAU" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_AAU.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_AAU.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397405498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397405498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/basemodules/aftab_tcl.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/basemodules/aftab_tcl.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_TCL " "Found entity 1: aftab_TCL" {  } { { "../AFTAB_Processor_Verilog/baseModules/aftab_TCL.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/baseModules/aftab_TCL.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397405500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397405500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/basemodules/aftab_shift_right_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/basemodules/aftab_shift_right_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_shift_right_register " "Found entity 1: aftab_shift_right_register" {  } { { "../AFTAB_Processor_Verilog/baseModules/aftab_shift_right_register.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/baseModules/aftab_shift_right_register.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397405502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397405502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/basemodules/aftab_shift_left_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/basemodules/aftab_shift_left_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_shift_left_register " "Found entity 1: aftab_shift_left_register" {  } { { "../AFTAB_Processor_Verilog/baseModules/aftab_shift_left_register.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/baseModules/aftab_shift_left_register.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397405505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397405505 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Rreg RREG aftab_register.v(27) " "Verilog HDL Declaration information at aftab_register.v(27): object \"Rreg\" differs only in case from object \"RREG\" in the same scope" {  } { { "../AFTAB_Processor_Verilog/baseModules/aftab_register.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/baseModules/aftab_register.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1693397405507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/basemodules/aftab_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/basemodules/aftab_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_register " "Found entity 1: aftab_register" {  } { { "../AFTAB_Processor_Verilog/baseModules/aftab_register.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/baseModules/aftab_register.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397405507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397405507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/basemodules/aftab_opt_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/basemodules/aftab_opt_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_opt_adder " "Found entity 1: aftab_opt_adder" {  } { { "../AFTAB_Processor_Verilog/baseModules/aftab_opt_adder.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/baseModules/aftab_opt_adder.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397405510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397405510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/basemodules/aftab_mux4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/basemodules/aftab_mux4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_mux4to1 " "Found entity 1: aftab_mux4to1" {  } { { "../AFTAB_Processor_Verilog/baseModules/aftab_mux4to1.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/baseModules/aftab_mux4to1.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397405512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397405512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/basemodules/aftab_mux2to1_2sel.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/basemodules/aftab_mux2to1_2sel.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_mux2to1_2sel " "Found entity 1: aftab_mux2to1_2sel" {  } { { "../AFTAB_Processor_Verilog/baseModules/aftab_mux2to1_2sel.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/baseModules/aftab_mux2to1_2sel.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397405514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397405514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/basemodules/aftab_mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/basemodules/aftab_mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_mux2to1 " "Found entity 1: aftab_mux2to1" {  } { { "../AFTAB_Processor_Verilog/baseModules/aftab_mux2to1.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/baseModules/aftab_mux2to1.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397405516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397405516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/basemodules/aftab_decoder2to4.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/basemodules/aftab_decoder2to4.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_decoder2to4 " "Found entity 1: aftab_decoder2to4" {  } { { "../AFTAB_Processor_Verilog/baseModules/aftab_decoder2to4.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/baseModules/aftab_decoder2to4.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397405518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397405518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/basemodules/aftab_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/basemodules/aftab_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_counter " "Found entity 1: aftab_counter" {  } { { "../AFTAB_Processor_Verilog/baseModules/aftab_counter.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/baseModules/aftab_counter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397405521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397405521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/basemodules/aftab_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/basemodules/aftab_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_adder " "Found entity 1: aftab_adder" {  } { { "../AFTAB_Processor_Verilog/baseModules/aftab_adder.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/baseModules/aftab_adder.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397405523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397405523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_booth_multiplier " "Found entity 1: aftab_booth_multiplier" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_multiplier.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_multiplier.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397405525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397405525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_booth_datapath " "Found entity 1: aftab_booth_datapath" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_datapath.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_datapath.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397405528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397405528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_booth_controller " "Found entity 1: aftab_booth_controller" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_controller.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_controller.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397405530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397405530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/datapath/aftab_aau/aftab_su_divider/aftab_signed_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/datapath/aftab_aau/aftab_su_divider/aftab_signed_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_signed_divider " "Found entity 1: aftab_signed_divider" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_su_divider/aftab_signed_divider.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_su_divider/aftab_signed_divider.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397405533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397405533 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "sub SUB aftab_divider_datapath.v(40) " "Verilog HDL Declaration information at aftab_divider_datapath.v(40): object \"sub\" differs only in case from object \"SUB\" in the same scope" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_su_divider/aftab_divider_datapath.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_su_divider/aftab_divider_datapath.v" 40 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1693397405535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/datapath/aftab_aau/aftab_su_divider/aftab_divider_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/datapath/aftab_aau/aftab_su_divider/aftab_divider_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_divider_datapath " "Found entity 1: aftab_divider_datapath" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_su_divider/aftab_divider_datapath.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_su_divider/aftab_divider_datapath.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397405536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397405536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/datapath/aftab_aau/aftab_su_divider/aftab_divider_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/datapath/aftab_aau/aftab_su_divider/aftab_divider_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_divider_controller " "Found entity 1: aftab_divider_controller" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_su_divider/aftab_divider_controller.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_su_divider/aftab_divider_controller.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397405539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397405539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/datapath/aftab_aau/aftab_su_divider/aftab_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/datapath/aftab_aau/aftab_su_divider/aftab_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_divider " "Found entity 1: aftab_divider" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_su_divider/aftab_divider.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_su_divider/aftab_divider.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397405541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397405541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/datapath/aftab_daru/aftab_mem_daru.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/datapath/aftab_daru/aftab_mem_daru.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_MEM_DARU " "Found entity 1: aftab_MEM_DARU" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_daru/aftab_MEM_DARU.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_daru/aftab_MEM_DARU.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397405544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397405544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/datapath/aftab_daru/aftab_daru_errordetector.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/datapath/aftab_daru/aftab_daru_errordetector.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_DARU_errorDetector " "Found entity 1: aftab_DARU_errorDetector" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_daru/aftab_DARU_errorDetector.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_daru/aftab_DARU_errorDetector.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397405547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397405547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/datapath/aftab_daru/aftab_daru_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/datapath/aftab_daru/aftab_daru_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_DARU_datapath " "Found entity 1: aftab_DARU_datapath" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_daru/aftab_DARU_datapath.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_daru/aftab_DARU_datapath.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397405550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397405550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/datapath/aftab_daru/aftab_daru_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/datapath/aftab_daru/aftab_daru_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_DARU_controller " "Found entity 1: aftab_DARU_controller" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_daru/aftab_DARU_controller.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_daru/aftab_DARU_controller.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397405553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397405553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/datapath/aftab_dawu/aftab_mem_dawu.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/datapath/aftab_dawu/aftab_mem_dawu.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_MEM_DAWU " "Found entity 1: aftab_MEM_DAWU" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_dawu/aftab_MEM_DAWU.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_dawu/aftab_MEM_DAWU.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397405556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397405556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/datapath/aftab_dawu/aftab_dawu_errordetector.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/datapath/aftab_dawu/aftab_dawu_errordetector.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_DAWU_errorDetector " "Found entity 1: aftab_DAWU_errorDetector" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_dawu/aftab_DAWU_errorDetector.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_dawu/aftab_DAWU_errorDetector.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397405558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397405558 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "aftab_DAWU_datapath.v(138) " "Verilog HDL warning at aftab_DAWU_datapath.v(138): extended using \"x\" or \"z\"" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_dawu/aftab_DAWU_datapath.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_dawu/aftab_DAWU_datapath.v" 138 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1693397405561 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "aftab_DAWU_datapath.v(140) " "Verilog HDL warning at aftab_DAWU_datapath.v(140): extended using \"x\" or \"z\"" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_dawu/aftab_DAWU_datapath.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_dawu/aftab_DAWU_datapath.v" 140 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1693397405561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/datapath/aftab_dawu/aftab_dawu_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/datapath/aftab_dawu/aftab_dawu_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_DAWU_datapath " "Found entity 1: aftab_DAWU_datapath" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_dawu/aftab_DAWU_datapath.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_dawu/aftab_DAWU_datapath.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397405561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397405561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/datapath/aftab_dawu/aftab_dawu_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/datapath/aftab_dawu/aftab_dawu_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_DAWU_controller " "Found entity 1: aftab_DAWU_controller" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_dawu/aftab_DAWU_controller.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_dawu/aftab_DAWU_controller.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397405564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397405564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/datapath/aftab_interrupt/aftab_register_bank.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/datapath/aftab_interrupt/aftab_register_bank.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_register_bank " "Found entity 1: aftab_register_bank" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_register_bank.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_register_bank.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397405566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397405566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/datapath/aftab_interrupt/aftab_onebitreg.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/datapath/aftab_interrupt/aftab_onebitreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_oneBitReg " "Found entity 1: aftab_oneBitReg" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_oneBitReg.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_oneBitReg.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397405569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397405569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/datapath/aftab_interrupt/aftab_isagu.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/datapath/aftab_interrupt/aftab_isagu.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_isagu " "Found entity 1: aftab_isagu" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_isagu.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_isagu.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397405571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397405571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/datapath/aftab_interrupt/aftab_iccd.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/datapath/aftab_interrupt/aftab_iccd.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_ICCD " "Found entity 1: aftab_ICCD" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_ICCD.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_ICCD.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397405574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397405574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/datapath/aftab_interrupt/aftab_csrisl.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/datapath/aftab_interrupt/aftab_csrisl.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_CSRISL " "Found entity 1: aftab_CSRISL" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_CSRISL.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_CSRISL.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397405577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397405577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/datapath/aftab_interrupt/aftab_csr_registers.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/datapath/aftab_interrupt/aftab_csr_registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_CSR_registers " "Found entity 1: aftab_CSR_registers" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_CSR_registers.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_CSR_registers.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397405579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397405579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/datapath/aftab_interrupt/aftab_csr_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/datapath/aftab_interrupt/aftab_csr_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_CSR_counter " "Found entity 1: aftab_CSR_counter" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_CSR_counter.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_CSR_counter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397405582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397405582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/datapath/aftab_interrupt/aftab_csr_addressing_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/datapath/aftab_interrupt/aftab_csr_addressing_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_CSR_addressing_decoder " "Found entity 1: aftab_CSR_addressing_decoder" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_CSR_addressing_decoder.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_CSR_addressing_decoder.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397405584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397405584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/datapath/aftab_interrupt/aftab_csr_address_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/datapath/aftab_interrupt/aftab_csr_address_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_CSR_address_logic " "Found entity 1: aftab_CSR_address_logic" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_CSR_address_logic.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_CSR_address_logic.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397405587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397405587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/datapath/aftab_interrupt/aftab_csr_address_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/datapath/aftab_interrupt/aftab_csr_address_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_CSR_address_ctrl " "Found entity 1: aftab_CSR_address_ctrl" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_CSR_address_ctrl.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_CSR_address_ctrl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397405589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397405589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/datapath/aftab_interrupt/aftab_check_non_existing.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/datapath/aftab_interrupt/aftab_check_non_existing.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_check_non_existing " "Found entity 1: aftab_check_non_existing" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_check_non_existing.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_check_non_existing.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397405591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397405591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/datapath/aftab_sulu.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/datapath/aftab_sulu.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_sulu " "Found entity 1: aftab_sulu" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_sulu.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_sulu.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397405594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397405594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/datapath/aftab_registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/datapath/aftab_registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_registerFile " "Found entity 1: aftab_registerFile" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_registerFile.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_registerFile.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397405596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397405596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/datapath/aftab_llu.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/datapath/aftab_llu.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_LLU " "Found entity 1: aftab_LLU" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_LLU.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_LLU.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397405599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397405599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/datapath/aftab_immselsignext.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/datapath/aftab_immselsignext.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_immSelSignExt " "Found entity 1: aftab_immSelSignExt" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_immSelSignExt.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_immSelSignExt.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397405601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397405601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/datapath/aftab_comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/datapath/aftab_comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_comparator " "Found entity 1: aftab_comparator" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_comparator.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_comparator.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397405604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397405604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/datapath/aftab_bsu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/datapath/aftab_bsu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_BSU_TB " "Found entity 1: aftab_BSU_TB" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_BSU_TB.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_BSU_TB.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397405607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397405607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/datapath/aftab_bsu.v 2 2 " "Found 2 design units, including 2 entities, in source file /bachelor project/aftab_processor_verilog/datapath/aftab_bsu.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_BSU " "Found entity 1: aftab_BSU" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_BSU.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_BSU.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397405609 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder " "Found entity 2: decoder" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_BSU.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_BSU.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397405609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397405609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/datapath/aftab_adder_subtractor.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/datapath/aftab_adder_subtractor.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_adder_subtractor " "Found entity 1: aftab_adder_subtractor" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_adder_subtractor.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_adder_subtractor.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397405612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397405612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/aftab_memory_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/aftab_memory_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_memory_segment " "Found entity 1: aftab_memory_segment" {  } { { "../AFTAB_Processor_Verilog/aftab_memory_segment.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_memory_segment.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397405614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397405614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/aftab_memory_model.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/aftab_memory_model.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_memory_model " "Found entity 1: aftab_memory_model" {  } { { "../AFTAB_Processor_Verilog/aftab_memory_model.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_memory_model.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397405617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397405617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/aftab_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/aftab_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_datapath " "Found entity 1: aftab_datapath" {  } { { "../AFTAB_Processor_Verilog/aftab_datapath.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_datapath.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397405620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397405620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/aftab_core.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/aftab_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_core " "Found entity 1: aftab_core" {  } { { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397405623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397405623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/aftab_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/aftab_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_controller " "Found entity 1: aftab_controller" {  } { { "../AFTAB_Processor_Verilog/aftab_controller.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_controller.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397405627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397405627 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "aftab_core.bdf " "Can't analyze file -- file aftab_core.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1693397405630 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "aftab_core " "Elaborating entity \"aftab_core\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1693397405765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_datapath aftab_datapath:datapath " "Elaborating entity \"aftab_datapath\" for hierarchy \"aftab_datapath:datapath\"" {  } { { "../AFTAB_Processor_Verilog/aftab_core.v" "datapath" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397405769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_CSR_address_ctrl aftab_datapath:datapath\|aftab_CSR_address_ctrl:CSR_address_ctrl " "Elaborating entity \"aftab_CSR_address_ctrl\" for hierarchy \"aftab_datapath:datapath\|aftab_CSR_address_ctrl:CSR_address_ctrl\"" {  } { { "../AFTAB_Processor_Verilog/aftab_datapath.v" "CSR_address_ctrl" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_datapath.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397405777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_registerFile aftab_datapath:datapath\|aftab_registerFile:registerFile " "Elaborating entity \"aftab_registerFile\" for hierarchy \"aftab_datapath:datapath\|aftab_registerFile:registerFile\"" {  } { { "../AFTAB_Processor_Verilog/aftab_datapath.v" "registerFile" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_datapath.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397405780 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i aftab_registerFile.v(38) " "Verilog HDL Always Construct warning at aftab_registerFile.v(38): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_registerFile.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_registerFile.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1693397405794 "|aftab_core|aftab_datapath:datapath|aftab_registerFile:registerFile"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_register aftab_datapath:datapath\|aftab_register:regIR " "Elaborating entity \"aftab_register\" for hierarchy \"aftab_datapath:datapath\|aftab_register:regIR\"" {  } { { "../AFTAB_Processor_Verilog/aftab_datapath.v" "regIR" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_datapath.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397405797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_immSelSignExt aftab_datapath:datapath\|aftab_immSelSignExt:immSelSignEx " "Elaborating entity \"aftab_immSelSignExt\" for hierarchy \"aftab_datapath:datapath\|aftab_immSelSignExt:immSelSignEx\"" {  } { { "../AFTAB_Processor_Verilog/aftab_datapath.v" "immSelSignEx" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_datapath.v" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397405799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_adder aftab_datapath:datapath\|aftab_adder:adder " "Elaborating entity \"aftab_adder\" for hierarchy \"aftab_datapath:datapath\|aftab_adder:adder\"" {  } { { "../AFTAB_Processor_Verilog/aftab_datapath.v" "adder" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_datapath.v" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397405802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_mux2to1_2sel aftab_datapath:datapath\|aftab_mux2to1_2sel:mux2 " "Elaborating entity \"aftab_mux2to1_2sel\" for hierarchy \"aftab_datapath:datapath\|aftab_mux2to1_2sel:mux2\"" {  } { { "../AFTAB_Processor_Verilog/aftab_datapath.v" "mux2" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_datapath.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397405807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_LLU aftab_datapath:datapath\|aftab_LLU:LLU " "Elaborating entity \"aftab_LLU\" for hierarchy \"aftab_datapath:datapath\|aftab_LLU:LLU\"" {  } { { "../AFTAB_Processor_Verilog/aftab_datapath.v" "LLU" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_datapath.v" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397405817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_BSU aftab_datapath:datapath\|aftab_BSU:BSU " "Elaborating entity \"aftab_BSU\" for hierarchy \"aftab_datapath:datapath\|aftab_BSU:BSU\"" {  } { { "../AFTAB_Processor_Verilog/aftab_datapath.v" "BSU" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_datapath.v" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397405820 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d aftab_BSU.v(37) " "Verilog HDL Always Construct warning at aftab_BSU.v(37): variable \"d\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_BSU.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_BSU.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1693397405821 "|aftab_core|aftab_datapath:datapath|aftab_BSU:BSU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder aftab_datapath:datapath\|aftab_BSU:BSU\|decoder:DCD " "Elaborating entity \"decoder\" for hierarchy \"aftab_datapath:datapath\|aftab_BSU:BSU\|decoder:DCD\"" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_BSU.v" "DCD" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_BSU.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397405823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_comparator aftab_datapath:datapath\|aftab_comparator:comparator " "Elaborating entity \"aftab_comparator\" for hierarchy \"aftab_datapath:datapath\|aftab_comparator:comparator\"" {  } { { "../AFTAB_Processor_Verilog/aftab_datapath.v" "comparator" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_datapath.v" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397405826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_adder_subtractor aftab_datapath:datapath\|aftab_adder_subtractor:addSub " "Elaborating entity \"aftab_adder_subtractor\" for hierarchy \"aftab_datapath:datapath\|aftab_adder_subtractor:addSub\"" {  } { { "../AFTAB_Processor_Verilog/aftab_datapath.v" "addSub" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_datapath.v" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397405829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_AAU aftab_datapath:datapath\|aftab_AAU:AAU " "Elaborating entity \"aftab_AAU\" for hierarchy \"aftab_datapath:datapath\|aftab_AAU:AAU\"" {  } { { "../AFTAB_Processor_Verilog/aftab_datapath.v" "AAU" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_datapath.v" 447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397405833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_booth_multiplier aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_booth_multiplier:MULT " "Elaborating entity \"aftab_booth_multiplier\" for hierarchy \"aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_booth_multiplier:MULT\"" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_AAU.v" "MULT" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_AAU.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397405836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_booth_datapath aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_booth_multiplier:MULT\|aftab_booth_datapath:DP " "Elaborating entity \"aftab_booth_datapath\" for hierarchy \"aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_booth_multiplier:MULT\|aftab_booth_datapath:DP\"" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_multiplier.v" "DP" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_multiplier.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397405839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_register aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_booth_multiplier:MULT\|aftab_booth_datapath:DP\|aftab_register:mReg " "Elaborating entity \"aftab_register\" for hierarchy \"aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_booth_multiplier:MULT\|aftab_booth_datapath:DP\|aftab_register:mReg\"" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_datapath.v" "mReg" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_datapath.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397405842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_shift_right_register aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_booth_multiplier:MULT\|aftab_booth_datapath:DP\|aftab_shift_right_register:MrReg " "Elaborating entity \"aftab_shift_right_register\" for hierarchy \"aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_booth_multiplier:MULT\|aftab_booth_datapath:DP\|aftab_shift_right_register:MrReg\"" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_datapath.v" "MrReg" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_datapath.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397405845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_adder_subtractor aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_booth_multiplier:MULT\|aftab_booth_datapath:DP\|aftab_adder_subtractor:addSub " "Elaborating entity \"aftab_adder_subtractor\" for hierarchy \"aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_booth_multiplier:MULT\|aftab_booth_datapath:DP\|aftab_adder_subtractor:addSub\"" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_datapath.v" "addSub" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_datapath.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397405850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_adder aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_booth_multiplier:MULT\|aftab_booth_datapath:DP\|aftab_adder_subtractor:addSub\|aftab_adder:adder_sub " "Elaborating entity \"aftab_adder\" for hierarchy \"aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_booth_multiplier:MULT\|aftab_booth_datapath:DP\|aftab_adder_subtractor:addSub\|aftab_adder:adder_sub\"" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_adder_subtractor.v" "adder_sub" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_adder_subtractor.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397405853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_booth_controller aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_booth_multiplier:MULT\|aftab_booth_controller:CU " "Elaborating entity \"aftab_booth_controller\" for hierarchy \"aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_booth_multiplier:MULT\|aftab_booth_controller:CU\"" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_multiplier.v" "CU" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_multiplier.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397405856 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cnt_rst aftab_booth_controller.v(45) " "Verilog HDL or VHDL warning at aftab_booth_controller.v(45): object \"cnt_rst\" assigned a value but never read" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_controller.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_controller.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1693397405857 "|aftab_core|aftab_datapath:datapath|aftab_AAU:AAU|aftab_booth_multiplier:MULT|aftab_booth_controller:CU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_counter aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_booth_multiplier:MULT\|aftab_booth_controller:CU\|aftab_counter:counter " "Elaborating entity \"aftab_counter\" for hierarchy \"aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_booth_multiplier:MULT\|aftab_booth_controller:CU\|aftab_counter:counter\"" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_controller.v" "counter" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_controller.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397405859 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 aftab_counter.v(37) " "Verilog HDL assignment warning at aftab_counter.v(37): truncated value with size 32 to match size of target (6)" {  } { { "../AFTAB_Processor_Verilog/baseModules/aftab_counter.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/baseModules/aftab_counter.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1693397405860 "|aftab_core|aftab_datapath:datapath|aftab_AAU:AAU|aftab_booth_multiplier:MULT|aftab_booth_controller:CU|aftab_counter:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_signed_divider aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_signed_divider:SGN_DIV " "Elaborating entity \"aftab_signed_divider\" for hierarchy \"aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_signed_divider:SGN_DIV\"" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_AAU.v" "SGN_DIV" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_AAU.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397405862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_TCL aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_signed_divider:SGN_DIV\|aftab_TCL:TCLdividend " "Elaborating entity \"aftab_TCL\" for hierarchy \"aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_signed_divider:SGN_DIV\|aftab_TCL:TCLdividend\"" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_su_divider/aftab_signed_divider.v" "TCLdividend" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_su_divider/aftab_signed_divider.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397405866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_divider aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_signed_divider:SGN_DIV\|aftab_divider:unsignedDiv " "Elaborating entity \"aftab_divider\" for hierarchy \"aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_signed_divider:SGN_DIV\|aftab_divider:unsignedDiv\"" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_su_divider/aftab_signed_divider.v" "unsignedDiv" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_su_divider/aftab_signed_divider.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397405870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_divider_datapath aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_signed_divider:SGN_DIV\|aftab_divider:unsignedDiv\|aftab_divider_datapath:DP " "Elaborating entity \"aftab_divider_datapath\" for hierarchy \"aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_signed_divider:SGN_DIV\|aftab_divider:unsignedDiv\|aftab_divider_datapath:DP\"" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_su_divider/aftab_divider.v" "DP" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_su_divider/aftab_divider.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397405873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_shift_left_register aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_signed_divider:SGN_DIV\|aftab_divider:unsignedDiv\|aftab_divider_datapath:DP\|aftab_shift_left_register:RegR " "Elaborating entity \"aftab_shift_left_register\" for hierarchy \"aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_signed_divider:SGN_DIV\|aftab_divider:unsignedDiv\|aftab_divider_datapath:DP\|aftab_shift_left_register:RegR\"" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_su_divider/aftab_divider_datapath.v" "RegR" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_su_divider/aftab_divider_datapath.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397405877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_shift_left_register aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_signed_divider:SGN_DIV\|aftab_divider:unsignedDiv\|aftab_divider_datapath:DP\|aftab_shift_left_register:RegQ " "Elaborating entity \"aftab_shift_left_register\" for hierarchy \"aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_signed_divider:SGN_DIV\|aftab_divider:unsignedDiv\|aftab_divider_datapath:DP\|aftab_shift_left_register:RegQ\"" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_su_divider/aftab_divider_datapath.v" "RegQ" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_su_divider/aftab_divider_datapath.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397405880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_mux2to1_2sel aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_signed_divider:SGN_DIV\|aftab_divider:unsignedDiv\|aftab_divider_datapath:DP\|aftab_mux2to1_2sel:MuxAR " "Elaborating entity \"aftab_mux2to1_2sel\" for hierarchy \"aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_signed_divider:SGN_DIV\|aftab_divider:unsignedDiv\|aftab_divider_datapath:DP\|aftab_mux2to1_2sel:MuxAR\"" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_su_divider/aftab_divider_datapath.v" "MuxAR" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_su_divider/aftab_divider_datapath.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397405893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_divider_controller aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_signed_divider:SGN_DIV\|aftab_divider:unsignedDiv\|aftab_divider_controller:CU " "Elaborating entity \"aftab_divider_controller\" for hierarchy \"aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_signed_divider:SGN_DIV\|aftab_divider:unsignedDiv\|aftab_divider_controller:CU\"" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_su_divider/aftab_divider.v" "CU" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_su_divider/aftab_divider.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397405897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_MEM_DAWU aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU " "Elaborating entity \"aftab_MEM_DAWU\" for hierarchy \"aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\"" {  } { { "../AFTAB_Processor_Verilog/aftab_datapath.v" "DAWU" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_datapath.v" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397405908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_DAWU_datapath aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP " "Elaborating entity \"aftab_DAWU_datapath\" for hierarchy \"aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\"" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_dawu/aftab_MEM_DAWU.v" "DP" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_dawu/aftab_MEM_DAWU.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397405911 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "orOut aftab_DAWU_datapath.v(46) " "Verilog HDL or VHDL warning at aftab_DAWU_datapath.v(46): object \"orOut\" assigned a value but never read" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_dawu/aftab_DAWU_datapath.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_dawu/aftab_DAWU_datapath.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1693397405913 "|aftab_core|aftab_datapath:datapath|aftab_MEM_DAWU:DAWU|aftab_DAWU_datapath:DP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "par_co aftab_DAWU_datapath.v(130) " "Verilog HDL or VHDL warning at aftab_DAWU_datapath.v(130): object \"par_co\" assigned a value but never read" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_dawu/aftab_DAWU_datapath.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_dawu/aftab_DAWU_datapath.v" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1693397405913 "|aftab_core|aftab_datapath:datapath|aftab_MEM_DAWU:DAWU|aftab_DAWU_datapath:DP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_register aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|aftab_register:DAWUdataReg0 " "Elaborating entity \"aftab_register\" for hierarchy \"aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|aftab_register:DAWUdataReg0\"" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_dawu/aftab_DAWU_datapath.v" "DAWUdataReg0" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_dawu/aftab_DAWU_datapath.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397405916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_register aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|aftab_register:DAWUnumBytesReg " "Elaborating entity \"aftab_register\" for hierarchy \"aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|aftab_register:DAWUnumBytesReg\"" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_dawu/aftab_DAWU_datapath.v" "DAWUnumBytesReg" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_dawu/aftab_DAWU_datapath.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397405923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_counter aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|aftab_counter:DAWUcntrNumBytes " "Elaborating entity \"aftab_counter\" for hierarchy \"aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|aftab_counter:DAWUcntrNumBytes\"" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_dawu/aftab_DAWU_datapath.v" "DAWUcntrNumBytes" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_dawu/aftab_DAWU_datapath.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397405926 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 aftab_counter.v(37) " "Verilog HDL assignment warning at aftab_counter.v(37): truncated value with size 32 to match size of target (2)" {  } { { "../AFTAB_Processor_Verilog/baseModules/aftab_counter.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/baseModules/aftab_counter.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1693397405926 "|aftab_core|aftab_datapath:datapath|aftab_MEM_DAWU:DAWU|aftab_DAWU_datapath:DP|aftab_counter:DAWUcntrNumBytes"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_mux4to1 aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|aftab_mux4to1:DAWUmux " "Elaborating entity \"aftab_mux4to1\" for hierarchy \"aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|aftab_mux4to1:DAWUmux\"" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_dawu/aftab_DAWU_datapath.v" "DAWUmux" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_dawu/aftab_DAWU_datapath.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397405928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_DAWU_errorDetector aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|aftab_DAWU_errorDetector:DAWU_ERROR_UNIT " "Elaborating entity \"aftab_DAWU_errorDetector\" for hierarchy \"aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|aftab_DAWU_errorDetector:DAWU_ERROR_UNIT\"" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_dawu/aftab_DAWU_datapath.v" "DAWU_ERROR_UNIT" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_dawu/aftab_DAWU_datapath.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397405931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_DAWU_controller aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_controller:CU " "Elaborating entity \"aftab_DAWU_controller\" for hierarchy \"aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_controller:CU\"" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_dawu/aftab_MEM_DAWU.v" "CU" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_dawu/aftab_MEM_DAWU.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397405935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_MEM_DARU aftab_datapath:datapath\|aftab_MEM_DARU:DARU " "Elaborating entity \"aftab_MEM_DARU\" for hierarchy \"aftab_datapath:datapath\|aftab_MEM_DARU:DARU\"" {  } { { "../AFTAB_Processor_Verilog/aftab_datapath.v" "DARU" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_datapath.v" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397405938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_DARU_datapath aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP " "Elaborating entity \"aftab_DARU_datapath\" for hierarchy \"aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\"" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_daru/aftab_MEM_DARU.v" "DP" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_daru/aftab_MEM_DARU.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397405942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_decoder2to4 aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|aftab_decoder2to4:dcdr " "Elaborating entity \"aftab_decoder2to4\" for hierarchy \"aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|aftab_decoder2to4:dcdr\"" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_daru/aftab_DARU_datapath.v" "dcdr" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_daru/aftab_DARU_datapath.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397405950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_opt_adder aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|aftab_opt_adder:Adder " "Elaborating entity \"aftab_opt_adder\" for hierarchy \"aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|aftab_opt_adder:Adder\"" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_daru/aftab_DARU_datapath.v" "Adder" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_daru/aftab_DARU_datapath.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397405967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_adder aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|aftab_opt_adder:Adder\|aftab_adder:full_adder1 " "Elaborating entity \"aftab_adder\" for hierarchy \"aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|aftab_opt_adder:Adder\|aftab_adder:full_adder1\"" {  } { { "../AFTAB_Processor_Verilog/baseModules/aftab_opt_adder.v" "full_adder1" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/baseModules/aftab_opt_adder.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397405970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_DARU_errorDetector aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|aftab_DARU_errorDetector:ERROR_UNIT " "Elaborating entity \"aftab_DARU_errorDetector\" for hierarchy \"aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|aftab_DARU_errorDetector:ERROR_UNIT\"" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_daru/aftab_DARU_datapath.v" "ERROR_UNIT" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_daru/aftab_DARU_datapath.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397406038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_DARU_controller aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_controller:CU " "Elaborating entity \"aftab_DARU_controller\" for hierarchy \"aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_controller:CU\"" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_daru/aftab_MEM_DARU.v" "CU" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_daru/aftab_MEM_DARU.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397406041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_sulu aftab_datapath:datapath\|aftab_sulu:sulu " "Elaborating entity \"aftab_sulu\" for hierarchy \"aftab_datapath:datapath\|aftab_sulu:sulu\"" {  } { { "../AFTAB_Processor_Verilog/aftab_datapath.v" "sulu" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_datapath.v" 505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397406044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_CSRISL aftab_datapath:datapath\|aftab_CSRISL:CSRISL " "Elaborating entity \"aftab_CSRISL\" for hierarchy \"aftab_datapath:datapath\|aftab_CSRISL:CSRISL\"" {  } { { "../AFTAB_Processor_Verilog/aftab_datapath.v" "CSRISL" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_datapath.v" 552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397406049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_register_bank aftab_datapath:datapath\|aftab_register_bank:register_bank " "Elaborating entity \"aftab_register_bank\" for hierarchy \"aftab_datapath:datapath\|aftab_register_bank:register_bank\"" {  } { { "../AFTAB_Processor_Verilog/aftab_datapath.v" "register_bank" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_datapath.v" 575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397406052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_CSR_registers aftab_datapath:datapath\|aftab_register_bank:register_bank\|aftab_CSR_registers:CSR_registers " "Elaborating entity \"aftab_CSR_registers\" for hierarchy \"aftab_datapath:datapath\|aftab_register_bank:register_bank\|aftab_CSR_registers:CSR_registers\"" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_register_bank.v" "CSR_registers" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_register_bank.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397406055 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i aftab_CSR_registers.v(33) " "Verilog HDL Always Construct warning at aftab_CSR_registers.v(33): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_CSR_registers.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_CSR_registers.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1693397406063 "|aftab_core|aftab_datapath:datapath|aftab_register_bank:register_bank|aftab_CSR_registers:CSR_registers"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_CSR_address_logic aftab_datapath:datapath\|aftab_register_bank:register_bank\|aftab_CSR_address_logic:CSR_address_logic " "Elaborating entity \"aftab_CSR_address_logic\" for hierarchy \"aftab_datapath:datapath\|aftab_register_bank:register_bank\|aftab_CSR_address_logic:CSR_address_logic\"" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_register_bank.v" "CSR_address_logic" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_register_bank.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397406066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_oneBitReg aftab_datapath:datapath\|aftab_register_bank:register_bank\|aftab_oneBitReg:mieFieldCCregister " "Elaborating entity \"aftab_oneBitReg\" for hierarchy \"aftab_datapath:datapath\|aftab_register_bank:register_bank\|aftab_oneBitReg:mieFieldCCregister\"" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_register_bank.v" "mieFieldCCregister" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_register_bank.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397406071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_CSR_counter aftab_datapath:datapath\|aftab_CSR_counter:CSRCounter " "Elaborating entity \"aftab_CSR_counter\" for hierarchy \"aftab_datapath:datapath\|aftab_CSR_counter:CSRCounter\"" {  } { { "../AFTAB_Processor_Verilog/aftab_datapath.v" "CSRCounter" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_datapath.v" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397406075 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 aftab_CSR_counter.v(46) " "Verilog HDL assignment warning at aftab_CSR_counter.v(46): truncated value with size 32 to match size of target (3)" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_CSR_counter.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_CSR_counter.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1693397406076 "|aftab_core|aftab_datapath:datapath|aftab_CSR_counter:CSRCounter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 aftab_CSR_counter.v(48) " "Verilog HDL assignment warning at aftab_CSR_counter.v(48): truncated value with size 32 to match size of target (3)" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_CSR_counter.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_CSR_counter.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1693397406076 "|aftab_core|aftab_datapath:datapath|aftab_CSR_counter:CSRCounter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_CSR_addressing_decoder aftab_datapath:datapath\|aftab_CSR_addressing_decoder:CSRAddressingDecoder " "Elaborating entity \"aftab_CSR_addressing_decoder\" for hierarchy \"aftab_datapath:datapath\|aftab_CSR_addressing_decoder:CSRAddressingDecoder\"" {  } { { "../AFTAB_Processor_Verilog/aftab_datapath.v" "CSRAddressingDecoder" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_datapath.v" 593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397406078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_mux2to1_2sel aftab_datapath:datapath\|aftab_mux2to1_2sel:mux8 " "Elaborating entity \"aftab_mux2to1_2sel\" for hierarchy \"aftab_datapath:datapath\|aftab_mux2to1_2sel:mux8\"" {  } { { "../AFTAB_Processor_Verilog/aftab_datapath.v" "mux8" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_datapath.v" 612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397406080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_ICCD aftab_datapath:datapath\|aftab_ICCD:interrCheckCauseDetection " "Elaborating entity \"aftab_ICCD\" for hierarchy \"aftab_datapath:datapath\|aftab_ICCD:interrCheckCauseDetection\"" {  } { { "../AFTAB_Processor_Verilog/aftab_datapath.v" "interrCheckCauseDetection" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_datapath.v" 638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397406083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_register aftab_datapath:datapath\|aftab_register:regExceptionFlags " "Elaborating entity \"aftab_register\" for hierarchy \"aftab_datapath:datapath\|aftab_register:regExceptionFlags\"" {  } { { "../AFTAB_Processor_Verilog/aftab_datapath.v" "regExceptionFlags" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_datapath.v" 648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397406086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_isagu aftab_datapath:datapath\|aftab_isagu:interruptStartAddressGenerator " "Elaborating entity \"aftab_isagu\" for hierarchy \"aftab_datapath:datapath\|aftab_isagu:interruptStartAddressGenerator\"" {  } { { "../AFTAB_Processor_Verilog/aftab_datapath.v" "interruptStartAddressGenerator" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_datapath.v" 670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397406089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_controller aftab_controller:CU " "Elaborating entity \"aftab_controller\" for hierarchy \"aftab_controller:CU\"" {  } { { "../AFTAB_Processor_Verilog/aftab_core.v" "CU" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397406092 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "func5 aftab_controller.v(235) " "Verilog HDL or VHDL warning at aftab_controller.v(235): object \"func5\" assigned a value but never read" {  } { { "../AFTAB_Processor_Verilog/aftab_controller.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_controller.v" 235 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1693397406095 "|aftab_core|aftab_controller:CU"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gs14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gs14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gs14 " "Found entity 1: altsyncram_gs14" {  } { { "db/altsyncram_gs14.tdf" "" { Text "D:/Bachelor Project/AFTAB_Processor_FPGA/db/altsyncram_gs14.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397407999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397407999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ogq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ogq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ogq1 " "Found entity 1: altsyncram_ogq1" {  } { { "db/altsyncram_ogq1.tdf" "" { Text "D:/Bachelor Project/AFTAB_Processor_FPGA/db/altsyncram_ogq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397408082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397408082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7oc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7oc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7oc " "Found entity 1: mux_7oc" {  } { { "db/mux_7oc.tdf" "" { Text "D:/Bachelor Project/AFTAB_Processor_FPGA/db/mux_7oc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397408234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397408234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "D:/Bachelor Project/AFTAB_Processor_FPGA/db/decode_rqf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397408326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397408326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vbi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vbi " "Found entity 1: cntr_vbi" {  } { { "db/cntr_vbi.tdf" "" { Text "D:/Bachelor Project/AFTAB_Processor_FPGA/db/cntr_vbi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397408446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397408446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_acc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_acc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_acc " "Found entity 1: cmpr_acc" {  } { { "db/cmpr_acc.tdf" "" { Text "D:/Bachelor Project/AFTAB_Processor_FPGA/db/cmpr_acc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397408517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397408517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m4j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_m4j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m4j " "Found entity 1: cntr_m4j" {  } { { "db/cntr_m4j.tdf" "" { Text "D:/Bachelor Project/AFTAB_Processor_FPGA/db/cntr_m4j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397408611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397408611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qbi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qbi " "Found entity 1: cntr_qbi" {  } { { "db/cntr_qbi.tdf" "" { Text "D:/Bachelor Project/AFTAB_Processor_FPGA/db/cntr_qbi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397408715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397408715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9cc " "Found entity 1: cmpr_9cc" {  } { { "db/cmpr_9cc.tdf" "" { Text "D:/Bachelor Project/AFTAB_Processor_FPGA/db/cmpr_9cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397408787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397408787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "D:/Bachelor Project/AFTAB_Processor_FPGA/db/cntr_gui.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397408885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397408885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "D:/Bachelor Project/AFTAB_Processor_FPGA/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397408955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397408955 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1693397409069 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[0\] " "Converted tri-state buffer \"aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[0\]\" feeding internal logic into a wire" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_daru/aftab_DARU_datapath.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_daru/aftab_DARU_datapath.v" 51 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1693397410175 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[1\] " "Converted tri-state buffer \"aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[1\]\" feeding internal logic into a wire" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_daru/aftab_DARU_datapath.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_daru/aftab_DARU_datapath.v" 51 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1693397410175 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[2\] " "Converted tri-state buffer \"aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[2\]\" feeding internal logic into a wire" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_daru/aftab_DARU_datapath.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_daru/aftab_DARU_datapath.v" 51 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1693397410175 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[3\] " "Converted tri-state buffer \"aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[3\]\" feeding internal logic into a wire" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_daru/aftab_DARU_datapath.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_daru/aftab_DARU_datapath.v" 51 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1693397410175 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[4\] " "Converted tri-state buffer \"aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[4\]\" feeding internal logic into a wire" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_daru/aftab_DARU_datapath.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_daru/aftab_DARU_datapath.v" 51 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1693397410175 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[5\] " "Converted tri-state buffer \"aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[5\]\" feeding internal logic into a wire" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_daru/aftab_DARU_datapath.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_daru/aftab_DARU_datapath.v" 51 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1693397410175 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[6\] " "Converted tri-state buffer \"aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[6\]\" feeding internal logic into a wire" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_daru/aftab_DARU_datapath.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_daru/aftab_DARU_datapath.v" 51 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1693397410175 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[7\] " "Converted tri-state buffer \"aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[7\]\" feeding internal logic into a wire" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_daru/aftab_DARU_datapath.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_daru/aftab_DARU_datapath.v" 51 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1693397410175 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1693397410175 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_ICCD.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_ICCD.v" 70 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1693397429244 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1693397429244 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1693397440177 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Bachelor Project/AFTAB_Processor_FPGA/output_files/aftab_core.map.smsg " "Generated suppressed messages file D:/Bachelor Project/AFTAB_Processor_FPGA/output_files/aftab_core.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1693397440477 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 58 154 0 0 96 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 58 of its 154 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 96 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Quartus II" 0 -1 1693397441330 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1693397441466 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1693397441466 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8685 " "Implemented 8685 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Implemented 36 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1693397442320 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1693397442320 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8552 " "Implemented 8552 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1693397442320 ""} { "Info" "ICUT_CUT_TM_RAMS" "52 " "Implemented 52 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1693397442320 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1693397442320 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "580 " "Peak virtual memory: 580 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1693397442427 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 30 16:40:42 2023 " "Processing ended: Wed Aug 30 16:40:42 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1693397442427 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1693397442427 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1693397442427 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1693397442427 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1693397443601 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1693397443602 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 30 16:40:43 2023 " "Processing started: Wed Aug 30 16:40:43 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1693397443602 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1693397443602 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off aftab_core -c aftab_core " "Command: quartus_fit --read_settings_files=off --write_settings_files=off aftab_core -c aftab_core" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1693397443602 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1693397443668 ""}
{ "Info" "0" "" "Project  = aftab_core" {  } {  } 0 0 "Project  = aftab_core" 0 0 "Fitter" 0 0 1693397443669 ""}
{ "Info" "0" "" "Revision = aftab_core" {  } {  } 0 0 "Revision = aftab_core" 0 0 "Fitter" 0 0 1693397443669 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1693397444154 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "aftab_core EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"aftab_core\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1693397444234 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1693397444271 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1693397444271 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1693397444459 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1693397444471 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1693397445109 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1693397445109 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1693397445109 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 13154 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1693397445128 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 13155 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1693397445128 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 13156 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1693397445128 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1693397445128 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1693397445146 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "74 76 " "No exact pin location assignment(s) for 74 pins of 76 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[0\] " "Pin memDataOut\[0\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memDataOut[0] } } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memDataOut\[0\]" } } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 23 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397445450 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[1\] " "Pin memDataOut\[1\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memDataOut[1] } } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memDataOut\[1\]" } } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 23 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397445450 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[2\] " "Pin memDataOut\[2\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memDataOut[2] } } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memDataOut\[2\]" } } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 23 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397445450 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[3\] " "Pin memDataOut\[3\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memDataOut[3] } } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memDataOut\[3\]" } } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 23 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397445450 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[4\] " "Pin memDataOut\[4\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memDataOut[4] } } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memDataOut\[4\]" } } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 23 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397445450 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[5\] " "Pin memDataOut\[5\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memDataOut[5] } } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memDataOut\[5\]" } } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 23 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397445450 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[6\] " "Pin memDataOut\[6\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memDataOut[6] } } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memDataOut\[6\]" } } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 23 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397445450 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[7\] " "Pin memDataOut\[7\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memDataOut[7] } } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memDataOut\[7\]" } } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 23 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397445450 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memAddr\[0\] " "Pin memAddr\[0\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memAddr[0] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 26 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memAddr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397445450 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memAddr\[1\] " "Pin memAddr\[1\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memAddr[1] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 26 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memAddr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397445450 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memAddr\[2\] " "Pin memAddr\[2\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memAddr[2] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 26 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memAddr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397445450 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memAddr\[3\] " "Pin memAddr\[3\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memAddr[3] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 26 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memAddr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397445450 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memAddr\[4\] " "Pin memAddr\[4\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memAddr[4] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 26 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memAddr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397445450 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memAddr\[5\] " "Pin memAddr\[5\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memAddr[5] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 26 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memAddr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397445450 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memAddr\[6\] " "Pin memAddr\[6\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memAddr[6] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 26 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memAddr[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397445450 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memAddr\[7\] " "Pin memAddr\[7\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memAddr[7] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 26 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memAddr[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397445450 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memAddr\[8\] " "Pin memAddr\[8\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memAddr[8] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 26 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memAddr[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397445450 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memAddr\[9\] " "Pin memAddr\[9\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memAddr[9] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 26 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memAddr[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397445450 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memAddr\[10\] " "Pin memAddr\[10\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memAddr[10] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 26 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memAddr[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397445450 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memAddr\[11\] " "Pin memAddr\[11\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memAddr[11] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 26 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memAddr[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397445450 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memAddr\[12\] " "Pin memAddr\[12\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memAddr[12] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 26 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memAddr[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397445450 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memAddr\[13\] " "Pin memAddr\[13\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memAddr[13] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 26 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memAddr[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397445450 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memAddr\[14\] " "Pin memAddr\[14\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memAddr[14] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 26 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memAddr[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397445450 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memAddr\[15\] " "Pin memAddr\[15\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memAddr[15] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 26 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memAddr[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397445450 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memAddr\[16\] " "Pin memAddr\[16\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memAddr[16] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 26 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memAddr[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397445450 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memAddr\[17\] " "Pin memAddr\[17\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memAddr[17] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 26 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memAddr[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397445450 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memAddr\[18\] " "Pin memAddr\[18\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memAddr[18] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 26 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memAddr[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397445450 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memAddr\[19\] " "Pin memAddr\[19\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memAddr[19] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 26 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memAddr[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397445450 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memAddr\[20\] " "Pin memAddr\[20\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memAddr[20] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 26 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memAddr[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397445450 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memAddr\[21\] " "Pin memAddr\[21\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memAddr[21] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 26 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memAddr[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397445450 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memAddr\[22\] " "Pin memAddr\[22\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memAddr[22] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 26 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memAddr[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397445450 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memAddr\[23\] " "Pin memAddr\[23\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memAddr[23] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 26 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memAddr[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397445450 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memAddr\[24\] " "Pin memAddr\[24\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memAddr[24] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 26 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memAddr[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 167 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397445450 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memAddr\[25\] " "Pin memAddr\[25\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memAddr[25] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 26 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memAddr[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 168 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397445450 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memAddr\[26\] " "Pin memAddr\[26\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memAddr[26] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 26 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memAddr[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397445450 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memAddr\[27\] " "Pin memAddr\[27\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memAddr[27] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 26 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memAddr[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397445450 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memAddr\[28\] " "Pin memAddr\[28\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memAddr[28] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 26 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memAddr[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397445450 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memAddr\[29\] " "Pin memAddr\[29\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memAddr[29] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 26 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memAddr[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397445450 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memAddr\[30\] " "Pin memAddr\[30\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memAddr[30] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 26 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memAddr[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397445450 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memAddr\[31\] " "Pin memAddr\[31\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memAddr[31] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 26 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memAddr[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 174 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397445450 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memRead " "Pin memRead not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memRead } } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memRead" } } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 24 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memRead } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397445450 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memWrite " "Pin memWrite not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memWrite } } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memWrite" } } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 25 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memWrite } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397445450 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "interruptProcessing " "Pin interruptProcessing not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { interruptProcessing } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 35 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { interruptProcessing } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 202 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397445450 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memReady " "Pin memReady not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memReady } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 21 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memReady } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 193 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397445450 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "userExternalInterrupt " "Pin userExternalInterrupt not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { userExternalInterrupt } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 30 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { userExternalInterrupt } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 199 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397445450 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "userTimerInterrupt " "Pin userTimerInterrupt not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { userTimerInterrupt } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 31 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { userTimerInterrupt } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 200 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397445450 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "userSoftwareInterrupt " "Pin userSoftwareInterrupt not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { userSoftwareInterrupt } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 32 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { userSoftwareInterrupt } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 201 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397445450 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "machineExternalInterrupt " "Pin machineExternalInterrupt not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { machineExternalInterrupt } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 27 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { machineExternalInterrupt } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 196 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397445450 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "machineSoftwareInterrupt " "Pin machineSoftwareInterrupt not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { machineSoftwareInterrupt } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 29 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { machineSoftwareInterrupt } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 198 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397445450 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "machineTimerInterrupt " "Pin machineTimerInterrupt not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { machineTimerInterrupt } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 28 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { machineTimerInterrupt } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397445450 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "platformInterruptSignals\[0\] " "Pin platformInterruptSignals\[0\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { platformInterruptSignals[0] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 33 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { platformInterruptSignals[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397445450 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "platformInterruptSignals\[1\] " "Pin platformInterruptSignals\[1\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { platformInterruptSignals[1] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 33 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { platformInterruptSignals[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397445450 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "platformInterruptSignals\[2\] " "Pin platformInterruptSignals\[2\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { platformInterruptSignals[2] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 33 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { platformInterruptSignals[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397445450 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "platformInterruptSignals\[3\] " "Pin platformInterruptSignals\[3\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { platformInterruptSignals[3] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 33 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { platformInterruptSignals[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 178 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397445450 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "platformInterruptSignals\[4\] " "Pin platformInterruptSignals\[4\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { platformInterruptSignals[4] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 33 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { platformInterruptSignals[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397445450 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "platformInterruptSignals\[5\] " "Pin platformInterruptSignals\[5\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { platformInterruptSignals[5] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 33 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { platformInterruptSignals[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397445450 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "platformInterruptSignals\[6\] " "Pin platformInterruptSignals\[6\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { platformInterruptSignals[6] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 33 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { platformInterruptSignals[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397445450 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "platformInterruptSignals\[7\] " "Pin platformInterruptSignals\[7\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { platformInterruptSignals[7] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 33 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { platformInterruptSignals[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397445450 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "platformInterruptSignals\[8\] " "Pin platformInterruptSignals\[8\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { platformInterruptSignals[8] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 33 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { platformInterruptSignals[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397445450 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "platformInterruptSignals\[9\] " "Pin platformInterruptSignals\[9\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { platformInterruptSignals[9] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 33 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { platformInterruptSignals[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397445450 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "platformInterruptSignals\[10\] " "Pin platformInterruptSignals\[10\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { platformInterruptSignals[10] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 33 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { platformInterruptSignals[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397445450 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "platformInterruptSignals\[11\] " "Pin platformInterruptSignals\[11\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { platformInterruptSignals[11] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 33 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { platformInterruptSignals[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397445450 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "platformInterruptSignals\[12\] " "Pin platformInterruptSignals\[12\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { platformInterruptSignals[12] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 33 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { platformInterruptSignals[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397445450 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "platformInterruptSignals\[13\] " "Pin platformInterruptSignals\[13\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { platformInterruptSignals[13] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 33 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { platformInterruptSignals[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397445450 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "platformInterruptSignals\[14\] " "Pin platformInterruptSignals\[14\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { platformInterruptSignals[14] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 33 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { platformInterruptSignals[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397445450 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "platformInterruptSignals\[15\] " "Pin platformInterruptSignals\[15\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { platformInterruptSignals[15] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 33 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { platformInterruptSignals[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397445450 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[4\] " "Pin memDataIn\[4\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memDataIn[4] } } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memDataIn\[4\]" } } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 22 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataIn[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397445450 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[7\] " "Pin memDataIn\[7\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memDataIn[7] } } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memDataIn\[7\]" } } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 22 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataIn[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397445450 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[0\] " "Pin memDataIn\[0\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memDataIn[0] } } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memDataIn\[0\]" } } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 22 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataIn[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397445450 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[6\] " "Pin memDataIn\[6\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memDataIn[6] } } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memDataIn\[6\]" } } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 22 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataIn[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397445450 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[1\] " "Pin memDataIn\[1\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memDataIn[1] } } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memDataIn\[1\]" } } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 22 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataIn[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397445450 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[3\] " "Pin memDataIn\[3\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memDataIn[3] } } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memDataIn\[3\]" } } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 22 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataIn[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397445450 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[5\] " "Pin memDataIn\[5\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memDataIn[5] } } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memDataIn\[5\]" } } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 22 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataIn[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397445450 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[2\] " "Pin memDataIn\[2\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memDataIn[2] } } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memDataIn\[2\]" } } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 22 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataIn[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397445450 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1693397445450 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1693397446164 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1693397446164 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1693397446164 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1693397446164 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "aftab_core.sdc " "Synopsys Design Constraints File file not found: 'aftab_core.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1693397446208 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1693397446230 "|aftab_core|clk"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1693397446325 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1693397446325 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1693397446325 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1693397446325 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1693397446325 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1693397447024 ""}  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 19 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 191 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1693397447024 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1693397447025 ""}  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 9093 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1693397447025 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst (placed in PIN P25 (CLK6, LVDSCLK3p, Input)) " "Automatically promoted node rst (placed in PIN P25 (CLK6, LVDSCLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1693397447025 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "aftab_datapath:datapath\|aftab_register_bank:register_bank\|aftab_CSR_registers:CSR_registers\|outRegBank\[0\] " "Destination node aftab_datapath:datapath\|aftab_register_bank:register_bank\|aftab_CSR_registers:CSR_registers\|outRegBank\[0\]" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_CSR_registers.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_CSR_registers.v" 39 -1 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aftab_datapath:datapath|aftab_register_bank:register_bank|aftab_CSR_registers:CSR_registers|outRegBank[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 1581 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1693397447025 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "aftab_datapath:datapath\|aftab_register_bank:register_bank\|aftab_CSR_registers:CSR_registers\|outRegBank\[11\] " "Destination node aftab_datapath:datapath\|aftab_register_bank:register_bank\|aftab_CSR_registers:CSR_registers\|outRegBank\[11\]" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_CSR_registers.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_CSR_registers.v" 39 -1 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aftab_datapath:datapath|aftab_register_bank:register_bank|aftab_CSR_registers:CSR_registers|outRegBank[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 1602 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1693397447025 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "aftab_datapath:datapath\|aftab_register_bank:register_bank\|aftab_CSR_registers:CSR_registers\|outRegBank\[8\] " "Destination node aftab_datapath:datapath\|aftab_register_bank:register_bank\|aftab_CSR_registers:CSR_registers\|outRegBank\[8\]" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_CSR_registers.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_CSR_registers.v" 39 -1 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aftab_datapath:datapath|aftab_register_bank:register_bank|aftab_CSR_registers:CSR_registers|outRegBank[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 1605 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1693397447025 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "aftab_datapath:datapath\|aftab_register_bank:register_bank\|aftab_CSR_registers:CSR_registers\|outRegBank\[4\] " "Destination node aftab_datapath:datapath\|aftab_register_bank:register_bank\|aftab_CSR_registers:CSR_registers\|outRegBank\[4\]" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_CSR_registers.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_CSR_registers.v" 39 -1 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aftab_datapath:datapath|aftab_register_bank:register_bank|aftab_CSR_registers:CSR_registers|outRegBank[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 1609 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1693397447025 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "aftab_datapath:datapath\|aftab_register_bank:register_bank\|aftab_CSR_registers:CSR_registers\|outRegBank\[3\] " "Destination node aftab_datapath:datapath\|aftab_register_bank:register_bank\|aftab_CSR_registers:CSR_registers\|outRegBank\[3\]" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_CSR_registers.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_CSR_registers.v" 39 -1 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aftab_datapath:datapath|aftab_register_bank:register_bank|aftab_CSR_registers:CSR_registers|outRegBank[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 1610 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1693397447025 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "aftab_datapath:datapath\|aftab_register_bank:register_bank\|aftab_CSR_registers:CSR_registers\|outRegBank\[7\] " "Destination node aftab_datapath:datapath\|aftab_register_bank:register_bank\|aftab_CSR_registers:CSR_registers\|outRegBank\[7\]" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_CSR_registers.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_CSR_registers.v" 39 -1 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aftab_datapath:datapath|aftab_register_bank:register_bank|aftab_CSR_registers:CSR_registers|outRegBank[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 1606 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1693397447025 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "aftab_datapath:datapath\|aftab_register_bank:register_bank\|aftab_CSR_registers:CSR_registers\|outRegBank\[17\] " "Destination node aftab_datapath:datapath\|aftab_register_bank:register_bank\|aftab_CSR_registers:CSR_registers\|outRegBank\[17\]" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_CSR_registers.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_CSR_registers.v" 39 -1 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aftab_datapath:datapath|aftab_register_bank:register_bank|aftab_CSR_registers:CSR_registers|outRegBank[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 1596 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1693397447025 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "aftab_datapath:datapath\|aftab_register_bank:register_bank\|aftab_CSR_registers:CSR_registers\|outRegBank\[16\] " "Destination node aftab_datapath:datapath\|aftab_register_bank:register_bank\|aftab_CSR_registers:CSR_registers\|outRegBank\[16\]" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_CSR_registers.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_CSR_registers.v" 39 -1 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aftab_datapath:datapath|aftab_register_bank:register_bank|aftab_CSR_registers:CSR_registers|outRegBank[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 1597 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1693397447025 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "aftab_datapath:datapath\|aftab_register_bank:register_bank\|aftab_CSR_registers:CSR_registers\|outRegBank\[19\] " "Destination node aftab_datapath:datapath\|aftab_register_bank:register_bank\|aftab_CSR_registers:CSR_registers\|outRegBank\[19\]" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_CSR_registers.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_CSR_registers.v" 39 -1 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aftab_datapath:datapath|aftab_register_bank:register_bank|aftab_CSR_registers:CSR_registers|outRegBank[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 1594 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1693397447025 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "aftab_datapath:datapath\|aftab_register_bank:register_bank\|aftab_CSR_registers:CSR_registers\|outRegBank\[18\] " "Destination node aftab_datapath:datapath\|aftab_register_bank:register_bank\|aftab_CSR_registers:CSR_registers\|outRegBank\[18\]" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_CSR_registers.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_CSR_registers.v" 39 -1 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aftab_datapath:datapath|aftab_register_bank:register_bank|aftab_CSR_registers:CSR_registers|outRegBank[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 1595 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1693397447025 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1693397447025 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1693397447025 ""}  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { rst } } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst" } } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 20 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1693397447025 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1693397447026 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 11388 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1693397447026 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 9640 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1693397447026 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1693397447026 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 842 -1 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 10357 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1693397447026 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1693397447028 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 9409 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1693397447028 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~0" {  } { { "sld_signaltap_impl.vhd" "" { Text "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 842 -1 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 11280 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1693397447028 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1693397447028 ""}  } { { "sld_jtag_hub.vhd" "" { Text "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 9208 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1693397447028 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1693397447028 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 9311 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1693397447028 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 9312 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1693397447028 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 9410 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1693397447028 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1693397447028 ""}  } { { "sld_jtag_hub.vhd" "" { Text "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 9117 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1693397447028 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1693397447919 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1693397447935 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1693397447936 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1693397447953 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1693397447974 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1693397447998 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1693397447998 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1693397448019 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1693397448166 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1693397448183 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1693397448183 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "74 unused 3.3V 31 43 0 " "Number of I/O pins in group: 74 (unused VREF, 3.3V VCCIO, 31 input, 43 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1693397448190 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1693397448190 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1693397448190 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 64 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1693397448192 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 7 56 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 7 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1693397448192 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1693397448192 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1693397448192 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1693397448192 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 2 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1693397448192 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1693397448192 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1693397448192 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1693397448192 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1693397448192 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1693397448379 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1693397450254 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1693397453178 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1693397454018 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1693397456270 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1693397456270 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1693397457365 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 " "Router estimated average interconnect usage is 9% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "56 X22_Y12 X32_Y23 " "Router estimated peak interconnect usage is 56% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } { { "loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 56% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 56% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} 22 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1693397461845 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1693397461845 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1693397463431 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1693397463436 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1693397463436 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1693397463436 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.17 " "Total time spent on timing analysis during the Fitter is 1.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1693397463720 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1693397463741 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "43 " "Found 43 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataOut\[0\] 0 " "Pin \"memDataOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693397463931 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataOut\[1\] 0 " "Pin \"memDataOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693397463931 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataOut\[2\] 0 " "Pin \"memDataOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693397463931 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataOut\[3\] 0 " "Pin \"memDataOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693397463931 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataOut\[4\] 0 " "Pin \"memDataOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693397463931 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataOut\[5\] 0 " "Pin \"memDataOut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693397463931 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataOut\[6\] 0 " "Pin \"memDataOut\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693397463931 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataOut\[7\] 0 " "Pin \"memDataOut\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693397463931 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memAddr\[0\] 0 " "Pin \"memAddr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693397463931 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memAddr\[1\] 0 " "Pin \"memAddr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693397463931 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memAddr\[2\] 0 " "Pin \"memAddr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693397463931 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memAddr\[3\] 0 " "Pin \"memAddr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693397463931 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memAddr\[4\] 0 " "Pin \"memAddr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693397463931 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memAddr\[5\] 0 " "Pin \"memAddr\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693397463931 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memAddr\[6\] 0 " "Pin \"memAddr\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693397463931 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memAddr\[7\] 0 " "Pin \"memAddr\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693397463931 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memAddr\[8\] 0 " "Pin \"memAddr\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693397463931 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memAddr\[9\] 0 " "Pin \"memAddr\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693397463931 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memAddr\[10\] 0 " "Pin \"memAddr\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693397463931 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memAddr\[11\] 0 " "Pin \"memAddr\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693397463931 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memAddr\[12\] 0 " "Pin \"memAddr\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693397463931 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memAddr\[13\] 0 " "Pin \"memAddr\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693397463931 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memAddr\[14\] 0 " "Pin \"memAddr\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693397463931 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memAddr\[15\] 0 " "Pin \"memAddr\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693397463931 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memAddr\[16\] 0 " "Pin \"memAddr\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693397463931 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memAddr\[17\] 0 " "Pin \"memAddr\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693397463931 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memAddr\[18\] 0 " "Pin \"memAddr\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693397463931 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memAddr\[19\] 0 " "Pin \"memAddr\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693397463931 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memAddr\[20\] 0 " "Pin \"memAddr\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693397463931 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memAddr\[21\] 0 " "Pin \"memAddr\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693397463931 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memAddr\[22\] 0 " "Pin \"memAddr\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693397463931 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memAddr\[23\] 0 " "Pin \"memAddr\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693397463931 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memAddr\[24\] 0 " "Pin \"memAddr\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693397463931 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memAddr\[25\] 0 " "Pin \"memAddr\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693397463931 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memAddr\[26\] 0 " "Pin \"memAddr\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693397463931 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memAddr\[27\] 0 " "Pin \"memAddr\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693397463931 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memAddr\[28\] 0 " "Pin \"memAddr\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693397463931 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memAddr\[29\] 0 " "Pin \"memAddr\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693397463931 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memAddr\[30\] 0 " "Pin \"memAddr\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693397463931 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memAddr\[31\] 0 " "Pin \"memAddr\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693397463931 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memRead 0 " "Pin \"memRead\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693397463931 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memWrite 0 " "Pin \"memWrite\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693397463931 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "interruptProcessing 0 " "Pin \"interruptProcessing\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693397463931 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1693397463931 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1693397465212 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1693397465752 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1693397467188 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1693397467876 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1693397468026 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1693397468263 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Bachelor Project/AFTAB_Processor_FPGA/output_files/aftab_core.fit.smsg " "Generated suppressed messages file D:/Bachelor Project/AFTAB_Processor_FPGA/output_files/aftab_core.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1693397469122 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "923 " "Peak virtual memory: 923 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1693397471004 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 30 16:41:11 2023 " "Processing ended: Wed Aug 30 16:41:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1693397471004 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1693397471004 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1693397471004 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1693397471004 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1693397472059 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1693397472059 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 30 16:41:11 2023 " "Processing started: Wed Aug 30 16:41:11 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1693397472059 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1693397472059 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off aftab_core -c aftab_core " "Command: quartus_asm --read_settings_files=off --write_settings_files=off aftab_core -c aftab_core" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1693397472059 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1693397473919 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1693397473983 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "480 " "Peak virtual memory: 480 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1693397474656 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 30 16:41:14 2023 " "Processing ended: Wed Aug 30 16:41:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1693397474656 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1693397474656 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1693397474656 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1693397474656 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1693397475335 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1693397475823 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1693397475823 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 30 16:41:15 2023 " "Processing started: Wed Aug 30 16:41:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1693397475823 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1693397475823 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta aftab_core -c aftab_core " "Command: quartus_sta aftab_core -c aftab_core" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1693397475824 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1693397475897 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1693397476278 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1693397476317 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1693397476317 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1693397476949 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1693397476949 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1693397476949 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1693397476949 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "aftab_core.sdc " "Synopsys Design Constraints File file not found: 'aftab_core.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1693397476995 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1693397477018 "|aftab_core|clk"}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1693397477072 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1693397477086 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1693397477089 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1693397477097 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1693397477100 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1693397477103 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1693397477106 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693397477108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693397477108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693397477108 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1693397477108 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1693397477173 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1693397477175 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1693397477429 "|aftab_core|clk"}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1693397477452 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1693397477456 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1693397477459 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1693397477462 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693397477465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693397477465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693397477465 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1693397477465 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1693397477478 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1693397477515 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1693397477528 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "528 " "Peak virtual memory: 528 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1693397477753 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 30 16:41:17 2023 " "Processing ended: Wed Aug 30 16:41:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1693397477753 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1693397477753 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1693397477753 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1693397477753 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1693397478762 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1693397478762 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 30 16:41:18 2023 " "Processing started: Wed Aug 30 16:41:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1693397478762 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1693397478762 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off aftab_core -c aftab_core " "Command: quartus_eda --read_settings_files=off --write_settings_files=off aftab_core -c aftab_core" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1693397478762 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "aftab_core.vo\", \"aftab_core_fast.vo aftab_core_v.sdo aftab_core_v_fast.sdo D:/Bachelor Project/AFTAB_Processor_FPGA/simulation/modelsim/ simulation " "Generated files \"aftab_core.vo\", \"aftab_core_fast.vo\", \"aftab_core_v.sdo\" and \"aftab_core_v_fast.sdo\" in directory \"D:/Bachelor Project/AFTAB_Processor_FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1693397483377 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "505 " "Peak virtual memory: 505 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1693397483686 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 30 16:41:23 2023 " "Processing ended: Wed Aug 30 16:41:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1693397483687 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1693397483687 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1693397483687 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1693397483686 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 31 s " "Quartus II Full Compilation was successful. 0 errors, 31 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1693397484386 ""}
