### Shashank Kulkarni

Electronics engineering student focused on FPGA-based and low-latency digital systems.  
Interested in deterministic RTL design, hardware data paths, and performance-critical systems.

#### Areas of work
- FPGA and RTL design (SystemVerilog / Verilog)
- Low-latency pipelines and fixed-latency architectures
- Hardware protocol parsing (AXI-Stream, Ethernet/UDP)
- Analog and mixed-signal circuit design (OTA, stability analysis)

#### Current focus
- FPGA-based limit order book and market data pipelines
- Timing-aware RTL design and verification

