{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1425780587677 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1425780587677 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 08 10:09:47 2015 " "Processing started: Sun Mar 08 10:09:47 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1425780587677 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1425780587677 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map RISC_CPU -c RISC_CPU --generate_functional_sim_netlist " "Command: quartus_map RISC_CPU -c RISC_CPU --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1425780587677 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1425780587911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myaddr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file myaddr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myaddr-behav " "Found design unit 1: myaddr-behav" {  } { { "myaddr.vhd" "" { Text "E:/FINIAL/RISC_CPU/myaddr.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425780588458 ""} { "Info" "ISGN_ENTITY_NAME" "1 myaddr " "Found entity 1: myaddr" {  } { { "myaddr.vhd" "" { Text "E:/FINIAL/RISC_CPU/myaddr.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425780588458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425780588458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "machinectl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file machinectl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 machinectl-behav " "Found design unit 1: machinectl-behav" {  } { { "machinectl.vhd" "" { Text "E:/FINIAL/RISC_CPU/machinectl.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425780588458 ""} { "Info" "ISGN_ENTITY_NAME" "1 machinectl " "Found entity 1: machinectl" {  } { { "machinectl.vhd" "" { Text "E:/FINIAL/RISC_CPU/machinectl.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425780588458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425780588458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "machine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 machine-behav " "Found design unit 1: machine-behav" {  } { { "machine.vhd" "" { Text "E:/FINIAL/RISC_CPU/machine.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425780588458 ""} { "Info" "ISGN_ENTITY_NAME" "1 machine " "Found entity 1: machine" {  } { { "machine.vhd" "" { Text "E:/FINIAL/RISC_CPU/machine.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425780588458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425780588458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myalu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file myalu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myalu-behav " "Found design unit 1: myalu-behav" {  } { { "myalu.vhd" "" { Text "E:/FINIAL/RISC_CPU/myalu.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425780588458 ""} { "Info" "ISGN_ENTITY_NAME" "1 myalu " "Found entity 1: myalu" {  } { { "myalu.vhd" "" { Text "E:/FINIAL/RISC_CPU/myalu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425780588458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425780588458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accumulator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file accumulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 accumulator-behav " "Found design unit 1: accumulator-behav" {  } { { "accumulator.vhd" "" { Text "E:/FINIAL/RISC_CPU/accumulator.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425780588458 ""} { "Info" "ISGN_ENTITY_NAME" "1 accumulator " "Found entity 1: accumulator" {  } { { "accumulator.vhd" "" { Text "E:/FINIAL/RISC_CPU/accumulator.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425780588458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425780588458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_register-behav " "Found design unit 1: instruction_register-behav" {  } { { "instruction_register.vhd" "" { Text "E:/FINIAL/RISC_CPU/instruction_register.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425780588458 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_register " "Found entity 1: instruction_register" {  } { { "instruction_register.vhd" "" { Text "E:/FINIAL/RISC_CPU/instruction_register.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425780588458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425780588458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datactl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datactl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datactl-behav " "Found design unit 1: datactl-behav" {  } { { "datactl.vhd" "" { Text "E:/FINIAL/RISC_CPU/datactl.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425780588458 ""} { "Info" "ISGN_ENTITY_NAME" "1 datactl " "Found entity 1: datactl" {  } { { "datactl.vhd" "" { Text "E:/FINIAL/RISC_CPU/datactl.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425780588458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425780588458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-behav " "Found design unit 1: counter-behav" {  } { { "counter.vhd" "" { Text "E:/FINIAL/RISC_CPU/counter.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425780588458 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "E:/FINIAL/RISC_CPU/counter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425780588458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425780588458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clkgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clkgen-behav " "Found design unit 1: clkgen-behav" {  } { { "clkgen.vhd" "" { Text "E:/FINIAL/RISC_CPU/clkgen.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425780588458 ""} { "Info" "ISGN_ENTITY_NAME" "1 clkgen " "Found entity 1: clkgen" {  } { { "clkgen.vhd" "" { Text "E:/FINIAL/RISC_CPU/clkgen.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425780588458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425780588458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addr_decodeer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addr_decodeer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addr_decodeer-behav " "Found design unit 1: addr_decodeer-behav" {  } { { "addr_decodeer.vhd" "" { Text "E:/FINIAL/RISC_CPU/addr_decodeer.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425780588474 ""} { "Info" "ISGN_ENTITY_NAME" "1 addr_decodeer " "Found entity 1: addr_decodeer" {  } { { "addr_decodeer.vhd" "" { Text "E:/FINIAL/RISC_CPU/addr_decodeer.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425780588474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425780588474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom1-behav " "Found design unit 1: rom1-behav" {  } { { "rom1.vhd" "" { Text "E:/FINIAL/RISC_CPU/rom1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425780588474 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom1 " "Found entity 1: rom1" {  } { { "rom1.vhd" "" { Text "E:/FINIAL/RISC_CPU/rom1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425780588474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425780588474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram1-behav " "Found design unit 1: ram1-behav" {  } { { "ram1.vhd" "" { Text "E:/FINIAL/RISC_CPU/ram1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425780588474 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram1 " "Found entity 1: ram1" {  } { { "ram1.vhd" "" { Text "E:/FINIAL/RISC_CPU/ram1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425780588474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425780588474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_cpu_tpo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file risc_cpu_tpo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RISC_CPU_TPO " "Found entity 1: RISC_CPU_TPO" {  } { { "RISC_CPU_TPO.bdf" "" { Schematic "E:/FINIAL/RISC_CPU/RISC_CPU_TPO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425780588474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425780588474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_gen_bdf.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clk_gen_bdf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 clk_gen_bdf " "Found entity 1: clk_gen_bdf" {  } { { "clk_gen_bdf.bdf" "" { Schematic "E:/FINIAL/RISC_CPU/clk_gen_bdf.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425780588474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425780588474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instuction_register_bdf.bdf 1 1 " "Found 1 design units, including 1 entities, in source file instuction_register_bdf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 instuction_register_bdf " "Found entity 1: instuction_register_bdf" {  } { { "instuction_register_bdf.bdf" "" { Schematic "E:/FINIAL/RISC_CPU/instuction_register_bdf.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425780588490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425780588490 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISC_CPU_TPO " "Elaborating entity \"RISC_CPU_TPO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1425780588521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myalu myalu:inst3 " "Elaborating entity \"myalu\" for hierarchy \"myalu:inst3\"" {  } { { "RISC_CPU_TPO.bdf" "inst3" { Schematic "E:/FINIAL/RISC_CPU/RISC_CPU_TPO.bdf" { { 464 568 792 608 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425780588536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkgen clkgen:inst " "Elaborating entity \"clkgen\" for hierarchy \"clkgen:inst\"" {  } { { "RISC_CPU_TPO.bdf" "inst" { Schematic "E:/FINIAL/RISC_CPU/RISC_CPU_TPO.bdf" { { 208 144 296 320 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425780588536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accumulator accumulator:inst2 " "Elaborating entity \"accumulator\" for hierarchy \"accumulator:inst2\"" {  } { { "RISC_CPU_TPO.bdf" "inst2" { Schematic "E:/FINIAL/RISC_CPU/RISC_CPU_TPO.bdf" { { 256 568 752 368 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425780588552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "machine machine:inst6 " "Elaborating entity \"machine\" for hierarchy \"machine:inst6\"" {  } { { "RISC_CPU_TPO.bdf" "inst6" { Schematic "E:/FINIAL/RISC_CPU/RISC_CPU_TPO.bdf" { { 688 584 776 864 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425780588552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "machinectl machinectl:inst5 " "Elaborating entity \"machinectl\" for hierarchy \"machinectl:inst5\"" {  } { { "RISC_CPU_TPO.bdf" "inst5" { Schematic "E:/FINIAL/RISC_CPU/RISC_CPU_TPO.bdf" { { 720 328 464 800 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425780588552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_register instruction_register:inst1 " "Elaborating entity \"instruction_register\" for hierarchy \"instruction_register:inst1\"" {  } { { "RISC_CPU_TPO.bdf" "inst1" { Schematic "E:/FINIAL/RISC_CPU/RISC_CPU_TPO.bdf" { { 72 560 752 184 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425780588568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom1 rom1:inst10 " "Elaborating entity \"rom1\" for hierarchy \"rom1:inst10\"" {  } { { "RISC_CPU_TPO.bdf" "inst10" { Schematic "E:/FINIAL/RISC_CPU/RISC_CPU_TPO.bdf" { { 800 1416 1592 912 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425780588568 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem rom1.vhd(21) " "VHDL Process Statement warning at rom1.vhd(21): signal \"mem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rom1.vhd" "" { Text "E:/FINIAL/RISC_CPU/rom1.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1425780588583 "|RISC_CPU_TPO|rom1:inst10"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "mem\[4..1023\] rom1.vhd(12) " "Using initial value X (don't care) for net \"mem\[4..1023\]\" at rom1.vhd(12)" {  } { { "rom1.vhd" "" { Text "E:/FINIAL/RISC_CPU/rom1.vhd" 12 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425780588583 "|RISC_CPU_TPO|rom1:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_decodeer addr_decodeer:inst12 " "Elaborating entity \"addr_decodeer\" for hierarchy \"addr_decodeer:inst12\"" {  } { { "RISC_CPU_TPO.bdf" "inst12" { Schematic "E:/FINIAL/RISC_CPU/RISC_CPU_TPO.bdf" { { 936 1080 1280 1048 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425780588599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myaddr myaddr:inst7 " "Elaborating entity \"myaddr\" for hierarchy \"myaddr:inst7\"" {  } { { "RISC_CPU_TPO.bdf" "inst7" { Schematic "E:/FINIAL/RISC_CPU/RISC_CPU_TPO.bdf" { { 952 576 776 1064 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425780588614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:inst8 " "Elaborating entity \"counter\" for hierarchy \"counter:inst8\"" {  } { { "RISC_CPU_TPO.bdf" "inst8" { Schematic "E:/FINIAL/RISC_CPU/RISC_CPU_TPO.bdf" { { 1144 576 784 1256 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425780588614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram1 ram1:inst11 " "Elaborating entity \"ram1\" for hierarchy \"ram1:inst11\"" {  } { { "RISC_CPU_TPO.bdf" "inst11" { Schematic "E:/FINIAL/RISC_CPU/RISC_CPU_TPO.bdf" { { 1024 1408 1584 1168 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425780588614 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem ram1.vhd(18) " "VHDL Process Statement warning at ram1.vhd(18): signal \"mem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ram1.vhd" "" { Text "E:/FINIAL/RISC_CPU/ram1.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1425780588614 "|RISC_CPU_TPO|ram1:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datactl datactl:inst4 " "Elaborating entity \"datactl\" for hierarchy \"datactl:inst4\"" {  } { { "RISC_CPU_TPO.bdf" "inst4" { Schematic "E:/FINIAL/RISC_CPU/RISC_CPU_TPO.bdf" { { 1344 584 784 1424 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425780588880 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "23 " "Inferred 23 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "ram1:inst11\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ram1:inst11\|Mux0\"" {  } { { "ram1.vhd" "Mux0" { Text "E:/FINIAL/RISC_CPU/ram1.vhd" 18 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425780589036 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ram1:inst11\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ram1:inst11\|Mux1\"" {  } { { "ram1.vhd" "Mux1" { Text "E:/FINIAL/RISC_CPU/ram1.vhd" 18 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425780589036 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ram1:inst11\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ram1:inst11\|Mux2\"" {  } { { "ram1.vhd" "Mux2" { Text "E:/FINIAL/RISC_CPU/ram1.vhd" 18 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425780589036 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ram1:inst11\|Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ram1:inst11\|Mux3\"" {  } { { "ram1.vhd" "Mux3" { Text "E:/FINIAL/RISC_CPU/ram1.vhd" 18 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425780589036 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ram1:inst11\|Mux4 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ram1:inst11\|Mux4\"" {  } { { "ram1.vhd" "Mux4" { Text "E:/FINIAL/RISC_CPU/ram1.vhd" 18 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425780589036 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ram1:inst11\|Mux5 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ram1:inst11\|Mux5\"" {  } { { "ram1.vhd" "Mux5" { Text "E:/FINIAL/RISC_CPU/ram1.vhd" 18 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425780589036 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ram1:inst11\|Mux6 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ram1:inst11\|Mux6\"" {  } { { "ram1.vhd" "Mux6" { Text "E:/FINIAL/RISC_CPU/ram1.vhd" 18 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425780589036 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ram1:inst11\|Mux7 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ram1:inst11\|Mux7\"" {  } { { "ram1.vhd" "Mux7" { Text "E:/FINIAL/RISC_CPU/ram1.vhd" 18 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425780589036 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "rom1:inst10\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"rom1:inst10\|Mux0\"" {  } { { "rom1.vhd" "Mux0" { Text "E:/FINIAL/RISC_CPU/rom1.vhd" 21 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425780589036 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "rom1:inst10\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"rom1:inst10\|Mux1\"" {  } { { "rom1.vhd" "Mux1" { Text "E:/FINIAL/RISC_CPU/rom1.vhd" 21 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425780589036 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "rom1:inst10\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"rom1:inst10\|Mux2\"" {  } { { "rom1.vhd" "Mux2" { Text "E:/FINIAL/RISC_CPU/rom1.vhd" 21 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425780589036 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "myalu:inst3\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"myalu:inst3\|Mult0\"" {  } { { "myalu.vhd" "Mult0" { Text "E:/FINIAL/RISC_CPU/myalu.vhd" 43 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425780589036 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "myalu:inst3\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"myalu:inst3\|Div0\"" {  } { { "myalu.vhd" "Div0" { Text "E:/FINIAL/RISC_CPU/myalu.vhd" 44 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425780589036 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "myalu:inst3\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"myalu:inst3\|Mult1\"" {  } { { "myalu.vhd" "Mult1" { Text "E:/FINIAL/RISC_CPU/myalu.vhd" 52 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425780589036 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "myalu:inst3\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"myalu:inst3\|Div1\"" {  } { { "myalu.vhd" "Div1" { Text "E:/FINIAL/RISC_CPU/myalu.vhd" 53 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425780589036 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "myalu:inst3\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"myalu:inst3\|Mux0\"" {  } { { "myalu.vhd" "Mux0" { Text "E:/FINIAL/RISC_CPU/myalu.vhd" 20 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425780589036 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "myalu:inst3\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"myalu:inst3\|Mux1\"" {  } { { "myalu.vhd" "Mux1" { Text "E:/FINIAL/RISC_CPU/myalu.vhd" 20 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425780589036 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "myalu:inst3\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"myalu:inst3\|Mux2\"" {  } { { "myalu.vhd" "Mux2" { Text "E:/FINIAL/RISC_CPU/myalu.vhd" 20 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425780589036 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "myalu:inst3\|Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"myalu:inst3\|Mux3\"" {  } { { "myalu.vhd" "Mux3" { Text "E:/FINIAL/RISC_CPU/myalu.vhd" 20 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425780589036 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "myalu:inst3\|Mux4 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"myalu:inst3\|Mux4\"" {  } { { "myalu.vhd" "Mux4" { Text "E:/FINIAL/RISC_CPU/myalu.vhd" 20 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425780589036 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "myalu:inst3\|Mux5 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"myalu:inst3\|Mux5\"" {  } { { "myalu.vhd" "Mux5" { Text "E:/FINIAL/RISC_CPU/myalu.vhd" 20 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425780589036 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "myalu:inst3\|Mux6 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"myalu:inst3\|Mux6\"" {  } { { "myalu.vhd" "Mux6" { Text "E:/FINIAL/RISC_CPU/myalu.vhd" 20 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425780589036 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "myalu:inst3\|Mux7 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"myalu:inst3\|Mux7\"" {  } { { "myalu.vhd" "Mux7" { Text "E:/FINIAL/RISC_CPU/myalu.vhd" 20 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425780589036 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1425780589036 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram1:inst11\|lpm_mux:Mux0 " "Elaborated megafunction instantiation \"ram1:inst11\|lpm_mux:Mux0\"" {  } { { "ram1.vhd" "" { Text "E:/FINIAL/RISC_CPU/ram1.vhd" 18 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425780589082 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram1:inst11\|lpm_mux:Mux0 " "Instantiated megafunction \"ram1:inst11\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425780589082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 256 " "Parameter \"LPM_SIZE\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425780589082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 8 " "Parameter \"LPM_WIDTHS\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425780589082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425780589082 ""}  } { { "ram1.vhd" "" { Text "E:/FINIAL/RISC_CPU/ram1.vhd" 18 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1425780589082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_dqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_dqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_dqc " "Found entity 1: mux_dqc" {  } { { "db/mux_dqc.tdf" "" { Text "E:/FINIAL/RISC_CPU/db/mux_dqc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425780589176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425780589176 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom1:inst10\|lpm_mux:Mux0 " "Elaborated megafunction instantiation \"rom1:inst10\|lpm_mux:Mux0\"" {  } { { "rom1.vhd" "" { Text "E:/FINIAL/RISC_CPU/rom1.vhd" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425780589273 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom1:inst10\|lpm_mux:Mux0 " "Instantiated megafunction \"rom1:inst10\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425780589273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 1024 " "Parameter \"LPM_SIZE\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425780589273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 10 " "Parameter \"LPM_WIDTHS\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425780589273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425780589273 ""}  } { { "rom1.vhd" "" { Text "E:/FINIAL/RISC_CPU/rom1.vhd" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1425780589273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_a9d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_a9d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_a9d " "Found entity 1: mux_a9d" {  } { { "db/mux_a9d.tdf" "" { Text "E:/FINIAL/RISC_CPU/db/mux_a9d.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425780589444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425780589444 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom1:inst10\|lpm_mux:Mux1 " "Elaborated megafunction instantiation \"rom1:inst10\|lpm_mux:Mux1\"" {  } { { "rom1.vhd" "" { Text "E:/FINIAL/RISC_CPU/rom1.vhd" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425780589616 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom1:inst10\|lpm_mux:Mux1 " "Instantiated megafunction \"rom1:inst10\|lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425780589616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 1024 " "Parameter \"LPM_SIZE\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425780589616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 10 " "Parameter \"LPM_WIDTHS\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425780589616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425780589616 ""}  } { { "rom1.vhd" "" { Text "E:/FINIAL/RISC_CPU/rom1.vhd" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1425780589616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0tc " "Found entity 1: mux_0tc" {  } { { "db/mux_0tc.tdf" "" { Text "E:/FINIAL/RISC_CPU/db/mux_0tc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425780589787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425780589787 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom1:inst10\|lpm_mux:Mux2 " "Elaborated megafunction instantiation \"rom1:inst10\|lpm_mux:Mux2\"" {  } { { "rom1.vhd" "" { Text "E:/FINIAL/RISC_CPU/rom1.vhd" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425780589959 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom1:inst10\|lpm_mux:Mux2 " "Instantiated megafunction \"rom1:inst10\|lpm_mux:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425780589959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 1024 " "Parameter \"LPM_SIZE\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425780589959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 10 " "Parameter \"LPM_WIDTHS\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425780589959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425780589959 ""}  } { { "rom1.vhd" "" { Text "E:/FINIAL/RISC_CPU/rom1.vhd" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1425780589959 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "myalu:inst3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"myalu:inst3\|lpm_mult:Mult0\"" {  } { { "myalu.vhd" "" { Text "E:/FINIAL/RISC_CPU/myalu.vhd" 43 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425780590006 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "myalu:inst3\|lpm_mult:Mult0 " "Instantiated megafunction \"myalu:inst3\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425780590006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425780590006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425780590006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425780590006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425780590006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425780590006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425780590006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425780590006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425780590006 ""}  } { { "myalu.vhd" "" { Text "E:/FINIAL/RISC_CPU/myalu.vhd" 43 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1425780590006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_o5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_o5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_o5t " "Found entity 1: mult_o5t" {  } { { "db/mult_o5t.tdf" "" { Text "E:/FINIAL/RISC_CPU/db/mult_o5t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425780590084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425780590084 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "myalu:inst3\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"myalu:inst3\|lpm_divide:Div0\"" {  } { { "myalu.vhd" "" { Text "E:/FINIAL/RISC_CPU/myalu.vhd" 44 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425780590099 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "myalu:inst3\|lpm_divide:Div0 " "Instantiated megafunction \"myalu:inst3\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425780590099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425780590099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425780590099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425780590099 ""}  } { { "myalu.vhd" "" { Text "E:/FINIAL/RISC_CPU/myalu.vhd" 44 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1425780590099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5dm " "Found entity 1: lpm_divide_5dm" {  } { { "db/lpm_divide_5dm.tdf" "" { Text "E:/FINIAL/RISC_CPU/db/lpm_divide_5dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425780590162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425780590162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "E:/FINIAL/RISC_CPU/db/sign_div_unsign_fkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425780590177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425780590177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_00f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_00f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_00f " "Found entity 1: alt_u_div_00f" {  } { { "db/alt_u_div_00f.tdf" "" { Text "E:/FINIAL/RISC_CPU/db/alt_u_div_00f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425780590193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425780590193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "E:/FINIAL/RISC_CPU/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425780590318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425780590318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "E:/FINIAL/RISC_CPU/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425780590380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425780590380 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "myalu:inst3\|lpm_mux:Mux0 " "Elaborated megafunction instantiation \"myalu:inst3\|lpm_mux:Mux0\"" {  } { { "myalu.vhd" "" { Text "E:/FINIAL/RISC_CPU/myalu.vhd" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425780590411 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "myalu:inst3\|lpm_mux:Mux0 " "Instantiated megafunction \"myalu:inst3\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425780590411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425780590411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425780590411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425780590411 ""}  } { { "myalu.vhd" "" { Text "E:/FINIAL/RISC_CPU/myalu.vhd" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1425780590411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ioc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ioc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ioc " "Found entity 1: mux_ioc" {  } { { "db/mux_ioc.tdf" "" { Text "E:/FINIAL/RISC_CPU/db/mux_ioc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425780590474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425780590474 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "myalu:inst3\|lpm_mux:Mux1 " "Elaborated megafunction instantiation \"myalu:inst3\|lpm_mux:Mux1\"" {  } { { "myalu.vhd" "" { Text "E:/FINIAL/RISC_CPU/myalu.vhd" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425780590489 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "myalu:inst3\|lpm_mux:Mux1 " "Instantiated megafunction \"myalu:inst3\|lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425780590489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425780590489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425780590489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425780590489 ""}  } { { "myalu.vhd" "" { Text "E:/FINIAL/RISC_CPU/myalu.vhd" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1425780590489 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "myalu:inst3\|lpm_mux:Mux7 " "Elaborated megafunction instantiation \"myalu:inst3\|lpm_mux:Mux7\"" {  } { { "myalu.vhd" "" { Text "E:/FINIAL/RISC_CPU/myalu.vhd" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425780590521 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "myalu:inst3\|lpm_mux:Mux7 " "Instantiated megafunction \"myalu:inst3\|lpm_mux:Mux7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425780590521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425780590521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425780590521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425780590521 ""}  } { { "myalu.vhd" "" { Text "E:/FINIAL/RISC_CPU/myalu.vhd" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1425780590521 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "588 " "Peak virtual memory: 588 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1425780593609 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 08 10:09:53 2015 " "Processing ended: Sun Mar 08 10:09:53 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1425780593609 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1425780593609 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1425780593609 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1425780593609 ""}
