Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Mon Feb  6 21:36:35 2023
| Host         : DESKTOP-44UUPSP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.075        0.000                      0                  256        0.102        0.000                      0                  256        4.500        0.000                       0                   133  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.075        0.000                      0                  256        0.102        0.000                      0                  256        4.500        0.000                       0                   133  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.075ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.075ns  (required time - arrival time)
  Source:                 led_blink1/counter_value_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_blink1/counter_value_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.265ns  (logic 0.890ns (20.868%)  route 3.375ns (79.132%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.623     5.174    led_blink1/clk_IBUF_BUFG
    SLICE_X60Y54         FDRE                                         r  led_blink1/counter_value_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y54         FDRE (Prop_fdre_C_Q)         0.518     5.692 f  led_blink1/counter_value_reg[28]/Q
                         net (fo=2, routed)           0.808     6.501    led_blink1/counter_value[28]
    SLICE_X61Y55         LUT4 (Prop_lut4_I1_O)        0.124     6.625 f  led_blink1/counter_value[31]_i_7/O
                         net (fo=1, routed)           0.433     7.058    led_blink1/counter_value[31]_i_7_n_0
    SLICE_X61Y55         LUT5 (Prop_lut5_I4_O)        0.124     7.182 f  led_blink1/counter_value[31]_i_3/O
                         net (fo=2, routed)           1.139     8.321    led_blink1/counter_value[31]_i_3_n_0
    SLICE_X62Y51         LUT4 (Prop_lut4_I1_O)        0.124     8.445 r  led_blink1/counter_value[31]_i_1/O
                         net (fo=31, routed)          0.995     9.439    led_blink1/divided_clk
    SLICE_X60Y48         FDRE                                         r  led_blink1/counter_value_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.522    14.894    led_blink1/clk_IBUF_BUFG
    SLICE_X60Y48         FDRE                                         r  led_blink1/counter_value_reg[1]/C
                         clock pessimism              0.180    15.074    
                         clock uncertainty           -0.035    15.038    
    SLICE_X60Y48         FDRE (Setup_fdre_C_R)       -0.524    14.514    led_blink1/counter_value_reg[1]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                          -9.439    
  -------------------------------------------------------------------
                         slack                                  5.075    

Slack (MET) :             5.075ns  (required time - arrival time)
  Source:                 led_blink1/counter_value_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_blink1/counter_value_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.265ns  (logic 0.890ns (20.868%)  route 3.375ns (79.132%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.623     5.174    led_blink1/clk_IBUF_BUFG
    SLICE_X60Y54         FDRE                                         r  led_blink1/counter_value_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y54         FDRE (Prop_fdre_C_Q)         0.518     5.692 f  led_blink1/counter_value_reg[28]/Q
                         net (fo=2, routed)           0.808     6.501    led_blink1/counter_value[28]
    SLICE_X61Y55         LUT4 (Prop_lut4_I1_O)        0.124     6.625 f  led_blink1/counter_value[31]_i_7/O
                         net (fo=1, routed)           0.433     7.058    led_blink1/counter_value[31]_i_7_n_0
    SLICE_X61Y55         LUT5 (Prop_lut5_I4_O)        0.124     7.182 f  led_blink1/counter_value[31]_i_3/O
                         net (fo=2, routed)           1.139     8.321    led_blink1/counter_value[31]_i_3_n_0
    SLICE_X62Y51         LUT4 (Prop_lut4_I1_O)        0.124     8.445 r  led_blink1/counter_value[31]_i_1/O
                         net (fo=31, routed)          0.995     9.439    led_blink1/divided_clk
    SLICE_X60Y48         FDRE                                         r  led_blink1/counter_value_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.522    14.894    led_blink1/clk_IBUF_BUFG
    SLICE_X60Y48         FDRE                                         r  led_blink1/counter_value_reg[2]/C
                         clock pessimism              0.180    15.074    
                         clock uncertainty           -0.035    15.038    
    SLICE_X60Y48         FDRE (Setup_fdre_C_R)       -0.524    14.514    led_blink1/counter_value_reg[2]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                          -9.439    
  -------------------------------------------------------------------
                         slack                                  5.075    

Slack (MET) :             5.075ns  (required time - arrival time)
  Source:                 led_blink1/counter_value_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_blink1/counter_value_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.265ns  (logic 0.890ns (20.868%)  route 3.375ns (79.132%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.623     5.174    led_blink1/clk_IBUF_BUFG
    SLICE_X60Y54         FDRE                                         r  led_blink1/counter_value_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y54         FDRE (Prop_fdre_C_Q)         0.518     5.692 f  led_blink1/counter_value_reg[28]/Q
                         net (fo=2, routed)           0.808     6.501    led_blink1/counter_value[28]
    SLICE_X61Y55         LUT4 (Prop_lut4_I1_O)        0.124     6.625 f  led_blink1/counter_value[31]_i_7/O
                         net (fo=1, routed)           0.433     7.058    led_blink1/counter_value[31]_i_7_n_0
    SLICE_X61Y55         LUT5 (Prop_lut5_I4_O)        0.124     7.182 f  led_blink1/counter_value[31]_i_3/O
                         net (fo=2, routed)           1.139     8.321    led_blink1/counter_value[31]_i_3_n_0
    SLICE_X62Y51         LUT4 (Prop_lut4_I1_O)        0.124     8.445 r  led_blink1/counter_value[31]_i_1/O
                         net (fo=31, routed)          0.995     9.439    led_blink1/divided_clk
    SLICE_X60Y48         FDRE                                         r  led_blink1/counter_value_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.522    14.894    led_blink1/clk_IBUF_BUFG
    SLICE_X60Y48         FDRE                                         r  led_blink1/counter_value_reg[3]/C
                         clock pessimism              0.180    15.074    
                         clock uncertainty           -0.035    15.038    
    SLICE_X60Y48         FDRE (Setup_fdre_C_R)       -0.524    14.514    led_blink1/counter_value_reg[3]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                          -9.439    
  -------------------------------------------------------------------
                         slack                                  5.075    

Slack (MET) :             5.075ns  (required time - arrival time)
  Source:                 led_blink1/counter_value_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_blink1/counter_value_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.265ns  (logic 0.890ns (20.868%)  route 3.375ns (79.132%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.623     5.174    led_blink1/clk_IBUF_BUFG
    SLICE_X60Y54         FDRE                                         r  led_blink1/counter_value_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y54         FDRE (Prop_fdre_C_Q)         0.518     5.692 f  led_blink1/counter_value_reg[28]/Q
                         net (fo=2, routed)           0.808     6.501    led_blink1/counter_value[28]
    SLICE_X61Y55         LUT4 (Prop_lut4_I1_O)        0.124     6.625 f  led_blink1/counter_value[31]_i_7/O
                         net (fo=1, routed)           0.433     7.058    led_blink1/counter_value[31]_i_7_n_0
    SLICE_X61Y55         LUT5 (Prop_lut5_I4_O)        0.124     7.182 f  led_blink1/counter_value[31]_i_3/O
                         net (fo=2, routed)           1.139     8.321    led_blink1/counter_value[31]_i_3_n_0
    SLICE_X62Y51         LUT4 (Prop_lut4_I1_O)        0.124     8.445 r  led_blink1/counter_value[31]_i_1/O
                         net (fo=31, routed)          0.995     9.439    led_blink1/divided_clk
    SLICE_X60Y48         FDRE                                         r  led_blink1/counter_value_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.522    14.894    led_blink1/clk_IBUF_BUFG
    SLICE_X60Y48         FDRE                                         r  led_blink1/counter_value_reg[4]/C
                         clock pessimism              0.180    15.074    
                         clock uncertainty           -0.035    15.038    
    SLICE_X60Y48         FDRE (Setup_fdre_C_R)       -0.524    14.514    led_blink1/counter_value_reg[4]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                          -9.439    
  -------------------------------------------------------------------
                         slack                                  5.075    

Slack (MET) :             5.124ns  (required time - arrival time)
  Source:                 led_blink1/counter_value_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_blink1/counter_value_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.216ns  (logic 0.890ns (21.110%)  route 3.326ns (78.890%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.623     5.174    led_blink1/clk_IBUF_BUFG
    SLICE_X60Y54         FDRE                                         r  led_blink1/counter_value_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y54         FDRE (Prop_fdre_C_Q)         0.518     5.692 f  led_blink1/counter_value_reg[28]/Q
                         net (fo=2, routed)           0.808     6.501    led_blink1/counter_value[28]
    SLICE_X61Y55         LUT4 (Prop_lut4_I1_O)        0.124     6.625 f  led_blink1/counter_value[31]_i_7/O
                         net (fo=1, routed)           0.433     7.058    led_blink1/counter_value[31]_i_7_n_0
    SLICE_X61Y55         LUT5 (Prop_lut5_I4_O)        0.124     7.182 f  led_blink1/counter_value[31]_i_3/O
                         net (fo=2, routed)           1.139     8.321    led_blink1/counter_value[31]_i_3_n_0
    SLICE_X62Y51         LUT4 (Prop_lut4_I1_O)        0.124     8.445 r  led_blink1/counter_value[31]_i_1/O
                         net (fo=31, routed)          0.946     9.390    led_blink1/divided_clk
    SLICE_X60Y49         FDRE                                         r  led_blink1/counter_value_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.522    14.894    led_blink1/clk_IBUF_BUFG
    SLICE_X60Y49         FDRE                                         r  led_blink1/counter_value_reg[5]/C
                         clock pessimism              0.180    15.074    
                         clock uncertainty           -0.035    15.038    
    SLICE_X60Y49         FDRE (Setup_fdre_C_R)       -0.524    14.514    led_blink1/counter_value_reg[5]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                          -9.390    
  -------------------------------------------------------------------
                         slack                                  5.124    

Slack (MET) :             5.124ns  (required time - arrival time)
  Source:                 led_blink1/counter_value_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_blink1/counter_value_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.216ns  (logic 0.890ns (21.110%)  route 3.326ns (78.890%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.623     5.174    led_blink1/clk_IBUF_BUFG
    SLICE_X60Y54         FDRE                                         r  led_blink1/counter_value_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y54         FDRE (Prop_fdre_C_Q)         0.518     5.692 f  led_blink1/counter_value_reg[28]/Q
                         net (fo=2, routed)           0.808     6.501    led_blink1/counter_value[28]
    SLICE_X61Y55         LUT4 (Prop_lut4_I1_O)        0.124     6.625 f  led_blink1/counter_value[31]_i_7/O
                         net (fo=1, routed)           0.433     7.058    led_blink1/counter_value[31]_i_7_n_0
    SLICE_X61Y55         LUT5 (Prop_lut5_I4_O)        0.124     7.182 f  led_blink1/counter_value[31]_i_3/O
                         net (fo=2, routed)           1.139     8.321    led_blink1/counter_value[31]_i_3_n_0
    SLICE_X62Y51         LUT4 (Prop_lut4_I1_O)        0.124     8.445 r  led_blink1/counter_value[31]_i_1/O
                         net (fo=31, routed)          0.946     9.390    led_blink1/divided_clk
    SLICE_X60Y49         FDRE                                         r  led_blink1/counter_value_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.522    14.894    led_blink1/clk_IBUF_BUFG
    SLICE_X60Y49         FDRE                                         r  led_blink1/counter_value_reg[6]/C
                         clock pessimism              0.180    15.074    
                         clock uncertainty           -0.035    15.038    
    SLICE_X60Y49         FDRE (Setup_fdre_C_R)       -0.524    14.514    led_blink1/counter_value_reg[6]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                          -9.390    
  -------------------------------------------------------------------
                         slack                                  5.124    

Slack (MET) :             5.124ns  (required time - arrival time)
  Source:                 led_blink1/counter_value_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_blink1/counter_value_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.216ns  (logic 0.890ns (21.110%)  route 3.326ns (78.890%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.623     5.174    led_blink1/clk_IBUF_BUFG
    SLICE_X60Y54         FDRE                                         r  led_blink1/counter_value_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y54         FDRE (Prop_fdre_C_Q)         0.518     5.692 f  led_blink1/counter_value_reg[28]/Q
                         net (fo=2, routed)           0.808     6.501    led_blink1/counter_value[28]
    SLICE_X61Y55         LUT4 (Prop_lut4_I1_O)        0.124     6.625 f  led_blink1/counter_value[31]_i_7/O
                         net (fo=1, routed)           0.433     7.058    led_blink1/counter_value[31]_i_7_n_0
    SLICE_X61Y55         LUT5 (Prop_lut5_I4_O)        0.124     7.182 f  led_blink1/counter_value[31]_i_3/O
                         net (fo=2, routed)           1.139     8.321    led_blink1/counter_value[31]_i_3_n_0
    SLICE_X62Y51         LUT4 (Prop_lut4_I1_O)        0.124     8.445 r  led_blink1/counter_value[31]_i_1/O
                         net (fo=31, routed)          0.946     9.390    led_blink1/divided_clk
    SLICE_X60Y49         FDRE                                         r  led_blink1/counter_value_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.522    14.894    led_blink1/clk_IBUF_BUFG
    SLICE_X60Y49         FDRE                                         r  led_blink1/counter_value_reg[7]/C
                         clock pessimism              0.180    15.074    
                         clock uncertainty           -0.035    15.038    
    SLICE_X60Y49         FDRE (Setup_fdre_C_R)       -0.524    14.514    led_blink1/counter_value_reg[7]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                          -9.390    
  -------------------------------------------------------------------
                         slack                                  5.124    

Slack (MET) :             5.124ns  (required time - arrival time)
  Source:                 led_blink1/counter_value_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_blink1/counter_value_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.216ns  (logic 0.890ns (21.110%)  route 3.326ns (78.890%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.623     5.174    led_blink1/clk_IBUF_BUFG
    SLICE_X60Y54         FDRE                                         r  led_blink1/counter_value_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y54         FDRE (Prop_fdre_C_Q)         0.518     5.692 f  led_blink1/counter_value_reg[28]/Q
                         net (fo=2, routed)           0.808     6.501    led_blink1/counter_value[28]
    SLICE_X61Y55         LUT4 (Prop_lut4_I1_O)        0.124     6.625 f  led_blink1/counter_value[31]_i_7/O
                         net (fo=1, routed)           0.433     7.058    led_blink1/counter_value[31]_i_7_n_0
    SLICE_X61Y55         LUT5 (Prop_lut5_I4_O)        0.124     7.182 f  led_blink1/counter_value[31]_i_3/O
                         net (fo=2, routed)           1.139     8.321    led_blink1/counter_value[31]_i_3_n_0
    SLICE_X62Y51         LUT4 (Prop_lut4_I1_O)        0.124     8.445 r  led_blink1/counter_value[31]_i_1/O
                         net (fo=31, routed)          0.946     9.390    led_blink1/divided_clk
    SLICE_X60Y49         FDRE                                         r  led_blink1/counter_value_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.522    14.894    led_blink1/clk_IBUF_BUFG
    SLICE_X60Y49         FDRE                                         r  led_blink1/counter_value_reg[8]/C
                         clock pessimism              0.180    15.074    
                         clock uncertainty           -0.035    15.038    
    SLICE_X60Y49         FDRE (Setup_fdre_C_R)       -0.524    14.514    led_blink1/counter_value_reg[8]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                          -9.390    
  -------------------------------------------------------------------
                         slack                                  5.124    

Slack (MET) :             5.179ns  (required time - arrival time)
  Source:                 led_blink1/counter_value_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_blink1/counter_value_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.237ns  (logic 0.890ns (21.005%)  route 3.347ns (78.995%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.623     5.174    led_blink1/clk_IBUF_BUFG
    SLICE_X60Y54         FDRE                                         r  led_blink1/counter_value_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y54         FDRE (Prop_fdre_C_Q)         0.518     5.692 f  led_blink1/counter_value_reg[28]/Q
                         net (fo=2, routed)           0.808     6.501    led_blink1/counter_value[28]
    SLICE_X61Y55         LUT4 (Prop_lut4_I1_O)        0.124     6.625 f  led_blink1/counter_value[31]_i_7/O
                         net (fo=1, routed)           0.433     7.058    led_blink1/counter_value[31]_i_7_n_0
    SLICE_X61Y55         LUT5 (Prop_lut5_I4_O)        0.124     7.182 f  led_blink1/counter_value[31]_i_3/O
                         net (fo=2, routed)           1.139     8.321    led_blink1/counter_value[31]_i_3_n_0
    SLICE_X62Y51         LUT4 (Prop_lut4_I1_O)        0.124     8.445 r  led_blink1/counter_value[31]_i_1/O
                         net (fo=31, routed)          0.967     9.412    led_blink1/divided_clk
    SLICE_X60Y55         FDRE                                         r  led_blink1/counter_value_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.505    14.876    led_blink1/clk_IBUF_BUFG
    SLICE_X60Y55         FDRE                                         r  led_blink1/counter_value_reg[29]/C
                         clock pessimism              0.273    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X60Y55         FDRE (Setup_fdre_C_R)       -0.524    14.590    led_blink1/counter_value_reg[29]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                          -9.412    
  -------------------------------------------------------------------
                         slack                                  5.179    

Slack (MET) :             5.179ns  (required time - arrival time)
  Source:                 led_blink1/counter_value_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_blink1/counter_value_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.237ns  (logic 0.890ns (21.005%)  route 3.347ns (78.995%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.623     5.174    led_blink1/clk_IBUF_BUFG
    SLICE_X60Y54         FDRE                                         r  led_blink1/counter_value_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y54         FDRE (Prop_fdre_C_Q)         0.518     5.692 f  led_blink1/counter_value_reg[28]/Q
                         net (fo=2, routed)           0.808     6.501    led_blink1/counter_value[28]
    SLICE_X61Y55         LUT4 (Prop_lut4_I1_O)        0.124     6.625 f  led_blink1/counter_value[31]_i_7/O
                         net (fo=1, routed)           0.433     7.058    led_blink1/counter_value[31]_i_7_n_0
    SLICE_X61Y55         LUT5 (Prop_lut5_I4_O)        0.124     7.182 f  led_blink1/counter_value[31]_i_3/O
                         net (fo=2, routed)           1.139     8.321    led_blink1/counter_value[31]_i_3_n_0
    SLICE_X62Y51         LUT4 (Prop_lut4_I1_O)        0.124     8.445 r  led_blink1/counter_value[31]_i_1/O
                         net (fo=31, routed)          0.967     9.412    led_blink1/divided_clk
    SLICE_X60Y55         FDRE                                         r  led_blink1/counter_value_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.505    14.876    led_blink1/clk_IBUF_BUFG
    SLICE_X60Y55         FDRE                                         r  led_blink1/counter_value_reg[30]/C
                         clock pessimism              0.273    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X60Y55         FDRE (Setup_fdre_C_R)       -0.524    14.590    led_blink1/counter_value_reg[30]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                          -9.412    
  -------------------------------------------------------------------
                         slack                                  5.179    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 led_blink1/counter_value_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_blink1/counter_value_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.569%)  route 0.127ns (25.431%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.597     1.510    led_blink1/clk_IBUF_BUFG
    SLICE_X60Y49         FDRE                                         r  led_blink1/counter_value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.164     1.674 r  led_blink1/counter_value_reg[7]/Q
                         net (fo=2, routed)           0.127     1.801    led_blink1/counter_value[7]
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.957 r  led_blink1/counter_value0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.958    led_blink1/counter_value0_carry__0_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.011 r  led_blink1/counter_value0_carry__1/O[0]
                         net (fo=1, routed)           0.000     2.011    led_blink1/data0[9]
    SLICE_X60Y50         FDRE                                         r  led_blink1/counter_value_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.861     2.019    led_blink1/clk_IBUF_BUFG
    SLICE_X60Y50         FDRE                                         r  led_blink1/counter_value_reg[9]/C
                         clock pessimism             -0.245     1.774    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.134     1.908    led_blink1/counter_value_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 led_blink2/counter_value_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_blink2/counter_value_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.597     1.510    led_blink2/clk_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  led_blink2/counter_value_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  led_blink2/counter_value_reg[12]/Q
                         net (fo=2, routed)           0.120     1.772    led_blink2/counter_value_reg_n_0_[12]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.932 r  led_blink2/counter_value0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.932    led_blink2/counter_value0_carry__1_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.986 r  led_blink2/counter_value0_carry__2/O[0]
                         net (fo=1, routed)           0.000     1.986    led_blink2/counter_value0_carry__2_n_7
    SLICE_X61Y50         FDRE                                         r  led_blink2/counter_value_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.861     2.019    led_blink2/clk_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  led_blink2/counter_value_reg[13]/C
                         clock pessimism             -0.245     1.774    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.105     1.879    led_blink2/counter_value_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 led_blink1/counter_value_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_blink1/counter_value_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.213%)  route 0.127ns (24.787%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.597     1.510    led_blink1/clk_IBUF_BUFG
    SLICE_X60Y49         FDRE                                         r  led_blink1/counter_value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.164     1.674 r  led_blink1/counter_value_reg[7]/Q
                         net (fo=2, routed)           0.127     1.801    led_blink1/counter_value[7]
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.957 r  led_blink1/counter_value0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.958    led_blink1/counter_value0_carry__0_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.024 r  led_blink1/counter_value0_carry__1/O[2]
                         net (fo=1, routed)           0.000     2.024    led_blink1/data0[11]
    SLICE_X60Y50         FDRE                                         r  led_blink1/counter_value_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.861     2.019    led_blink1/clk_IBUF_BUFG
    SLICE_X60Y50         FDRE                                         r  led_blink1/counter_value_reg[11]/C
                         clock pessimism             -0.245     1.774    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.134     1.908    led_blink1/counter_value_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 led_blink2/counter_value_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_blink2/counter_value_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.597     1.510    led_blink2/clk_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  led_blink2/counter_value_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  led_blink2/counter_value_reg[12]/Q
                         net (fo=2, routed)           0.120     1.772    led_blink2/counter_value_reg_n_0_[12]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.932 r  led_blink2/counter_value0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.932    led_blink2/counter_value0_carry__1_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.997 r  led_blink2/counter_value0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.997    led_blink2/counter_value0_carry__2_n_5
    SLICE_X61Y50         FDRE                                         r  led_blink2/counter_value_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.861     2.019    led_blink2/clk_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  led_blink2/counter_value_reg[15]/C
                         clock pessimism             -0.245     1.774    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.105     1.879    led_blink2/counter_value_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 led_blink1/counter_value_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_blink1/counter_value_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.276%)  route 0.127ns (23.724%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.597     1.510    led_blink1/clk_IBUF_BUFG
    SLICE_X60Y49         FDRE                                         r  led_blink1/counter_value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.164     1.674 r  led_blink1/counter_value_reg[7]/Q
                         net (fo=2, routed)           0.127     1.801    led_blink1/counter_value[7]
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.957 r  led_blink1/counter_value0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.958    led_blink1/counter_value0_carry__0_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.047 r  led_blink1/counter_value0_carry__1/O[1]
                         net (fo=1, routed)           0.000     2.047    led_blink1/data0[10]
    SLICE_X60Y50         FDRE                                         r  led_blink1/counter_value_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.861     2.019    led_blink1/clk_IBUF_BUFG
    SLICE_X60Y50         FDRE                                         r  led_blink1/counter_value_reg[10]/C
                         clock pessimism             -0.245     1.774    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.134     1.908    led_blink1/counter_value_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 led_blink1/counter_value_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_blink1/counter_value_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.365%)  route 0.127ns (23.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.597     1.510    led_blink1/clk_IBUF_BUFG
    SLICE_X60Y49         FDRE                                         r  led_blink1/counter_value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.164     1.674 r  led_blink1/counter_value_reg[7]/Q
                         net (fo=2, routed)           0.127     1.801    led_blink1/counter_value[7]
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.957 r  led_blink1/counter_value0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.958    led_blink1/counter_value0_carry__0_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.049 r  led_blink1/counter_value0_carry__1/O[3]
                         net (fo=1, routed)           0.000     2.049    led_blink1/data0[12]
    SLICE_X60Y50         FDRE                                         r  led_blink1/counter_value_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.861     2.019    led_blink1/clk_IBUF_BUFG
    SLICE_X60Y50         FDRE                                         r  led_blink1/counter_value_reg[12]/C
                         clock pessimism             -0.245     1.774    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.134     1.908    led_blink1/counter_value_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 led_blink1/counter_value_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_blink1/counter_value_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.452%)  route 0.127ns (23.548%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.597     1.510    led_blink1/clk_IBUF_BUFG
    SLICE_X60Y49         FDRE                                         r  led_blink1/counter_value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.164     1.674 r  led_blink1/counter_value_reg[7]/Q
                         net (fo=2, routed)           0.127     1.801    led_blink1/counter_value[7]
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.957 r  led_blink1/counter_value0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.958    led_blink1/counter_value0_carry__0_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.998 r  led_blink1/counter_value0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.998    led_blink1/counter_value0_carry__1_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.051 r  led_blink1/counter_value0_carry__2/O[0]
                         net (fo=1, routed)           0.000     2.051    led_blink1/data0[13]
    SLICE_X60Y51         FDRE                                         r  led_blink1/counter_value_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.861     2.019    led_blink1/clk_IBUF_BUFG
    SLICE_X60Y51         FDRE                                         r  led_blink1/counter_value_reg[13]/C
                         clock pessimism             -0.245     1.774    
    SLICE_X60Y51         FDRE (Hold_fdre_C_D)         0.134     1.908    led_blink1/counter_value_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 led_blink2/counter_value_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_blink2/counter_value_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.597     1.510    led_blink2/clk_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  led_blink2/counter_value_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  led_blink2/counter_value_reg[12]/Q
                         net (fo=2, routed)           0.120     1.772    led_blink2/counter_value_reg_n_0_[12]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.932 r  led_blink2/counter_value0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.932    led_blink2/counter_value0_carry__1_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.022 r  led_blink2/counter_value0_carry__2/O[1]
                         net (fo=1, routed)           0.000     2.022    led_blink2/counter_value0_carry__2_n_6
    SLICE_X61Y50         FDRE                                         r  led_blink2/counter_value_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.861     2.019    led_blink2/clk_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  led_blink2/counter_value_reg[14]/C
                         clock pessimism             -0.245     1.774    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.105     1.879    led_blink2/counter_value_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 led_blink2/counter_value_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_blink2/counter_value_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.597     1.510    led_blink2/clk_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  led_blink2/counter_value_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  led_blink2/counter_value_reg[12]/Q
                         net (fo=2, routed)           0.120     1.772    led_blink2/counter_value_reg_n_0_[12]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.932 r  led_blink2/counter_value0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.932    led_blink2/counter_value0_carry__1_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.022 r  led_blink2/counter_value0_carry__2/O[3]
                         net (fo=1, routed)           0.000     2.022    led_blink2/counter_value0_carry__2_n_4
    SLICE_X61Y50         FDRE                                         r  led_blink2/counter_value_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.861     2.019    led_blink2/clk_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  led_blink2/counter_value_reg[16]/C
                         clock pessimism             -0.245     1.774    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.105     1.879    led_blink2/counter_value_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 led_blink2/counter_value_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_blink2/counter_value_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.597     1.510    led_blink2/clk_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  led_blink2/counter_value_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  led_blink2/counter_value_reg[12]/Q
                         net (fo=2, routed)           0.120     1.772    led_blink2/counter_value_reg_n_0_[12]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.932 r  led_blink2/counter_value0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.932    led_blink2/counter_value0_carry__1_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.971 r  led_blink2/counter_value0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.971    led_blink2/counter_value0_carry__2_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.025 r  led_blink2/counter_value0_carry__3/O[0]
                         net (fo=1, routed)           0.000     2.025    led_blink2/counter_value0_carry__3_n_7
    SLICE_X61Y51         FDRE                                         r  led_blink2/counter_value_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.861     2.019    led_blink2/clk_IBUF_BUFG
    SLICE_X61Y51         FDRE                                         r  led_blink2/counter_value_reg[17]/C
                         clock pessimism             -0.245     1.774    
    SLICE_X61Y51         FDRE (Hold_fdre_C_D)         0.105     1.879    led_blink2/counter_value_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.146    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y49    led_blink1/counter_value_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y50    led_blink1/counter_value_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y50    led_blink1/counter_value_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y50    led_blink1/counter_value_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y51    led_blink1/counter_value_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y51    led_blink1/counter_value_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y51    led_blink1/counter_value_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y51    led_blink1/counter_value_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y52    led_blink1/counter_value_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y49    led_blink1/counter_value_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y49    led_blink1/counter_value_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y50    led_blink1/counter_value_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y50    led_blink1/counter_value_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y50    led_blink1/counter_value_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y50    led_blink1/counter_value_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y50    led_blink1/counter_value_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y50    led_blink1/counter_value_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y51    led_blink1/counter_value_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y51    led_blink1/counter_value_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y49    led_blink1/counter_value_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y49    led_blink1/counter_value_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y50    led_blink1/counter_value_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y50    led_blink1/counter_value_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y50    led_blink1/counter_value_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y50    led_blink1/counter_value_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y50    led_blink1/counter_value_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y50    led_blink1/counter_value_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y51    led_blink1/counter_value_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y51    led_blink1/counter_value_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_blink4/divided_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_d
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.677ns  (logic 3.995ns (70.380%)  route 1.682ns (29.620%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.641     5.193    led_blink4/clk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  led_blink4/divided_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.456     5.649 r  led_blink4/divided_clk_reg/Q
                         net (fo=2, routed)           1.682     7.330    led_d_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.539    10.870 r  led_d_OBUF_inst/O
                         net (fo=0)                   0.000    10.870    led_d
    T10                                                               r  led_d (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_blink3/divided_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_c
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.676ns  (logic 4.002ns (70.501%)  route 1.675ns (29.499%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.641     5.193    led_blink3/clk_IBUF_BUFG
    SLICE_X3Y2           FDRE                                         r  led_blink3/divided_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.456     5.649 r  led_blink3/divided_clk_reg/Q
                         net (fo=2, routed)           1.675     7.323    led_c_OBUF
    T9                   OBUF (Prop_obuf_I_O)         3.546    10.869 r  led_c_OBUF_inst/O
                         net (fo=0)                   0.000    10.869    led_c
    T9                                                                r  led_c (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_blink1/divided_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_a
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.656ns  (logic 3.981ns (70.395%)  route 1.674ns (29.605%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.625     5.176    led_blink1/clk_IBUF_BUFG
    SLICE_X62Y51         FDRE                                         r  led_blink1/divided_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y51         FDRE (Prop_fdre_C_Q)         0.456     5.632 r  led_blink1/divided_clk_reg/Q
                         net (fo=2, routed)           1.674     7.307    led_a_OBUF
    H5                   OBUF (Prop_obuf_I_O)         3.525    10.832 r  led_a_OBUF_inst/O
                         net (fo=0)                   0.000    10.832    led_a
    H5                                                                r  led_a (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_blink2/divided_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.638ns  (logic 3.963ns (70.300%)  route 1.674ns (29.700%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.625     5.176    led_blink2/clk_IBUF_BUFG
    SLICE_X62Y50         FDRE                                         r  led_blink2/divided_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y50         FDRE (Prop_fdre_C_Q)         0.456     5.632 r  led_blink2/divided_clk_reg/Q
                         net (fo=2, routed)           1.674     7.307    led_b_OBUF
    J5                   OBUF (Prop_obuf_I_O)         3.507    10.814 r  led_b_OBUF_inst/O
                         net (fo=0)                   0.000    10.814    led_b
    J5                                                                r  led_b (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_blink2/divided_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_b
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.691ns  (logic 1.349ns (79.808%)  route 0.341ns (20.192%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.592     1.505    led_blink2/clk_IBUF_BUFG
    SLICE_X62Y50         FDRE                                         r  led_blink2/divided_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y50         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  led_blink2/divided_clk_reg/Q
                         net (fo=2, routed)           0.341     1.988    led_b_OBUF
    J5                   OBUF (Prop_obuf_I_O)         1.208     3.196 r  led_b_OBUF_inst/O
                         net (fo=0)                   0.000     3.196    led_b
    J5                                                                r  led_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_blink1/divided_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_a
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.709ns  (logic 1.367ns (80.019%)  route 0.341ns (19.981%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.592     1.505    led_blink1/clk_IBUF_BUFG
    SLICE_X62Y51         FDRE                                         r  led_blink1/divided_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y51         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  led_blink1/divided_clk_reg/Q
                         net (fo=2, routed)           0.341     1.988    led_a_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.226     3.214 r  led_a_OBUF_inst/O
                         net (fo=0)                   0.000     3.214    led_a
    H5                                                                r  led_a (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_blink3/divided_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_c
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.726ns  (logic 1.388ns (80.390%)  route 0.339ns (19.610%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.598     1.511    led_blink3/clk_IBUF_BUFG
    SLICE_X3Y2           FDRE                                         r  led_blink3/divided_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.141     1.652 r  led_blink3/divided_clk_reg/Q
                         net (fo=2, routed)           0.339     1.991    led_c_OBUF
    T9                   OBUF (Prop_obuf_I_O)         1.247     3.238 r  led_c_OBUF_inst/O
                         net (fo=0)                   0.000     3.238    led_c
    T9                                                                r  led_c (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_blink4/divided_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_d
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.729ns  (logic 1.381ns (79.898%)  route 0.348ns (20.102%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.598     1.511    led_blink4/clk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  led_blink4/divided_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.141     1.652 r  led_blink4/divided_clk_reg/Q
                         net (fo=2, routed)           0.348     2.000    led_d_OBUF
    T10                  OBUF (Prop_obuf_I_O)         1.240     3.240 r  led_d_OBUF_inst/O
                         net (fo=0)                   0.000     3.240    led_d
    T10                                                               r  led_d (OUT)
  -------------------------------------------------------------------    -------------------





