{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1601995665410 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1601995665411 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct  6 11:47:45 2020 " "Processing started: Tue Oct  6 11:47:45 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1601995665411 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601995665411 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Relogio -c Relogio " "Command: quartus_map --read_settings_files=on --write_settings_files=off Relogio -c Relogio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601995665411 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1601995665748 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1601995665748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constantes.vhd 1 0 " "Found 1 design units, including 0 entities, in source file constantes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 constantes " "Found design unit 1: constantes" {  } { { "constantes.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/constantes.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601995689627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601995689627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoRegistrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoRegistrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistrador-comportamento " "Found design unit 1: bancoRegistrador-comportamento" {  } { { "bancoRegistrador.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/bancoRegistrador.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601995689630 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistrador " "Found entity 1: bancoRegistrador" {  } { { "bancoRegistrador.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/bancoRegistrador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601995689630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601995689630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoRegistradorOld.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoRegistradorOld.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradorOld-arch_name " "Found design unit 1: bancoRegistradorOld-arch_name" {  } { { "bancoRegistradorOld.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/bancoRegistradorOld.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601995689631 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradorOld " "Found entity 1: bancoRegistradorOld" {  } { { "bancoRegistradorOld.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/bancoRegistradorOld.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601995689631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601995689631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fluxoDados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fluxoDados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fluxo_Dados-arch_name " "Found design unit 1: Fluxo_Dados-arch_name" {  } { { "fluxoDados.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/fluxoDados.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601995689633 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fluxo_Dados " "Found entity 1: Fluxo_Dados" {  } { { "fluxoDados.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/fluxoDados.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601995689633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601995689633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadeControle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadeControle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Unidade_Controle-arch_name " "Found design unit 1: Unidade_Controle-arch_name" {  } { { "unidadeControle.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/unidadeControle.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601995689634 ""} { "Info" "ISGN_ENTITY_NAME" "1 Unidade_Controle " "Found entity 1: Unidade_Controle" {  } { { "unidadeControle.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/unidadeControle.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601995689634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601995689634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relogio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file relogio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 relogio-arch_name " "Found design unit 1: relogio-arch_name" {  } { { "relogio.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/relogio.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601995689635 ""} { "Info" "ISGN_ENTITY_NAME" "1 relogio " "Found entity 1: relogio" {  } { { "relogio.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/relogio.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601995689635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601995689635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1-comportamento " "Found design unit 1: mux2x1-comportamento" {  } { { "mux2x1.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/mux2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601995689636 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/mux2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601995689636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601995689636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex-comportamento " "Found design unit 1: hex-comportamento" {  } { { "hex.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/hex.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601995689637 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex " "Found entity 1: hex" {  } { { "hex.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/hex.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601995689637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601995689637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somador.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/somador.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601995689638 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somador.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/somador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601995689638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601995689638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-comportamento " "Found design unit 1: ULA-comportamento" {  } { { "ULA.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/ULA.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601995689639 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601995689639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601995689639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor-divInteiro " "Found design unit 1: divisor-divInteiro" {  } { { "divisor.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/divisor.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601995689640 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "divisor.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/divisor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601995689640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601995689640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador-comportamento " "Found design unit 1: registrador-comportamento" {  } { { "registrador.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/registrador.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601995689641 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/registrador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601995689641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601995689641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaROM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaROM-assincrona " "Found design unit 1: memoriaROM-assincrona" {  } { { "memoriaROM.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/memoriaROM.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601995689642 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "memoriaROM.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/memoriaROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601995689642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601995689642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaRAM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaRAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaRAM-rtl " "Found design unit 1: memoriaRAM-rtl" {  } { { "memoriaRAM.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/memoriaRAM.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601995689643 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAM " "Found entity 1: memoriaRAM" {  } { { "memoriaRAM.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/memoriaRAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601995689643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601995689643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CPU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-arch_name " "Found design unit 1: CPU-arch_name" {  } { { "CPU.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/CPU.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601995689644 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/CPU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601995689644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601995689644 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "divisorInterface.v " "Can't analyze file -- file divisorInterface.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1601995689646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorInterface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorInterface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorInterface-interface " "Found design unit 1: divisorInterface-interface" {  } { { "divisorInterface.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/divisorInterface.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601995689647 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorInterface " "Found entity 1: divisorInterface" {  } { { "divisorInterface.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/divisorInterface.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601995689647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601995689647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipFlop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipFlop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipFlop-comportamento " "Found design unit 1: flipFlop-comportamento" {  } { { "flipFlop.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/flipFlop.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601995689648 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipFlop " "Found entity 1: flipFlop" {  } { { "flipFlop.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/flipFlop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601995689648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601995689648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodificador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodificador-arch_name " "Found design unit 1: decodificador-arch_name" {  } { { "decodificador.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/decodificador.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601995689649 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodificador " "Found entity 1: decodificador" {  } { { "decodificador.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/decodificador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601995689649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601995689649 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "hexInterface.vhd " "Can't analyze file -- file hexInterface.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1601995689650 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "relogio " "Elaborating entity \"relogio\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1601995689790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:CPU " "Elaborating entity \"CPU\" for hierarchy \"CPU:CPU\"" {  } { { "relogio.vhd" "CPU" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/relogio.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601995689815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fluxo_Dados CPU:CPU\|Fluxo_Dados:FD " "Elaborating entity \"Fluxo_Dados\" for hierarchy \"CPU:CPU\|Fluxo_Dados:FD\"" {  } { { "CPU.vhd" "FD" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/CPU.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601995689822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador CPU:CPU\|Fluxo_Dados:FD\|registrador:PC " "Elaborating entity \"registrador\" for hierarchy \"CPU:CPU\|Fluxo_Dados:FD\|registrador:PC\"" {  } { { "fluxoDados.vhd" "PC" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/fluxoDados.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601995689836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 CPU:CPU\|Fluxo_Dados:FD\|mux2x1:MuxProxPC " "Elaborating entity \"mux2x1\" for hierarchy \"CPU:CPU\|Fluxo_Dados:FD\|mux2x1:MuxProxPC\"" {  } { { "fluxoDados.vhd" "MuxProxPC" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/fluxoDados.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601995689838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 CPU:CPU\|Fluxo_Dados:FD\|mux2x1:muxRAM_Imediato " "Elaborating entity \"mux2x1\" for hierarchy \"CPU:CPU\|Fluxo_Dados:FD\|mux2x1:muxRAM_Imediato\"" {  } { { "fluxoDados.vhd" "muxRAM_Imediato" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/fluxoDados.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601995689839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante CPU:CPU\|Fluxo_Dados:FD\|somaConstante:somaUm " "Elaborating entity \"somaConstante\" for hierarchy \"CPU:CPU\|Fluxo_Dados:FD\|somaConstante:somaUm\"" {  } { { "fluxoDados.vhd" "somaUm" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/fluxoDados.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601995689842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaROM CPU:CPU\|Fluxo_Dados:FD\|memoriaROM:ROM " "Elaborating entity \"memoriaROM\" for hierarchy \"CPU:CPU\|Fluxo_Dados:FD\|memoriaROM:ROM\"" {  } { { "fluxoDados.vhd" "ROM" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/fluxoDados.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601995689843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistrador CPU:CPU\|Fluxo_Dados:FD\|bancoRegistrador:bancoReg " "Elaborating entity \"bancoRegistrador\" for hierarchy \"CPU:CPU\|Fluxo_Dados:FD\|bancoRegistrador:bancoReg\"" {  } { { "fluxoDados.vhd" "bancoReg" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/fluxoDados.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601995689864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA CPU:CPU\|Fluxo_Dados:FD\|ULA:ULA " "Elaborating entity \"ULA\" for hierarchy \"CPU:CPU\|Fluxo_Dados:FD\|ULA:ULA\"" {  } { { "fluxoDados.vhd" "ULA" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/fluxoDados.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601995689866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Unidade_Controle CPU:CPU\|Unidade_Controle:UC " "Elaborating entity \"Unidade_Controle\" for hierarchy \"CPU:CPU\|Unidade_Controle:UC\"" {  } { { "CPU.vhd" "UC" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/CPU.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601995689870 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "palavraControle\[1..0\] unidadeControle.vhd(19) " "Using initial value X (don't care) for net \"palavraControle\[1..0\]\" at unidadeControle.vhd(19)" {  } { { "unidadeControle.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/unidadeControle.vhd" 19 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601995689871 "|CPU|Unidade_Controle:UC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador decodificador:DEC " "Elaborating entity \"decodificador\" for hierarchy \"decodificador:DEC\"" {  } { { "relogio.vhd" "DEC" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/relogio.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601995689873 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "decodificadorControle\[5..0\] decodificador.vhd(26) " "Using initial value X (don't care) for net \"decodificadorControle\[5..0\]\" at decodificador.vhd(26)" {  } { { "decodificador.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/decodificador.vhd" 26 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601995689874 "|relogio|decodificador:DEC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaRAM memoriaRAM:RAM " "Elaborating entity \"memoriaRAM\" for hierarchy \"memoriaRAM:RAM\"" {  } { { "relogio.vhd" "RAM" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/relogio.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601995689876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorInterface divisorInterface:BASEDETEMPO " "Elaborating entity \"divisorInterface\" for hierarchy \"divisorInterface:BASEDETEMPO\"" {  } { { "relogio.vhd" "BASEDETEMPO" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/relogio.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601995689878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor divisorInterface:BASEDETEMPO\|divisor:baseTempo " "Elaborating entity \"divisor\" for hierarchy \"divisorInterface:BASEDETEMPO\|divisor:baseTempo\"" {  } { { "divisorInterface.vhd" "baseTempo" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/divisorInterface.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601995689880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipFlop divisorInterface:BASEDETEMPO\|flipFlop:registraUmSegundo " "Elaborating entity \"flipFlop\" for hierarchy \"divisorInterface:BASEDETEMPO\|flipFlop:registraUmSegundo\"" {  } { { "divisorInterface.vhd" "registraUmSegundo" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/divisorInterface.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601995689881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador registrador:REG0 " "Elaborating entity \"registrador\" for hierarchy \"registrador:REG0\"" {  } { { "relogio.vhd" "REG0" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/relogio.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601995689883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex hex:HEX_0 " "Elaborating entity \"hex\" for hierarchy \"hex:HEX_0\"" {  } { { "relogio.vhd" "HEX_0" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/relogio.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601995689885 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "memoriaRAM:RAM\|ram " "RAM logic \"memoriaRAM:RAM\|ram\" is uninferred due to inappropriate RAM size" {  } { { "memoriaRAM.vhd" "ram" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/memoriaRAM.vhd" 25 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1601995690670 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "CPU:CPU\|Fluxo_Dados:FD\|bancoRegistrador:bancoReg\|registrador " "RAM logic \"CPU:CPU\|Fluxo_Dados:FD\|bancoRegistrador:bancoReg\|registrador\" is uninferred due to asynchronous read logic" {  } { { "bancoRegistrador.vhd" "registrador" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/bancoRegistrador.vhd" 30 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1601995690670 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1601995690670 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "divisorInterface:BASEDETEMPO\|leituraUmSegundo " "Converted tri-state buffer \"divisorInterface:BASEDETEMPO\|leituraUmSegundo\" feeding internal logic into a wire" {  } { { "divisorInterface.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/divisorInterface.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1601995690692 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1601995690692 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/relogio.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601995691378 "|relogio|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/relogio.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601995691378 "|relogio|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/relogio.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601995691378 "|relogio|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/relogio.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601995691378 "|relogio|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/relogio.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601995691378 "|relogio|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/relogio.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601995691378 "|relogio|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/relogio.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601995691378 "|relogio|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/relogio.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601995691378 "|relogio|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "relogio.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/relogio.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601995691378 "|relogio|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/relogio.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601995691378 "|relogio|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/relogio.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601995691378 "|relogio|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/relogio.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601995691378 "|relogio|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/relogio.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601995691378 "|relogio|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/relogio.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601995691378 "|relogio|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/relogio.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601995691378 "|relogio|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "relogio.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/relogio.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601995691378 "|relogio|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/relogio.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601995691378 "|relogio|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/relogio.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601995691378 "|relogio|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/relogio.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601995691378 "|relogio|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/relogio.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601995691378 "|relogio|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/relogio.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601995691378 "|relogio|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/relogio.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601995691378 "|relogio|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "relogio.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/relogio.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601995691378 "|relogio|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/relogio.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601995691378 "|relogio|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/relogio.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601995691378 "|relogio|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/relogio.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601995691378 "|relogio|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/relogio.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601995691378 "|relogio|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/relogio.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601995691378 "|relogio|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/relogio.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601995691378 "|relogio|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "relogio.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/relogio.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601995691378 "|relogio|HEX5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1601995691378 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1601995691561 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "140 " "140 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1601995691981 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1601995692187 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601995692187 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "74 " "Implemented 74 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1601995692267 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1601995692267 ""} { "Info" "ICUT_CUT_TM_LCELLS" "31 " "Implemented 31 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1601995692267 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1601995692267 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1057 " "Peak virtual memory: 1057 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1601995692289 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct  6 11:48:12 2020 " "Processing ended: Tue Oct  6 11:48:12 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1601995692289 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1601995692289 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:12 " "Total CPU time (on all processors): 00:01:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1601995692289 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1601995692289 ""}
